
harurobo2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00023960  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d84  08023b60  08023b60  00033b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080258e4  080258e4  00040b48  2**0
                  CONTENTS
  4 .ARM          00000008  080258e4  080258e4  000358e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080258ec  080258ec  00040b48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000018  080258ec  080258ec  000358ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08025904  08025904  00035904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000b48  20000000  08025908  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00016548  20000b48  08026450  00040b48  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20017090  08026450  00047090  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00040b48  2**0
                  CONTENTS, READONLY
 12 .comment      00000076  00000000  00000000  00040b76  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002f321  00000000  00000000  00040bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006c25  00000000  00000000  0006ff0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022a0  00000000  00000000  00076b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a8e  00000000  00000000  00078dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000322fa  00000000  00000000  0007a866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002db17  00000000  00000000  000acb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00119dde  00000000  00000000  000da677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a5d4  00000000  00000000  001f4458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001fea2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000b48 	.word	0x20000b48
 800021c:	00000000 	.word	0x00000000
 8000220:	08023b48 	.word	0x08023b48

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000b4c 	.word	0x20000b4c
 800023c:	08023b48 	.word	0x08023b48

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_ldivmod>:
 8000688:	b97b      	cbnz	r3, 80006aa <__aeabi_ldivmod+0x22>
 800068a:	b972      	cbnz	r2, 80006aa <__aeabi_ldivmod+0x22>
 800068c:	2900      	cmp	r1, #0
 800068e:	bfbe      	ittt	lt
 8000690:	2000      	movlt	r0, #0
 8000692:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000696:	e006      	blt.n	80006a6 <__aeabi_ldivmod+0x1e>
 8000698:	bf08      	it	eq
 800069a:	2800      	cmpeq	r0, #0
 800069c:	bf1c      	itt	ne
 800069e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80006a2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80006a6:	f000 b9f3 	b.w	8000a90 <__aeabi_idiv0>
 80006aa:	f1ad 0c08 	sub.w	ip, sp, #8
 80006ae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006b2:	2900      	cmp	r1, #0
 80006b4:	db09      	blt.n	80006ca <__aeabi_ldivmod+0x42>
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db1a      	blt.n	80006f0 <__aeabi_ldivmod+0x68>
 80006ba:	f000 f885 	bl	80007c8 <__udivmoddi4>
 80006be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c6:	b004      	add	sp, #16
 80006c8:	4770      	bx	lr
 80006ca:	4240      	negs	r0, r0
 80006cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	db1b      	blt.n	800070c <__aeabi_ldivmod+0x84>
 80006d4:	f000 f878 	bl	80007c8 <__udivmoddi4>
 80006d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e0:	b004      	add	sp, #16
 80006e2:	4240      	negs	r0, r0
 80006e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e8:	4252      	negs	r2, r2
 80006ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006ee:	4770      	bx	lr
 80006f0:	4252      	negs	r2, r2
 80006f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006f6:	f000 f867 	bl	80007c8 <__udivmoddi4>
 80006fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000702:	b004      	add	sp, #16
 8000704:	4240      	negs	r0, r0
 8000706:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800070a:	4770      	bx	lr
 800070c:	4252      	negs	r2, r2
 800070e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000712:	f000 f859 	bl	80007c8 <__udivmoddi4>
 8000716:	f8dd e004 	ldr.w	lr, [sp, #4]
 800071a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071e:	b004      	add	sp, #16
 8000720:	4252      	negs	r2, r2
 8000722:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000726:	4770      	bx	lr

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000738:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800073c:	f000 b9a8 	b.w	8000a90 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9e08      	ldr	r6, [sp, #32]
 80007ce:	460d      	mov	r5, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	460f      	mov	r7, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4694      	mov	ip, r2
 80007dc:	d965      	bls.n	80008aa <__udivmoddi4+0xe2>
 80007de:	fab2 f382 	clz	r3, r2
 80007e2:	b143      	cbz	r3, 80007f6 <__udivmoddi4+0x2e>
 80007e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80007e8:	f1c3 0220 	rsb	r2, r3, #32
 80007ec:	409f      	lsls	r7, r3
 80007ee:	fa20 f202 	lsr.w	r2, r0, r2
 80007f2:	4317      	orrs	r7, r2
 80007f4:	409c      	lsls	r4, r3
 80007f6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80007fa:	fa1f f58c 	uxth.w	r5, ip
 80007fe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000802:	0c22      	lsrs	r2, r4, #16
 8000804:	fb0e 7711 	mls	r7, lr, r1, r7
 8000808:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800080c:	fb01 f005 	mul.w	r0, r1, r5
 8000810:	4290      	cmp	r0, r2
 8000812:	d90a      	bls.n	800082a <__udivmoddi4+0x62>
 8000814:	eb1c 0202 	adds.w	r2, ip, r2
 8000818:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800081c:	f080 811c 	bcs.w	8000a58 <__udivmoddi4+0x290>
 8000820:	4290      	cmp	r0, r2
 8000822:	f240 8119 	bls.w	8000a58 <__udivmoddi4+0x290>
 8000826:	3902      	subs	r1, #2
 8000828:	4462      	add	r2, ip
 800082a:	1a12      	subs	r2, r2, r0
 800082c:	b2a4      	uxth	r4, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083a:	fb00 f505 	mul.w	r5, r0, r5
 800083e:	42a5      	cmp	r5, r4
 8000840:	d90a      	bls.n	8000858 <__udivmoddi4+0x90>
 8000842:	eb1c 0404 	adds.w	r4, ip, r4
 8000846:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800084a:	f080 8107 	bcs.w	8000a5c <__udivmoddi4+0x294>
 800084e:	42a5      	cmp	r5, r4
 8000850:	f240 8104 	bls.w	8000a5c <__udivmoddi4+0x294>
 8000854:	4464      	add	r4, ip
 8000856:	3802      	subs	r0, #2
 8000858:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085c:	1b64      	subs	r4, r4, r5
 800085e:	2100      	movs	r1, #0
 8000860:	b11e      	cbz	r6, 800086a <__udivmoddi4+0xa2>
 8000862:	40dc      	lsrs	r4, r3
 8000864:	2300      	movs	r3, #0
 8000866:	e9c6 4300 	strd	r4, r3, [r6]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d908      	bls.n	8000884 <__udivmoddi4+0xbc>
 8000872:	2e00      	cmp	r6, #0
 8000874:	f000 80ed 	beq.w	8000a52 <__udivmoddi4+0x28a>
 8000878:	2100      	movs	r1, #0
 800087a:	e9c6 0500 	strd	r0, r5, [r6]
 800087e:	4608      	mov	r0, r1
 8000880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000884:	fab3 f183 	clz	r1, r3
 8000888:	2900      	cmp	r1, #0
 800088a:	d149      	bne.n	8000920 <__udivmoddi4+0x158>
 800088c:	42ab      	cmp	r3, r5
 800088e:	d302      	bcc.n	8000896 <__udivmoddi4+0xce>
 8000890:	4282      	cmp	r2, r0
 8000892:	f200 80f8 	bhi.w	8000a86 <__udivmoddi4+0x2be>
 8000896:	1a84      	subs	r4, r0, r2
 8000898:	eb65 0203 	sbc.w	r2, r5, r3
 800089c:	2001      	movs	r0, #1
 800089e:	4617      	mov	r7, r2
 80008a0:	2e00      	cmp	r6, #0
 80008a2:	d0e2      	beq.n	800086a <__udivmoddi4+0xa2>
 80008a4:	e9c6 4700 	strd	r4, r7, [r6]
 80008a8:	e7df      	b.n	800086a <__udivmoddi4+0xa2>
 80008aa:	b902      	cbnz	r2, 80008ae <__udivmoddi4+0xe6>
 80008ac:	deff      	udf	#255	; 0xff
 80008ae:	fab2 f382 	clz	r3, r2
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	f040 8090 	bne.w	80009d8 <__udivmoddi4+0x210>
 80008b8:	1a8a      	subs	r2, r1, r2
 80008ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008be:	fa1f fe8c 	uxth.w	lr, ip
 80008c2:	2101      	movs	r1, #1
 80008c4:	fbb2 f5f7 	udiv	r5, r2, r7
 80008c8:	fb07 2015 	mls	r0, r7, r5, r2
 80008cc:	0c22      	lsrs	r2, r4, #16
 80008ce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80008d2:	fb0e f005 	mul.w	r0, lr, r5
 80008d6:	4290      	cmp	r0, r2
 80008d8:	d908      	bls.n	80008ec <__udivmoddi4+0x124>
 80008da:	eb1c 0202 	adds.w	r2, ip, r2
 80008de:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x122>
 80008e4:	4290      	cmp	r0, r2
 80008e6:	f200 80cb 	bhi.w	8000a80 <__udivmoddi4+0x2b8>
 80008ea:	4645      	mov	r5, r8
 80008ec:	1a12      	subs	r2, r2, r0
 80008ee:	b2a4      	uxth	r4, r4
 80008f0:	fbb2 f0f7 	udiv	r0, r2, r7
 80008f4:	fb07 2210 	mls	r2, r7, r0, r2
 80008f8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80008fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000900:	45a6      	cmp	lr, r4
 8000902:	d908      	bls.n	8000916 <__udivmoddi4+0x14e>
 8000904:	eb1c 0404 	adds.w	r4, ip, r4
 8000908:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800090c:	d202      	bcs.n	8000914 <__udivmoddi4+0x14c>
 800090e:	45a6      	cmp	lr, r4
 8000910:	f200 80bb 	bhi.w	8000a8a <__udivmoddi4+0x2c2>
 8000914:	4610      	mov	r0, r2
 8000916:	eba4 040e 	sub.w	r4, r4, lr
 800091a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800091e:	e79f      	b.n	8000860 <__udivmoddi4+0x98>
 8000920:	f1c1 0720 	rsb	r7, r1, #32
 8000924:	408b      	lsls	r3, r1
 8000926:	fa22 fc07 	lsr.w	ip, r2, r7
 800092a:	ea4c 0c03 	orr.w	ip, ip, r3
 800092e:	fa05 f401 	lsl.w	r4, r5, r1
 8000932:	fa20 f307 	lsr.w	r3, r0, r7
 8000936:	40fd      	lsrs	r5, r7
 8000938:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800093c:	4323      	orrs	r3, r4
 800093e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000942:	fa1f fe8c 	uxth.w	lr, ip
 8000946:	fb09 5518 	mls	r5, r9, r8, r5
 800094a:	0c1c      	lsrs	r4, r3, #16
 800094c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000950:	fb08 f50e 	mul.w	r5, r8, lr
 8000954:	42a5      	cmp	r5, r4
 8000956:	fa02 f201 	lsl.w	r2, r2, r1
 800095a:	fa00 f001 	lsl.w	r0, r0, r1
 800095e:	d90b      	bls.n	8000978 <__udivmoddi4+0x1b0>
 8000960:	eb1c 0404 	adds.w	r4, ip, r4
 8000964:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000968:	f080 8088 	bcs.w	8000a7c <__udivmoddi4+0x2b4>
 800096c:	42a5      	cmp	r5, r4
 800096e:	f240 8085 	bls.w	8000a7c <__udivmoddi4+0x2b4>
 8000972:	f1a8 0802 	sub.w	r8, r8, #2
 8000976:	4464      	add	r4, ip
 8000978:	1b64      	subs	r4, r4, r5
 800097a:	b29d      	uxth	r5, r3
 800097c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000980:	fb09 4413 	mls	r4, r9, r3, r4
 8000984:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000988:	fb03 fe0e 	mul.w	lr, r3, lr
 800098c:	45a6      	cmp	lr, r4
 800098e:	d908      	bls.n	80009a2 <__udivmoddi4+0x1da>
 8000990:	eb1c 0404 	adds.w	r4, ip, r4
 8000994:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000998:	d26c      	bcs.n	8000a74 <__udivmoddi4+0x2ac>
 800099a:	45a6      	cmp	lr, r4
 800099c:	d96a      	bls.n	8000a74 <__udivmoddi4+0x2ac>
 800099e:	3b02      	subs	r3, #2
 80009a0:	4464      	add	r4, ip
 80009a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009a6:	fba3 9502 	umull	r9, r5, r3, r2
 80009aa:	eba4 040e 	sub.w	r4, r4, lr
 80009ae:	42ac      	cmp	r4, r5
 80009b0:	46c8      	mov	r8, r9
 80009b2:	46ae      	mov	lr, r5
 80009b4:	d356      	bcc.n	8000a64 <__udivmoddi4+0x29c>
 80009b6:	d053      	beq.n	8000a60 <__udivmoddi4+0x298>
 80009b8:	b156      	cbz	r6, 80009d0 <__udivmoddi4+0x208>
 80009ba:	ebb0 0208 	subs.w	r2, r0, r8
 80009be:	eb64 040e 	sbc.w	r4, r4, lr
 80009c2:	fa04 f707 	lsl.w	r7, r4, r7
 80009c6:	40ca      	lsrs	r2, r1
 80009c8:	40cc      	lsrs	r4, r1
 80009ca:	4317      	orrs	r7, r2
 80009cc:	e9c6 7400 	strd	r7, r4, [r6]
 80009d0:	4618      	mov	r0, r3
 80009d2:	2100      	movs	r1, #0
 80009d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009d8:	f1c3 0120 	rsb	r1, r3, #32
 80009dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80009e0:	fa20 f201 	lsr.w	r2, r0, r1
 80009e4:	fa25 f101 	lsr.w	r1, r5, r1
 80009e8:	409d      	lsls	r5, r3
 80009ea:	432a      	orrs	r2, r5
 80009ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009f0:	fa1f fe8c 	uxth.w	lr, ip
 80009f4:	fbb1 f0f7 	udiv	r0, r1, r7
 80009f8:	fb07 1510 	mls	r5, r7, r0, r1
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a02:	fb00 f50e 	mul.w	r5, r0, lr
 8000a06:	428d      	cmp	r5, r1
 8000a08:	fa04 f403 	lsl.w	r4, r4, r3
 8000a0c:	d908      	bls.n	8000a20 <__udivmoddi4+0x258>
 8000a0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000a12:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000a16:	d22f      	bcs.n	8000a78 <__udivmoddi4+0x2b0>
 8000a18:	428d      	cmp	r5, r1
 8000a1a:	d92d      	bls.n	8000a78 <__udivmoddi4+0x2b0>
 8000a1c:	3802      	subs	r0, #2
 8000a1e:	4461      	add	r1, ip
 8000a20:	1b49      	subs	r1, r1, r5
 8000a22:	b292      	uxth	r2, r2
 8000a24:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a28:	fb07 1115 	mls	r1, r7, r5, r1
 8000a2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a30:	fb05 f10e 	mul.w	r1, r5, lr
 8000a34:	4291      	cmp	r1, r2
 8000a36:	d908      	bls.n	8000a4a <__udivmoddi4+0x282>
 8000a38:	eb1c 0202 	adds.w	r2, ip, r2
 8000a3c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000a40:	d216      	bcs.n	8000a70 <__udivmoddi4+0x2a8>
 8000a42:	4291      	cmp	r1, r2
 8000a44:	d914      	bls.n	8000a70 <__udivmoddi4+0x2a8>
 8000a46:	3d02      	subs	r5, #2
 8000a48:	4462      	add	r2, ip
 8000a4a:	1a52      	subs	r2, r2, r1
 8000a4c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a50:	e738      	b.n	80008c4 <__udivmoddi4+0xfc>
 8000a52:	4631      	mov	r1, r6
 8000a54:	4630      	mov	r0, r6
 8000a56:	e708      	b.n	800086a <__udivmoddi4+0xa2>
 8000a58:	4639      	mov	r1, r7
 8000a5a:	e6e6      	b.n	800082a <__udivmoddi4+0x62>
 8000a5c:	4610      	mov	r0, r2
 8000a5e:	e6fb      	b.n	8000858 <__udivmoddi4+0x90>
 8000a60:	4548      	cmp	r0, r9
 8000a62:	d2a9      	bcs.n	80009b8 <__udivmoddi4+0x1f0>
 8000a64:	ebb9 0802 	subs.w	r8, r9, r2
 8000a68:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a6c:	3b01      	subs	r3, #1
 8000a6e:	e7a3      	b.n	80009b8 <__udivmoddi4+0x1f0>
 8000a70:	4645      	mov	r5, r8
 8000a72:	e7ea      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a74:	462b      	mov	r3, r5
 8000a76:	e794      	b.n	80009a2 <__udivmoddi4+0x1da>
 8000a78:	4640      	mov	r0, r8
 8000a7a:	e7d1      	b.n	8000a20 <__udivmoddi4+0x258>
 8000a7c:	46d0      	mov	r8, sl
 8000a7e:	e77b      	b.n	8000978 <__udivmoddi4+0x1b0>
 8000a80:	3d02      	subs	r5, #2
 8000a82:	4462      	add	r2, ip
 8000a84:	e732      	b.n	80008ec <__udivmoddi4+0x124>
 8000a86:	4608      	mov	r0, r1
 8000a88:	e70a      	b.n	80008a0 <__udivmoddi4+0xd8>
 8000a8a:	4464      	add	r4, ip
 8000a8c:	3802      	subs	r0, #2
 8000a8e:	e742      	b.n	8000916 <__udivmoddi4+0x14e>

08000a90 <__aeabi_idiv0>:
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <PushTx8Bytes>:
CANTxBuf buffer[CAN_TXBUFFER_SIZE];
uint32_t readpoint = 0;
uint32_t writepoint = 0;
uint8_t isfull = 0;

HAL_StatusTypeDef PushTx8Bytes(uint32_t ExtId, uint8_t *bytes, uint32_t size){
 8000a94:	b480      	push	{r7}
 8000a96:	b087      	sub	sp, #28
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	60b9      	str	r1, [r7, #8]
 8000a9e:	607a      	str	r2, [r7, #4]
	buffer[writepoint].DLC = size;
 8000aa0:	4b24      	ldr	r3, [pc, #144]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a24      	ldr	r2, [pc, #144]	; (8000b38 <PushTx8Bytes+0xa4>)
 8000aa6:	011b      	lsls	r3, r3, #4
 8000aa8:	4413      	add	r3, r2
 8000aaa:	3304      	adds	r3, #4
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	601a      	str	r2, [r3, #0]
	buffer[writepoint].ExtId = ExtId;
 8000ab0:	4b20      	ldr	r3, [pc, #128]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a20      	ldr	r2, [pc, #128]	; (8000b38 <PushTx8Bytes+0xa4>)
 8000ab6:	011b      	lsls	r3, r3, #4
 8000ab8:	4413      	add	r3, r2
 8000aba:	68fa      	ldr	r2, [r7, #12]
 8000abc:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < size; i++)buffer[writepoint].bytes[i] = bytes[i];
 8000abe:	2300      	movs	r3, #0
 8000ac0:	75fb      	strb	r3, [r7, #23]
 8000ac2:	e010      	b.n	8000ae6 <PushTx8Bytes+0x52>
 8000ac4:	7dfb      	ldrb	r3, [r7, #23]
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	18d1      	adds	r1, r2, r3
 8000aca:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	7dfb      	ldrb	r3, [r7, #23]
 8000ad0:	7808      	ldrb	r0, [r1, #0]
 8000ad2:	4919      	ldr	r1, [pc, #100]	; (8000b38 <PushTx8Bytes+0xa4>)
 8000ad4:	0112      	lsls	r2, r2, #4
 8000ad6:	440a      	add	r2, r1
 8000ad8:	4413      	add	r3, r2
 8000ada:	3308      	adds	r3, #8
 8000adc:	4602      	mov	r2, r0
 8000ade:	701a      	strb	r2, [r3, #0]
 8000ae0:	7dfb      	ldrb	r3, [r7, #23]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	75fb      	strb	r3, [r7, #23]
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d8ea      	bhi.n	8000ac4 <PushTx8Bytes+0x30>

	if (isfull == 1)readpoint = (readpoint + 1) & (CAN_TXBUFFER_SIZE - 1);
 8000aee:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <PushTx8Bytes+0xa8>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d106      	bne.n	8000b04 <PushTx8Bytes+0x70>
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <PushTx8Bytes+0xac>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	3301      	adds	r3, #1
 8000afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000b00:	4a0f      	ldr	r2, [pc, #60]	; (8000b40 <PushTx8Bytes+0xac>)
 8000b02:	6013      	str	r3, [r2, #0]
	writepoint = (writepoint + 1) & (CAN_TXBUFFER_SIZE - 1);
 8000b04:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	3301      	adds	r3, #1
 8000b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000b0e:	4a09      	ldr	r2, [pc, #36]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000b10:	6013      	str	r3, [r2, #0]

	if (writepoint == readpoint){
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <PushTx8Bytes+0xac>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d102      	bne.n	8000b24 <PushTx8Bytes+0x90>
		isfull = 1;
 8000b1e:	4b07      	ldr	r3, [pc, #28]	; (8000b3c <PushTx8Bytes+0xa8>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	701a      	strb	r2, [r3, #0]
	}

	return HAL_OK;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	371c      	adds	r7, #28
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	20002e3c 	.word	0x20002e3c
 8000b38:	20000e38 	.word	0x20000e38
 8000b3c:	20002e40 	.word	0x20002e40
 8000b40:	20002e38 	.word	0x20002e38

08000b44 <PopSendTx8Bytes>:

HAL_StatusTypeDef PopSendTx8Bytes(){
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b088      	sub	sp, #32
 8000b48:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef txHeader;
	uint32_t txMailbox;

	txHeader.RTR = CAN_RTR_DATA; // Data frame
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
	txHeader.IDE = CAN_ID_EXT;	 // CAN Extend ID
 8000b4e:	2304      	movs	r3, #4
 8000b50:	60fb      	str	r3, [r7, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 8000b52:	2300      	movs	r3, #0
 8000b54:	763b      	strb	r3, [r7, #24]

	while (HAL_CAN_GetTxMailboxesFreeLevel(phcan) > 0){
 8000b56:	e035      	b.n	8000bc4 <PopSendTx8Bytes+0x80>
		if (isfull == 0 && readpoint == writepoint)break;
 8000b58:	4b22      	ldr	r3, [pc, #136]	; (8000be4 <PopSendTx8Bytes+0xa0>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d105      	bne.n	8000b6c <PopSendTx8Bytes+0x28>
 8000b60:	4b21      	ldr	r3, [pc, #132]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	4b21      	ldr	r3, [pc, #132]	; (8000bec <PopSendTx8Bytes+0xa8>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d034      	beq.n	8000bd6 <PopSendTx8Bytes+0x92>

		txHeader.DLC = buffer[readpoint].DLC;
 8000b6c:	4b1e      	ldr	r3, [pc, #120]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a1f      	ldr	r2, [pc, #124]	; (8000bf0 <PopSendTx8Bytes+0xac>)
 8000b72:	011b      	lsls	r3, r3, #4
 8000b74:	4413      	add	r3, r2
 8000b76:	3304      	adds	r3, #4
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	617b      	str	r3, [r7, #20]
		txHeader.ExtId = buffer[readpoint].ExtId;
 8000b7c:	4b1a      	ldr	r3, [pc, #104]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1b      	ldr	r2, [pc, #108]	; (8000bf0 <PopSendTx8Bytes+0xac>)
 8000b82:	011b      	lsls	r3, r3, #4
 8000b84:	4413      	add	r3, r2
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	60bb      	str	r3, [r7, #8]

		HAL_StatusTypeDef ret = HAL_CAN_AddTxMessage(phcan, &txHeader, buffer[readpoint].bytes, &txMailbox);
 8000b8a:	4b1a      	ldr	r3, [pc, #104]	; (8000bf4 <PopSendTx8Bytes+0xb0>)
 8000b8c:	6818      	ldr	r0, [r3, #0]
 8000b8e:	4b16      	ldr	r3, [pc, #88]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	011b      	lsls	r3, r3, #4
 8000b94:	3308      	adds	r3, #8
 8000b96:	4a16      	ldr	r2, [pc, #88]	; (8000bf0 <PopSendTx8Bytes+0xac>)
 8000b98:	441a      	add	r2, r3
 8000b9a:	463b      	mov	r3, r7
 8000b9c:	1d39      	adds	r1, r7, #4
 8000b9e:	f003 fa3f 	bl	8004020 <HAL_CAN_AddTxMessage>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	77fb      	strb	r3, [r7, #31]
		if (ret != HAL_OK)return ret;
 8000ba6:	7ffb      	ldrb	r3, [r7, #31]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <PopSendTx8Bytes+0x6c>
 8000bac:	7ffb      	ldrb	r3, [r7, #31]
 8000bae:	e014      	b.n	8000bda <PopSendTx8Bytes+0x96>

		readpoint = (readpoint + 1) & (CAN_TXBUFFER_SIZE - 1);
 8000bb0:	4b0d      	ldr	r3, [pc, #52]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000bba:	4a0b      	ldr	r2, [pc, #44]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000bbc:	6013      	str	r3, [r2, #0]
		isfull = 0;
 8000bbe:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <PopSendTx8Bytes+0xa0>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
	while (HAL_CAN_GetTxMailboxesFreeLevel(phcan) > 0){
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <PopSendTx8Bytes+0xb0>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f003 faf9 	bl	80041c0 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d1c1      	bne.n	8000b58 <PopSendTx8Bytes+0x14>
 8000bd4:	e000      	b.n	8000bd8 <PopSendTx8Bytes+0x94>
		if (isfull == 0 && readpoint == writepoint)break;
 8000bd6:	bf00      	nop
	}

	return HAL_OK;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3720      	adds	r7, #32
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20002e40 	.word	0x20002e40
 8000be8:	20002e38 	.word	0x20002e38
 8000bec:	20002e3c 	.word	0x20002e3c
 8000bf0:	20000e38 	.word	0x20000e38
 8000bf4:	20000b64 	.word	0x20000b64

08000bf8 <WhenTxMailbox0_1_2CompleteCallbackCalled>:

void WhenTxMailbox0_1_2CompleteCallbackCalled(){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	PopSendTx8Bytes();
 8000bfc:	f7ff ffa2 	bl	8000b44 <PopSendTx8Bytes>
}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <WhenTxMailbox0_1_2AbortCallbackCalled>:

void WhenTxMailbox0_1_2AbortCallbackCalled(){
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
	PopSendTx8Bytes();
 8000c08:	f7ff ff9c 	bl	8000b44 <PopSendTx8Bytes>
}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <WhenCANRxFifo0MsgPending>:

void WhenCANRxFifo0MsgPending(CAN_HandleTypeDef *phcan, NUM_OF_DEVICES *num_of){ // Fifo0MsgPendingで呼び出すこと. CAN受信時に呼び出される関数
 8000c10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000c14:	b08e      	sub	sp, #56	; 0x38
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
 8000c1a:	6039      	str	r1, [r7, #0]
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxData[8];
	if (HAL_CAN_GetRxMessage(phcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK){
 8000c1c:	f107 0310 	add.w	r3, r7, #16
 8000c20:	f107 0218 	add.w	r2, r7, #24
 8000c24:	2100      	movs	r1, #0
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f003 faff 	bl	800422a <HAL_CAN_GetRxMessage>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d004      	beq.n	8000c3c <WhenCANRxFifo0MsgPending+0x2c>
		// Reception Error
		printf("GetRxMessage error\n\r");
 8000c32:	486e      	ldr	r0, [pc, #440]	; (8000dec <WhenCANRxFifo0MsgPending+0x1dc>)
 8000c34:	f01f fade 	bl	80201f4 <iprintf>
		Error_Handler();
 8000c38:	f002 f9d9 	bl	8002fee <Error_Handler>
	}
	// awakeコマンドを受信した場合
	CAN_Device can_device = Extract_CAN_Device(rxHeader.ExtId);
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	4698      	mov	r8, r3
 8000c42:	4691      	mov	r9, r2
 8000c44:	4640      	mov	r0, r8
 8000c46:	4649      	mov	r1, r9
 8000c48:	f000 fe6b 	bl	8001922 <Extract_CAN_Device>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	461a      	mov	r2, r3
 8000c50:	733a      	strb	r2, [r7, #12]
 8000c52:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000c56:	737a      	strb	r2, [r7, #13]
 8000c58:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8000c5c:	73bb      	strb	r3, [r7, #14]
	uint8_t extracted_cmd = Extract_CAN_CMD(rxHeader.ExtId);
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	2200      	movs	r2, #0
 8000c62:	461c      	mov	r4, r3
 8000c64:	4615      	mov	r5, r2
 8000c66:	4620      	mov	r0, r4
 8000c68:	4629      	mov	r1, r5
 8000c6a:	f000 fea6 	bl	80019ba <Extract_CAN_CMD>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	if(extracted_cmd == AWAKE_CMD){
 8000c74:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d139      	bne.n	8000cf0 <WhenCANRxFifo0MsgPending+0xe0>
		for(uint8_t i = 0; i < num_detected[can_device.node_type]; i++){
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000c82:	e013      	b.n	8000cac <WhenCANRxFifo0MsgPending+0x9c>
			if(node_id_list[can_device.node_type][i] == rxData[0])return;
 8000c84:	7b3b      	ldrb	r3, [r7, #12]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000c8c:	4958      	ldr	r1, [pc, #352]	; (8000df0 <WhenCANRxFifo0MsgPending+0x1e0>)
 8000c8e:	4603      	mov	r3, r0
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	1a1b      	subs	r3, r3, r0
 8000c94:	440b      	add	r3, r1
 8000c96:	4413      	add	r3, r2
 8000c98:	781a      	ldrb	r2, [r3, #0]
 8000c9a:	7c3b      	ldrb	r3, [r7, #16]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	f000 80a0 	beq.w	8000de2 <WhenCANRxFifo0MsgPending+0x1d2>
		for(uint8_t i = 0; i < num_detected[can_device.node_type]; i++){
 8000ca2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000cac:	7b3b      	ldrb	r3, [r7, #12]
 8000cae:	461a      	mov	r2, r3
 8000cb0:	4b50      	ldr	r3, [pc, #320]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000cb2:	5c9b      	ldrb	r3, [r3, r2]
 8000cb4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d3e3      	bcc.n	8000c84 <WhenCANRxFifo0MsgPending+0x74>
		}
		node_id_list[can_device.node_type][num_detected[can_device.node_type]] = rxData[0];
 8000cbc:	7b3b      	ldrb	r3, [r7, #12]
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	7b3b      	ldrb	r3, [r7, #12]
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	4b4b      	ldr	r3, [pc, #300]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000cc6:	5c9b      	ldrb	r3, [r3, r2]
 8000cc8:	461c      	mov	r4, r3
 8000cca:	7c38      	ldrb	r0, [r7, #16]
 8000ccc:	4a48      	ldr	r2, [pc, #288]	; (8000df0 <WhenCANRxFifo0MsgPending+0x1e0>)
 8000cce:	460b      	mov	r3, r1
 8000cd0:	00db      	lsls	r3, r3, #3
 8000cd2:	1a5b      	subs	r3, r3, r1
 8000cd4:	4413      	add	r3, r2
 8000cd6:	4423      	add	r3, r4
 8000cd8:	4602      	mov	r2, r0
 8000cda:	701a      	strb	r2, [r3, #0]
		num_detected[can_device.node_type] += 1;
 8000cdc:	7b3b      	ldrb	r3, [r7, #12]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	4b44      	ldr	r3, [pc, #272]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000ce2:	5c9b      	ldrb	r3, [r3, r2]
 8000ce4:	7b3a      	ldrb	r2, [r7, #12]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	b2d9      	uxtb	r1, r3
 8000cea:	4b42      	ldr	r3, [pc, #264]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000cec:	5499      	strb	r1, [r3, r2]
 8000cee:	e04a      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
	}else if(extracted_cmd == FB_CMD){
 8000cf0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d146      	bne.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
		if (can_device.node_type == NODE_MCMD1){
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d10d      	bne.n	8000d1a <WhenCANRxFifo0MsgPending+0x10a>
			memcpy(&(_feedback_table_mcmd1[can_device.node_id].feedback_motor[can_device.device_num]),
 8000cfe:	7b7b      	ldrb	r3, [r7, #13]
 8000d00:	7bba      	ldrb	r2, [r7, #14]
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	4413      	add	r3, r2
 8000d06:	00db      	lsls	r3, r3, #3
 8000d08:	4a3b      	ldr	r2, [pc, #236]	; (8000df8 <WhenCANRxFifo0MsgPending+0x1e8>)
 8000d0a:	4413      	add	r3, r2
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	f107 0310 	add.w	r3, r7, #16
 8000d12:	cb03      	ldmia	r3!, {r0, r1}
 8000d14:	6010      	str	r0, [r2, #0]
 8000d16:	6051      	str	r1, [r2, #4]
 8000d18:	e035      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
                   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD2){
 8000d1a:	7b3b      	ldrb	r3, [r7, #12]
 8000d1c:	2b02      	cmp	r3, #2
 8000d1e:	d10d      	bne.n	8000d3c <WhenCANRxFifo0MsgPending+0x12c>
			memcpy(&(_feedback_table_mcmd2[can_device.node_id].feedback_motor[can_device.device_num]),
 8000d20:	7b7b      	ldrb	r3, [r7, #13]
 8000d22:	7bba      	ldrb	r2, [r7, #14]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	4413      	add	r3, r2
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	4a34      	ldr	r2, [pc, #208]	; (8000dfc <WhenCANRxFifo0MsgPending+0x1ec>)
 8000d2c:	4413      	add	r3, r2
 8000d2e:	461a      	mov	r2, r3
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	cb03      	ldmia	r3!, {r0, r1}
 8000d36:	6010      	str	r0, [r2, #0]
 8000d38:	6051      	str	r1, [r2, #4]
 8000d3a:	e024      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD3){
 8000d3c:	7b3b      	ldrb	r3, [r7, #12]
 8000d3e:	2b03      	cmp	r3, #3
 8000d40:	d10d      	bne.n	8000d5e <WhenCANRxFifo0MsgPending+0x14e>
			memcpy(&(_feedback_table_mcmd3[can_device.node_id].feedback_motor[can_device.device_num]),
 8000d42:	7b7b      	ldrb	r3, [r7, #13]
 8000d44:	7bba      	ldrb	r2, [r7, #14]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	4413      	add	r3, r2
 8000d4a:	00db      	lsls	r3, r3, #3
 8000d4c:	4a2c      	ldr	r2, [pc, #176]	; (8000e00 <WhenCANRxFifo0MsgPending+0x1f0>)
 8000d4e:	4413      	add	r3, r2
 8000d50:	461a      	mov	r2, r3
 8000d52:	f107 0310 	add.w	r3, r7, #16
 8000d56:	cb03      	ldmia	r3!, {r0, r1}
 8000d58:	6010      	str	r0, [r2, #0]
 8000d5a:	6051      	str	r1, [r2, #4]
 8000d5c:	e013      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD4){
 8000d5e:	7b3b      	ldrb	r3, [r7, #12]
 8000d60:	2b06      	cmp	r3, #6
 8000d62:	d10d      	bne.n	8000d80 <WhenCANRxFifo0MsgPending+0x170>
			memcpy(&(_feedback_table_mcmd4[can_device.node_id].feedback_motor[can_device.device_num]),
 8000d64:	7b7b      	ldrb	r3, [r7, #13]
 8000d66:	7bba      	ldrb	r2, [r7, #14]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	4413      	add	r3, r2
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	4a25      	ldr	r2, [pc, #148]	; (8000e04 <WhenCANRxFifo0MsgPending+0x1f4>)
 8000d70:	4413      	add	r3, r2
 8000d72:	461a      	mov	r2, r3
 8000d74:	f107 0310 	add.w	r3, r7, #16
 8000d78:	cb03      	ldmia	r3!, {r0, r1}
 8000d7a:	6010      	str	r0, [r2, #0]
 8000d7c:	6051      	str	r1, [r2, #4]
 8000d7e:	e002      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else{
			printf("Error\n\r");
 8000d80:	4821      	ldr	r0, [pc, #132]	; (8000e08 <WhenCANRxFifo0MsgPending+0x1f8>)
 8000d82:	f01f fa37 	bl	80201f4 <iprintf>
		}
	}else{

    }
	if (num_detected[NODE_MCMD1] == num_of->mcmd1 && num_detected[NODE_MCMD2] == num_of->mcmd2 &&
 8000d86:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000d88:	785a      	ldrb	r2, [r3, #1]
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d128      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
 8000d92:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000d94:	789a      	ldrb	r2, [r3, #2]
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	785b      	ldrb	r3, [r3, #1]
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d122      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 8000d9e:	4b15      	ldr	r3, [pc, #84]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000da0:	78da      	ldrb	r2, [r3, #3]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	789b      	ldrb	r3, [r3, #2]
	if (num_detected[NODE_MCMD1] == num_of->mcmd1 && num_detected[NODE_MCMD2] == num_of->mcmd2 &&
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d11c      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 8000daa:	4b12      	ldr	r3, [pc, #72]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000dac:	791a      	ldrb	r2, [r3, #4]
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	78db      	ldrb	r3, [r3, #3]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d116      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_AIR] == num_of->air && num_detected[NODE_MCMD4]==num_of->mcmd4 &&num_detected[NODE_OTHER] == num_of->other){
 8000db6:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000db8:	795a      	ldrb	r2, [r3, #5]
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	791b      	ldrb	r3, [r3, #4]
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d110      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_AIR] == num_of->air && num_detected[NODE_MCMD4]==num_of->mcmd4 &&num_detected[NODE_OTHER] == num_of->other){
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000dc4:	799a      	ldrb	r2, [r3, #6]
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	795b      	ldrb	r3, [r3, #5]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d10a      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000dd0:	7a1a      	ldrb	r2, [r3, #8]
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	799b      	ldrb	r3, [r3, #6]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d104      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		all_node_detected = 1;
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <WhenCANRxFifo0MsgPending+0x1fc>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]
 8000de0:	e000      	b.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
			if(node_id_list[can_device.node_type][i] == rxData[0])return;
 8000de2:	bf00      	nop
	}
}
 8000de4:	3738      	adds	r7, #56	; 0x38
 8000de6:	46bd      	mov	sp, r7
 8000de8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000dec:	08023b60 	.word	0x08023b60
 8000df0:	20000b78 	.word	0x20000b78
 8000df4:	20000b6c 	.word	0x20000b6c
 8000df8:	20000bb8 	.word	0x20000bb8
 8000dfc:	20000c58 	.word	0x20000c58
 8000e00:	20000cf8 	.word	0x20000cf8
 8000e04:	20000d98 	.word	0x20000d98
 8000e08:	08023b78 	.word	0x08023b78
 8000e0c:	20000b68 	.word	0x20000b68

08000e10 <SendBytes>:

HAL_StatusTypeDef SendBytes(uint32_t ExtId, uint8_t *bytes, uint32_t size){ // 命令を送信する関数
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b088      	sub	sp, #32
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
	uint32_t quotient = size / 8;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	08db      	lsrs	r3, r3, #3
 8000e20:	61bb      	str	r3, [r7, #24]
	uint32_t remainder = size - (8 * quotient);
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	00db      	lsls	r3, r3, #3
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	617b      	str	r3, [r7, #20]
	HAL_StatusTypeDef ret;

	for (uint8_t i = 0; i < quotient; i++){
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	77fb      	strb	r3, [r7, #31]
 8000e30:	e015      	b.n	8000e5e <SendBytes+0x4e>
		ret = PushTx8Bytes(ExtId, bytes + i * 8, 8);
 8000e32:	7ffb      	ldrb	r3, [r7, #31]
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	461a      	mov	r2, r3
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	2208      	movs	r2, #8
 8000e3e:	4619      	mov	r1, r3
 8000e40:	68f8      	ldr	r0, [r7, #12]
 8000e42:	f7ff fe27 	bl	8000a94 <PushTx8Bytes>
 8000e46:	4603      	mov	r3, r0
 8000e48:	74fb      	strb	r3, [r7, #19]
		if (ret != HAL_OK){
 8000e4a:	7cfb      	ldrb	r3, [r7, #19]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d003      	beq.n	8000e58 <SendBytes+0x48>
			Error_Handler();
 8000e50:	f002 f8cd 	bl	8002fee <Error_Handler>
			return ret;
 8000e54:	7cfb      	ldrb	r3, [r7, #19]
 8000e56:	e027      	b.n	8000ea8 <SendBytes+0x98>
	for (uint8_t i = 0; i < quotient; i++){
 8000e58:	7ffb      	ldrb	r3, [r7, #31]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	77fb      	strb	r3, [r7, #31]
 8000e5e:	7ffb      	ldrb	r3, [r7, #31]
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d8e5      	bhi.n	8000e32 <SendBytes+0x22>
		}
	}

	if(remainder != 0){
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d011      	beq.n	8000e90 <SendBytes+0x80>
		ret = PushTx8Bytes(ExtId, bytes + quotient * 8, remainder);
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	68ba      	ldr	r2, [r7, #8]
 8000e72:	4413      	add	r3, r2
 8000e74:	697a      	ldr	r2, [r7, #20]
 8000e76:	4619      	mov	r1, r3
 8000e78:	68f8      	ldr	r0, [r7, #12]
 8000e7a:	f7ff fe0b 	bl	8000a94 <PushTx8Bytes>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	74fb      	strb	r3, [r7, #19]
		if (ret != HAL_OK){
 8000e82:	7cfb      	ldrb	r3, [r7, #19]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d003      	beq.n	8000e90 <SendBytes+0x80>
			Error_Handler();
 8000e88:	f002 f8b1 	bl	8002fee <Error_Handler>
			return ret;
 8000e8c:	7cfb      	ldrb	r3, [r7, #19]
 8000e8e:	e00b      	b.n	8000ea8 <SendBytes+0x98>
		}
	}

	ret = PopSendTx8Bytes();
 8000e90:	f7ff fe58 	bl	8000b44 <PopSendTx8Bytes>
 8000e94:	4603      	mov	r3, r0
 8000e96:	74fb      	strb	r3, [r7, #19]
	if (ret != HAL_OK){
 8000e98:	7cfb      	ldrb	r3, [r7, #19]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d003      	beq.n	8000ea6 <SendBytes+0x96>
		Error_Handler();
 8000e9e:	f002 f8a6 	bl	8002fee <Error_Handler>
		return ret;
 8000ea2:	7cfb      	ldrb	r3, [r7, #19]
 8000ea4:	e000      	b.n	8000ea8 <SendBytes+0x98>
	}

	return HAL_OK;
 8000ea6:	2300      	movs	r3, #0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3720      	adds	r7, #32
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <CAN_SystemInit>:
 * @brief CANのシステムをアクティベートする. 具体的にはメッセージフィルターの設定とhal_can_start.
 *
 * @param _hcan
 * @param can_param
 */
void CAN_SystemInit(CAN_HandleTypeDef *_hcan){ // CANの初期化
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08e      	sub	sp, #56	; 0x38
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef sFilterConfig;
	phcan = _hcan;
 8000eb8:	4a09      	ldr	r2, [pc, #36]	; (8000ee0 <CAN_SystemInit+0x30>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6013      	str	r3, [r2, #0]

	all_node_detected = 0;
 8000ebe:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <CAN_SystemInit+0x34>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
	for (uint8_t type = 0; type < NODE_TYPES; type++){
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000eca:	e029      	b.n	8000f20 <CAN_SystemInit+0x70>
		num_detected[type] = 0;
 8000ecc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ed0:	4a05      	ldr	r2, [pc, #20]	; (8000ee8 <CAN_SystemInit+0x38>)
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 0b111; i++){
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000edc:	e017      	b.n	8000f0e <CAN_SystemInit+0x5e>
 8000ede:	bf00      	nop
 8000ee0:	20000b64 	.word	0x20000b64
 8000ee4:	20000b68 	.word	0x20000b68
 8000ee8:	20000b6c 	.word	0x20000b6c
			node_id_list[type][i] = 0xff;
 8000eec:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000ef0:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8000ef4:	48d7      	ldr	r0, [pc, #860]	; (8001254 <CAN_SystemInit+0x3a4>)
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	1a9b      	subs	r3, r3, r2
 8000efc:	4403      	add	r3, r0
 8000efe:	440b      	add	r3, r1
 8000f00:	22ff      	movs	r2, #255	; 0xff
 8000f02:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < 0b111; i++){
 8000f04:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000f08:	3301      	adds	r3, #1
 8000f0a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000f0e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000f12:	2b06      	cmp	r3, #6
 8000f14:	d9ea      	bls.n	8000eec <CAN_SystemInit+0x3c>
	for (uint8_t type = 0; type < NODE_TYPES; type++){
 8000f16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000f20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000f24:	2b08      	cmp	r3, #8
 8000f26:	d9d1      	bls.n	8000ecc <CAN_SystemInit+0x1c>
		}
	}

	//フィルタバンク設定
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterActivation = ENABLE;
 8000f34:	2301      	movs	r3, #1
 8000f36:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig.SlaveStartFilterBank = 14;
 8000f38:	230e      	movs	r3, #14
 8000f3a:	633b      	str	r3, [r7, #48]	; 0x30

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD1, 0, 0, MCMD_CMD_AWAKE) >> 13; // 上16bit
 8000f40:	2300      	movs	r3, #0
 8000f42:	2200      	movs	r2, #0
 8000f44:	2100      	movs	r1, #0
 8000f46:	2001      	movs	r0, #1
 8000f48:	f000 fcbe 	bl	80018c8 <Make_CAN_ID>
 8000f4c:	f04f 0200 	mov.w	r2, #0
 8000f50:	f04f 0300 	mov.w	r3, #0
 8000f54:	0b42      	lsrs	r2, r0, #13
 8000f56:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000f5a:	0b4b      	lsrs	r3, r1, #13
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD1, 0, 0, 0b11111) >> 13;
 8000f60:	231f      	movs	r3, #31
 8000f62:	2200      	movs	r2, #0
 8000f64:	2100      	movs	r1, #0
 8000f66:	2001      	movs	r0, #1
 8000f68:	f000 fcae 	bl	80018c8 <Make_CAN_ID>
 8000f6c:	f04f 0200 	mov.w	r2, #0
 8000f70:	f04f 0300 	mov.w	r3, #0
 8000f74:	0b42      	lsrs	r2, r0, #13
 8000f76:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000f7a:	0b4b      	lsrs	r3, r1, #13
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD1, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000f80:	2300      	movs	r3, #0
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	2001      	movs	r0, #1
 8000f88:	f000 fc9e 	bl	80018c8 <Make_CAN_ID>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4613      	mov	r3, r2
 8000f92:	00da      	lsls	r2, r3, #3
 8000f94:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000f98:	4013      	ands	r3, r2
 8000f9a:	f043 0304 	orr.w	r3, r3, #4
 8000f9e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD1, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8000fa0:	231f      	movs	r3, #31
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	f000 fc8e 	bl	80018c8 <Make_CAN_ID>
 8000fac:	4602      	mov	r2, r0
 8000fae:	460b      	mov	r3, r1
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	00da      	lsls	r2, r3, #3
 8000fb4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000fb8:	4013      	ands	r3, r2
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8000fc0:	4ba5      	ldr	r3, [pc, #660]	; (8001258 <CAN_SystemInit+0x3a8>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f107 020c 	add.w	r2, r7, #12
 8000fc8:	4611      	mov	r1, r2
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f002 fef8 	bl	8003dc0 <HAL_CAN_ConfigFilter>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <CAN_SystemInit+0x12a>
		/* Filter configuration Error */
		Error_Handler();
 8000fd6:	f002 f80a 	bl	8002fee <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD2, 0, 0, MCMD_CMD_AWAKE) >> 13; // 上16bit
 8000fde:	2300      	movs	r3, #0
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	2002      	movs	r0, #2
 8000fe6:	f000 fc6f 	bl	80018c8 <Make_CAN_ID>
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	f04f 0300 	mov.w	r3, #0
 8000ff2:	0b42      	lsrs	r2, r0, #13
 8000ff4:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000ff8:	0b4b      	lsrs	r3, r1, #13
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD2, 0, 0, 0b11111) >> 13;
 8000ffe:	231f      	movs	r3, #31
 8001000:	2200      	movs	r2, #0
 8001002:	2100      	movs	r1, #0
 8001004:	2002      	movs	r0, #2
 8001006:	f000 fc5f 	bl	80018c8 <Make_CAN_ID>
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	0b42      	lsrs	r2, r0, #13
 8001014:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001018:	0b4b      	lsrs	r3, r1, #13
 800101a:	4613      	mov	r3, r2
 800101c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD2, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 800101e:	2300      	movs	r3, #0
 8001020:	2200      	movs	r2, #0
 8001022:	2100      	movs	r1, #0
 8001024:	2002      	movs	r0, #2
 8001026:	f000 fc4f 	bl	80018c8 <Make_CAN_ID>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	4613      	mov	r3, r2
 8001030:	00da      	lsls	r2, r3, #3
 8001032:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001036:	4013      	ands	r3, r2
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD2, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 800103e:	231f      	movs	r3, #31
 8001040:	2200      	movs	r2, #0
 8001042:	2100      	movs	r1, #0
 8001044:	2002      	movs	r0, #2
 8001046:	f000 fc3f 	bl	80018c8 <Make_CAN_ID>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	4613      	mov	r3, r2
 8001050:	00da      	lsls	r2, r3, #3
 8001052:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001056:	4013      	ands	r3, r2
 8001058:	f043 0304 	orr.w	r3, r3, #4
 800105c:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 800105e:	4b7e      	ldr	r3, [pc, #504]	; (8001258 <CAN_SystemInit+0x3a8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f107 020c 	add.w	r2, r7, #12
 8001066:	4611      	mov	r1, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f002 fea9 	bl	8003dc0 <HAL_CAN_ConfigFilter>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <CAN_SystemInit+0x1c8>
		/* Filter configuration Error */
		Error_Handler();
 8001074:	f001 ffbb 	bl	8002fee <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 2;
 8001078:	2302      	movs	r3, #2
 800107a:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD3, 0, 0, MCMD_CMD_AWAKE) >> 13;				   // 上16bit
 800107c:	2300      	movs	r3, #0
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	2003      	movs	r0, #3
 8001084:	f000 fc20 	bl	80018c8 <Make_CAN_ID>
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	f04f 0300 	mov.w	r3, #0
 8001090:	0b42      	lsrs	r2, r0, #13
 8001092:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001096:	0b4b      	lsrs	r3, r1, #13
 8001098:	4613      	mov	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD3, 0, 0, 0b11111) >> 13;					   // TODO : 治す
 800109c:	231f      	movs	r3, #31
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	2003      	movs	r0, #3
 80010a4:	f000 fc10 	bl	80018c8 <Make_CAN_ID>
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	f04f 0300 	mov.w	r3, #0
 80010b0:	0b42      	lsrs	r2, r0, #13
 80010b2:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80010b6:	0b4b      	lsrs	r3, r1, #13
 80010b8:	4613      	mov	r3, r2
 80010ba:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD3, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 80010bc:	2300      	movs	r3, #0
 80010be:	2200      	movs	r2, #0
 80010c0:	2100      	movs	r1, #0
 80010c2:	2003      	movs	r0, #3
 80010c4:	f000 fc00 	bl	80018c8 <Make_CAN_ID>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	4613      	mov	r3, r2
 80010ce:	00da      	lsls	r2, r3, #3
 80010d0:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80010d4:	4013      	ands	r3, r2
 80010d6:	f043 0304 	orr.w	r3, r3, #4
 80010da:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD3, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 80010dc:	231f      	movs	r3, #31
 80010de:	2200      	movs	r2, #0
 80010e0:	2100      	movs	r1, #0
 80010e2:	2003      	movs	r0, #3
 80010e4:	f000 fbf0 	bl	80018c8 <Make_CAN_ID>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4613      	mov	r3, r2
 80010ee:	00da      	lsls	r2, r3, #3
 80010f0:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80010f4:	4013      	ands	r3, r2
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 80010fc:	4b56      	ldr	r3, [pc, #344]	; (8001258 <CAN_SystemInit+0x3a8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f107 020c 	add.w	r2, r7, #12
 8001104:	4611      	mov	r1, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f002 fe5a 	bl	8003dc0 <HAL_CAN_ConfigFilter>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <CAN_SystemInit+0x266>
		/* Filter configuration Error */
		Error_Handler();
 8001112:	f001 ff6c 	bl	8002fee <Error_Handler>
	}

	// FIFO0にfeedback用のフィルタを設定
	sFilterConfig.FilterBank = 3;
 8001116:	2303      	movs	r3, #3
 8001118:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(0, 0, 0, MCMD_CMD_FB) >> 13; // 上16bit
 800111a:	2301      	movs	r3, #1
 800111c:	2200      	movs	r2, #0
 800111e:	2100      	movs	r1, #0
 8001120:	2000      	movs	r0, #0
 8001122:	f000 fbd1 	bl	80018c8 <Make_CAN_ID>
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	f04f 0300 	mov.w	r3, #0
 800112e:	0b42      	lsrs	r2, r0, #13
 8001130:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001134:	0b4b      	lsrs	r3, r1, #13
 8001136:	4613      	mov	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(0, 0, 0, 0b11111) >> 13;
 800113a:	231f      	movs	r3, #31
 800113c:	2200      	movs	r2, #0
 800113e:	2100      	movs	r1, #0
 8001140:	2000      	movs	r0, #0
 8001142:	f000 fbc1 	bl	80018c8 <Make_CAN_ID>
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	f04f 0300 	mov.w	r3, #0
 800114e:	0b42      	lsrs	r2, r0, #13
 8001150:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001154:	0b4b      	lsrs	r3, r1, #13
 8001156:	4613      	mov	r3, r2
 8001158:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(0, 0, 0, MCMD_CMD_FB) & 0x1FFF) << 3 | 0b100; // 下16bit
 800115a:	2301      	movs	r3, #1
 800115c:	2200      	movs	r2, #0
 800115e:	2100      	movs	r1, #0
 8001160:	2000      	movs	r0, #0
 8001162:	f000 fbb1 	bl	80018c8 <Make_CAN_ID>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	4613      	mov	r3, r2
 800116c:	00da      	lsls	r2, r3, #3
 800116e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001172:	4013      	ands	r3, r2
 8001174:	f043 0304 	orr.w	r3, r3, #4
 8001178:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(0, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 800117a:	231f      	movs	r3, #31
 800117c:	2200      	movs	r2, #0
 800117e:	2100      	movs	r1, #0
 8001180:	2000      	movs	r0, #0
 8001182:	f000 fba1 	bl	80018c8 <Make_CAN_ID>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4613      	mov	r3, r2
 800118c:	00da      	lsls	r2, r3, #3
 800118e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001192:	4013      	ands	r3, r2
 8001194:	f043 0304 	orr.w	r3, r3, #4
 8001198:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 800119a:	4b2f      	ldr	r3, [pc, #188]	; (8001258 <CAN_SystemInit+0x3a8>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f107 020c 	add.w	r2, r7, #12
 80011a2:	4611      	mov	r1, r2
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 fe0b 	bl	8003dc0 <HAL_CAN_ConfigFilter>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <CAN_SystemInit+0x304>
		/* Filter configuration Error */
		Error_Handler();
 80011b0:	f001 ff1d 	bl	8002fee <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 4;
 80011b4:	2304      	movs	r3, #4
 80011b6:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_SERVO, 0, 0, SERVO_CMD_AWAKE) >> 13; // 上16bit
 80011b8:	2300      	movs	r3, #0
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	2004      	movs	r0, #4
 80011c0:	f000 fb82 	bl	80018c8 <Make_CAN_ID>
 80011c4:	f04f 0200 	mov.w	r2, #0
 80011c8:	f04f 0300 	mov.w	r3, #0
 80011cc:	0b42      	lsrs	r2, r0, #13
 80011ce:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80011d2:	0b4b      	lsrs	r3, r1, #13
 80011d4:	4613      	mov	r3, r2
 80011d6:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_SERVO, 0, 0, 0b11111) >> 13;
 80011d8:	231f      	movs	r3, #31
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	2004      	movs	r0, #4
 80011e0:	f000 fb72 	bl	80018c8 <Make_CAN_ID>
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	f04f 0300 	mov.w	r3, #0
 80011ec:	0b42      	lsrs	r2, r0, #13
 80011ee:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80011f2:	0b4b      	lsrs	r3, r1, #13
 80011f4:	4613      	mov	r3, r2
 80011f6:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_SERVO, 0, 0, SERVO_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 80011f8:	2300      	movs	r3, #0
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	2004      	movs	r0, #4
 8001200:	f000 fb62 	bl	80018c8 <Make_CAN_ID>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4613      	mov	r3, r2
 800120a:	00da      	lsls	r2, r3, #3
 800120c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001210:	4013      	ands	r3, r2
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_SERVO, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8001218:	231f      	movs	r3, #31
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	2004      	movs	r0, #4
 8001220:	f000 fb52 	bl	80018c8 <Make_CAN_ID>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	4613      	mov	r3, r2
 800122a:	00da      	lsls	r2, r3, #3
 800122c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001230:	4013      	ands	r3, r2
 8001232:	f043 0304 	orr.w	r3, r3, #4
 8001236:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8001238:	4b07      	ldr	r3, [pc, #28]	; (8001258 <CAN_SystemInit+0x3a8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f107 020c 	add.w	r2, r7, #12
 8001240:	4611      	mov	r1, r2
 8001242:	4618      	mov	r0, r3
 8001244:	f002 fdbc 	bl	8003dc0 <HAL_CAN_ConfigFilter>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d006      	beq.n	800125c <CAN_SystemInit+0x3ac>
		/* Filter configuration Error */
		Error_Handler();
 800124e:	f001 fece 	bl	8002fee <Error_Handler>
 8001252:	e003      	b.n	800125c <CAN_SystemInit+0x3ac>
 8001254:	20000b78 	.word	0x20000b78
 8001258:	20000b64 	.word	0x20000b64
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 5;
 800125c:	2305      	movs	r3, #5
 800125e:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_AIR, 0, 0, AIR_CMD_AWAKE) >> 13; // 上16bit
 8001260:	2300      	movs	r3, #0
 8001262:	2200      	movs	r2, #0
 8001264:	2100      	movs	r1, #0
 8001266:	2005      	movs	r0, #5
 8001268:	f000 fb2e 	bl	80018c8 <Make_CAN_ID>
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	f04f 0300 	mov.w	r3, #0
 8001274:	0b42      	lsrs	r2, r0, #13
 8001276:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 800127a:	0b4b      	lsrs	r3, r1, #13
 800127c:	4613      	mov	r3, r2
 800127e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_AIR, 0, 0, 0b11111) >> 13;
 8001280:	231f      	movs	r3, #31
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	2005      	movs	r0, #5
 8001288:	f000 fb1e 	bl	80018c8 <Make_CAN_ID>
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	0b42      	lsrs	r2, r0, #13
 8001296:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 800129a:	0b4b      	lsrs	r3, r1, #13
 800129c:	4613      	mov	r3, r2
 800129e:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_AIR, 0, 0, AIR_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 80012a0:	2300      	movs	r3, #0
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	2005      	movs	r0, #5
 80012a8:	f000 fb0e 	bl	80018c8 <Make_CAN_ID>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	4613      	mov	r3, r2
 80012b2:	00da      	lsls	r2, r3, #3
 80012b4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80012b8:	4013      	ands	r3, r2
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_AIR, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 80012c0:	231f      	movs	r3, #31
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	2005      	movs	r0, #5
 80012c8:	f000 fafe 	bl	80018c8 <Make_CAN_ID>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4613      	mov	r3, r2
 80012d2:	00da      	lsls	r2, r3, #3
 80012d4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80012d8:	4013      	ands	r3, r2
 80012da:	f043 0304 	orr.w	r3, r3, #4
 80012de:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 80012e0:	4b44      	ldr	r3, [pc, #272]	; (80013f4 <CAN_SystemInit+0x544>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f107 020c 	add.w	r2, r7, #12
 80012e8:	4611      	mov	r1, r2
 80012ea:	4618      	mov	r0, r3
 80012ec:	f002 fd68 	bl	8003dc0 <HAL_CAN_ConfigFilter>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <CAN_SystemInit+0x44a>
		/* Filter configuration Error */
		Error_Handler();
 80012f6:	f001 fe7a 	bl	8002fee <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 6;
 80012fa:	2306      	movs	r3, #6
 80012fc:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD4, 0, 0, AIR_CMD_AWAKE) >> 13; // 上16bit
 80012fe:	2300      	movs	r3, #0
 8001300:	2200      	movs	r2, #0
 8001302:	2100      	movs	r1, #0
 8001304:	2006      	movs	r0, #6
 8001306:	f000 fadf 	bl	80018c8 <Make_CAN_ID>
 800130a:	f04f 0200 	mov.w	r2, #0
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	0b42      	lsrs	r2, r0, #13
 8001314:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001318:	0b4b      	lsrs	r3, r1, #13
 800131a:	4613      	mov	r3, r2
 800131c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD4, 0, 0, 0b11111) >> 13;
 800131e:	231f      	movs	r3, #31
 8001320:	2200      	movs	r2, #0
 8001322:	2100      	movs	r1, #0
 8001324:	2006      	movs	r0, #6
 8001326:	f000 facf 	bl	80018c8 <Make_CAN_ID>
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	f04f 0300 	mov.w	r3, #0
 8001332:	0b42      	lsrs	r2, r0, #13
 8001334:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001338:	0b4b      	lsrs	r3, r1, #13
 800133a:	4613      	mov	r3, r2
 800133c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD4, 0, 0, AIR_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 800133e:	2300      	movs	r3, #0
 8001340:	2200      	movs	r2, #0
 8001342:	2100      	movs	r1, #0
 8001344:	2006      	movs	r0, #6
 8001346:	f000 fabf 	bl	80018c8 <Make_CAN_ID>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4613      	mov	r3, r2
 8001350:	00da      	lsls	r2, r3, #3
 8001352:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001356:	4013      	ands	r3, r2
 8001358:	f043 0304 	orr.w	r3, r3, #4
 800135c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD4, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 800135e:	231f      	movs	r3, #31
 8001360:	2200      	movs	r2, #0
 8001362:	2100      	movs	r1, #0
 8001364:	2006      	movs	r0, #6
 8001366:	f000 faaf 	bl	80018c8 <Make_CAN_ID>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	4613      	mov	r3, r2
 8001370:	00da      	lsls	r2, r3, #3
 8001372:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001376:	4013      	ands	r3, r2
 8001378:	f043 0304 	orr.w	r3, r3, #4
 800137c:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 800137e:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <CAN_SystemInit+0x544>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f107 020c 	add.w	r2, r7, #12
 8001386:	4611      	mov	r1, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f002 fd19 	bl	8003dc0 <HAL_CAN_ConfigFilter>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <CAN_SystemInit+0x4e8>
		/* Filter configuration Error */
		Error_Handler();
 8001394:	f001 fe2b 	bl	8002fee <Error_Handler>
	}

	if (HAL_CAN_Start(phcan) != HAL_OK){
 8001398:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <CAN_SystemInit+0x544>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f002 fdfb 	bl	8003f98 <HAL_CAN_Start>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d004      	beq.n	80013b2 <CAN_SystemInit+0x502>
		printf(" -> Start Error\n");
 80013a8:	4813      	ldr	r0, [pc, #76]	; (80013f8 <CAN_SystemInit+0x548>)
 80013aa:	f01e ff89 	bl	80202c0 <puts>
		Error_Handler();
 80013ae:	f001 fe1e 	bl	8002fee <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(phcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <CAN_SystemInit+0x544>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2102      	movs	r1, #2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f003 f848 	bl	800444e <HAL_CAN_ActivateNotification>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d004      	beq.n	80013ce <CAN_SystemInit+0x51e>
		printf(" -> FIFO0 CAN_Activation error\n\r");
 80013c4:	480d      	ldr	r0, [pc, #52]	; (80013fc <CAN_SystemInit+0x54c>)
 80013c6:	f01e ff15 	bl	80201f4 <iprintf>
		Error_Handler();
 80013ca:	f001 fe10 	bl	8002fee <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(phcan, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK){
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <CAN_SystemInit+0x544>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2101      	movs	r1, #1
 80013d4:	4618      	mov	r0, r3
 80013d6:	f003 f83a 	bl	800444e <HAL_CAN_ActivateNotification>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d004      	beq.n	80013ea <CAN_SystemInit+0x53a>
		printf(" -> FIFO0 CAN_Activation error\n\r");
 80013e0:	4806      	ldr	r0, [pc, #24]	; (80013fc <CAN_SystemInit+0x54c>)
 80013e2:	f01e ff07 	bl	80201f4 <iprintf>
		Error_Handler();
 80013e6:	f001 fe02 	bl	8002fee <Error_Handler>
	}
}
 80013ea:	bf00      	nop
 80013ec:	3738      	adds	r7, #56	; 0x38
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000b64 	.word	0x20000b64
 80013f8:	08023b80 	.word	0x08023b80
 80013fc:	08023b90 	.word	0x08023b90

08001400 <CAN_WaitConnect>:

/**
 * @brief CANの全デバイスの接続が確認されるまで待つ.
 *
 */
void CAN_WaitConnect(NUM_OF_DEVICES *num_of){ // 他のデバイスが接続されるのを待つ
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	while (all_node_detected == 0){
 8001408:	e006      	b.n	8001418 <CAN_WaitConnect+0x18>
		printf("Waiting CAN_NODES Wake Up...\n\r");
 800140a:	484c      	ldr	r0, [pc, #304]	; (800153c <CAN_WaitConnect+0x13c>)
 800140c:	f01e fef2 	bl	80201f4 <iprintf>
		HAL_Delay(500);
 8001410:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001414:	f002 fbb4 	bl	8003b80 <HAL_Delay>
	while (all_node_detected == 0){
 8001418:	4b49      	ldr	r3, [pc, #292]	; (8001540 <CAN_WaitConnect+0x140>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d0f3      	beq.n	800140a <CAN_WaitConnect+0xa>
	}
	for (uint8_t i = 0; i < num_of->mcmd1; i++)
 8001422:	2300      	movs	r3, #0
 8001424:	73fb      	strb	r3, [r7, #15]
 8001426:	e00a      	b.n	800143e <CAN_WaitConnect+0x3e>
		printf("MCMD1 No.%d\n\r", node_id_list[NODE_MCMD1][i]);
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	4a46      	ldr	r2, [pc, #280]	; (8001544 <CAN_WaitConnect+0x144>)
 800142c:	4413      	add	r3, r2
 800142e:	79db      	ldrb	r3, [r3, #7]
 8001430:	4619      	mov	r1, r3
 8001432:	4845      	ldr	r0, [pc, #276]	; (8001548 <CAN_WaitConnect+0x148>)
 8001434:	f01e fede 	bl	80201f4 <iprintf>
	for (uint8_t i = 0; i < num_of->mcmd1; i++)
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	3301      	adds	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	7bfa      	ldrb	r2, [r7, #15]
 8001444:	429a      	cmp	r2, r3
 8001446:	d3ef      	bcc.n	8001428 <CAN_WaitConnect+0x28>
	for (uint8_t i = 0; i < num_of->mcmd2; i++)
 8001448:	2300      	movs	r3, #0
 800144a:	73bb      	strb	r3, [r7, #14]
 800144c:	e00a      	b.n	8001464 <CAN_WaitConnect+0x64>
		printf("MCMD2 No.%d\n\r", node_id_list[NODE_MCMD2][i]);
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	4a3c      	ldr	r2, [pc, #240]	; (8001544 <CAN_WaitConnect+0x144>)
 8001452:	4413      	add	r3, r2
 8001454:	7b9b      	ldrb	r3, [r3, #14]
 8001456:	4619      	mov	r1, r3
 8001458:	483c      	ldr	r0, [pc, #240]	; (800154c <CAN_WaitConnect+0x14c>)
 800145a:	f01e fecb 	bl	80201f4 <iprintf>
	for (uint8_t i = 0; i < num_of->mcmd2; i++)
 800145e:	7bbb      	ldrb	r3, [r7, #14]
 8001460:	3301      	adds	r3, #1
 8001462:	73bb      	strb	r3, [r7, #14]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	785b      	ldrb	r3, [r3, #1]
 8001468:	7bba      	ldrb	r2, [r7, #14]
 800146a:	429a      	cmp	r2, r3
 800146c:	d3ef      	bcc.n	800144e <CAN_WaitConnect+0x4e>
	for (uint8_t i = 0; i < num_of->mcmd3; i++)
 800146e:	2300      	movs	r3, #0
 8001470:	737b      	strb	r3, [r7, #13]
 8001472:	e00a      	b.n	800148a <CAN_WaitConnect+0x8a>
		printf("MCMD3 No.%d\n\r", node_id_list[NODE_MCMD3][i]);
 8001474:	7b7b      	ldrb	r3, [r7, #13]
 8001476:	4a33      	ldr	r2, [pc, #204]	; (8001544 <CAN_WaitConnect+0x144>)
 8001478:	4413      	add	r3, r2
 800147a:	7d5b      	ldrb	r3, [r3, #21]
 800147c:	4619      	mov	r1, r3
 800147e:	4834      	ldr	r0, [pc, #208]	; (8001550 <CAN_WaitConnect+0x150>)
 8001480:	f01e feb8 	bl	80201f4 <iprintf>
	for (uint8_t i = 0; i < num_of->mcmd3; i++)
 8001484:	7b7b      	ldrb	r3, [r7, #13]
 8001486:	3301      	adds	r3, #1
 8001488:	737b      	strb	r3, [r7, #13]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	789b      	ldrb	r3, [r3, #2]
 800148e:	7b7a      	ldrb	r2, [r7, #13]
 8001490:	429a      	cmp	r2, r3
 8001492:	d3ef      	bcc.n	8001474 <CAN_WaitConnect+0x74>
	for (uint8_t i = 0; i < num_of->mcmd4; i++)
 8001494:	2300      	movs	r3, #0
 8001496:	733b      	strb	r3, [r7, #12]
 8001498:	e00b      	b.n	80014b2 <CAN_WaitConnect+0xb2>
		printf("MCMD4 No.%d\n\r", node_id_list[NODE_MCMD4][i]);
 800149a:	7b3b      	ldrb	r3, [r7, #12]
 800149c:	4a29      	ldr	r2, [pc, #164]	; (8001544 <CAN_WaitConnect+0x144>)
 800149e:	4413      	add	r3, r2
 80014a0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80014a4:	4619      	mov	r1, r3
 80014a6:	482b      	ldr	r0, [pc, #172]	; (8001554 <CAN_WaitConnect+0x154>)
 80014a8:	f01e fea4 	bl	80201f4 <iprintf>
	for (uint8_t i = 0; i < num_of->mcmd4; i++)
 80014ac:	7b3b      	ldrb	r3, [r7, #12]
 80014ae:	3301      	adds	r3, #1
 80014b0:	733b      	strb	r3, [r7, #12]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	795b      	ldrb	r3, [r3, #5]
 80014b6:	7b3a      	ldrb	r2, [r7, #12]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d3ee      	bcc.n	800149a <CAN_WaitConnect+0x9a>
	for (uint8_t i = 0; i < num_of->servo; i++)
 80014bc:	2300      	movs	r3, #0
 80014be:	72fb      	strb	r3, [r7, #11]
 80014c0:	e00a      	b.n	80014d8 <CAN_WaitConnect+0xd8>
		printf("Servo No.%d\n\r", node_id_list[NODE_SERVO][i]);
 80014c2:	7afb      	ldrb	r3, [r7, #11]
 80014c4:	4a1f      	ldr	r2, [pc, #124]	; (8001544 <CAN_WaitConnect+0x144>)
 80014c6:	4413      	add	r3, r2
 80014c8:	7f1b      	ldrb	r3, [r3, #28]
 80014ca:	4619      	mov	r1, r3
 80014cc:	4822      	ldr	r0, [pc, #136]	; (8001558 <CAN_WaitConnect+0x158>)
 80014ce:	f01e fe91 	bl	80201f4 <iprintf>
	for (uint8_t i = 0; i < num_of->servo; i++)
 80014d2:	7afb      	ldrb	r3, [r7, #11]
 80014d4:	3301      	adds	r3, #1
 80014d6:	72fb      	strb	r3, [r7, #11]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	78db      	ldrb	r3, [r3, #3]
 80014dc:	7afa      	ldrb	r2, [r7, #11]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d3ef      	bcc.n	80014c2 <CAN_WaitConnect+0xc2>
	for (uint8_t i = 0; i < num_of->air; i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	72bb      	strb	r3, [r7, #10]
 80014e6:	e00b      	b.n	8001500 <CAN_WaitConnect+0x100>
		printf("Air No.%d\n\r", node_id_list[NODE_AIR][i]);
 80014e8:	7abb      	ldrb	r3, [r7, #10]
 80014ea:	4a16      	ldr	r2, [pc, #88]	; (8001544 <CAN_WaitConnect+0x144>)
 80014ec:	4413      	add	r3, r2
 80014ee:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80014f2:	4619      	mov	r1, r3
 80014f4:	4819      	ldr	r0, [pc, #100]	; (800155c <CAN_WaitConnect+0x15c>)
 80014f6:	f01e fe7d 	bl	80201f4 <iprintf>
	for (uint8_t i = 0; i < num_of->air; i++)
 80014fa:	7abb      	ldrb	r3, [r7, #10]
 80014fc:	3301      	adds	r3, #1
 80014fe:	72bb      	strb	r3, [r7, #10]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	791b      	ldrb	r3, [r3, #4]
 8001504:	7aba      	ldrb	r2, [r7, #10]
 8001506:	429a      	cmp	r2, r3
 8001508:	d3ee      	bcc.n	80014e8 <CAN_WaitConnect+0xe8>
	for (uint8_t i = 0; i < num_of->other; i++)
 800150a:	2300      	movs	r3, #0
 800150c:	727b      	strb	r3, [r7, #9]
 800150e:	e00b      	b.n	8001528 <CAN_WaitConnect+0x128>
		printf("Others No.%d\n\r", node_id_list[NODE_OTHER][i]);
 8001510:	7a7b      	ldrb	r3, [r7, #9]
 8001512:	4a0c      	ldr	r2, [pc, #48]	; (8001544 <CAN_WaitConnect+0x144>)
 8001514:	4413      	add	r3, r2
 8001516:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800151a:	4619      	mov	r1, r3
 800151c:	4810      	ldr	r0, [pc, #64]	; (8001560 <CAN_WaitConnect+0x160>)
 800151e:	f01e fe69 	bl	80201f4 <iprintf>
	for (uint8_t i = 0; i < num_of->other; i++)
 8001522:	7a7b      	ldrb	r3, [r7, #9]
 8001524:	3301      	adds	r3, #1
 8001526:	727b      	strb	r3, [r7, #9]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	799b      	ldrb	r3, [r3, #6]
 800152c:	7a7a      	ldrb	r2, [r7, #9]
 800152e:	429a      	cmp	r2, r3
 8001530:	d3ee      	bcc.n	8001510 <CAN_WaitConnect+0x110>
}
 8001532:	bf00      	nop
 8001534:	bf00      	nop
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	08023bb4 	.word	0x08023bb4
 8001540:	20000b68 	.word	0x20000b68
 8001544:	20000b78 	.word	0x20000b78
 8001548:	08023bd4 	.word	0x08023bd4
 800154c:	08023be4 	.word	0x08023be4
 8001550:	08023bf4 	.word	0x08023bf4
 8001554:	08023c04 	.word	0x08023c04
 8001558:	08023c14 	.word	0x08023c14
 800155c:	08023c24 	.word	0x08023c24
 8001560:	08023c30 	.word	0x08023c30

08001564 <MCMD_ChangeControl>:

//// MCMD
void MCMD_ChangeControl(MCMD_HandleTypedef *hmcmd){ // Ctrl typeを変更する.
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	float fdata[2];
	fdata[0] = hmcmd->ctrl_param.PID_param.kp;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	613b      	str	r3, [r7, #16]
	fdata[1] = hmcmd->ctrl_param.PID_param.ki;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	69db      	ldr	r3, [r3, #28]
 8001576:	617b      	str	r3, [r7, #20]
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_CHANGE_CTRL1), (uint8_t *)&fdata, sizeof(fdata));
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2105      	movs	r1, #5
 800157c:	4618      	mov	r0, r3
 800157e:	f000 f97a 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4610      	mov	r0, r2
 8001588:	f107 0310 	add.w	r3, r7, #16
 800158c:	2208      	movs	r2, #8
 800158e:	4619      	mov	r1, r3
 8001590:	f7ff fc3e 	bl	8000e10 <SendBytes>
	fdata[0] = hmcmd->ctrl_param.PID_param.kd;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	613b      	str	r3, [r7, #16]
	fdata[1] = hmcmd->ctrl_param.accel_limit_size;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800159e:	617b      	str	r3, [r7, #20]
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_CHANGE_CTRL2), (uint8_t *)&fdata, sizeof(fdata));
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2106      	movs	r1, #6
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 f966 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	f107 0310 	add.w	r3, r7, #16
 80015b4:	2208      	movs	r2, #8
 80015b6:	4619      	mov	r1, r3
 80015b8:	f7ff fc2a 	bl	8000e10 <SendBytes>

    fdata[0] = hmcmd->ctrl_param.PID_param.kff;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c0:	613b      	str	r3, [r7, #16]
    fdata[1] = hmcmd->ctrl_param.gravity_compensation_gain;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015c6:	617b      	str	r3, [r7, #20]
    SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_CHANGE_CTRL3), (uint8_t *)&fdata, sizeof(fdata));
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2107      	movs	r1, #7
 80015cc:	4618      	mov	r0, r3
 80015ce:	f000 f952 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4610      	mov	r0, r2
 80015d8:	f107 0310 	add.w	r3, r7, #16
 80015dc:	2208      	movs	r2, #8
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fc16 	bl	8000e10 <SendBytes>

	uint8_t bdata[6];
	bdata[0] = hmcmd->ctrl_param.ctrl_type;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	7d1b      	ldrb	r3, [r3, #20]
 80015e8:	723b      	strb	r3, [r7, #8]
	bdata[1] = hmcmd->ctrl_param.accel_limit;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015f0:	727b      	strb	r3, [r7, #9]
	bdata[2] = hmcmd->ctrl_param.feedback;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80015f8:	72bb      	strb	r3, [r7, #10]
	bdata[3] = hmcmd->ctrl_param.timup_monitor;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001600:	72fb      	strb	r3, [r7, #11]
	bdata[4] = hmcmd->fb_type;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	78db      	ldrb	r3, [r3, #3]
 8001606:	733b      	strb	r3, [r7, #12]
    bdata[5] = hmcmd->ctrl_param.gravity_compensation; // TODO : new
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800160e:	737b      	strb	r3, [r7, #13]
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_CHANGE_CTRL4), (uint8_t *)&bdata, sizeof(bdata));
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2108      	movs	r1, #8
 8001614:	4618      	mov	r0, r3
 8001616:	f000 f92e 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4610      	mov	r0, r2
 8001620:	f107 0308 	add.w	r3, r7, #8
 8001624:	2206      	movs	r2, #6
 8001626:	4619      	mov	r1, r3
 8001628:	f7ff fbf2 	bl	8000e10 <SendBytes>
}
 800162c:	bf00      	nop
 800162e:	3718      	adds	r7, #24
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <MCMD_init>:

void MCMD_init(MCMD_HandleTypedef *hmcmd){
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	uint8_t bdata[4];
	bdata[0] = hmcmd->enc_dir;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	791b      	ldrb	r3, [r3, #4]
 8001640:	753b      	strb	r3, [r7, #20]
	bdata[1] = hmcmd->rot_dir;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	795b      	ldrb	r3, [r3, #5]
 8001646:	757b      	strb	r3, [r7, #21]
	bdata[2] = hmcmd->calib;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	79db      	ldrb	r3, [r3, #7]
 800164c:	75bb      	strb	r3, [r7, #22]
	bdata[3] = hmcmd->limit_sw_type;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	799b      	ldrb	r3, [r3, #6]
 8001652:	75fb      	strb	r3, [r7, #23]
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_INIT1), bdata, sizeof(bdata));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2102      	movs	r1, #2
 8001658:	4618      	mov	r0, r3
 800165a:	f000 f90c 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4610      	mov	r0, r2
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2204      	movs	r2, #4
 800166a:	4619      	mov	r1, r3
 800166c:	f7ff fbd0 	bl	8000e10 <SendBytes>
	float fdata[2];
	fdata[0] = hmcmd->offset;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	60fb      	str	r3, [r7, #12]
	fdata[1] = hmcmd->calib_duty;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	613b      	str	r3, [r7, #16]
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_INIT2), (uint8_t *)&fdata, sizeof(fdata));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2103      	movs	r1, #3
 8001680:	4618      	mov	r0, r3
 8001682:	f000 f8f8 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	f107 030c 	add.w	r3, r7, #12
 8001690:	2208      	movs	r2, #8
 8001692:	4619      	mov	r1, r3
 8001694:	f7ff fbbc 	bl	8000e10 <SendBytes>

	fdata[0] = hmcmd->quant_per_unit;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	691b      	ldr	r3, [r3, #16]
 800169c:	60fb      	str	r3, [r7, #12]
	fdata[1] = 0;
 800169e:	f04f 0300 	mov.w	r3, #0
 80016a2:	613b      	str	r3, [r7, #16]
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_INIT3), (uint8_t *)&fdata, sizeof(fdata));
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2104      	movs	r1, #4
 80016a8:	4618      	mov	r0, r3
 80016aa:	f000 f8e4 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4610      	mov	r0, r2
 80016b4:	f107 030c 	add.w	r3, r7, #12
 80016b8:	2208      	movs	r2, #8
 80016ba:	4619      	mov	r1, r3
 80016bc:	f7ff fba8 	bl	8000e10 <SendBytes>
	HAL_Delay(50); // これないと動かない(なぜ?)
 80016c0:	2032      	movs	r0, #50	; 0x32
 80016c2:	f002 fa5d 	bl	8003b80 <HAL_Delay>
	MCMD_ChangeControl(hmcmd);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f7ff ff4c 	bl	8001564 <MCMD_ChangeControl>
}
 80016cc:	bf00      	nop
 80016ce:	3718      	adds	r7, #24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <MCMD_Calib>:

void MCMD_Calib(MCMD_HandleTypedef *hmcmd){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	uint8_t bdata[4];
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_CALIB), bdata, sizeof(bdata));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2109      	movs	r1, #9
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 f8c8 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4610      	mov	r0, r2
 80016ec:	f107 030c 	add.w	r3, r7, #12
 80016f0:	2204      	movs	r2, #4
 80016f2:	4619      	mov	r1, r3
 80016f4:	f7ff fb8c 	bl	8000e10 <SendBytes>
}
 80016f8:	bf00      	nop
 80016fa:	3710      	adds	r7, #16
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <MCMD_Control_Enable>:

void MCMD_Control_Enable(MCMD_HandleTypedef *hmcmd){
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	uint8_t bdata[4];
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_ENABLE), bdata, sizeof(bdata));
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	210a      	movs	r1, #10
 800170c:	4618      	mov	r0, r3
 800170e:	f000 f8b2 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	f107 030c 	add.w	r3, r7, #12
 800171c:	2204      	movs	r2, #4
 800171e:	4619      	mov	r1, r3
 8001720:	f7ff fb76 	bl	8000e10 <SendBytes>
}
 8001724:	bf00      	nop
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <MCMD_Control_Disable>:

void MCMD_Control_Disable(MCMD_HandleTypedef *hmcmd){
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
	uint8_t bdata[4];
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_DISABLE), bdata, sizeof(bdata));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	210b      	movs	r1, #11
 8001738:	4618      	mov	r0, r3
 800173a:	f000 f89c 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4610      	mov	r0, r2
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	2204      	movs	r2, #4
 800174a:	4619      	mov	r1, r3
 800174c:	f7ff fb60 	bl	8000e10 <SendBytes>
}
 8001750:	bf00      	nop
 8001752:	3710      	adds	r7, #16
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <MCMD_SetTarget>:

void MCMD_SetTarget(MCMD_HandleTypedef *hmcmd, float target){
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	ed87 0a00 	vstr	s0, [r7]
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_SET_TARGET), (uint8_t *)&target, sizeof(target));
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	210c      	movs	r1, #12
 8001768:	4618      	mov	r0, r3
 800176a:	f000 f884 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4610      	mov	r0, r2
 8001774:	463b      	mov	r3, r7
 8001776:	2204      	movs	r2, #4
 8001778:	4619      	mov	r1, r3
 800177a:	f7ff fb49 	bl	8000e10 <SendBytes>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <ServoDriver_Init>:
		return ans;
	}
}

////servo
void ServoDriver_Init(CAN_Device *can_device, CANServo_Param_Typedef *param){
 8001786:	b580      	push	{r7, lr}
 8001788:	b084      	sub	sp, #16
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	6039      	str	r1, [r7, #0]
	float fdata[2];
	fdata[0] = param->pulse_width_min;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	60bb      	str	r3, [r7, #8]
	fdata[1] = param->pulse_width_max;
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	60fb      	str	r3, [r7, #12]
	SendBytes(Make_CAN_ID_from_CAN_Device(can_device, SERVO_CMD_INIT1), (uint8_t *)fdata, sizeof(fdata));
 800179c:	2101      	movs	r1, #1
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f869 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	4610      	mov	r0, r2
 80017aa:	f107 0308 	add.w	r3, r7, #8
 80017ae:	2208      	movs	r2, #8
 80017b0:	4619      	mov	r1, r3
 80017b2:	f7ff fb2d 	bl	8000e10 <SendBytes>
	fdata[0] = param->pwm_frequency;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	60bb      	str	r3, [r7, #8]
	fdata[1] = param->angle_range;
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	60fb      	str	r3, [r7, #12]
	SendBytes(Make_CAN_ID_from_CAN_Device(can_device, SERVO_CMD_INIT2), (uint8_t *)fdata, sizeof(fdata));
 80017c2:	2102      	movs	r1, #2
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 f856 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	f107 0308 	add.w	r3, r7, #8
 80017d4:	2208      	movs	r2, #8
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff fb1a 	bl	8000e10 <SendBytes>
	fdata[0] = param->angle_offset;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	60bb      	str	r3, [r7, #8]
	fdata[1] = 0.0f;
 80017e2:	f04f 0300 	mov.w	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
	SendBytes(Make_CAN_ID_from_CAN_Device(can_device, SERVO_CMD_INIT3), (uint8_t *)fdata, sizeof(fdata));
 80017e8:	2103      	movs	r1, #3
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 f843 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4610      	mov	r0, r2
 80017f6:	f107 0308 	add.w	r3, r7, #8
 80017fa:	2208      	movs	r2, #8
 80017fc:	4619      	mov	r1, r3
 80017fe:	f7ff fb07 	bl	8000e10 <SendBytes>
}
 8001802:	bf00      	nop
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <ServoDriver_SendValue>:

void ServoDriver_SendValue(CAN_Device *can_device, float angle){
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
 8001812:	ed87 0a00 	vstr	s0, [r7]
	if (SendBytes(Make_CAN_ID_from_CAN_Device(can_device, SERVO_CMD_SET_TARGET), (uint8_t *)(&angle), sizeof(float)) != HAL_OK){
 8001816:	2104      	movs	r1, #4
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f000 f82c 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	4610      	mov	r0, r2
 8001824:	463b      	mov	r3, r7
 8001826:	2204      	movs	r2, #4
 8001828:	4619      	mov	r1, r3
 800182a:	f7ff faf1 	bl	8000e10 <SendBytes>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <ServoDriver_SendValue+0x2e>
		Error_Handler();
 8001834:	f001 fbdb 	bl	8002fee <Error_Handler>
	}
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <AirCylinder_SendOutput>:
	if (SendBytes(Make_CAN_ID_from_CAN_Device(can_device, AIR_CMD_INIT), (uint8_t *)(&param), sizeof(Air_PortStatus_Typedef)) != HAL_OK){
		Error_Handler();
	}
}

void AirCylinder_SendOutput(CAN_Device *can_device, Air_PortStatus_Typedef param){
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	70fb      	strb	r3, [r7, #3]
	if (SendBytes(Make_CAN_ID_from_CAN_Device(can_device, AIR_CMD_OUTPUT), (uint8_t *)(&param), sizeof(Air_PortStatus_Typedef)) != HAL_OK){
 800184c:	2102      	movs	r1, #2
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f000 f811 	bl	8001876 <Make_CAN_ID_from_CAN_Device>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	4610      	mov	r0, r2
 800185a:	1cfb      	adds	r3, r7, #3
 800185c:	2201      	movs	r2, #1
 800185e:	4619      	mov	r1, r3
 8001860:	f7ff fad6 	bl	8000e10 <SendBytes>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <AirCylinder_SendOutput+0x2e>
		Error_Handler();
 800186a:	f001 fbc0 	bl	8002fee <Error_Handler>
	}
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <Make_CAN_ID_from_CAN_Device>:
/**
 * @brief CANのIDを設定する. 上16bitのみを使用
 * @param CAN_Device*
 * @param cmd
 */
uint64_t Make_CAN_ID_from_CAN_Device(CAN_Device* _can_device, uint8_t cmd){  // mainからmcmdなどへの送信
 8001876:	b4b0      	push	{r4, r5, r7}
 8001878:	b085      	sub	sp, #20
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	460b      	mov	r3, r1
 8001880:	70fb      	strb	r3, [r7, #3]
    uint8_t node_type = (uint8_t)(_can_device->node_type) & (0b111);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	73fb      	strb	r3, [r7, #15]
    return (((node_type&0b111)<<11) | (((_can_device->node_id)&0b111)<<8) | (((_can_device->device_num)&0b111)<<5)
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	02db      	lsls	r3, r3, #11
 8001890:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	785b      	ldrb	r3, [r3, #1]
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800189e:	431a      	orrs	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	789b      	ldrb	r3, [r3, #2]
 80018a4:	015b      	lsls	r3, r3, #5
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	431a      	orrs	r2, r3
            | (cmd&0b11111) );
 80018aa:	78fb      	ldrb	r3, [r7, #3]
 80018ac:	f003 031f 	and.w	r3, r3, #31
 80018b0:	4313      	orrs	r3, r2
 80018b2:	17da      	asrs	r2, r3, #31
 80018b4:	461c      	mov	r4, r3
 80018b6:	4615      	mov	r5, r2
 80018b8:	4622      	mov	r2, r4
 80018ba:	462b      	mov	r3, r5
}
 80018bc:	4610      	mov	r0, r2
 80018be:	4619      	mov	r1, r3
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bcb0      	pop	{r4, r5, r7}
 80018c6:	4770      	bx	lr

080018c8 <Make_CAN_ID>:
 * @param node_type
 * @param node_id
 * @param device_num
 * @param cmd
 */
uint64_t Make_CAN_ID(Node_Type node_type, uint8_t node_id, uint8_t device_num, uint8_t cmd){
 80018c8:	e92d 0390 	stmdb	sp!, {r4, r7, r8, r9}
 80018cc:	b082      	sub	sp, #8
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	4604      	mov	r4, r0
 80018d2:	4608      	mov	r0, r1
 80018d4:	4611      	mov	r1, r2
 80018d6:	461a      	mov	r2, r3
 80018d8:	4623      	mov	r3, r4
 80018da:	71fb      	strb	r3, [r7, #7]
 80018dc:	4603      	mov	r3, r0
 80018de:	71bb      	strb	r3, [r7, #6]
 80018e0:	460b      	mov	r3, r1
 80018e2:	717b      	strb	r3, [r7, #5]
 80018e4:	4613      	mov	r3, r2
 80018e6:	713b      	strb	r3, [r7, #4]
    return ( (((uint8_t)node_type & 0b111) << 11) | (((node_id)&0b111) << 8) | ((device_num&0b111) << 5)
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	02db      	lsls	r3, r3, #11
 80018ec:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 80018f0:	79bb      	ldrb	r3, [r7, #6]
 80018f2:	021b      	lsls	r3, r3, #8
 80018f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80018f8:	431a      	orrs	r2, r3
 80018fa:	797b      	ldrb	r3, [r7, #5]
 80018fc:	015b      	lsls	r3, r3, #5
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	431a      	orrs	r2, r3
             | (cmd&0b11111) );
 8001902:	793b      	ldrb	r3, [r7, #4]
 8001904:	f003 031f 	and.w	r3, r3, #31
 8001908:	4313      	orrs	r3, r2
 800190a:	17da      	asrs	r2, r3, #31
 800190c:	4698      	mov	r8, r3
 800190e:	4691      	mov	r9, r2
 8001910:	4642      	mov	r2, r8
 8001912:	464b      	mov	r3, r9
}
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	e8bd 0390 	ldmia.w	sp!, {r4, r7, r8, r9}
 8001920:	4770      	bx	lr

08001922 <Extract_CAN_Device>:

CAN_Device Extract_CAN_Device(uint64_t can_id) {  // CAN_IDからCAN_Deviceを抽出する
 8001922:	b480      	push	{r7}
 8001924:	b085      	sub	sp, #20
 8001926:	af00      	add	r7, sp, #0
 8001928:	e9c7 0100 	strd	r0, r1, [r7]
    CAN_Device ans;
    ans.device_num = ((can_id>>5) & 0b111);
 800192c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001930:	f04f 0200 	mov.w	r2, #0
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	0942      	lsrs	r2, r0, #5
 800193a:	ea42 62c1 	orr.w	r2, r2, r1, lsl #27
 800193e:	094b      	lsrs	r3, r1, #5
 8001940:	b2d3      	uxtb	r3, r2
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	b2db      	uxtb	r3, r3
 8001948:	72bb      	strb	r3, [r7, #10]
    ans.node_id = ((can_id>>8) & 0b111);
 800194a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	0a02      	lsrs	r2, r0, #8
 8001958:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800195c:	0a0b      	lsrs	r3, r1, #8
 800195e:	b2d3      	uxtb	r3, r2
 8001960:	f003 0307 	and.w	r3, r3, #7
 8001964:	b2db      	uxtb	r3, r3
 8001966:	727b      	strb	r3, [r7, #9]
    ans.node_type = (Node_Type)( (can_id>>11) & 0b111);
 8001968:	e9d7 0100 	ldrd	r0, r1, [r7]
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	f04f 0300 	mov.w	r3, #0
 8001974:	0ac2      	lsrs	r2, r0, #11
 8001976:	ea42 5241 	orr.w	r2, r2, r1, lsl #21
 800197a:	0acb      	lsrs	r3, r1, #11
 800197c:	b2d3      	uxtb	r3, r2
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	b2db      	uxtb	r3, r3
 8001984:	723b      	strb	r3, [r7, #8]
    return ans;
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	f107 0208 	add.w	r2, r7, #8
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	4611      	mov	r1, r2
 8001992:	8019      	strh	r1, [r3, #0]
 8001994:	3302      	adds	r3, #2
 8001996:	0c12      	lsrs	r2, r2, #16
 8001998:	701a      	strb	r2, [r3, #0]
 800199a:	2300      	movs	r3, #0
 800199c:	7b3a      	ldrb	r2, [r7, #12]
 800199e:	f362 0307 	bfi	r3, r2, #0, #8
 80019a2:	7b7a      	ldrb	r2, [r7, #13]
 80019a4:	f362 230f 	bfi	r3, r2, #8, #8
 80019a8:	7bba      	ldrb	r2, [r7, #14]
 80019aa:	f362 4317 	bfi	r3, r2, #16, #8
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3714      	adds	r7, #20
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <Extract_CAN_CMD>:

uint8_t Extract_CAN_CMD(uint64_t can_id){ return ( can_id & 0b11111); }  // cmdを抽出
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	e9c7 0100 	strd	r0, r1, [r7]
 80019c4:	783b      	ldrb	r3, [r7, #0]
 80019c6:	f003 031f 	and.w	r3, r3, #31
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	4618      	mov	r0, r3
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80019dc:	4b17      	ldr	r3, [pc, #92]	; (8001a3c <MX_CAN1_Init+0x64>)
 80019de:	4a18      	ldr	r2, [pc, #96]	; (8001a40 <MX_CAN1_Init+0x68>)
 80019e0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80019e2:	4b16      	ldr	r3, [pc, #88]	; (8001a3c <MX_CAN1_Init+0x64>)
 80019e4:	2206      	movs	r2, #6
 80019e6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80019e8:	4b14      	ldr	r3, [pc, #80]	; (8001a3c <MX_CAN1_Init+0x64>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80019ee:	4b13      	ldr	r3, [pc, #76]	; (8001a3c <MX_CAN1_Init+0x64>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <MX_CAN1_Init+0x64>)
 80019f6:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80019fa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80019fc:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <MX_CAN1_Init+0x64>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a02:	4b0e      	ldr	r3, [pc, #56]	; (8001a3c <MX_CAN1_Init+0x64>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001a08:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <MX_CAN1_Init+0x64>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <MX_CAN1_Init+0x64>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001a14:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <MX_CAN1_Init+0x64>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001a1a:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <MX_CAN1_Init+0x64>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8001a20:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <MX_CAN1_Init+0x64>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001a26:	4805      	ldr	r0, [pc, #20]	; (8001a3c <MX_CAN1_Init+0x64>)
 8001a28:	f002 f8ce 	bl	8003bc8 <HAL_CAN_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001a32:	f001 fadc 	bl	8002fee <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20002e44 	.word	0x20002e44
 8001a40:	40006400 	.word	0x40006400

08001a44 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	; 0x28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a23      	ldr	r2, [pc, #140]	; (8001af0 <HAL_CAN_MspInit+0xac>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d13f      	bne.n	8001ae6 <HAL_CAN_MspInit+0xa2>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a66:	4b23      	ldr	r3, [pc, #140]	; (8001af4 <HAL_CAN_MspInit+0xb0>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	4a22      	ldr	r2, [pc, #136]	; (8001af4 <HAL_CAN_MspInit+0xb0>)
 8001a6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a70:	6413      	str	r3, [r2, #64]	; 0x40
 8001a72:	4b20      	ldr	r3, [pc, #128]	; (8001af4 <HAL_CAN_MspInit+0xb0>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a7e:	4b1d      	ldr	r3, [pc, #116]	; (8001af4 <HAL_CAN_MspInit+0xb0>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	4a1c      	ldr	r2, [pc, #112]	; (8001af4 <HAL_CAN_MspInit+0xb0>)
 8001a84:	f043 0308 	orr.w	r3, r3, #8
 8001a88:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8a:	4b1a      	ldr	r3, [pc, #104]	; (8001af4 <HAL_CAN_MspInit+0xb0>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	f003 0308 	and.w	r3, r3, #8
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a96:	2303      	movs	r3, #3
 8001a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001aa6:	2309      	movs	r3, #9
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4811      	ldr	r0, [pc, #68]	; (8001af8 <HAL_CAN_MspInit+0xb4>)
 8001ab2:	f003 fbdd 	bl	8005270 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2105      	movs	r1, #5
 8001aba:	2013      	movs	r0, #19
 8001abc:	f002 ff98 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001ac0:	2013      	movs	r0, #19
 8001ac2:	f002 ffb1 	bl	8004a28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2105      	movs	r1, #5
 8001aca:	2014      	movs	r0, #20
 8001acc:	f002 ff90 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ad0:	2014      	movs	r0, #20
 8001ad2:	f002 ffa9 	bl	8004a28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2105      	movs	r1, #5
 8001ada:	2015      	movs	r0, #21
 8001adc:	f002 ff88 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001ae0:	2015      	movs	r0, #21
 8001ae2:	f002 ffa1 	bl	8004a28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001ae6:	bf00      	nop
 8001ae8:	3728      	adds	r7, #40	; 0x28
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40006400 	.word	0x40006400
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40020c00 	.word	0x40020c00

08001afc <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	; 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001b08:	f00c ff7a 	bl	800ea00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001b0c:	4b5b      	ldr	r3, [pc, #364]	; (8001c7c <pvPortMallocMicroROS+0x180>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8001b14:	f000 f98a 	bl	8001e2c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001b18:	4b59      	ldr	r3, [pc, #356]	; (8001c80 <pvPortMallocMicroROS+0x184>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f040 8092 	bne.w	8001c4a <pvPortMallocMicroROS+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d01f      	beq.n	8001b6c <pvPortMallocMicroROS+0x70>
			{
				xWantedSize += xHeapStructSize;
 8001b2c:	2208      	movs	r2, #8
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d016      	beq.n	8001b6c <pvPortMallocMicroROS+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f023 0307 	bic.w	r3, r3, #7
 8001b44:	3308      	adds	r3, #8
 8001b46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f003 0307 	and.w	r3, r3, #7
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d00c      	beq.n	8001b6c <pvPortMallocMicroROS+0x70>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b56:	b672      	cpsid	i
 8001b58:	f383 8811 	msr	BASEPRI, r3
 8001b5c:	f3bf 8f6f 	isb	sy
 8001b60:	f3bf 8f4f 	dsb	sy
 8001b64:	b662      	cpsie	i
 8001b66:	617b      	str	r3, [r7, #20]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b68:	bf00      	nop
 8001b6a:	e7fe      	b.n	8001b6a <pvPortMallocMicroROS+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d06b      	beq.n	8001c4a <pvPortMallocMicroROS+0x14e>
 8001b72:	4b44      	ldr	r3, [pc, #272]	; (8001c84 <pvPortMallocMicroROS+0x188>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d866      	bhi.n	8001c4a <pvPortMallocMicroROS+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001b7c:	4b42      	ldr	r3, [pc, #264]	; (8001c88 <pvPortMallocMicroROS+0x18c>)
 8001b7e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001b80:	4b41      	ldr	r3, [pc, #260]	; (8001c88 <pvPortMallocMicroROS+0x18c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001b86:	e004      	b.n	8001b92 <pvPortMallocMicroROS+0x96>
				{
					pxPreviousBlock = pxBlock;
 8001b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d903      	bls.n	8001ba4 <pvPortMallocMicroROS+0xa8>
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1f1      	bne.n	8001b88 <pvPortMallocMicroROS+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001ba4:	4b35      	ldr	r3, [pc, #212]	; (8001c7c <pvPortMallocMicroROS+0x180>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d04d      	beq.n	8001c4a <pvPortMallocMicroROS+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001bae:	6a3b      	ldr	r3, [r7, #32]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2208      	movs	r2, #8
 8001bb4:	4413      	add	r3, r2
 8001bb6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	6a3b      	ldr	r3, [r7, #32]
 8001bbe:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	1ad2      	subs	r2, r2, r3
 8001bc8:	2308      	movs	r3, #8
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d921      	bls.n	8001c14 <pvPortMallocMicroROS+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00c      	beq.n	8001bfc <pvPortMallocMicroROS+0x100>
	__asm volatile
 8001be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001be6:	b672      	cpsid	i
 8001be8:	f383 8811 	msr	BASEPRI, r3
 8001bec:	f3bf 8f6f 	isb	sy
 8001bf0:	f3bf 8f4f 	dsb	sy
 8001bf4:	b662      	cpsie	i
 8001bf6:	613b      	str	r3, [r7, #16]
}
 8001bf8:	bf00      	nop
 8001bfa:	e7fe      	b.n	8001bfa <pvPortMallocMicroROS+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfe:	685a      	ldr	r2, [r3, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	1ad2      	subs	r2, r2, r3
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001c0e:	69b8      	ldr	r0, [r7, #24]
 8001c10:	f000 f96e 	bl	8001ef0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001c14:	4b1b      	ldr	r3, [pc, #108]	; (8001c84 <pvPortMallocMicroROS+0x188>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	4a19      	ldr	r2, [pc, #100]	; (8001c84 <pvPortMallocMicroROS+0x188>)
 8001c20:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001c22:	4b18      	ldr	r3, [pc, #96]	; (8001c84 <pvPortMallocMicroROS+0x188>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	4b19      	ldr	r3, [pc, #100]	; (8001c8c <pvPortMallocMicroROS+0x190>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d203      	bcs.n	8001c36 <pvPortMallocMicroROS+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001c2e:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <pvPortMallocMicroROS+0x188>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a16      	ldr	r2, [pc, #88]	; (8001c8c <pvPortMallocMicroROS+0x190>)
 8001c34:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <pvPortMallocMicroROS+0x184>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c42:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001c4a:	f00c fee7 	bl	800ea1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d00c      	beq.n	8001c72 <pvPortMallocMicroROS+0x176>
	__asm volatile
 8001c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c5c:	b672      	cpsid	i
 8001c5e:	f383 8811 	msr	BASEPRI, r3
 8001c62:	f3bf 8f6f 	isb	sy
 8001c66:	f3bf 8f4f 	dsb	sy
 8001c6a:	b662      	cpsie	i
 8001c6c:	60fb      	str	r3, [r7, #12]
}
 8001c6e:	bf00      	nop
 8001c70:	e7fe      	b.n	8001c70 <pvPortMallocMicroROS+0x174>
	return pvReturn;
 8001c72:	69fb      	ldr	r3, [r7, #28]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3728      	adds	r7, #40	; 0x28
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20006a74 	.word	0x20006a74
 8001c80:	20006a80 	.word	0x20006a80
 8001c84:	20006a78 	.word	0x20006a78
 8001c88:	20006a6c 	.word	0x20006a6c
 8001c8c:	20006a7c 	.word	0x20006a7c

08001c90 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d04c      	beq.n	8001d3c <vPortFreeMicroROS+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001ca2:	2308      	movs	r3, #8
 8001ca4:	425b      	negs	r3, r3
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	4413      	add	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	4b23      	ldr	r3, [pc, #140]	; (8001d44 <vPortFreeMicroROS+0xb4>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10c      	bne.n	8001cd8 <vPortFreeMicroROS+0x48>
	__asm volatile
 8001cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc2:	b672      	cpsid	i
 8001cc4:	f383 8811 	msr	BASEPRI, r3
 8001cc8:	f3bf 8f6f 	isb	sy
 8001ccc:	f3bf 8f4f 	dsb	sy
 8001cd0:	b662      	cpsie	i
 8001cd2:	60fb      	str	r3, [r7, #12]
}
 8001cd4:	bf00      	nop
 8001cd6:	e7fe      	b.n	8001cd6 <vPortFreeMicroROS+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d00c      	beq.n	8001cfa <vPortFreeMicroROS+0x6a>
	__asm volatile
 8001ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ce4:	b672      	cpsid	i
 8001ce6:	f383 8811 	msr	BASEPRI, r3
 8001cea:	f3bf 8f6f 	isb	sy
 8001cee:	f3bf 8f4f 	dsb	sy
 8001cf2:	b662      	cpsie	i
 8001cf4:	60bb      	str	r3, [r7, #8]
}
 8001cf6:	bf00      	nop
 8001cf8:	e7fe      	b.n	8001cf8 <vPortFreeMicroROS+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	685a      	ldr	r2, [r3, #4]
 8001cfe:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <vPortFreeMicroROS+0xb4>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4013      	ands	r3, r2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d019      	beq.n	8001d3c <vPortFreeMicroROS+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d115      	bne.n	8001d3c <vPortFreeMicroROS+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	685a      	ldr	r2, [r3, #4]
 8001d14:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <vPortFreeMicroROS+0xb4>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	401a      	ands	r2, r3
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001d20:	f00c fe6e 	bl	800ea00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	4b07      	ldr	r3, [pc, #28]	; (8001d48 <vPortFreeMicroROS+0xb8>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	4a06      	ldr	r2, [pc, #24]	; (8001d48 <vPortFreeMicroROS+0xb8>)
 8001d30:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001d32:	6938      	ldr	r0, [r7, #16]
 8001d34:	f000 f8dc 	bl	8001ef0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001d38:	f00c fe70 	bl	800ea1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001d3c:	bf00      	nop
 8001d3e:	3718      	adds	r7, #24
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20006a80 	.word	0x20006a80
 8001d48:	20006a78 	.word	0x20006a78

08001d4c <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b087      	sub	sp, #28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8001d58:	2308      	movs	r3, #8
 8001d5a:	425b      	negs	r3, r3
 8001d5c:	697a      	ldr	r2, [r7, #20]
 8001d5e:	4413      	add	r3, r2
 8001d60:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <getBlockSize+0x38>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	4013      	ands	r3, r2
 8001d72:	60fb      	str	r3, [r7, #12]

	return count;
 8001d74:	68fb      	ldr	r3, [r7, #12]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	371c      	adds	r7, #28
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	20006a80 	.word	0x20006a80

08001d88 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001d92:	f00c fe35 	bl	800ea00 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001d96:	6838      	ldr	r0, [r7, #0]
 8001d98:	f7ff feb0 	bl	8001afc <pvPortMallocMicroROS>
 8001d9c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d017      	beq.n	8001dd4 <pvPortReallocMicroROS+0x4c>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d014      	beq.n	8001dd4 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff ffce 	bl	8001d4c <getBlockSize>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2208      	movs	r2, #8
 8001db4:	1a9b      	subs	r3, r3, r2
 8001db6:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d201      	bcs.n	8001dc4 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	68b8      	ldr	r0, [r7, #8]
 8001dca:	f01e fd8c 	bl	80208e6 <memcpy>

		vPortFreeMicroROS(pv);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7ff ff5e 	bl	8001c90 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001dd4:	f00c fe22 	bl	800ea1c <xTaskResumeAll>

	return newmem;
 8001dd8:	68bb      	ldr	r3, [r7, #8]
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b086      	sub	sp, #24
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001dec:	f00c fe08 	bl	800ea00 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	fb02 f303 	mul.w	r3, r2, r3
 8001df8:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8001dfa:	6978      	ldr	r0, [r7, #20]
 8001dfc:	f7ff fe7e 	bl	8001afc <pvPortMallocMicroROS>
 8001e00:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001e06:	e004      	b.n	8001e12 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1c5a      	adds	r2, r3, #1
 8001e0c:	613a      	str	r2, [r7, #16]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	1e5a      	subs	r2, r3, #1
 8001e16:	617a      	str	r2, [r7, #20]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d1f5      	bne.n	8001e08 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8001e1c:	f00c fdfe 	bl	800ea1c <xTaskResumeAll>
  	return mem;
 8001e20:	68fb      	ldr	r3, [r7, #12]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001e32:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001e36:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001e38:	4b27      	ldr	r3, [pc, #156]	; (8001ed8 <prvHeapInit+0xac>)
 8001e3a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00c      	beq.n	8001e60 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	3307      	adds	r3, #7
 8001e4a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f023 0307 	bic.w	r3, r3, #7
 8001e52:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001e54:	68ba      	ldr	r2, [r7, #8]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	4a1f      	ldr	r2, [pc, #124]	; (8001ed8 <prvHeapInit+0xac>)
 8001e5c:	4413      	add	r3, r2
 8001e5e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001e64:	4a1d      	ldr	r2, [pc, #116]	; (8001edc <prvHeapInit+0xb0>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001e6a:	4b1c      	ldr	r3, [pc, #112]	; (8001edc <prvHeapInit+0xb0>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	68ba      	ldr	r2, [r7, #8]
 8001e74:	4413      	add	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001e78:	2208      	movs	r2, #8
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	1a9b      	subs	r3, r3, r2
 8001e7e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f023 0307 	bic.w	r3, r3, #7
 8001e86:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4a15      	ldr	r2, [pc, #84]	; (8001ee0 <prvHeapInit+0xb4>)
 8001e8c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <prvHeapInit+0xb4>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2200      	movs	r2, #0
 8001e94:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001e96:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <prvHeapInit+0xb4>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	1ad2      	subs	r2, r2, r3
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001eac:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <prvHeapInit+0xb4>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <prvHeapInit+0xb8>)
 8001eba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	4a09      	ldr	r2, [pc, #36]	; (8001ee8 <prvHeapInit+0xbc>)
 8001ec2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <prvHeapInit+0xc0>)
 8001ec6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001eca:	601a      	str	r2, [r3, #0]
}
 8001ecc:	bf00      	nop
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	20002e6c 	.word	0x20002e6c
 8001edc:	20006a6c 	.word	0x20006a6c
 8001ee0:	20006a74 	.word	0x20006a74
 8001ee4:	20006a7c 	.word	0x20006a7c
 8001ee8:	20006a78 	.word	0x20006a78
 8001eec:	20006a80 	.word	0x20006a80

08001ef0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001ef8:	4b28      	ldr	r3, [pc, #160]	; (8001f9c <prvInsertBlockIntoFreeList+0xac>)
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	e002      	b.n	8001f04 <prvInsertBlockIntoFreeList+0x14>
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d8f7      	bhi.n	8001efe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	4413      	add	r3, r2
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d108      	bne.n	8001f32 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	441a      	add	r2, r3
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	68ba      	ldr	r2, [r7, #8]
 8001f3c:	441a      	add	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d118      	bne.n	8001f78 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	4b15      	ldr	r3, [pc, #84]	; (8001fa0 <prvInsertBlockIntoFreeList+0xb0>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d00d      	beq.n	8001f6e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	441a      	add	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	e008      	b.n	8001f80 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <prvInsertBlockIntoFreeList+0xb0>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	e003      	b.n	8001f80 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001f80:	68fa      	ldr	r2, [r7, #12]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d002      	beq.n	8001f8e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001f8e:	bf00      	nop
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	20006a6c 	.word	0x20006a6c
 8001fa0:	20006a74 	.word	0x20006a74

08001fa4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001faa:	4b10      	ldr	r3, [pc, #64]	; (8001fec <MX_DMA_Init+0x48>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	4a0f      	ldr	r2, [pc, #60]	; (8001fec <MX_DMA_Init+0x48>)
 8001fb0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <MX_DMA_Init+0x48>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2105      	movs	r1, #5
 8001fc6:	200c      	movs	r0, #12
 8001fc8:	f002 fd12 	bl	80049f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001fcc:	200c      	movs	r0, #12
 8001fce:	f002 fd2b 	bl	8004a28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2105      	movs	r1, #5
 8001fd6:	200e      	movs	r0, #14
 8001fd8:	f002 fd0a 	bl	80049f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001fdc:	200e      	movs	r0, #14
 8001fde:	f002 fd23 	bl	8004a28 <HAL_NVIC_EnableIRQ>

}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40023800 	.word	0x40023800

08001ff0 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001ffe:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002000:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002004:	4904      	ldr	r1, [pc, #16]	; (8002018 <cubemx_transport_open+0x28>)
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f006 fcaa 	bl	8008960 <HAL_UART_Receive_DMA>
    return true;
 800200c:	2301      	movs	r3, #1
}
 800200e:	4618      	mov	r0, r3
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20006a84 	.word	0x20006a84

0800201c <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800202a:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f006 fcdb 	bl	80089e8 <HAL_UART_DMAStop>
    return true;
 8002032:	2301      	movs	r3, #1
}
 8002034:	4618      	mov	r0, r3
 8002036:	3710      	adds	r7, #16
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
 8002048:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8002050:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002056:	2b20      	cmp	r3, #32
 8002058:	d11a      	bne.n	8002090 <cubemx_transport_write+0x54>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	b29b      	uxth	r3, r3
 800205e:	461a      	mov	r2, r3
 8002060:	68b9      	ldr	r1, [r7, #8]
 8002062:	6978      	ldr	r0, [r7, #20]
 8002064:	f006 fc00 	bl	8008868 <HAL_UART_Transmit_DMA>
 8002068:	4603      	mov	r3, r0
 800206a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800206c:	e002      	b.n	8002074 <cubemx_transport_write+0x38>
            osDelay(1);
 800206e:	2001      	movs	r0, #1
 8002070:	f00b fc5c 	bl	800d92c <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002074:	7cfb      	ldrb	r3, [r7, #19]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d103      	bne.n	8002082 <cubemx_transport_write+0x46>
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800207e:	2b20      	cmp	r3, #32
 8002080:	d1f5      	bne.n	800206e <cubemx_transport_write+0x32>
        }

        return (ret == HAL_OK) ? len : 0;
 8002082:	7cfb      	ldrb	r3, [r7, #19]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d101      	bne.n	800208c <cubemx_transport_write+0x50>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	e002      	b.n	8002092 <cubemx_transport_write+0x56>
 800208c:	2300      	movs	r3, #0
 800208e:	e000      	b.n	8002092 <cubemx_transport_write+0x56>
    }else{
        return 0;
 8002090:	2300      	movs	r3, #0
    }
}
 8002092:	4618      	mov	r0, r3
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
	...

0800209c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 800209c:	b580      	push	{r7, lr}
 800209e:	b088      	sub	sp, #32
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
 80020a8:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80020b0:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020b6:	b672      	cpsid	i
}
 80020b8:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80020c6:	4a1c      	ldr	r2, [pc, #112]	; (8002138 <cubemx_transport_read+0x9c>)
 80020c8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80020ca:	b662      	cpsie	i
}
 80020cc:	bf00      	nop
        __enable_irq();
        ms_used++;
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3301      	adds	r3, #1
 80020d2:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80020d4:	2001      	movs	r0, #1
 80020d6:	f00b fc29 	bl	800d92c <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80020da:	4b18      	ldr	r3, [pc, #96]	; (800213c <cubemx_transport_read+0xa0>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	4b16      	ldr	r3, [pc, #88]	; (8002138 <cubemx_transport_read+0x9c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d103      	bne.n	80020ee <cubemx_transport_read+0x52>
 80020e6:	69fa      	ldr	r2, [r7, #28]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbe3      	blt.n	80020b6 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80020f2:	e011      	b.n	8002118 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80020f4:	4b11      	ldr	r3, [pc, #68]	; (800213c <cubemx_transport_read+0xa0>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	68b9      	ldr	r1, [r7, #8]
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	440b      	add	r3, r1
 80020fe:	4910      	ldr	r1, [pc, #64]	; (8002140 <cubemx_transport_read+0xa4>)
 8002100:	5c8a      	ldrb	r2, [r1, r2]
 8002102:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002104:	4b0d      	ldr	r3, [pc, #52]	; (800213c <cubemx_transport_read+0xa0>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	3301      	adds	r3, #1
 800210a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800210e:	4a0b      	ldr	r2, [pc, #44]	; (800213c <cubemx_transport_read+0xa0>)
 8002110:	6013      	str	r3, [r2, #0]
        wrote++;
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	3301      	adds	r3, #1
 8002116:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002118:	4b08      	ldr	r3, [pc, #32]	; (800213c <cubemx_transport_read+0xa0>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4b06      	ldr	r3, [pc, #24]	; (8002138 <cubemx_transport_read+0x9c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	429a      	cmp	r2, r3
 8002122:	d003      	beq.n	800212c <cubemx_transport_read+0x90>
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	429a      	cmp	r2, r3
 800212a:	d3e3      	bcc.n	80020f4 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 800212c:	69bb      	ldr	r3, [r7, #24]
}
 800212e:	4618      	mov	r0, r3
 8002130:	3720      	adds	r7, #32
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20007288 	.word	0x20007288
 800213c:	20007284 	.word	0x20007284
 8002140:	20006a84 	.word	0x20006a84

08002144 <HAL_CAN_TxMailbox0CompleteCallback>:
void * microros_allocate(size_t size, void * state);
void microros_deallocate(void * pointer, void * state);
void * microros_reallocate(void * pointer, size_t size, void * state);
void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state);

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan){
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 800214c:	f7fe fd54 	bl	8000bf8 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 8002150:	bf00      	nop
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <HAL_CAN_TxMailbox0AbortCallback>:

void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan){
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 8002160:	f7fe fd50 	bl	8000c04 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 8002164:	bf00      	nop
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan){
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 8002174:	f7fe fd40 	bl	8000bf8 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 8002178:	bf00      	nop
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_CAN_TxMailbox1AbortCallback>:

void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan){
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 8002188:	f7fe fd3c 	bl	8000c04 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan){
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 800219c:	f7fe fd2c 	bl	8000bf8 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 80021a0:	bf00      	nop
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <HAL_CAN_TxMailbox2AbortCallback>:

void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan){
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 80021b0:	f7fe fd28 	bl	8000c04 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 80021b4:	bf00      	nop
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
    WhenCANRxFifo0MsgPending(hcan, &num_of_devices);
 80021c4:	4903      	ldr	r1, [pc, #12]	; (80021d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>)
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f7fe fd22 	bl	8000c10 <WhenCANRxFifo0MsgPending>
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20007334 	.word	0x20007334

080021d8 <canSetting>:
//can通信の設定
void canSetting(){
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	printf("Start Initializing CAN System:Begin\n\r");
 80021dc:	480f      	ldr	r0, [pc, #60]	; (800221c <canSetting+0x44>)
 80021de:	f01e f809 	bl	80201f4 <iprintf>
	osDelay(10);
 80021e2:	200a      	movs	r0, #10
 80021e4:	f00b fba2 	bl	800d92c <osDelay>

	CAN_SystemInit(&hcan1);
 80021e8:	480d      	ldr	r0, [pc, #52]	; (8002220 <canSetting+0x48>)
 80021ea:	f7fe fe61 	bl	8000eb0 <CAN_SystemInit>

//	num_of_devices.mcmd3 = 0;
	num_of_devices.mcmd3 = 1	;
 80021ee:	4b0d      	ldr	r3, [pc, #52]	; (8002224 <canSetting+0x4c>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	709a      	strb	r2, [r3, #2]
	num_of_devices.mcmd4 = 0;
 80021f4:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <canSetting+0x4c>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	715a      	strb	r2, [r3, #5]
	num_of_devices.air = 0;
 80021fa:	4b0a      	ldr	r3, [pc, #40]	; (8002224 <canSetting+0x4c>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	711a      	strb	r2, [r3, #4]
	num_of_devices.servo = 0;
 8002200:	4b08      	ldr	r3, [pc, #32]	; (8002224 <canSetting+0x4c>)
 8002202:	2200      	movs	r2, #0
 8002204:	70da      	strb	r2, [r3, #3]

	printf("Start Initializing CAN System:End\n\r");
 8002206:	4808      	ldr	r0, [pc, #32]	; (8002228 <canSetting+0x50>)
 8002208:	f01d fff4 	bl	80201f4 <iprintf>
	osDelay(10);
 800220c:	200a      	movs	r0, #10
 800220e:	f00b fb8d 	bl	800d92c <osDelay>
	CAN_WaitConnect(&num_of_devices);
 8002212:	4804      	ldr	r0, [pc, #16]	; (8002224 <canSetting+0x4c>)
 8002214:	f7ff f8f4 	bl	8001400 <CAN_WaitConnect>
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	08023c90 	.word	0x08023c90
 8002220:	20002e44 	.word	0x20002e44
 8002224:	20007334 	.word	0x20007334
 8002228:	08023cb8 	.word	0x08023cb8

0800222c <mcmdMoter_Test_Setting>:
		 osDelay(50);
		 MCMD_SetTarget(&mcmd4M8_struct, 0.00f);
		 MCMD_Control_Enable(&mcmd4M8_struct);
}

void mcmdMoter_Test_Setting(){
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
	    mcmd4Mt_struct.device.node_type = NODE_MCMD3;
 8002230:	4b2a      	ldr	r3, [pc, #168]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002232:	2203      	movs	r2, #3
 8002234:	701a      	strb	r2, [r3, #0]
	    mcmd4Mt_struct.device.node_id =1;
 8002236:	4b29      	ldr	r3, [pc, #164]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002238:	2201      	movs	r2, #1
 800223a:	705a      	strb	r2, [r3, #1]
	    mcmd4Mt_struct.device.device_num = 1;
 800223c:	4b27      	ldr	r3, [pc, #156]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 800223e:	2201      	movs	r2, #1
 8002240:	709a      	strb	r2, [r3, #2]

	    mcmd4Mt_struct.ctrl_param.ctrl_type = MCMD_CTRL_DUTY;
 8002242:	4b26      	ldr	r3, [pc, #152]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002244:	2202      	movs	r2, #2
 8002246:	751a      	strb	r2, [r3, #20]
	    mcmd4Mt_struct.ctrl_param.PID_param.kp = 0.075f;
 8002248:	4b24      	ldr	r3, [pc, #144]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 800224a:	4a25      	ldr	r2, [pc, #148]	; (80022e0 <mcmdMoter_Test_Setting+0xb4>)
 800224c:	619a      	str	r2, [r3, #24]
	    mcmd4Mt_struct.ctrl_param.PID_param.ki = 0.025f;
 800224e:	4b23      	ldr	r3, [pc, #140]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002250:	4a24      	ldr	r2, [pc, #144]	; (80022e4 <mcmdMoter_Test_Setting+0xb8>)
 8002252:	61da      	str	r2, [r3, #28]
	    mcmd4Mt_struct.ctrl_param.PID_param.kd = 0.01f;
 8002254:	4b21      	ldr	r3, [pc, #132]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002256:	4a24      	ldr	r2, [pc, #144]	; (80022e8 <mcmdMoter_Test_Setting+0xbc>)
 8002258:	621a      	str	r2, [r3, #32]
	    mcmd4Mt_struct.ctrl_param.accel_limit = ACCEL_LIMIT_ENABLE;
 800225a:	4b20      	ldr	r3, [pc, #128]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	    mcmd4Mt_struct.ctrl_param.accel_limit_size = 2.0f;
 8002262:	4b1e      	ldr	r3, [pc, #120]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002264:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002268:	635a      	str	r2, [r3, #52]	; 0x34
	    mcmd4Mt_struct.ctrl_param.feedback = MCMD_FB_ENABLE;
 800226a:	4b1c      	ldr	r3, [pc, #112]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	    mcmd4Mt_struct.ctrl_param.timup_monitor = TIMUP_MONITOR_DISABLE;
 8002272:	4b1a      	ldr	r3, [pc, #104]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002274:	2201      	movs	r2, #1
 8002276:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	    mcmd4Mt_struct.enc_dir = MCMD_DIR_FW;
 800227a:	4b18      	ldr	r3, [pc, #96]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 800227c:	2200      	movs	r2, #0
 800227e:	711a      	strb	r2, [r3, #4]
	    mcmd4Mt_struct.rot_dir = MCMD_DIR_BC;
 8002280:	4b16      	ldr	r3, [pc, #88]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002282:	2201      	movs	r2, #1
 8002284:	715a      	strb	r2, [r3, #5]
	    mcmd4Mt_struct.quant_per_unit = 1.0/1024.0f;
 8002286:	4b15      	ldr	r3, [pc, #84]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002288:	f04f 526a 	mov.w	r2, #981467136	; 0x3a800000
 800228c:	611a      	str	r2, [r3, #16]

	    mcmd4Mt_struct.limit_sw_type = LIMIT_SW_NO;
 800228e:	4b13      	ldr	r3, [pc, #76]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002290:	2201      	movs	r2, #1
 8002292:	719a      	strb	r2, [r3, #6]
	    mcmd4Mt_struct.calib = CALIBRATION_DISABLE;
 8002294:	4b11      	ldr	r3, [pc, #68]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 8002296:	2201      	movs	r2, #1
 8002298:	71da      	strb	r2, [r3, #7]
	    mcmd4Mt_struct.calib_duty = -0.2f;
 800229a:	4b10      	ldr	r3, [pc, #64]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 800229c:	4a13      	ldr	r2, [pc, #76]	; (80022ec <mcmdMoter_Test_Setting+0xc0>)
 800229e:	609a      	str	r2, [r3, #8]
	    mcmd4Mt_struct.offset = 0.0f;
 80022a0:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	60da      	str	r2, [r3, #12]
	    mcmd4Mt_struct.fb_type = MCMD_FB_POS;
 80022a8:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	70da      	strb	r2, [r3, #3]

		 MCMD_init(&mcmd4Mt_struct);
 80022ae:	480b      	ldr	r0, [pc, #44]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 80022b0:	f7ff f9c0 	bl	8001634 <MCMD_init>
		 osDelay(10);
 80022b4:	200a      	movs	r0, #10
 80022b6:	f00b fb39 	bl	800d92c <osDelay>
		 MCMD_Calib(&mcmd4Mt_struct);
 80022ba:	4808      	ldr	r0, [pc, #32]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 80022bc:	f7ff fa0a 	bl	80016d4 <MCMD_Calib>
		 osDelay(50);
 80022c0:	2032      	movs	r0, #50	; 0x32
 80022c2:	f00b fb33 	bl	800d92c <osDelay>
		 MCMD_SetTarget(&mcmd4Mt_struct, 0.00f);
 80022c6:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80022f0 <mcmdMoter_Test_Setting+0xc4>
 80022ca:	4804      	ldr	r0, [pc, #16]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 80022cc:	f7ff fa44 	bl	8001758 <MCMD_SetTarget>
		 MCMD_Control_Enable(&mcmd4Mt_struct);
 80022d0:	4802      	ldr	r0, [pc, #8]	; (80022dc <mcmdMoter_Test_Setting+0xb0>)
 80022d2:	f7ff fa15 	bl	8001700 <MCMD_Control_Enable>
}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	200073bc 	.word	0x200073bc
 80022e0:	3d99999a 	.word	0x3d99999a
 80022e4:	3ccccccd 	.word	0x3ccccccd
 80022e8:	3c23d70a 	.word	0x3c23d70a
 80022ec:	be4ccccd 	.word	0xbe4ccccd
 80022f0:	00000000 	.word	0x00000000

080022f4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80022f8:	4a10      	ldr	r2, [pc, #64]	; (800233c <MX_FREERTOS_Init+0x48>)
 80022fa:	2100      	movs	r1, #0
 80022fc:	4810      	ldr	r0, [pc, #64]	; (8002340 <MX_FREERTOS_Init+0x4c>)
 80022fe:	f00b fa6f 	bl	800d7e0 <osThreadNew>
 8002302:	4603      	mov	r3, r0
 8002304:	4a0f      	ldr	r2, [pc, #60]	; (8002344 <MX_FREERTOS_Init+0x50>)
 8002306:	6013      	str	r3, [r2, #0]

  /* creation of SysCeckTask */
  SysCeckTaskHandle = osThreadNew(StartSysCheckTask, NULL, &SysCeckTask_attributes);
 8002308:	4a0f      	ldr	r2, [pc, #60]	; (8002348 <MX_FREERTOS_Init+0x54>)
 800230a:	2100      	movs	r1, #0
 800230c:	480f      	ldr	r0, [pc, #60]	; (800234c <MX_FREERTOS_Init+0x58>)
 800230e:	f00b fa67 	bl	800d7e0 <osThreadNew>
 8002312:	4603      	mov	r3, r0
 8002314:	4a0e      	ldr	r2, [pc, #56]	; (8002350 <MX_FREERTOS_Init+0x5c>)
 8002316:	6013      	str	r3, [r2, #0]

  /* creation of MotorRunTask */
  MotorRunTaskHandle = osThreadNew(StartMotorRunTask, NULL, &MotorRunTask_attributes);
 8002318:	4a0e      	ldr	r2, [pc, #56]	; (8002354 <MX_FREERTOS_Init+0x60>)
 800231a:	2100      	movs	r1, #0
 800231c:	480e      	ldr	r0, [pc, #56]	; (8002358 <MX_FREERTOS_Init+0x64>)
 800231e:	f00b fa5f 	bl	800d7e0 <osThreadNew>
 8002322:	4603      	mov	r3, r0
 8002324:	4a0d      	ldr	r2, [pc, #52]	; (800235c <MX_FREERTOS_Init+0x68>)
 8002326:	6013      	str	r3, [r2, #0]

  /* creation of EncorderTask */
  EncorderTaskHandle = osThreadNew(StartEncorderTask, NULL, &EncorderTask_attributes);
 8002328:	4a0d      	ldr	r2, [pc, #52]	; (8002360 <MX_FREERTOS_Init+0x6c>)
 800232a:	2100      	movs	r1, #0
 800232c:	480d      	ldr	r0, [pc, #52]	; (8002364 <MX_FREERTOS_Init+0x70>)
 800232e:	f00b fa57 	bl	800d7e0 <osThreadNew>
 8002332:	4603      	mov	r3, r0
 8002334:	4a0c      	ldr	r2, [pc, #48]	; (8002368 <MX_FREERTOS_Init+0x74>)
 8002336:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002338:	bf00      	nop
 800233a:	bd80      	pop	{r7, pc}
 800233c:	08023eb8 	.word	0x08023eb8
 8002340:	08002731 	.word	0x08002731
 8002344:	20007438 	.word	0x20007438
 8002348:	08023edc 	.word	0x08023edc
 800234c:	08002d39 	.word	0x08002d39
 8002350:	2000a378 	.word	0x2000a378
 8002354:	08023f00 	.word	0x08023f00
 8002358:	08002d95 	.word	0x08002d95
 800235c:	2000abd8 	.word	0x2000abd8
 8002360:	08023f24 	.word	0x08023f24
 8002364:	08002da5 	.word	0x08002da5
 8002368:	2000b438 	.word	0x2000b438

0800236c <service_callback>:
  * @retval None
  */

//過去の遺物
void service_callback(const void *request, void *response)
{
 800236c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002370:	b084      	sub	sp, #16
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
 8002376:	6039      	str	r1, [r7, #0]
	custom_test_msgs__srv__AddThreeInts_Request *_req = (custom_test_msgs__srv__AddThreeInts_Request *)request;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	60fb      	str	r3, [r7, #12]
	custom_test_msgs__srv__AddThreeInts_Response *_res = (custom_test_msgs__srv__AddThreeInts_Response *)response;
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	60bb      	str	r3, [r7, #8]

	osDelay(1000);
 8002380:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002384:	f00b fad2 	bl	800d92c <osDelay>

	_res->sum = _req->a + _req->b + _req->c;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002394:	1884      	adds	r4, r0, r2
 8002396:	eb41 0503 	adc.w	r5, r1, r3
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80023a0:	eb14 0802 	adds.w	r8, r4, r2
 80023a4:	eb45 0903 	adc.w	r9, r5, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	e9c3 8900 	strd	r8, r9, [r3]
}
 80023ae:	bf00      	nop
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080023b8 <subscription_callback>:

//速度司令を格納
void subscription_callback(const void * msgin)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
	  const drive_msgs__msg__Omni * sub = (const drive_msgs__msg__Omni *)msgin;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	60fb      	str	r3, [r7, #12]

	  cmd_motor[0] = sub->mfontright;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	ed93 7b04 	vldr	d7, [r3, #16]
 80023ca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80023ce:	4b10      	ldr	r3, [pc, #64]	; (8002410 <subscription_callback+0x58>)
 80023d0:	edc3 7a00 	vstr	s15, [r3]
	  cmd_motor[1] = sub->mfrontleft;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	ed93 7b06 	vldr	d7, [r3, #24]
 80023da:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80023de:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <subscription_callback+0x58>)
 80023e0:	edc3 7a01 	vstr	s15, [r3, #4]
	  cmd_motor[2] = sub->mbackright;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	ed93 7b08 	vldr	d7, [r3, #32]
 80023ea:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80023ee:	4b08      	ldr	r3, [pc, #32]	; (8002410 <subscription_callback+0x58>)
 80023f0:	edc3 7a02 	vstr	s15, [r3, #8]
	  cmd_motor[3] = sub->mbackleft;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 80023fa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80023fe:	4b04      	ldr	r3, [pc, #16]	; (8002410 <subscription_callback+0x58>)
 8002400:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002404:	bf00      	nop
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	2000bc9c 	.word	0x2000bc9c

08002414 <print_int>:

//micro-rosでのデバッグ用
void print_int(int num){
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
	rosidl_runtime_c__String__init(&pub);
 800241c:	4811      	ldr	r0, [pc, #68]	; (8002464 <print_int+0x50>)
 800241e:	f014 fbfd 	bl	8016c1c <rosidl_runtime_c__String__init>
	char val[12];
	snprintf(val, 12, "%d", num);
 8002422:	f107 0008 	add.w	r0, r7, #8
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a0f      	ldr	r2, [pc, #60]	; (8002468 <print_int+0x54>)
 800242a:	210c      	movs	r1, #12
 800242c:	f01d fffe 	bl	802042c <sniprintf>
	rosidl_runtime_c__String__assignn(&pub.data, val, sizeof(val));
 8002430:	f107 0308 	add.w	r3, r7, #8
 8002434:	220c      	movs	r2, #12
 8002436:	4619      	mov	r1, r3
 8002438:	480a      	ldr	r0, [pc, #40]	; (8002464 <print_int+0x50>)
 800243a:	f014 fc4d 	bl	8016cd8 <rosidl_runtime_c__String__assignn>
	RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 800243e:	2200      	movs	r2, #0
 8002440:	4908      	ldr	r1, [pc, #32]	; (8002464 <print_int+0x50>)
 8002442:	480a      	ldr	r0, [pc, #40]	; (800246c <print_int+0x58>)
 8002444:	f011 f864 	bl	8013510 <rcl_publish>
 8002448:	6178      	str	r0, [r7, #20]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d005      	beq.n	800245c <print_int+0x48>
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	f240 21c2 	movw	r1, #706	; 0x2c2
 8002456:	4806      	ldr	r0, [pc, #24]	; (8002470 <print_int+0x5c>)
 8002458:	f01d fecc 	bl	80201f4 <iprintf>
}
 800245c:	bf00      	nop
 800245e:	3718      	adds	r7, #24
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20007328 	.word	0x20007328
 8002468:	08023cdc 	.word	0x08023cdc
 800246c:	20007430 	.word	0x20007430
 8002470:	08023ce0 	.word	0x08023ce0

08002474 <manipsub_callback>:

//マニピュレーションのためのコールバック関数群
void manipsub_callback(const void * msgin)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
	 // Cast received message to used type
	  const manip_msgs__msg__Cmd * msub = (const manip_msgs__msg__Cmd *)msgin;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	60fb      	str	r3, [r7, #12]

	  print_int(msub->num);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002486:	4613      	mov	r3, r2
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ffc3 	bl	8002414 <print_int>
	  print_int(msub->top_base_arm);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002494:	4613      	mov	r3, r2
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff ffbc 	bl	8002414 <print_int>
	  print_int(msub->top_base_hand);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80024a2:	4613      	mov	r3, r2
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff ffb5 	bl	8002414 <print_int>

	  work_arm_deployer(msub->work_arm_deploy);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80024b0:	4610      	mov	r0, r2
 80024b2:	4619      	mov	r1, r3
 80024b4:	f000 f834 	bl	8002520 <work_arm_deployer>
	  work_arm_setter(msub->work_arm);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80024be:	4610      	mov	r0, r2
 80024c0:	4619      	mov	r1, r3
 80024c2:	f000 f899 	bl	80025f8 <work_arm_setter>
	  work_hand_setter(msub->work_hand);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80024cc:	4610      	mov	r0, r2
 80024ce:	4619      	mov	r1, r3
 80024d0:	f000 f872 	bl	80025b8 <work_hand_setter>
	  base1_arm_setter(msub->top_base_arm);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80024da:	4610      	mov	r0, r2
 80024dc:	4619      	mov	r1, r3
 80024de:	f000 f8ab 	bl	8002638 <base1_arm_setter>
	  base1_hand_setter(msub->top_base_hand);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80024e8:	4610      	mov	r0, r2
 80024ea:	4619      	mov	r1, r3
 80024ec:	f000 f8c2 	bl	8002674 <base1_hand_setter>
	  base2_arm_setter(msub->bottom_base_arm);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80024f6:	4610      	mov	r0, r2
 80024f8:	4619      	mov	r1, r3
 80024fa:	f000 f8db 	bl	80026b4 <base2_arm_setter>
	  base2_hand_setter(msub->bottom_base_hand);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002504:	4610      	mov	r0, r2
 8002506:	4619      	mov	r1, r3
 8002508:	f000 f8f2 	bl	80026f0 <base2_hand_setter>

	  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 800250c:	2180      	movs	r1, #128	; 0x80
 800250e:	4803      	ldr	r0, [pc, #12]	; (800251c <manipsub_callback+0xa8>)
 8002510:	f003 f873 	bl	80055fa <HAL_GPIO_TogglePin>
}
 8002514:	bf00      	nop
 8002516:	3710      	adds	r7, #16
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40020400 	.word	0x40020400

08002520 <work_arm_deployer>:

void work_arm_deployer(int state){//state:{0:close,1:open}
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
	if(state == 0){
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d118      	bne.n	8002560 <work_arm_deployer+0x40>
		ServoDriver_Init(&servo_device1, &servo_param1);
 800252e:	491c      	ldr	r1, [pc, #112]	; (80025a0 <work_arm_deployer+0x80>)
 8002530:	481c      	ldr	r0, [pc, #112]	; (80025a4 <work_arm_deployer+0x84>)
 8002532:	f7ff f928 	bl	8001786 <ServoDriver_Init>
		osDelay(100);  // 適切なdelayを入れる
 8002536:	2064      	movs	r0, #100	; 0x64
 8002538:	f00b f9f8 	bl	800d92c <osDelay>
		ServoDriver_SendValue(&servo_device1, 45.0f);
 800253c:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 80025a8 <work_arm_deployer+0x88>
 8002540:	4818      	ldr	r0, [pc, #96]	; (80025a4 <work_arm_deployer+0x84>)
 8002542:	f7ff f962 	bl	800180a <ServoDriver_SendValue>
		ServoDriver_Init(&servo_device2, &servo_param2);
 8002546:	4919      	ldr	r1, [pc, #100]	; (80025ac <work_arm_deployer+0x8c>)
 8002548:	4819      	ldr	r0, [pc, #100]	; (80025b0 <work_arm_deployer+0x90>)
 800254a:	f7ff f91c 	bl	8001786 <ServoDriver_Init>
		osDelay(100);
 800254e:	2064      	movs	r0, #100	; 0x64
 8002550:	f00b f9ec 	bl	800d92c <osDelay>
		ServoDriver_SendValue(&servo_device2, 135.0f);
 8002554:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80025b4 <work_arm_deployer+0x94>
 8002558:	4815      	ldr	r0, [pc, #84]	; (80025b0 <work_arm_deployer+0x90>)
 800255a:	f7ff f956 	bl	800180a <ServoDriver_SendValue>
		ServoDriver_SendValue(&servo_device2, 45.0f);
		ServoDriver_Init(&servo_device1, &servo_param1);
		osDelay(100);
		ServoDriver_SendValue(&servo_device1, 135.0f);
	}
}
 800255e:	e01a      	b.n	8002596 <work_arm_deployer+0x76>
	}else if(state == 1){
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d117      	bne.n	8002596 <work_arm_deployer+0x76>
		ServoDriver_Init(&servo_device2, &servo_param2);
 8002566:	4911      	ldr	r1, [pc, #68]	; (80025ac <work_arm_deployer+0x8c>)
 8002568:	4811      	ldr	r0, [pc, #68]	; (80025b0 <work_arm_deployer+0x90>)
 800256a:	f7ff f90c 	bl	8001786 <ServoDriver_Init>
		osDelay(100);
 800256e:	2064      	movs	r0, #100	; 0x64
 8002570:	f00b f9dc 	bl	800d92c <osDelay>
		ServoDriver_SendValue(&servo_device2, 45.0f);
 8002574:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80025a8 <work_arm_deployer+0x88>
 8002578:	480d      	ldr	r0, [pc, #52]	; (80025b0 <work_arm_deployer+0x90>)
 800257a:	f7ff f946 	bl	800180a <ServoDriver_SendValue>
		ServoDriver_Init(&servo_device1, &servo_param1);
 800257e:	4908      	ldr	r1, [pc, #32]	; (80025a0 <work_arm_deployer+0x80>)
 8002580:	4808      	ldr	r0, [pc, #32]	; (80025a4 <work_arm_deployer+0x84>)
 8002582:	f7ff f900 	bl	8001786 <ServoDriver_Init>
		osDelay(100);
 8002586:	2064      	movs	r0, #100	; 0x64
 8002588:	f00b f9d0 	bl	800d92c <osDelay>
		ServoDriver_SendValue(&servo_device1, 135.0f);
 800258c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80025b4 <work_arm_deployer+0x94>
 8002590:	4804      	ldr	r0, [pc, #16]	; (80025a4 <work_arm_deployer+0x84>)
 8002592:	f7ff f93a 	bl	800180a <ServoDriver_SendValue>
}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	200073fc 	.word	0x200073fc
 80025a4:	20007410 	.word	0x20007410
 80025a8:	42340000 	.word	0x42340000
 80025ac:	20007414 	.word	0x20007414
 80025b0:	20007428 	.word	0x20007428
 80025b4:	43070000 	.word	0x43070000

080025b8 <work_hand_setter>:

void work_hand_setter(int state){//state:{0:open,1:close}
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	  if(state == 0){
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d107      	bne.n	80025d6 <work_hand_setter+0x1e>
		  air_device.device_num=1;
 80025c6:	4b0b      	ldr	r3, [pc, #44]	; (80025f4 <work_hand_setter+0x3c>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	709a      	strb	r2, [r3, #2]
		  AirCylinder_SendOutput(&air_device, AIR_OFF);
 80025cc:	2100      	movs	r1, #0
 80025ce:	4809      	ldr	r0, [pc, #36]	; (80025f4 <work_hand_setter+0x3c>)
 80025d0:	f7ff f936 	bl	8001840 <AirCylinder_SendOutput>
	  }else if(state == 1){
		  air_device.device_num=1;
		  AirCylinder_SendOutput(&air_device, AIR_ON);
	  }
}
 80025d4:	e009      	b.n	80025ea <work_hand_setter+0x32>
	  }else if(state == 1){
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d106      	bne.n	80025ea <work_hand_setter+0x32>
		  air_device.device_num=1;
 80025dc:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <work_hand_setter+0x3c>)
 80025de:	2201      	movs	r2, #1
 80025e0:	709a      	strb	r2, [r3, #2]
		  AirCylinder_SendOutput(&air_device, AIR_ON);
 80025e2:	2101      	movs	r1, #1
 80025e4:	4803      	ldr	r0, [pc, #12]	; (80025f4 <work_hand_setter+0x3c>)
 80025e6:	f7ff f92b 	bl	8001840 <AirCylinder_SendOutput>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	2000742c 	.word	0x2000742c

080025f8 <work_arm_setter>:

void work_arm_setter(int state){//state:{0:up,1:down}
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
	  if(state == 0){
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d107      	bne.n	8002616 <work_arm_setter+0x1e>
		  air_device.device_num=0;
 8002606:	4b0b      	ldr	r3, [pc, #44]	; (8002634 <work_arm_setter+0x3c>)
 8002608:	2200      	movs	r2, #0
 800260a:	709a      	strb	r2, [r3, #2]
		  AirCylinder_SendOutput(&air_device, AIR_OFF);
 800260c:	2100      	movs	r1, #0
 800260e:	4809      	ldr	r0, [pc, #36]	; (8002634 <work_arm_setter+0x3c>)
 8002610:	f7ff f916 	bl	8001840 <AirCylinder_SendOutput>
	  }else if(state == 1){
		  air_device.device_num=0;
		  AirCylinder_SendOutput(&air_device, AIR_ON);
	  }
}
 8002614:	e009      	b.n	800262a <work_arm_setter+0x32>
	  }else if(state == 1){
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d106      	bne.n	800262a <work_arm_setter+0x32>
		  air_device.device_num=0;
 800261c:	4b05      	ldr	r3, [pc, #20]	; (8002634 <work_arm_setter+0x3c>)
 800261e:	2200      	movs	r2, #0
 8002620:	709a      	strb	r2, [r3, #2]
		  AirCylinder_SendOutput(&air_device, AIR_ON);
 8002622:	2101      	movs	r1, #1
 8002624:	4803      	ldr	r0, [pc, #12]	; (8002634 <work_arm_setter+0x3c>)
 8002626:	f7ff f90b 	bl	8001840 <AirCylinder_SendOutput>
}
 800262a:	bf00      	nop
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	2000742c 	.word	0x2000742c

08002638 <base1_arm_setter>:
		osDelay(100);
		ServoDriver_SendValue(&servo_device6, 135.0f);
	}
}

void base1_arm_setter(int state){
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
	if(state == 0){
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d105      	bne.n	8002652 <base1_arm_setter+0x1a>
		MCMD_SetTarget(&mcmd4M5_struct,0.0f);
 8002646:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800266c <base1_arm_setter+0x34>
 800264a:	4809      	ldr	r0, [pc, #36]	; (8002670 <base1_arm_setter+0x38>)
 800264c:	f7ff f884 	bl	8001758 <MCMD_SetTarget>
	}else if(state == 1){
		MCMD_SetTarget(&mcmd4M5_struct,0.5f);
	}
}
 8002650:	e007      	b.n	8002662 <base1_arm_setter+0x2a>
	}else if(state == 1){
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d104      	bne.n	8002662 <base1_arm_setter+0x2a>
		MCMD_SetTarget(&mcmd4M5_struct,0.5f);
 8002658:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800265c:	4804      	ldr	r0, [pc, #16]	; (8002670 <base1_arm_setter+0x38>)
 800265e:	f7ff f87b 	bl	8001758 <MCMD_SetTarget>
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	00000000 	.word	0x00000000
 8002670:	2000733c 	.word	0x2000733c

08002674 <base1_hand_setter>:

void base1_hand_setter(int state){
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]

	if(state == 0){
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d107      	bne.n	8002692 <base1_hand_setter+0x1e>
		air_device.device_num=3;
 8002682:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <base1_hand_setter+0x3c>)
 8002684:	2203      	movs	r2, #3
 8002686:	709a      	strb	r2, [r3, #2]
		AirCylinder_SendOutput(&air_device, AIR_OFF);
 8002688:	2100      	movs	r1, #0
 800268a:	4809      	ldr	r0, [pc, #36]	; (80026b0 <base1_hand_setter+0x3c>)
 800268c:	f7ff f8d8 	bl	8001840 <AirCylinder_SendOutput>
		}else if(state == 1){
			air_device.device_num=3;
			AirCylinder_SendOutput(&air_device, AIR_ON);
		}
}
 8002690:	e009      	b.n	80026a6 <base1_hand_setter+0x32>
		}else if(state == 1){
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d106      	bne.n	80026a6 <base1_hand_setter+0x32>
			air_device.device_num=3;
 8002698:	4b05      	ldr	r3, [pc, #20]	; (80026b0 <base1_hand_setter+0x3c>)
 800269a:	2203      	movs	r2, #3
 800269c:	709a      	strb	r2, [r3, #2]
			AirCylinder_SendOutput(&air_device, AIR_ON);
 800269e:	2101      	movs	r1, #1
 80026a0:	4803      	ldr	r0, [pc, #12]	; (80026b0 <base1_hand_setter+0x3c>)
 80026a2:	f7ff f8cd 	bl	8001840 <AirCylinder_SendOutput>
}
 80026a6:	bf00      	nop
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	2000742c 	.word	0x2000742c

080026b4 <base2_arm_setter>:

void base2_arm_setter(int state){
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
	if(state == 0){
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d105      	bne.n	80026ce <base2_arm_setter+0x1a>
		MCMD_SetTarget(&mcmd4M6_struct,0.0f);
 80026c2:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80026e8 <base2_arm_setter+0x34>
 80026c6:	4809      	ldr	r0, [pc, #36]	; (80026ec <base2_arm_setter+0x38>)
 80026c8:	f7ff f846 	bl	8001758 <MCMD_SetTarget>
	}else if(state == 1){
		MCMD_SetTarget(&mcmd4M6_struct,0.75f);
	}
}
 80026cc:	e007      	b.n	80026de <base2_arm_setter+0x2a>
	}else if(state == 1){
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d104      	bne.n	80026de <base2_arm_setter+0x2a>
		MCMD_SetTarget(&mcmd4M6_struct,0.75f);
 80026d4:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 80026d8:	4804      	ldr	r0, [pc, #16]	; (80026ec <base2_arm_setter+0x38>)
 80026da:	f7ff f83d 	bl	8001758 <MCMD_SetTarget>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	00000000 	.word	0x00000000
 80026ec:	2000737c 	.word	0x2000737c

080026f0 <base2_hand_setter>:

void base2_hand_setter(int state){
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
	if(state == 0){
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d107      	bne.n	800270e <base2_hand_setter+0x1e>
		air_device.device_num=2;
 80026fe:	4b0b      	ldr	r3, [pc, #44]	; (800272c <base2_hand_setter+0x3c>)
 8002700:	2202      	movs	r2, #2
 8002702:	709a      	strb	r2, [r3, #2]
		AirCylinder_SendOutput(&air_device, AIR_OFF);
 8002704:	2100      	movs	r1, #0
 8002706:	4809      	ldr	r0, [pc, #36]	; (800272c <base2_hand_setter+0x3c>)
 8002708:	f7ff f89a 	bl	8001840 <AirCylinder_SendOutput>
		}else if(state == 1){
			air_device.device_num=2;
			AirCylinder_SendOutput(&air_device, AIR_ON);
		}
}
 800270c:	e009      	b.n	8002722 <base2_hand_setter+0x32>
		}else if(state == 1){
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d106      	bne.n	8002722 <base2_hand_setter+0x32>
			air_device.device_num=2;
 8002714:	4b05      	ldr	r3, [pc, #20]	; (800272c <base2_hand_setter+0x3c>)
 8002716:	2202      	movs	r2, #2
 8002718:	709a      	strb	r2, [r3, #2]
			AirCylinder_SendOutput(&air_device, AIR_ON);
 800271a:	2101      	movs	r1, #1
 800271c:	4803      	ldr	r0, [pc, #12]	; (800272c <base2_hand_setter+0x3c>)
 800271e:	f7ff f88f 	bl	8001840 <AirCylinder_SendOutput>
}
 8002722:	bf00      	nop
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000742c 	.word	0x2000742c

08002730 <StartDefaultTask>:


/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002730:	b5b0      	push	{r4, r5, r7, lr}
 8002732:	b0f0      	sub	sp, #448	; 0x1c0
 8002734:	af02      	add	r7, sp, #8
 8002736:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800273a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800273e:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002740:	f00d fdd4 	bl	80102ec <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  // micro-ROSの設定
  	rmw_uros_set_custom_transport(
 8002744:	4bd2      	ldr	r3, [pc, #840]	; (8002a90 <StartDefaultTask+0x360>)
 8002746:	9301      	str	r3, [sp, #4]
 8002748:	4bd2      	ldr	r3, [pc, #840]	; (8002a94 <StartDefaultTask+0x364>)
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	4bd2      	ldr	r3, [pc, #840]	; (8002a98 <StartDefaultTask+0x368>)
 800274e:	4ad3      	ldr	r2, [pc, #844]	; (8002a9c <StartDefaultTask+0x36c>)
 8002750:	49d3      	ldr	r1, [pc, #844]	; (8002aa0 <StartDefaultTask+0x370>)
 8002752:	2001      	movs	r0, #1
 8002754:	f012 fc96 	bl	8015084 <rmw_uros_set_custom_transport>
  	    cubemx_transport_open,
  	    cubemx_transport_close,
  	    cubemx_transport_write,
  	    cubemx_transport_read);

  	rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8002758:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 800275c:	4618      	mov	r0, r3
 800275e:	f012 f927 	bl	80149b0 <rcutils_get_zero_initialized_allocator>
  	freeRTOS_allocator.allocate = microros_allocate;
 8002762:	4bd0      	ldr	r3, [pc, #832]	; (8002aa4 <StartDefaultTask+0x374>)
 8002764:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  	freeRTOS_allocator.deallocate = microros_deallocate;
 8002768:	4bcf      	ldr	r3, [pc, #828]	; (8002aa8 <StartDefaultTask+0x378>)
 800276a:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
  	freeRTOS_allocator.reallocate = microros_reallocate;
 800276e:	4bcf      	ldr	r3, [pc, #828]	; (8002aac <StartDefaultTask+0x37c>)
 8002770:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
  	freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8002774:	4bce      	ldr	r3, [pc, #824]	; (8002ab0 <StartDefaultTask+0x380>)
 8002776:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
  	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 800277a:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 800277e:	4618      	mov	r0, r3
 8002780:	f012 f924 	bl	80149cc <rcutils_set_default_allocator>
 8002784:	4603      	mov	r3, r0
 8002786:	f083 0301 	eor.w	r3, r3, #1
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d004      	beq.n	800279a <StartDefaultTask+0x6a>
  		printf("Error on default allocators (line %d)\n", __LINE__);
 8002790:	f240 3153 	movw	r1, #851	; 0x353
 8002794:	48c7      	ldr	r0, [pc, #796]	; (8002ab4 <StartDefaultTask+0x384>)
 8002796:	f01d fd2d 	bl	80201f4 <iprintf>
  	}

  	osDelay(100);
 800279a:	2064      	movs	r0, #100	; 0x64
 800279c:	f00b f8c6 	bl	800d92c <osDelay>

  	setvbuf(stdout, NULL, _IONBF, BUFSIZ);
 80027a0:	4bc5      	ldr	r3, [pc, #788]	; (8002ab8 <StartDefaultTask+0x388>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6898      	ldr	r0, [r3, #8]
 80027a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027aa:	2202      	movs	r2, #2
 80027ac:	2100      	movs	r1, #0
 80027ae:	f01d fd8f 	bl	80202d0 <setvbuf>
  	rcl_init_options_t init_options = rcl_get_zero_initialized_init_options();
 80027b2:	f010 fb2d 	bl	8012e10 <rcl_get_zero_initialized_init_options>
 80027b6:	4603      	mov	r3, r0
 80027b8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  	rcl_allocator_t allocator = rcl_get_default_allocator();
 80027bc:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80027c0:	4618      	mov	r0, r3
 80027c2:	f012 f921 	bl	8014a08 <rcutils_get_default_allocator>
  	rclc_support_t support;
  	rcl_node_t node = rcl_get_zero_initialized_node();
 80027c6:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80027ca:	4618      	mov	r0, r3
 80027cc:	f010 fc28 	bl	8013020 <rcl_get_zero_initialized_node>
  	rcl_service_t service = rcl_get_zero_initialized_service();
 80027d0:	f010 fee4 	bl	801359c <rcl_get_zero_initialized_service>
 80027d4:	4603      	mov	r3, r0
 80027d6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  	publisher = rcl_get_zero_initialized_publisher();
 80027da:	f010 fdcb 	bl	8013374 <rcl_get_zero_initialized_publisher>
 80027de:	4603      	mov	r3, r0
 80027e0:	4ab6      	ldr	r2, [pc, #728]	; (8002abc <StartDefaultTask+0x38c>)
 80027e2:	6013      	str	r3, [r2, #0]
  	rcl_subscription_t subscriber = rcl_get_zero_initialized_subscription();
 80027e4:	f010 fffe 	bl	80137e4 <rcl_get_zero_initialized_subscription>
 80027e8:	4603      	mov	r3, r0
 80027ea:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  	rcl_subscription_t manipsub = rcl_get_zero_initialized_subscription();
 80027ee:	f010 fff9 	bl	80137e4 <rcl_get_zero_initialized_subscription>
 80027f2:	4603      	mov	r3, r0
 80027f4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 80027f8:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80027fc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002800:	4618      	mov	r0, r3
 8002802:	f011 fc7f 	bl	8014104 <rclc_executor_get_zero_initialized_executor>
  	rcl_node_options_t node_ops = rcl_node_get_default_options();
 8002806:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800280a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800280e:	4618      	mov	r0, r3
 8002810:	f010 fd80 	bl	8013314 <rcl_node_get_default_options>

  	osDelay(100);
 8002814:	2064      	movs	r0, #100	; 0x64
 8002816:	f00b f889 	bl	800d92c <osDelay>

  	//ノードの設定
  	RCCHECK(rcl_init_options_init(&init_options, allocator));
 800281a:	f507 74b6 	add.w	r4, r7, #364	; 0x16c
 800281e:	466a      	mov	r2, sp
 8002820:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 8002824:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002828:	e882 0003 	stmia.w	r2, {r0, r1}
 800282c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002830:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002832:	4620      	mov	r0, r4
 8002834:	f010 faee 	bl	8012e14 <rcl_init_options_init>
 8002838:	f8c7 01b4 	str.w	r0, [r7, #436]	; 0x1b4
 800283c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002840:	2b00      	cmp	r3, #0
 8002842:	d006      	beq.n	8002852 <StartDefaultTask+0x122>
 8002844:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002848:	f240 3167 	movw	r1, #871	; 0x367
 800284c:	489c      	ldr	r0, [pc, #624]	; (8002ac0 <StartDefaultTask+0x390>)
 800284e:	f01d fcd1 	bl	80201f4 <iprintf>
  	RCCHECK(rcl_init_options_set_domain_id(&init_options, 0));
 8002852:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8002856:	2100      	movs	r1, #0
 8002858:	4618      	mov	r0, r3
 800285a:	f010 fbd9 	bl	8013010 <rcl_init_options_set_domain_id>
 800285e:	f8c7 01b0 	str.w	r0, [r7, #432]	; 0x1b0
 8002862:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d006      	beq.n	8002878 <StartDefaultTask+0x148>
 800286a:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 800286e:	f44f 715a 	mov.w	r1, #872	; 0x368
 8002872:	4893      	ldr	r0, [pc, #588]	; (8002ac0 <StartDefaultTask+0x390>)
 8002874:	f01d fcbe 	bl	80201f4 <iprintf>
  	rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 8002878:	f507 72b6 	add.w	r2, r7, #364	; 0x16c
 800287c:	f507 7092 	add.w	r0, r7, #292	; 0x124
 8002880:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	4613      	mov	r3, r2
 8002888:	2200      	movs	r2, #0
 800288a:	2100      	movs	r1, #0
 800288c:	f011 ff68 	bl	8014760 <rclc_support_init_with_options>
  	RCCHECK(rclc_node_init_with_options(&node, "f7_node", "", &support, &node_ops));
 8002890:	f507 7292 	add.w	r2, r7, #292	; 0x124
 8002894:	f507 708e 	add.w	r0, r7, #284	; 0x11c
 8002898:	f107 0320 	add.w	r3, r7, #32
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	4613      	mov	r3, r2
 80028a0:	4a88      	ldr	r2, [pc, #544]	; (8002ac4 <StartDefaultTask+0x394>)
 80028a2:	4989      	ldr	r1, [pc, #548]	; (8002ac8 <StartDefaultTask+0x398>)
 80028a4:	f011 ff92 	bl	80147cc <rclc_node_init_with_options>
 80028a8:	f8c7 01ac 	str.w	r0, [r7, #428]	; 0x1ac
 80028ac:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d006      	beq.n	80028c2 <StartDefaultTask+0x192>
 80028b4:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 80028b8:	f240 316a 	movw	r1, #874	; 0x36a
 80028bc:	4880      	ldr	r0, [pc, #512]	; (8002ac0 <StartDefaultTask+0x390>)
 80028be:	f01d fc99 	bl	80201f4 <iprintf>
  	RCCHECK(rclc_service_init_default(&service, &node, ROSIDL_GET_SRV_TYPE_SUPPORT(custom_test_msgs, srv, AddThreeInts), "add_three_ints"));
 80028c2:	f00e fa73 	bl	8010dac <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>
 80028c6:	4602      	mov	r2, r0
 80028c8:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 80028cc:	f507 708c 	add.w	r0, r7, #280	; 0x118
 80028d0:	4b7e      	ldr	r3, [pc, #504]	; (8002acc <StartDefaultTask+0x39c>)
 80028d2:	f011 fff1 	bl	80148b8 <rclc_service_init_default>
 80028d6:	f8c7 01a8 	str.w	r0, [r7, #424]	; 0x1a8
 80028da:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d006      	beq.n	80028f0 <StartDefaultTask+0x1c0>
 80028e2:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 80028e6:	f240 316b 	movw	r1, #875	; 0x36b
 80028ea:	4875      	ldr	r0, [pc, #468]	; (8002ac0 <StartDefaultTask+0x390>)
 80028ec:	f01d fc82 	bl	80201f4 <iprintf>

	RCCHECK(rclc_publisher_init_default(
 80028f0:	f014 fa82 	bl	8016df8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>
 80028f4:	4602      	mov	r2, r0
 80028f6:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 80028fa:	4b75      	ldr	r3, [pc, #468]	; (8002ad0 <StartDefaultTask+0x3a0>)
 80028fc:	486f      	ldr	r0, [pc, #444]	; (8002abc <StartDefaultTask+0x38c>)
 80028fe:	f011 ffa1 	bl	8014844 <rclc_publisher_init_default>
 8002902:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4
 8002906:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800290a:	2b00      	cmp	r3, #0
 800290c:	d006      	beq.n	800291c <StartDefaultTask+0x1ec>
 800290e:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8002912:	f240 316d 	movw	r1, #877	; 0x36d
 8002916:	486a      	ldr	r0, [pc, #424]	; (8002ac0 <StartDefaultTask+0x390>)
 8002918:	f01d fc6c 	bl	80201f4 <iprintf>
	  &publisher,
	  &node,
	  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, String),
	  "/from_f767zi"));

		RCCHECK(rclc_publisher_init_default(
 800291c:	f00e fb76 	bl	801100c <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>
 8002920:	4602      	mov	r2, r0
 8002922:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 8002926:	4b6b      	ldr	r3, [pc, #428]	; (8002ad4 <StartDefaultTask+0x3a4>)
 8002928:	486b      	ldr	r0, [pc, #428]	; (8002ad8 <StartDefaultTask+0x3a8>)
 800292a:	f011 ff8b 	bl	8014844 <rclc_publisher_init_default>
 800292e:	f8c7 01a0 	str.w	r0, [r7, #416]	; 0x1a0
 8002932:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d006      	beq.n	8002948 <StartDefaultTask+0x218>
 800293a:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 800293e:	f240 3173 	movw	r1, #883	; 0x373
 8002942:	485f      	ldr	r0, [pc, #380]	; (8002ac0 <StartDefaultTask+0x390>)
 8002944:	f01d fc56 	bl	80201f4 <iprintf>
		  &encpublisher,
		  &node,
		  ROSIDL_GET_MSG_TYPE_SUPPORT(drive_msgs, msg, OmniEnc),
		  "/enc_val_f7"));

		RCCHECK(rclc_subscription_init_default(
 8002948:	f00e fb48 	bl	8010fdc <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni>
 800294c:	4602      	mov	r2, r0
 800294e:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 8002952:	f507 708a 	add.w	r0, r7, #276	; 0x114
 8002956:	4b61      	ldr	r3, [pc, #388]	; (8002adc <StartDefaultTask+0x3ac>)
 8002958:	f011 ffe8 	bl	801492c <rclc_subscription_init_default>
 800295c:	f8c7 019c 	str.w	r0, [r7, #412]	; 0x19c
 8002960:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8002964:	2b00      	cmp	r3, #0
 8002966:	d006      	beq.n	8002976 <StartDefaultTask+0x246>
 8002968:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800296c:	f240 3179 	movw	r1, #889	; 0x379
 8002970:	4853      	ldr	r0, [pc, #332]	; (8002ac0 <StartDefaultTask+0x390>)
 8002972:	f01d fc3f 	bl	80201f4 <iprintf>
		  &subscriber,
		  &node,
		  ROSIDL_GET_MSG_TYPE_SUPPORT(drive_msgs, msg, Omni),
		  "/cmd_motor_f7"));

		RCCHECK(rclc_subscription_init_default(
 8002976:	f00e fd57 	bl	8011428 <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd>
 800297a:	4602      	mov	r2, r0
 800297c:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 8002980:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8002984:	4b56      	ldr	r3, [pc, #344]	; (8002ae0 <StartDefaultTask+0x3b0>)
 8002986:	f011 ffd1 	bl	801492c <rclc_subscription_init_default>
 800298a:	f8c7 0198 	str.w	r0, [r7, #408]	; 0x198
 800298e:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8002992:	2b00      	cmp	r3, #0
 8002994:	d006      	beq.n	80029a4 <StartDefaultTask+0x274>
 8002996:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800299a:	f240 317f 	movw	r1, #895	; 0x37f
 800299e:	4848      	ldr	r0, [pc, #288]	; (8002ac0 <StartDefaultTask+0x390>)
 80029a0:	f01d fc28 	bl	80201f4 <iprintf>
		  &manipsub,
		  &node,
		  ROSIDL_GET_MSG_TYPE_SUPPORT(manip_msgs, msg, Cmd),
		  "/manip_cmd_f7"));

		RCCHECK(rclc_executor_init(&executor, &support.context, 3, &allocator));
 80029a4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80029a8:	f507 7192 	add.w	r1, r7, #292	; 0x124
 80029ac:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80029b0:	2203      	movs	r2, #3
 80029b2:	f011 fbb1 	bl	8014118 <rclc_executor_init>
 80029b6:	f8c7 0194 	str.w	r0, [r7, #404]	; 0x194
 80029ba:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d006      	beq.n	80029d0 <StartDefaultTask+0x2a0>
 80029c2:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80029c6:	f240 3185 	movw	r1, #901	; 0x385
 80029ca:	483d      	ldr	r0, [pc, #244]	; (8002ac0 <StartDefaultTask+0x390>)
 80029cc:	f01d fc12 	bl	80201f4 <iprintf>

  	RCCHECK(rclc_executor_add_service(&executor, &service, &req, &res, &service_callback));
 80029d0:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80029d4:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80029d8:	4b42      	ldr	r3, [pc, #264]	; (8002ae4 <StartDefaultTask+0x3b4>)
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	4b42      	ldr	r3, [pc, #264]	; (8002ae8 <StartDefaultTask+0x3b8>)
 80029de:	4a43      	ldr	r2, [pc, #268]	; (8002aec <StartDefaultTask+0x3bc>)
 80029e0:	f011 fc54 	bl	801428c <rclc_executor_add_service>
 80029e4:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
 80029e8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d006      	beq.n	80029fe <StartDefaultTask+0x2ce>
 80029f0:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 80029f4:	f240 3187 	movw	r1, #903	; 0x387
 80029f8:	4831      	ldr	r0, [pc, #196]	; (8002ac0 <StartDefaultTask+0x390>)
 80029fa:	f01d fbfb 	bl	80201f4 <iprintf>
  	RCCHECK(rclc_executor_add_subscription(
 80029fe:	f507 718a 	add.w	r1, r7, #276	; 0x114
 8002a02:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002a06:	2300      	movs	r3, #0
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	4b39      	ldr	r3, [pc, #228]	; (8002af0 <StartDefaultTask+0x3c0>)
 8002a0c:	4a39      	ldr	r2, [pc, #228]	; (8002af4 <StartDefaultTask+0x3c4>)
 8002a0e:	f011 fbff 	bl	8014210 <rclc_executor_add_subscription>
 8002a12:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
 8002a16:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d006      	beq.n	8002a2c <StartDefaultTask+0x2fc>
 8002a1e:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 8002a22:	f44f 7162 	mov.w	r1, #904	; 0x388
 8002a26:	4826      	ldr	r0, [pc, #152]	; (8002ac0 <StartDefaultTask+0x390>)
 8002a28:	f01d fbe4 	bl	80201f4 <iprintf>
  		  &executor, &subscriber, &sub,
  		  &subscription_callback, ON_NEW_DATA));
  	RCCHECK(rclc_executor_add_subscription(
 8002a2c:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8002a30:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002a34:	2300      	movs	r3, #0
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	4b2f      	ldr	r3, [pc, #188]	; (8002af8 <StartDefaultTask+0x3c8>)
 8002a3a:	4a30      	ldr	r2, [pc, #192]	; (8002afc <StartDefaultTask+0x3cc>)
 8002a3c:	f011 fbe8 	bl	8014210 <rclc_executor_add_subscription>
 8002a40:	f8c7 0188 	str.w	r0, [r7, #392]	; 0x188
 8002a44:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d006      	beq.n	8002a5a <StartDefaultTask+0x32a>
 8002a4c:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 8002a50:	f240 318b 	movw	r1, #907	; 0x38b
 8002a54:	481a      	ldr	r0, [pc, #104]	; (8002ac0 <StartDefaultTask+0x390>)
 8002a56:	f01d fbcd 	bl	80201f4 <iprintf>
  	  		  &executor, &manipsub, &msub,
  	  		  &manipsub_callback, ON_NEW_DATA));

  	osDelay(100);
 8002a5a:	2064      	movs	r0, #100	; 0x64
 8002a5c:	f00a ff66 	bl	800d92c <osDelay>

    //配列データを扱うときの処理
    rosidl_runtime_c__String__init(&pub);
 8002a60:	4827      	ldr	r0, [pc, #156]	; (8002b00 <StartDefaultTask+0x3d0>)
 8002a62:	f014 f8db 	bl	8016c1c <rosidl_runtime_c__String__init>
    char hello[] = "initialized from f7";
 8002a66:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8002a6a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002a6e:	4a25      	ldr	r2, [pc, #148]	; (8002b04 <StartDefaultTask+0x3d4>)
 8002a70:	461c      	mov	r4, r3
 8002a72:	4615      	mov	r5, r2
 8002a74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a78:	682b      	ldr	r3, [r5, #0]
 8002a7a:	6023      	str	r3, [r4, #0]
    rosidl_runtime_c__String__assignn(&pub.data, hello, sizeof(hello));
 8002a7c:	f107 030c 	add.w	r3, r7, #12
 8002a80:	2214      	movs	r2, #20
 8002a82:	4619      	mov	r1, r3
 8002a84:	481e      	ldr	r0, [pc, #120]	; (8002b00 <StartDefaultTask+0x3d0>)
 8002a86:	f014 f927 	bl	8016cd8 <rosidl_runtime_c__String__assignn>
    RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	e03c      	b.n	8002b08 <StartDefaultTask+0x3d8>
 8002a8e:	bf00      	nop
 8002a90:	0800209d 	.word	0x0800209d
 8002a94:	0800203d 	.word	0x0800203d
 8002a98:	0800201d 	.word	0x0800201d
 8002a9c:	08001ff1 	.word	0x08001ff1
 8002aa0:	2000bda4 	.word	0x2000bda4
 8002aa4:	08002ff9 	.word	0x08002ff9
 8002aa8:	0800303d 	.word	0x0800303d
 8002aac:	08003075 	.word	0x08003075
 8002ab0:	080030e1 	.word	0x080030e1
 8002ab4:	08023d0c 	.word	0x08023d0c
 8002ab8:	200009d8 	.word	0x200009d8
 8002abc:	20007430 	.word	0x20007430
 8002ac0:	08023d34 	.word	0x08023d34
 8002ac4:	08023d60 	.word	0x08023d60
 8002ac8:	08023d64 	.word	0x08023d64
 8002acc:	08023d6c 	.word	0x08023d6c
 8002ad0:	08023d7c 	.word	0x08023d7c
 8002ad4:	08023d8c 	.word	0x08023d8c
 8002ad8:	20007434 	.word	0x20007434
 8002adc:	08023d98 	.word	0x08023d98
 8002ae0:	08023da8 	.word	0x08023da8
 8002ae4:	0800236d 	.word	0x0800236d
 8002ae8:	200072a8 	.word	0x200072a8
 8002aec:	20007290 	.word	0x20007290
 8002af0:	080023b9 	.word	0x080023b9
 8002af4:	200072b0 	.word	0x200072b0
 8002af8:	08002475 	.word	0x08002475
 8002afc:	200072e0 	.word	0x200072e0
 8002b00:	20007328 	.word	0x20007328
 8002b04:	08023dd0 	.word	0x08023dd0
 8002b08:	4919      	ldr	r1, [pc, #100]	; (8002b70 <StartDefaultTask+0x440>)
 8002b0a:	481a      	ldr	r0, [pc, #104]	; (8002b74 <StartDefaultTask+0x444>)
 8002b0c:	f010 fd00 	bl	8013510 <rcl_publish>
 8002b10:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 8002b14:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d006      	beq.n	8002b2a <StartDefaultTask+0x3fa>
 8002b1c:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 8002b20:	f240 3195 	movw	r1, #917	; 0x395
 8002b24:	4814      	ldr	r0, [pc, #80]	; (8002b78 <StartDefaultTask+0x448>)
 8002b26:	f01d fb65 	bl	80201f4 <iprintf>

    //ピンの初期化
    HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2180      	movs	r1, #128	; 0x80
 8002b2e:	4813      	ldr	r0, [pc, #76]	; (8002b7c <StartDefaultTask+0x44c>)
 8002b30:	f002 fd4a 	bl	80055c8 <HAL_GPIO_WritePin>

    //CANの設定を実行
	canSetting();
 8002b34:	f7ff fb50 	bl	80021d8 <canSetting>
	mcmdMoter_Test_Setting();
 8002b38:	f7ff fb78 	bl	800222c <mcmdMoter_Test_Setting>
//	servo4Setting();
//	servo5Setting();
//	servo6Setting();
//	airSetting();

	printf("All Setting Finished\r\n");
 8002b3c:	4810      	ldr	r0, [pc, #64]	; (8002b80 <StartDefaultTask+0x450>)
 8002b3e:	f01d fbbf 	bl	80202c0 <puts>
	finishCANsetting = true;
 8002b42:	4b10      	ldr	r3, [pc, #64]	; (8002b84 <StartDefaultTask+0x454>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	701a      	strb	r2, [r3, #0]
	osDelay(100);
 8002b48:	2064      	movs	r0, #100	; 0x64
 8002b4a:	f00a feef 	bl	800d92c <osDelay>

  /* Infinite loop */
  for(;;)
  {
	  // エグゼキューターを実行してリクエストを処理
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 8002b4e:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002b52:	a305      	add	r3, pc, #20	; (adr r3, 8002b68 <StartDefaultTask+0x438>)
 8002b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b58:	4608      	mov	r0, r1
 8002b5a:	f011 fdc7 	bl	80146ec <rclc_executor_spin_some>
//	  RCSOFTCHECK(rcl_publish(&encpublisher, &enc, NULL));//printfを見たいときはコメントアウト

	  osDelay(10);
 8002b5e:	200a      	movs	r0, #10
 8002b60:	f00a fee4 	bl	800d92c <osDelay>
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 8002b64:	e7f3      	b.n	8002b4e <StartDefaultTask+0x41e>
 8002b66:	bf00      	nop
 8002b68:	05f5e100 	.word	0x05f5e100
 8002b6c:	00000000 	.word	0x00000000
 8002b70:	20007328 	.word	0x20007328
 8002b74:	20007430 	.word	0x20007430
 8002b78:	08023ce0 	.word	0x08023ce0
 8002b7c:	40020400 	.word	0x40020400
 8002b80:	08023db8 	.word	0x08023db8
 8002b84:	2000bc98 	.word	0x2000bc98

08002b88 <velLimmiter>:
	printf("RTOSchecking\r\n");

}


float velLimmiter(float input){
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	ed87 0a01 	vstr	s0, [r7, #4]
	const float velLimmit = 3.0f;
 8002b92:	4b18      	ldr	r3, [pc, #96]	; (8002bf4 <velLimmiter+0x6c>)
 8002b94:	60fb      	str	r3, [r7, #12]
	if(input >= velLimmit){
 8002b96:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba6:	db02      	blt.n	8002bae <velLimmiter+0x26>
		input = velLimmit;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	e018      	b.n	8002be0 <velLimmiter+0x58>
	}else if(input <= velLimmit*-1.0){
 8002bae:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bb2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002bb6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bbe:	eeb1 7b47 	vneg.f64	d7, d7
 8002bc2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bca:	d809      	bhi.n	8002be0 <velLimmiter+0x58>
		input = velLimmit*-1.0;
 8002bcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bd0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bd4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002bd8:	eef1 7a67 	vneg.f32	s15, s15
 8002bdc:	edc7 7a01 	vstr	s15, [r7, #4]
	}

	return input;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	ee07 3a90 	vmov	s15, r3
}
 8002be6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bea:	3714      	adds	r7, #20
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	40400000 	.word	0x40400000

08002bf8 <dutyLimmiter>:

float dutyLimmiter(float input){
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	ed87 0a01 	vstr	s0, [r7, #4]
	const float dutyLimmit = 0.5;
 8002c02:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002c06:	60fb      	str	r3, [r7, #12]
	if(input >= dutyLimmit){
 8002c08:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c18:	db02      	blt.n	8002c20 <dutyLimmiter+0x28>
		input = dutyLimmit;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	607b      	str	r3, [r7, #4]
 8002c1e:	e018      	b.n	8002c52 <dutyLimmiter+0x5a>
	}else if(input <= dutyLimmit*-1.0){
 8002c20:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c24:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002c28:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c30:	eeb1 7b47 	vneg.f64	d7, d7
 8002c34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c3c:	d809      	bhi.n	8002c52 <dutyLimmiter+0x5a>
		input = dutyLimmit*-1.0;
 8002c3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c42:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c46:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002c4a:	eef1 7a67 	vneg.f32	s15, s15
 8002c4e:	edc7 7a01 	vstr	s15, [r7, #4]
	}

	return input;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	ee07 3a90 	vmov	s15, r3
}
 8002c58:	eeb0 0a67 	vmov.f32	s0, s15
 8002c5c:	3714      	adds	r7, #20
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
	...

08002c68 <mcmdMotorCecker>:

void mcmdMotorCecker(MCMD_HandleTypedef *mcmd_struct, int ctrl_mode,float target, int testSec, float endTarget){
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	; 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6178      	str	r0, [r7, #20]
 8002c70:	6139      	str	r1, [r7, #16]
 8002c72:	ed87 0a03 	vstr	s0, [r7, #12]
 8002c76:	60ba      	str	r2, [r7, #8]
 8002c78:	edc7 0a01 	vstr	s1, [r7, #4]
	int node_id = mcmd_struct->device.node_id;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	785b      	ldrb	r3, [r3, #1]
 8002c80:	627b      	str	r3, [r7, #36]	; 0x24
	int device_num = mcmd_struct->device.device_num;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	789b      	ldrb	r3, [r3, #2]
 8002c86:	623b      	str	r3, [r7, #32]
	int ctrl_type = mcmd_struct->ctrl_param.ctrl_type;
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	7d1b      	ldrb	r3, [r3, #20]
 8002c8c:	61fb      	str	r3, [r7, #28]

	osDelay(100);
 8002c8e:	2064      	movs	r0, #100	; 0x64
 8002c90:	f00a fe4c 	bl	800d92c <osDelay>
	switch(ctrl_mode){
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d009      	beq.n	8002cae <mcmdMotorCecker+0x46>
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d10d      	bne.n	8002cbc <mcmdMotorCecker+0x54>
		case MCMD_CTRL_DUTY:
			target = dutyLimmiter(target);
 8002ca0:	ed97 0a03 	vldr	s0, [r7, #12]
 8002ca4:	f7ff ffa8 	bl	8002bf8 <dutyLimmiter>
 8002ca8:	ed87 0a03 	vstr	s0, [r7, #12]
			break;
 8002cac:	e007      	b.n	8002cbe <mcmdMotorCecker+0x56>
		case MCMD_CTRL_VEL:
			target = velLimmiter(target);
 8002cae:	ed97 0a03 	vldr	s0, [r7, #12]
 8002cb2:	f7ff ff69 	bl	8002b88 <velLimmiter>
 8002cb6:	ed87 0a03 	vstr	s0, [r7, #12]
			break;
 8002cba:	e000      	b.n	8002cbe <mcmdMotorCecker+0x56>
		default:
			break;
 8002cbc:	bf00      	nop
	}

	printf("MCMD3 Check node_id:%d device_num:%d\r\n",node_id,device_num);
 8002cbe:	6a3a      	ldr	r2, [r7, #32]
 8002cc0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cc2:	481c      	ldr	r0, [pc, #112]	; (8002d34 <mcmdMotorCecker+0xcc>)
 8002cc4:	f01d fa96 	bl	80201f4 <iprintf>

	MCMD_Control_Disable(mcmd_struct);
 8002cc8:	6978      	ldr	r0, [r7, #20]
 8002cca:	f7fe fd2f 	bl	800172c <MCMD_Control_Disable>
	mcmd_struct->ctrl_param.ctrl_type = ctrl_mode;
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	751a      	strb	r2, [r3, #20]
	MCMD_ChangeControl(mcmd_struct);
 8002cd6:	6978      	ldr	r0, [r7, #20]
 8002cd8:	f7fe fc44 	bl	8001564 <MCMD_ChangeControl>
	MCMD_Calib(mcmd_struct);
 8002cdc:	6978      	ldr	r0, [r7, #20]
 8002cde:	f7fe fcf9 	bl	80016d4 <MCMD_Calib>
	MCMD_SetTarget(mcmd_struct,target);
 8002ce2:	ed97 0a03 	vldr	s0, [r7, #12]
 8002ce6:	6978      	ldr	r0, [r7, #20]
 8002ce8:	f7fe fd36 	bl	8001758 <MCMD_SetTarget>
	MCMD_Control_Enable(mcmd_struct);
 8002cec:	6978      	ldr	r0, [r7, #20]
 8002cee:	f7fe fd07 	bl	8001700 <MCMD_Control_Enable>

	osDelay(testSec);
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f00a fe19 	bl	800d92c <osDelay>

	MCMD_Control_Disable(mcmd_struct);
 8002cfa:	6978      	ldr	r0, [r7, #20]
 8002cfc:	f7fe fd16 	bl	800172c <MCMD_Control_Disable>
	mcmd_struct->ctrl_param.ctrl_type = ctrl_type;
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	b2da      	uxtb	r2, r3
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	751a      	strb	r2, [r3, #20]
	MCMD_ChangeControl(mcmd_struct);
 8002d08:	6978      	ldr	r0, [r7, #20]
 8002d0a:	f7fe fc2b 	bl	8001564 <MCMD_ChangeControl>
	MCMD_Calib(mcmd_struct);
 8002d0e:	6978      	ldr	r0, [r7, #20]
 8002d10:	f7fe fce0 	bl	80016d4 <MCMD_Calib>
	MCMD_SetTarget(mcmd_struct,endTarget);
 8002d14:	ed97 0a01 	vldr	s0, [r7, #4]
 8002d18:	6978      	ldr	r0, [r7, #20]
 8002d1a:	f7fe fd1d 	bl	8001758 <MCMD_SetTarget>
	MCMD_Control_Enable(mcmd_struct);
 8002d1e:	6978      	ldr	r0, [r7, #20]
 8002d20:	f7fe fcee 	bl	8001700 <MCMD_Control_Enable>

	osDelay(100);
 8002d24:	2064      	movs	r0, #100	; 0x64
 8002d26:	f00a fe01 	bl	800d92c <osDelay>
}
 8002d2a:	bf00      	nop
 8002d2c:	3728      	adds	r7, #40	; 0x28
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	08023df4 	.word	0x08023df4

08002d38 <StartSysCheckTask>:
	  air_device.device_num=1;
	  AirCylinder_SendOutput(&air_device, AIR_OFF);
}
/* USER CODE END Header_StartSysCheckTask */
void StartSysCheckTask(void *argument)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSysCheckTask */
  /* Infinite loop */
  for(;;)
  {
	  if(finishCANsetting){
 8002d40:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <StartSysCheckTask+0x48>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d017      	beq.n	8002d78 <StartSysCheckTask+0x40>
		  if(!finishCheck){
 8002d48:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <StartSysCheckTask+0x4c>)
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	f083 0301 	eor.w	r3, r3, #1
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d010      	beq.n	8002d78 <StartSysCheckTask+0x40>
			  osDelay(1000);//このdelayは必要？
 8002d56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d5a:	f00a fde7 	bl	800d92c <osDelay>
//			  servoChecker(&servo_device6,&servo_param2,45.0f);
//			  mcmdMotorCecker(&mcmd4M1_struct,MCMD_CTRL_DUTY,0.2f,5000,0.0f);
//			  mcmdMotorCecker(&mcmd4M2_struct,MCMD_CTRL_DUTY,0.2f,5000,0.0f);
//			  mcmdMotorCecker(&mcmd4M3_struct,MCMD_CTRL_DUTY,0.2f,5000,0.0f);
//			  mcmdMotorCecker(&mcmd4M4_struct,MCMD_CTRL_DUTY,0.2f,5000,0.0f);
			  mcmdMotorCecker(&mcmd4Mt_struct,MCMD_CTRL_DUTY,0.2f,5000,0.0f);
 8002d5e:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8002d88 <StartSysCheckTask+0x50>
 8002d62:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d66:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8002d8c <StartSysCheckTask+0x54>
 8002d6a:	2102      	movs	r1, #2
 8002d6c:	4808      	ldr	r0, [pc, #32]	; (8002d90 <StartSysCheckTask+0x58>)
 8002d6e:	f7ff ff7b 	bl	8002c68 <mcmdMotorCecker>

			  finishCheck = true;
 8002d72:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <StartSysCheckTask+0x4c>)
 8002d74:	2201      	movs	r2, #1
 8002d76:	701a      	strb	r2, [r3, #0]
//	  mcmdEncChecker(&mcmdM2_fb,&mcmd4M2_struct,100);
//	  mcmdEncChecker(&mcmdM3_fb,&mcmd4M3_struct,100);
//	  mcmdEncChecker(&mcmdM4_fb,&mcmd4M4_struct,100);
//	  mcmdEncChecker(&mcmdM5_fb,&mcmd4M5_struct,100);
//	  mcmdEncChecker(&mcmdM6_fb,&mcmd4M6_struct,100);
	  osDelay(10);
 8002d78:	200a      	movs	r0, #10
 8002d7a:	f00a fdd7 	bl	800d92c <osDelay>
	  if(finishCANsetting){
 8002d7e:	e7df      	b.n	8002d40 <StartSysCheckTask+0x8>
 8002d80:	2000bc98 	.word	0x2000bc98
 8002d84:	2000bcac 	.word	0x2000bcac
 8002d88:	00000000 	.word	0x00000000
 8002d8c:	3e4ccccd 	.word	0x3e4ccccd
 8002d90:	200073bc 	.word	0x200073bc

08002d94 <StartMotorRunTask>:
	MCMD_SetTarget(&mcmd4M3_struct,dutyLimmiter(cmd_motor[2]));
	MCMD_SetTarget(&mcmd4M4_struct,dutyLimmiter(cmd_motor[3]));
}
/* USER CODE END Header_StartMotorRunTask */
void StartMotorRunTask(void *argument)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	  //motorRun();

    osDelay(10);
 8002d9c:	200a      	movs	r0, #10
 8002d9e:	f00a fdc5 	bl	800d92c <osDelay>
 8002da2:	e7fb      	b.n	8002d9c <StartMotorRunTask+0x8>

08002da4 <StartEncorderTask>:
int64_t count1;
int64_t count2;
float quant_per_unit = 1.0/4096.0f;
/* USER CODE END Header_StartEncorderTask */
void StartEncorderTask(void *argument)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
//	  enc.encadditional = Get_MCMD_Feedback(&(mcmd4M6_struct.device)).value;

//	  printf("enc1: %d\r\n",(int)(count1*quant_per_unit));
//	  printf("enc2: %d\r\n",(int)(count2*quant_per_unit));

    osDelay(10);
 8002dac:	200a      	movs	r0, #10
 8002dae:	f00a fdbd 	bl	800d92c <osDelay>
 8002db2:	e7fb      	b.n	8002dac <StartEncorderTask+0x8>

08002db4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b08c      	sub	sp, #48	; 0x30
 8002db8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dba:	f107 031c 	add.w	r3, r7, #28
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	605a      	str	r2, [r3, #4]
 8002dc4:	609a      	str	r2, [r3, #8]
 8002dc6:	60da      	str	r2, [r3, #12]
 8002dc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002dca:	4b30      	ldr	r3, [pc, #192]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	4a2f      	ldr	r2, [pc, #188]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002dd6:	4b2d      	ldr	r3, [pc, #180]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dde:	61bb      	str	r3, [r7, #24]
 8002de0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002de2:	4b2a      	ldr	r3, [pc, #168]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de6:	4a29      	ldr	r2, [pc, #164]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002de8:	f043 0310 	orr.w	r3, r3, #16
 8002dec:	6313      	str	r3, [r2, #48]	; 0x30
 8002dee:	4b27      	ldr	r3, [pc, #156]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df2:	f003 0310 	and.w	r3, r3, #16
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfa:	4b24      	ldr	r3, [pc, #144]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	4a23      	ldr	r2, [pc, #140]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e00:	f043 0302 	orr.w	r3, r3, #2
 8002e04:	6313      	str	r3, [r2, #48]	; 0x30
 8002e06:	4b21      	ldr	r3, [pc, #132]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	613b      	str	r3, [r7, #16]
 8002e10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e12:	4b1e      	ldr	r3, [pc, #120]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	4a1d      	ldr	r2, [pc, #116]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e18:	f043 0308 	orr.w	r3, r3, #8
 8002e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1e:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	f003 0308 	and.w	r3, r3, #8
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e2a:	4b18      	ldr	r3, [pc, #96]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	4a17      	ldr	r2, [pc, #92]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e30:	f043 0304 	orr.w	r3, r3, #4
 8002e34:	6313      	str	r3, [r2, #48]	; 0x30
 8002e36:	4b15      	ldr	r3, [pc, #84]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f003 0304 	and.w	r3, r3, #4
 8002e3e:	60bb      	str	r3, [r7, #8]
 8002e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e42:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e46:	4a11      	ldr	r2, [pc, #68]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e4e:	4b0f      	ldr	r3, [pc, #60]	; (8002e8c <MX_GPIO_Init+0xd8>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	607b      	str	r3, [r7, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M11_Pin|M12_Pin|LD2_Pin|M21_Pin
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 8002e60:	480b      	ldr	r0, [pc, #44]	; (8002e90 <MX_GPIO_Init+0xdc>)
 8002e62:	f002 fbb1 	bl	80055c8 <HAL_GPIO_WritePin>
                          |M22_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = M11_Pin|M12_Pin|LD2_Pin|M21_Pin
 8002e66:	f44f 6378 	mov.w	r3, #3968	; 0xf80
 8002e6a:	61fb      	str	r3, [r7, #28]
                          |M22_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e74:	2300      	movs	r3, #0
 8002e76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e78:	f107 031c 	add.w	r3, r7, #28
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4804      	ldr	r0, [pc, #16]	; (8002e90 <MX_GPIO_Init+0xdc>)
 8002e80:	f002 f9f6 	bl	8005270 <HAL_GPIO_Init>

}
 8002e84:	bf00      	nop
 8002e86:	3730      	adds	r7, #48	; 0x30
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	40020400 	.word	0x40020400

08002e94 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */


PUTCHAR_PROTOTYPE {
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart3, &ch, 1, 500);
 8002e9e:	1df9      	adds	r1, r7, #7
 8002ea0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	4804      	ldr	r0, [pc, #16]	; (8002eb8 <__io_putchar+0x24>)
 8002ea8:	f005 fc5a 	bl	8008760 <HAL_UART_Transmit>
    return ch;
 8002eac:	79fb      	ldrb	r3, [r7, #7]
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	2000bda4 	.word	0x2000bda4

08002ebc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ec0:	f000 fe31 	bl	8003b26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ec4:	f000 f814 	bl	8002ef0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ec8:	f7ff ff74 	bl	8002db4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002ecc:	f7ff f86a 	bl	8001fa4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002ed0:	f000 fd00 	bl	80038d4 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8002ed4:	f000 fbd4 	bl	8003680 <MX_TIM1_Init>
  MX_CAN1_Init();
 8002ed8:	f7fe fd7e 	bl	80019d8 <MX_CAN1_Init>
  MX_TIM8_Init();
 8002edc:	f000 fc2a 	bl	8003734 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002ee0:	f00a fc14 	bl	800d70c <osKernelInitialize>
  MX_FREERTOS_Init();
 8002ee4:	f7ff fa06 	bl	80022f4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002ee8:	f00a fc44 	bl	800d774 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002eec:	e7fe      	b.n	8002eec <main+0x30>
	...

08002ef0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b094      	sub	sp, #80	; 0x50
 8002ef4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ef6:	f107 031c 	add.w	r3, r7, #28
 8002efa:	2234      	movs	r2, #52	; 0x34
 8002efc:	2100      	movs	r1, #0
 8002efe:	4618      	mov	r0, r3
 8002f00:	f01d fc24 	bl	802074c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f04:	f107 0308 	add.w	r3, r7, #8
 8002f08:	2200      	movs	r2, #0
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	605a      	str	r2, [r3, #4]
 8002f0e:	609a      	str	r2, [r3, #8]
 8002f10:	60da      	str	r2, [r3, #12]
 8002f12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f14:	4b2c      	ldr	r3, [pc, #176]	; (8002fc8 <SystemClock_Config+0xd8>)
 8002f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f18:	4a2b      	ldr	r2, [pc, #172]	; (8002fc8 <SystemClock_Config+0xd8>)
 8002f1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f1e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f20:	4b29      	ldr	r3, [pc, #164]	; (8002fc8 <SystemClock_Config+0xd8>)
 8002f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f28:	607b      	str	r3, [r7, #4]
 8002f2a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002f2c:	4b27      	ldr	r3, [pc, #156]	; (8002fcc <SystemClock_Config+0xdc>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002f34:	4a25      	ldr	r2, [pc, #148]	; (8002fcc <SystemClock_Config+0xdc>)
 8002f36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f3a:	6013      	str	r3, [r2, #0]
 8002f3c:	4b23      	ldr	r3, [pc, #140]	; (8002fcc <SystemClock_Config+0xdc>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f44:	603b      	str	r3, [r7, #0]
 8002f46:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f50:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f52:	2302      	movs	r3, #2
 8002f54:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f56:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002f5a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002f5c:	2304      	movs	r3, #4
 8002f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002f60:	2360      	movs	r3, #96	; 0x60
 8002f62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f64:	2302      	movs	r3, #2
 8002f66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f68:	2304      	movs	r3, #4
 8002f6a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f70:	f107 031c 	add.w	r3, r7, #28
 8002f74:	4618      	mov	r0, r3
 8002f76:	f003 fe63 	bl	8006c40 <HAL_RCC_OscConfig>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002f80:	f000 f835 	bl	8002fee <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002f84:	f003 fe0c 	bl	8006ba0 <HAL_PWREx_EnableOverDrive>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002f8e:	f000 f82e 	bl	8002fee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f92:	230f      	movs	r3, #15
 8002f94:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f96:	2302      	movs	r3, #2
 8002f98:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fa8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002faa:	f107 0308 	add.w	r3, r7, #8
 8002fae:	2103      	movs	r1, #3
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f004 f8f3 	bl	800719c <HAL_RCC_ClockConfig>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002fbc:	f000 f817 	bl	8002fee <Error_Handler>
  }
}
 8002fc0:	bf00      	nop
 8002fc2:	3750      	adds	r7, #80	; 0x50
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40023800 	.word	0x40023800
 8002fcc:	40007000 	.word	0x40007000

08002fd0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fe0:	d101      	bne.n	8002fe6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002fe2:	f000 fdad 	bl	8003b40 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff2:	b672      	cpsid	i
}
 8002ff4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ff6:	e7fe      	b.n	8002ff6 <Error_Handler+0x8>

08002ff8 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8003002:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <microros_allocate+0x3c>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	461a      	mov	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4413      	add	r3, r2
 800300c:	461a      	mov	r2, r3
 800300e:	4b09      	ldr	r3, [pc, #36]	; (8003034 <microros_allocate+0x3c>)
 8003010:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8003012:	4b09      	ldr	r3, [pc, #36]	; (8003038 <microros_allocate+0x40>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	461a      	mov	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4413      	add	r3, r2
 800301c:	461a      	mov	r2, r3
 800301e:	4b06      	ldr	r3, [pc, #24]	; (8003038 <microros_allocate+0x40>)
 8003020:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f7fe fd6a 	bl	8001afc <pvPortMallocMicroROS>
 8003028:	4603      	mov	r3, r0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	2000bcb0 	.word	0x2000bcb0
 8003038:	2000bcb4 	.word	0x2000bcb4

0800303c <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00c      	beq.n	8003066 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f7fe fe7d 	bl	8001d4c <getBlockSize>
 8003052:	4603      	mov	r3, r0
 8003054:	4a06      	ldr	r2, [pc, #24]	; (8003070 <microros_deallocate+0x34>)
 8003056:	6812      	ldr	r2, [r2, #0]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	461a      	mov	r2, r3
 800305c:	4b04      	ldr	r3, [pc, #16]	; (8003070 <microros_deallocate+0x34>)
 800305e:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f7fe fe15 	bl	8001c90 <vPortFreeMicroROS>
  }
}
 8003066:	bf00      	nop
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	2000bcb4 	.word	0x2000bcb4

08003074 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8003080:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <microros_reallocate+0x64>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	461a      	mov	r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	4413      	add	r3, r2
 800308a:	461a      	mov	r2, r3
 800308c:	4b12      	ldr	r3, [pc, #72]	; (80030d8 <microros_reallocate+0x64>)
 800308e:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8003090:	4b12      	ldr	r3, [pc, #72]	; (80030dc <microros_reallocate+0x68>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	461a      	mov	r2, r3
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	4413      	add	r3, r2
 800309a:	461a      	mov	r2, r3
 800309c:	4b0f      	ldr	r3, [pc, #60]	; (80030dc <microros_reallocate+0x68>)
 800309e:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d104      	bne.n	80030b0 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80030a6:	68b8      	ldr	r0, [r7, #8]
 80030a8:	f7fe fd28 	bl	8001afc <pvPortMallocMicroROS>
 80030ac:	4603      	mov	r3, r0
 80030ae:	e00e      	b.n	80030ce <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f7fe fe4b 	bl	8001d4c <getBlockSize>
 80030b6:	4603      	mov	r3, r0
 80030b8:	4a08      	ldr	r2, [pc, #32]	; (80030dc <microros_reallocate+0x68>)
 80030ba:	6812      	ldr	r2, [r2, #0]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	461a      	mov	r2, r3
 80030c0:	4b06      	ldr	r3, [pc, #24]	; (80030dc <microros_reallocate+0x68>)
 80030c2:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80030c4:	68b9      	ldr	r1, [r7, #8]
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f7fe fe5e 	bl	8001d88 <pvPortReallocMicroROS>
 80030cc:	4603      	mov	r3, r0
  }
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	2000bcb0 	.word	0x2000bcb0
 80030dc:	2000bcb4 	.word	0x2000bcb4

080030e0 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	fb02 f303 	mul.w	r3, r2, r3
 80030f4:	4a0c      	ldr	r2, [pc, #48]	; (8003128 <microros_zero_allocate+0x48>)
 80030f6:	6812      	ldr	r2, [r2, #0]
 80030f8:	4413      	add	r3, r2
 80030fa:	461a      	mov	r2, r3
 80030fc:	4b0a      	ldr	r3, [pc, #40]	; (8003128 <microros_zero_allocate+0x48>)
 80030fe:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	fb02 f303 	mul.w	r3, r2, r3
 8003108:	4a08      	ldr	r2, [pc, #32]	; (800312c <microros_zero_allocate+0x4c>)
 800310a:	6812      	ldr	r2, [r2, #0]
 800310c:	4413      	add	r3, r2
 800310e:	461a      	mov	r2, r3
 8003110:	4b06      	ldr	r3, [pc, #24]	; (800312c <microros_zero_allocate+0x4c>)
 8003112:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f7fe fe63 	bl	8001de2 <pvPortCallocMicroROS>
 800311c:	4603      	mov	r3, r0
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	2000bcb0 	.word	0x2000bcb0
 800312c:	2000bcb4 	.word	0x2000bcb4

08003130 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8003130:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003134:	b086      	sub	sp, #24
 8003136:	af00      	add	r7, sp, #0
 8003138:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 800313e:	2300      	movs	r3, #0
 8003140:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8003142:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003146:	a320      	add	r3, pc, #128	; (adr r3, 80031c8 <UTILS_NanosecondsToTimespec+0x98>)
 8003148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314c:	f7fd fa9c 	bl	8000688 <__aeabi_ldivmod>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	6879      	ldr	r1, [r7, #4]
 8003156:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 800315a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800315e:	a31a      	add	r3, pc, #104	; (adr r3, 80031c8 <UTILS_NanosecondsToTimespec+0x98>)
 8003160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003164:	f7fd fa90 	bl	8000688 <__aeabi_ldivmod>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b00      	cmp	r3, #0
 8003172:	da20      	bge.n	80031b6 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	4a11      	ldr	r2, [pc, #68]	; (80031c0 <UTILS_NanosecondsToTimespec+0x90>)
 800317a:	fb82 1203 	smull	r1, r2, r2, r3
 800317e:	1712      	asrs	r2, r2, #28
 8003180:	17db      	asrs	r3, r3, #31
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	3301      	adds	r3, #1
 8003186:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318e:	6979      	ldr	r1, [r7, #20]
 8003190:	17c8      	asrs	r0, r1, #31
 8003192:	460c      	mov	r4, r1
 8003194:	4605      	mov	r5, r0
 8003196:	ebb2 0804 	subs.w	r8, r2, r4
 800319a:	eb63 0905 	sbc.w	r9, r3, r5
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689a      	ldr	r2, [r3, #8]
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	4906      	ldr	r1, [pc, #24]	; (80031c4 <UTILS_NanosecondsToTimespec+0x94>)
 80031ac:	fb01 f303 	mul.w	r3, r1, r3
 80031b0:	441a      	add	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	609a      	str	r2, [r3, #8]
    }
}
 80031b6:	bf00      	nop
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80031c0:	44b82fa1 	.word	0x44b82fa1
 80031c4:	3b9aca00 	.word	0x3b9aca00
 80031c8:	3b9aca00 	.word	0x3b9aca00
 80031cc:	00000000 	.word	0x00000000

080031d0 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80031d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031d4:	b08e      	sub	sp, #56	; 0x38
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6278      	str	r0, [r7, #36]	; 0x24
 80031da:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80031dc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80031e0:	2300      	movs	r3, #0
 80031e2:	6013      	str	r3, [r2, #0]
 80031e4:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80031e6:	f04f 0200 	mov.w	r2, #0
 80031ea:	f04f 0300 	mov.w	r3, #0
 80031ee:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80031f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031f6:	4618      	mov	r0, r3
 80031f8:	f00b fe96 	bl	800ef28 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80031fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fe:	17da      	asrs	r2, r3, #31
 8003200:	61bb      	str	r3, [r7, #24]
 8003202:	61fa      	str	r2, [r7, #28]
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	69b9      	ldr	r1, [r7, #24]
 800320e:	000b      	movs	r3, r1
 8003210:	2200      	movs	r2, #0
 8003212:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8003216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003218:	2200      	movs	r2, #0
 800321a:	461c      	mov	r4, r3
 800321c:	4615      	mov	r5, r2
 800321e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003222:	1911      	adds	r1, r2, r4
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	416b      	adcs	r3, r5
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800322e:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8003232:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	f04f 0400 	mov.w	r4, #0
 800323e:	f04f 0500 	mov.w	r5, #0
 8003242:	015d      	lsls	r5, r3, #5
 8003244:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8003248:	0154      	lsls	r4, r2, #5
 800324a:	4622      	mov	r2, r4
 800324c:	462b      	mov	r3, r5
 800324e:	ebb2 0800 	subs.w	r8, r2, r0
 8003252:	eb63 0901 	sbc.w	r9, r3, r1
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8003262:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8003266:	ea4f 2248 	mov.w	r2, r8, lsl #9
 800326a:	4690      	mov	r8, r2
 800326c:	4699      	mov	r9, r3
 800326e:	eb18 0a00 	adds.w	sl, r8, r0
 8003272:	eb49 0b01 	adc.w	fp, r9, r1
 8003276:	f04f 0200 	mov.w	r2, #0
 800327a:	f04f 0300 	mov.w	r3, #0
 800327e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003282:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003286:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800328a:	ebb2 040a 	subs.w	r4, r2, sl
 800328e:	603c      	str	r4, [r7, #0]
 8003290:	eb63 030b 	sbc.w	r3, r3, fp
 8003294:	607b      	str	r3, [r7, #4]
 8003296:	e9d7 4500 	ldrd	r4, r5, [r7]
 800329a:	4623      	mov	r3, r4
 800329c:	181b      	adds	r3, r3, r0
 800329e:	613b      	str	r3, [r7, #16]
 80032a0:	462b      	mov	r3, r5
 80032a2:	eb41 0303 	adc.w	r3, r1, r3
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	6a3a      	ldr	r2, [r7, #32]
 80032aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80032ae:	f7ff ff3f 	bl	8003130 <UTILS_NanosecondsToTimespec>

    return 0;
 80032b2:	2300      	movs	r3, #0
 80032b4:	4618      	mov	r0, r3
 80032b6:	3738      	adds	r7, #56	; 0x38
 80032b8:	46bd      	mov	sp, r7
 80032ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080032c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80032c6:	4b11      	ldr	r3, [pc, #68]	; (800330c <HAL_MspInit+0x4c>)
 80032c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ca:	4a10      	ldr	r2, [pc, #64]	; (800330c <HAL_MspInit+0x4c>)
 80032cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032d0:	6413      	str	r3, [r2, #64]	; 0x40
 80032d2:	4b0e      	ldr	r3, [pc, #56]	; (800330c <HAL_MspInit+0x4c>)
 80032d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032da:	607b      	str	r3, [r7, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032de:	4b0b      	ldr	r3, [pc, #44]	; (800330c <HAL_MspInit+0x4c>)
 80032e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e2:	4a0a      	ldr	r2, [pc, #40]	; (800330c <HAL_MspInit+0x4c>)
 80032e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032e8:	6453      	str	r3, [r2, #68]	; 0x44
 80032ea:	4b08      	ldr	r3, [pc, #32]	; (800330c <HAL_MspInit+0x4c>)
 80032ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032f2:	603b      	str	r3, [r7, #0]
 80032f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80032f6:	2200      	movs	r2, #0
 80032f8:	210f      	movs	r1, #15
 80032fa:	f06f 0001 	mvn.w	r0, #1
 80032fe:	f001 fb77 	bl	80049f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003302:	bf00      	nop
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	40023800 	.word	0x40023800

08003310 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b08e      	sub	sp, #56	; 0x38
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003320:	4b34      	ldr	r3, [pc, #208]	; (80033f4 <HAL_InitTick+0xe4>)
 8003322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003324:	4a33      	ldr	r2, [pc, #204]	; (80033f4 <HAL_InitTick+0xe4>)
 8003326:	f043 0301 	orr.w	r3, r3, #1
 800332a:	6413      	str	r3, [r2, #64]	; 0x40
 800332c:	4b31      	ldr	r3, [pc, #196]	; (80033f4 <HAL_InitTick+0xe4>)
 800332e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003338:	f107 0210 	add.w	r2, r7, #16
 800333c:	f107 0314 	add.w	r3, r7, #20
 8003340:	4611      	mov	r1, r2
 8003342:	4618      	mov	r0, r3
 8003344:	f004 f950 	bl	80075e8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003348:	6a3b      	ldr	r3, [r7, #32]
 800334a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800334c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334e:	2b00      	cmp	r3, #0
 8003350:	d103      	bne.n	800335a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003352:	f004 f921 	bl	8007598 <HAL_RCC_GetPCLK1Freq>
 8003356:	6378      	str	r0, [r7, #52]	; 0x34
 8003358:	e004      	b.n	8003364 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800335a:	f004 f91d 	bl	8007598 <HAL_RCC_GetPCLK1Freq>
 800335e:	4603      	mov	r3, r0
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003366:	4a24      	ldr	r2, [pc, #144]	; (80033f8 <HAL_InitTick+0xe8>)
 8003368:	fba2 2303 	umull	r2, r3, r2, r3
 800336c:	0c9b      	lsrs	r3, r3, #18
 800336e:	3b01      	subs	r3, #1
 8003370:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8003372:	4b22      	ldr	r3, [pc, #136]	; (80033fc <HAL_InitTick+0xec>)
 8003374:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003378:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800337a:	4b20      	ldr	r3, [pc, #128]	; (80033fc <HAL_InitTick+0xec>)
 800337c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003380:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8003382:	4a1e      	ldr	r2, [pc, #120]	; (80033fc <HAL_InitTick+0xec>)
 8003384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003386:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8003388:	4b1c      	ldr	r3, [pc, #112]	; (80033fc <HAL_InitTick+0xec>)
 800338a:	2200      	movs	r2, #0
 800338c:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800338e:	4b1b      	ldr	r3, [pc, #108]	; (80033fc <HAL_InitTick+0xec>)
 8003390:	2200      	movs	r2, #0
 8003392:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003394:	4b19      	ldr	r3, [pc, #100]	; (80033fc <HAL_InitTick+0xec>)
 8003396:	2200      	movs	r2, #0
 8003398:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800339a:	4818      	ldr	r0, [pc, #96]	; (80033fc <HAL_InitTick+0xec>)
 800339c:	f004 fd7e 	bl	8007e9c <HAL_TIM_Base_Init>
 80033a0:	4603      	mov	r3, r0
 80033a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80033a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d11b      	bne.n	80033e6 <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80033ae:	4813      	ldr	r0, [pc, #76]	; (80033fc <HAL_InitTick+0xec>)
 80033b0:	f004 fdd6 	bl	8007f60 <HAL_TIM_Base_Start_IT>
 80033b4:	4603      	mov	r3, r0
 80033b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80033ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d111      	bne.n	80033e6 <HAL_InitTick+0xd6>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80033c2:	201c      	movs	r0, #28
 80033c4:	f001 fb30 	bl	8004a28 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b0f      	cmp	r3, #15
 80033cc:	d808      	bhi.n	80033e0 <HAL_InitTick+0xd0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80033ce:	2200      	movs	r2, #0
 80033d0:	6879      	ldr	r1, [r7, #4]
 80033d2:	201c      	movs	r0, #28
 80033d4:	f001 fb0c 	bl	80049f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80033d8:	4a09      	ldr	r2, [pc, #36]	; (8003400 <HAL_InitTick+0xf0>)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6013      	str	r3, [r2, #0]
 80033de:	e002      	b.n	80033e6 <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80033e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3738      	adds	r7, #56	; 0x38
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	40023800 	.word	0x40023800
 80033f8:	431bde83 	.word	0x431bde83
 80033fc:	2000bcb8 	.word	0x2000bcb8
 8003400:	20000008 	.word	0x20000008

08003404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003408:	e7fe      	b.n	8003408 <NMI_Handler+0x4>

0800340a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800340a:	b480      	push	{r7}
 800340c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800340e:	e7fe      	b.n	800340e <HardFault_Handler+0x4>

08003410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003414:	e7fe      	b.n	8003414 <MemManage_Handler+0x4>

08003416 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003416:	b480      	push	{r7}
 8003418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800341a:	e7fe      	b.n	800341a <BusFault_Handler+0x4>

0800341c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003420:	e7fe      	b.n	8003420 <UsageFault_Handler+0x4>

08003422 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003422:	b480      	push	{r7}
 8003424:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003434:	4802      	ldr	r0, [pc, #8]	; (8003440 <DMA1_Stream1_IRQHandler+0x10>)
 8003436:	f001 fca5 	bl	8004d84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800343a:	bf00      	nop
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	2000be2c 	.word	0x2000be2c

08003444 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003448:	4802      	ldr	r0, [pc, #8]	; (8003454 <DMA1_Stream3_IRQHandler+0x10>)
 800344a:	f001 fc9b 	bl	8004d84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800344e:	bf00      	nop
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	2000be8c 	.word	0x2000be8c

08003458 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800345c:	4802      	ldr	r0, [pc, #8]	; (8003468 <CAN1_TX_IRQHandler+0x10>)
 800345e:	f001 f81c 	bl	800449a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003462:	bf00      	nop
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	20002e44 	.word	0x20002e44

0800346c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003470:	4802      	ldr	r0, [pc, #8]	; (800347c <CAN1_RX0_IRQHandler+0x10>)
 8003472:	f001 f812 	bl	800449a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	20002e44 	.word	0x20002e44

08003480 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003484:	4802      	ldr	r0, [pc, #8]	; (8003490 <CAN1_RX1_IRQHandler+0x10>)
 8003486:	f001 f808 	bl	800449a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	20002e44 	.word	0x20002e44

08003494 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003498:	4802      	ldr	r0, [pc, #8]	; (80034a4 <TIM2_IRQHandler+0x10>)
 800349a:	f004 fe7f 	bl	800819c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800349e:	bf00      	nop
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	2000bcb8 	.word	0x2000bcb8

080034a8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80034ac:	4802      	ldr	r0, [pc, #8]	; (80034b8 <USART3_IRQHandler+0x10>)
 80034ae:	f005 fb2d 	bl	8008b0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80034b2:	bf00      	nop
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	2000bda4 	.word	0x2000bda4

080034bc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80034c0:	4802      	ldr	r0, [pc, #8]	; (80034cc <OTG_FS_IRQHandler+0x10>)
 80034c2:	f002 f9fa 	bl	80058ba <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80034c6:	bf00      	nop
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	20011d18 	.word	0x20011d18

080034d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  return 1;
 80034d4:	2301      	movs	r3, #1
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <_kill>:

int _kill(int pid, int sig)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80034ea:	f01d f9c7 	bl	802087c <__errno>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2216      	movs	r2, #22
 80034f2:	601a      	str	r2, [r3, #0]
  return -1;
 80034f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <_exit>:

void _exit (int status)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003508:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff ffe7 	bl	80034e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003512:	e7fe      	b.n	8003512 <_exit+0x12>

08003514 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003520:	2300      	movs	r3, #0
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	e00a      	b.n	800353c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003526:	f3af 8000 	nop.w
 800352a:	4601      	mov	r1, r0
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	60ba      	str	r2, [r7, #8]
 8003532:	b2ca      	uxtb	r2, r1
 8003534:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	3301      	adds	r3, #1
 800353a:	617b      	str	r3, [r7, #20]
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	429a      	cmp	r2, r3
 8003542:	dbf0      	blt.n	8003526 <_read+0x12>
  }

  return len;
 8003544:	687b      	ldr	r3, [r7, #4]
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b086      	sub	sp, #24
 8003552:	af00      	add	r7, sp, #0
 8003554:	60f8      	str	r0, [r7, #12]
 8003556:	60b9      	str	r1, [r7, #8]
 8003558:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	e009      	b.n	8003574 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	60ba      	str	r2, [r7, #8]
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff fc93 	bl	8002e94 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	3301      	adds	r3, #1
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	429a      	cmp	r2, r3
 800357a:	dbf1      	blt.n	8003560 <_write+0x12>
  }
  return len;
 800357c:	687b      	ldr	r3, [r7, #4]
}
 800357e:	4618      	mov	r0, r3
 8003580:	3718      	adds	r7, #24
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <_close>:

int _close(int file)
{
 8003586:	b480      	push	{r7}
 8003588:	b083      	sub	sp, #12
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800358e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80035ae:	605a      	str	r2, [r3, #4]
  return 0;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <_isatty>:

int _isatty(int file)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80035c6:	2301      	movs	r3, #1
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
	...

080035f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035f8:	4a14      	ldr	r2, [pc, #80]	; (800364c <_sbrk+0x5c>)
 80035fa:	4b15      	ldr	r3, [pc, #84]	; (8003650 <_sbrk+0x60>)
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003604:	4b13      	ldr	r3, [pc, #76]	; (8003654 <_sbrk+0x64>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d102      	bne.n	8003612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800360c:	4b11      	ldr	r3, [pc, #68]	; (8003654 <_sbrk+0x64>)
 800360e:	4a12      	ldr	r2, [pc, #72]	; (8003658 <_sbrk+0x68>)
 8003610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003612:	4b10      	ldr	r3, [pc, #64]	; (8003654 <_sbrk+0x64>)
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4413      	add	r3, r2
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	429a      	cmp	r2, r3
 800361e:	d207      	bcs.n	8003630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003620:	f01d f92c 	bl	802087c <__errno>
 8003624:	4603      	mov	r3, r0
 8003626:	220c      	movs	r2, #12
 8003628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800362a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800362e:	e009      	b.n	8003644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003630:	4b08      	ldr	r3, [pc, #32]	; (8003654 <_sbrk+0x64>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003636:	4b07      	ldr	r3, [pc, #28]	; (8003654 <_sbrk+0x64>)
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4413      	add	r3, r2
 800363e:	4a05      	ldr	r2, [pc, #20]	; (8003654 <_sbrk+0x64>)
 8003640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003642:	68fb      	ldr	r3, [r7, #12]
}
 8003644:	4618      	mov	r0, r3
 8003646:	3718      	adds	r7, #24
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	20080000 	.word	0x20080000
 8003650:	00000400 	.word	0x00000400
 8003654:	2000bd08 	.word	0x2000bd08
 8003658:	20017090 	.word	0x20017090

0800365c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003660:	4b06      	ldr	r3, [pc, #24]	; (800367c <SystemInit+0x20>)
 8003662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003666:	4a05      	ldr	r2, [pc, #20]	; (800367c <SystemInit+0x20>)
 8003668:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800366c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003670:	bf00      	nop
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b08c      	sub	sp, #48	; 0x30
 8003684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003686:	f107 030c 	add.w	r3, r7, #12
 800368a:	2224      	movs	r2, #36	; 0x24
 800368c:	2100      	movs	r1, #0
 800368e:	4618      	mov	r0, r3
 8003690:	f01d f85c 	bl	802074c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003694:	463b      	mov	r3, r7
 8003696:	2200      	movs	r2, #0
 8003698:	601a      	str	r2, [r3, #0]
 800369a:	605a      	str	r2, [r3, #4]
 800369c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800369e:	4b23      	ldr	r3, [pc, #140]	; (800372c <MX_TIM1_Init+0xac>)
 80036a0:	4a23      	ldr	r2, [pc, #140]	; (8003730 <MX_TIM1_Init+0xb0>)
 80036a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80036a4:	4b21      	ldr	r3, [pc, #132]	; (800372c <MX_TIM1_Init+0xac>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036aa:	4b20      	ldr	r3, [pc, #128]	; (800372c <MX_TIM1_Init+0xac>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80036b0:	4b1e      	ldr	r3, [pc, #120]	; (800372c <MX_TIM1_Init+0xac>)
 80036b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036b8:	4b1c      	ldr	r3, [pc, #112]	; (800372c <MX_TIM1_Init+0xac>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80036be:	4b1b      	ldr	r3, [pc, #108]	; (800372c <MX_TIM1_Init+0xac>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036c4:	4b19      	ldr	r3, [pc, #100]	; (800372c <MX_TIM1_Init+0xac>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80036ca:	2303      	movs	r3, #3
 80036cc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80036ce:	2300      	movs	r3, #0
 80036d0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80036d2:	2301      	movs	r3, #1
 80036d4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80036d6:	2300      	movs	r3, #0
 80036d8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80036da:	2300      	movs	r3, #0
 80036dc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80036de:	2300      	movs	r3, #0
 80036e0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80036e2:	2301      	movs	r3, #1
 80036e4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80036e6:	2300      	movs	r3, #0
 80036e8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80036ea:	2300      	movs	r3, #0
 80036ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80036ee:	f107 030c 	add.w	r3, r7, #12
 80036f2:	4619      	mov	r1, r3
 80036f4:	480d      	ldr	r0, [pc, #52]	; (800372c <MX_TIM1_Init+0xac>)
 80036f6:	f004 fcab 	bl	8008050 <HAL_TIM_Encoder_Init>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8003700:	f7ff fc75 	bl	8002fee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003704:	2300      	movs	r3, #0
 8003706:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003708:	2300      	movs	r3, #0
 800370a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800370c:	2300      	movs	r3, #0
 800370e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003710:	463b      	mov	r3, r7
 8003712:	4619      	mov	r1, r3
 8003714:	4805      	ldr	r0, [pc, #20]	; (800372c <MX_TIM1_Init+0xac>)
 8003716:	f004 ff29 	bl	800856c <HAL_TIMEx_MasterConfigSynchronization>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003720:	f7ff fc65 	bl	8002fee <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003724:	bf00      	nop
 8003726:	3730      	adds	r7, #48	; 0x30
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	2000bd0c 	.word	0x2000bd0c
 8003730:	40010000 	.word	0x40010000

08003734 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08c      	sub	sp, #48	; 0x30
 8003738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800373a:	f107 030c 	add.w	r3, r7, #12
 800373e:	2224      	movs	r2, #36	; 0x24
 8003740:	2100      	movs	r1, #0
 8003742:	4618      	mov	r0, r3
 8003744:	f01d f802 	bl	802074c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003748:	463b      	mov	r3, r7
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	605a      	str	r2, [r3, #4]
 8003750:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003752:	4b23      	ldr	r3, [pc, #140]	; (80037e0 <MX_TIM8_Init+0xac>)
 8003754:	4a23      	ldr	r2, [pc, #140]	; (80037e4 <MX_TIM8_Init+0xb0>)
 8003756:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003758:	4b21      	ldr	r3, [pc, #132]	; (80037e0 <MX_TIM8_Init+0xac>)
 800375a:	2200      	movs	r2, #0
 800375c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800375e:	4b20      	ldr	r3, [pc, #128]	; (80037e0 <MX_TIM8_Init+0xac>)
 8003760:	2200      	movs	r2, #0
 8003762:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003764:	4b1e      	ldr	r3, [pc, #120]	; (80037e0 <MX_TIM8_Init+0xac>)
 8003766:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800376a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800376c:	4b1c      	ldr	r3, [pc, #112]	; (80037e0 <MX_TIM8_Init+0xac>)
 800376e:	2200      	movs	r2, #0
 8003770:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003772:	4b1b      	ldr	r3, [pc, #108]	; (80037e0 <MX_TIM8_Init+0xac>)
 8003774:	2200      	movs	r2, #0
 8003776:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003778:	4b19      	ldr	r3, [pc, #100]	; (80037e0 <MX_TIM8_Init+0xac>)
 800377a:	2200      	movs	r2, #0
 800377c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800377e:	2303      	movs	r3, #3
 8003780:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003786:	2301      	movs	r3, #1
 8003788:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800378a:	2300      	movs	r3, #0
 800378c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800378e:	2300      	movs	r3, #0
 8003790:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003792:	2300      	movs	r3, #0
 8003794:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003796:	2301      	movs	r3, #1
 8003798:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800379a:	2300      	movs	r3, #0
 800379c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800379e:	2300      	movs	r3, #0
 80037a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80037a2:	f107 030c 	add.w	r3, r7, #12
 80037a6:	4619      	mov	r1, r3
 80037a8:	480d      	ldr	r0, [pc, #52]	; (80037e0 <MX_TIM8_Init+0xac>)
 80037aa:	f004 fc51 	bl	8008050 <HAL_TIM_Encoder_Init>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80037b4:	f7ff fc1b 	bl	8002fee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037b8:	2300      	movs	r3, #0
 80037ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80037bc:	2300      	movs	r3, #0
 80037be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80037c4:	463b      	mov	r3, r7
 80037c6:	4619      	mov	r1, r3
 80037c8:	4805      	ldr	r0, [pc, #20]	; (80037e0 <MX_TIM8_Init+0xac>)
 80037ca:	f004 fecf 	bl	800856c <HAL_TIMEx_MasterConfigSynchronization>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80037d4:	f7ff fc0b 	bl	8002fee <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80037d8:	bf00      	nop
 80037da:	3730      	adds	r7, #48	; 0x30
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	2000bd58 	.word	0x2000bd58
 80037e4:	40010400 	.word	0x40010400

080037e8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b08c      	sub	sp, #48	; 0x30
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f0:	f107 031c 	add.w	r3, r7, #28
 80037f4:	2200      	movs	r2, #0
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	605a      	str	r2, [r3, #4]
 80037fa:	609a      	str	r2, [r3, #8]
 80037fc:	60da      	str	r2, [r3, #12]
 80037fe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a2e      	ldr	r2, [pc, #184]	; (80038c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d129      	bne.n	800385e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800380a:	4b2e      	ldr	r3, [pc, #184]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 800380c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380e:	4a2d      	ldr	r2, [pc, #180]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	6453      	str	r3, [r2, #68]	; 0x44
 8003816:	4b2b      	ldr	r3, [pc, #172]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	61bb      	str	r3, [r7, #24]
 8003820:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003822:	4b28      	ldr	r3, [pc, #160]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	4a27      	ldr	r2, [pc, #156]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003828:	f043 0310 	orr.w	r3, r3, #16
 800382c:	6313      	str	r3, [r2, #48]	; 0x30
 800382e:	4b25      	ldr	r3, [pc, #148]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	f003 0310 	and.w	r3, r3, #16
 8003836:	617b      	str	r3, [r7, #20]
 8003838:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800383a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800383e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003840:	2302      	movs	r3, #2
 8003842:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003844:	2300      	movs	r3, #0
 8003846:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003848:	2300      	movs	r3, #0
 800384a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800384c:	2301      	movs	r3, #1
 800384e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003850:	f107 031c 	add.w	r3, r7, #28
 8003854:	4619      	mov	r1, r3
 8003856:	481c      	ldr	r0, [pc, #112]	; (80038c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003858:	f001 fd0a 	bl	8005270 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800385c:	e02c      	b.n	80038b8 <HAL_TIM_Encoder_MspInit+0xd0>
  else if(tim_encoderHandle->Instance==TIM8)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a1a      	ldr	r2, [pc, #104]	; (80038cc <HAL_TIM_Encoder_MspInit+0xe4>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d127      	bne.n	80038b8 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003868:	4b16      	ldr	r3, [pc, #88]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 800386a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386c:	4a15      	ldr	r2, [pc, #84]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 800386e:	f043 0302 	orr.w	r3, r3, #2
 8003872:	6453      	str	r3, [r2, #68]	; 0x44
 8003874:	4b13      	ldr	r3, [pc, #76]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	613b      	str	r3, [r7, #16]
 800387e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003880:	4b10      	ldr	r3, [pc, #64]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003884:	4a0f      	ldr	r2, [pc, #60]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003886:	f043 0304 	orr.w	r3, r3, #4
 800388a:	6313      	str	r3, [r2, #48]	; 0x30
 800388c:	4b0d      	ldr	r3, [pc, #52]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 800388e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003898:	23c0      	movs	r3, #192	; 0xc0
 800389a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800389c:	2302      	movs	r3, #2
 800389e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a0:	2300      	movs	r3, #0
 80038a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a4:	2300      	movs	r3, #0
 80038a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80038a8:	2303      	movs	r3, #3
 80038aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038ac:	f107 031c 	add.w	r3, r7, #28
 80038b0:	4619      	mov	r1, r3
 80038b2:	4807      	ldr	r0, [pc, #28]	; (80038d0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80038b4:	f001 fcdc 	bl	8005270 <HAL_GPIO_Init>
}
 80038b8:	bf00      	nop
 80038ba:	3730      	adds	r7, #48	; 0x30
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	40010000 	.word	0x40010000
 80038c4:	40023800 	.word	0x40023800
 80038c8:	40021000 	.word	0x40021000
 80038cc:	40010400 	.word	0x40010400
 80038d0:	40020800 	.word	0x40020800

080038d4 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80038d8:	4b14      	ldr	r3, [pc, #80]	; (800392c <MX_USART3_UART_Init+0x58>)
 80038da:	4a15      	ldr	r2, [pc, #84]	; (8003930 <MX_USART3_UART_Init+0x5c>)
 80038dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80038de:	4b13      	ldr	r3, [pc, #76]	; (800392c <MX_USART3_UART_Init+0x58>)
 80038e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038e6:	4b11      	ldr	r3, [pc, #68]	; (800392c <MX_USART3_UART_Init+0x58>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80038ec:	4b0f      	ldr	r3, [pc, #60]	; (800392c <MX_USART3_UART_Init+0x58>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80038f2:	4b0e      	ldr	r3, [pc, #56]	; (800392c <MX_USART3_UART_Init+0x58>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80038f8:	4b0c      	ldr	r3, [pc, #48]	; (800392c <MX_USART3_UART_Init+0x58>)
 80038fa:	220c      	movs	r2, #12
 80038fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038fe:	4b0b      	ldr	r3, [pc, #44]	; (800392c <MX_USART3_UART_Init+0x58>)
 8003900:	2200      	movs	r2, #0
 8003902:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003904:	4b09      	ldr	r3, [pc, #36]	; (800392c <MX_USART3_UART_Init+0x58>)
 8003906:	2200      	movs	r2, #0
 8003908:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800390a:	4b08      	ldr	r3, [pc, #32]	; (800392c <MX_USART3_UART_Init+0x58>)
 800390c:	2200      	movs	r2, #0
 800390e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003910:	4b06      	ldr	r3, [pc, #24]	; (800392c <MX_USART3_UART_Init+0x58>)
 8003912:	2200      	movs	r2, #0
 8003914:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003916:	4805      	ldr	r0, [pc, #20]	; (800392c <MX_USART3_UART_Init+0x58>)
 8003918:	f004 fed4 	bl	80086c4 <HAL_UART_Init>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003922:	f7ff fb64 	bl	8002fee <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003926:	bf00      	nop
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	2000bda4 	.word	0x2000bda4
 8003930:	40004800 	.word	0x40004800

08003934 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b0ae      	sub	sp, #184	; 0xb8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800393c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	605a      	str	r2, [r3, #4]
 8003946:	609a      	str	r2, [r3, #8]
 8003948:	60da      	str	r2, [r3, #12]
 800394a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800394c:	f107 0314 	add.w	r3, r7, #20
 8003950:	2290      	movs	r2, #144	; 0x90
 8003952:	2100      	movs	r1, #0
 8003954:	4618      	mov	r0, r3
 8003956:	f01c fef9 	bl	802074c <memset>
  if(uartHandle->Instance==USART3)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a56      	ldr	r2, [pc, #344]	; (8003ab8 <HAL_UART_MspInit+0x184>)
 8003960:	4293      	cmp	r3, r2
 8003962:	f040 80a4 	bne.w	8003aae <HAL_UART_MspInit+0x17a>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003966:	f44f 7380 	mov.w	r3, #256	; 0x100
 800396a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800396c:	2300      	movs	r3, #0
 800396e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003970:	f107 0314 	add.w	r3, r7, #20
 8003974:	4618      	mov	r0, r3
 8003976:	f003 fe69 	bl	800764c <HAL_RCCEx_PeriphCLKConfig>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d001      	beq.n	8003984 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8003980:	f7ff fb35 	bl	8002fee <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003984:	4b4d      	ldr	r3, [pc, #308]	; (8003abc <HAL_UART_MspInit+0x188>)
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	4a4c      	ldr	r2, [pc, #304]	; (8003abc <HAL_UART_MspInit+0x188>)
 800398a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800398e:	6413      	str	r3, [r2, #64]	; 0x40
 8003990:	4b4a      	ldr	r3, [pc, #296]	; (8003abc <HAL_UART_MspInit+0x188>)
 8003992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003994:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003998:	613b      	str	r3, [r7, #16]
 800399a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800399c:	4b47      	ldr	r3, [pc, #284]	; (8003abc <HAL_UART_MspInit+0x188>)
 800399e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a0:	4a46      	ldr	r2, [pc, #280]	; (8003abc <HAL_UART_MspInit+0x188>)
 80039a2:	f043 0308 	orr.w	r3, r3, #8
 80039a6:	6313      	str	r3, [r2, #48]	; 0x30
 80039a8:	4b44      	ldr	r3, [pc, #272]	; (8003abc <HAL_UART_MspInit+0x188>)
 80039aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ac:	f003 0308 	and.w	r3, r3, #8
 80039b0:	60fb      	str	r3, [r7, #12]
 80039b2:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80039b4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80039b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039bc:	2302      	movs	r3, #2
 80039be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c2:	2300      	movs	r3, #0
 80039c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039c8:	2303      	movs	r3, #3
 80039ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80039ce:	2307      	movs	r3, #7
 80039d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80039d4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80039d8:	4619      	mov	r1, r3
 80039da:	4839      	ldr	r0, [pc, #228]	; (8003ac0 <HAL_UART_MspInit+0x18c>)
 80039dc:	f001 fc48 	bl	8005270 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80039e0:	4b38      	ldr	r3, [pc, #224]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 80039e2:	4a39      	ldr	r2, [pc, #228]	; (8003ac8 <HAL_UART_MspInit+0x194>)
 80039e4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80039e6:	4b37      	ldr	r3, [pc, #220]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 80039e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039ec:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039ee:	4b35      	ldr	r3, [pc, #212]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f4:	4b33      	ldr	r3, [pc, #204]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039fa:	4b32      	ldr	r3, [pc, #200]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 80039fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a00:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a02:	4b30      	ldr	r3, [pc, #192]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a08:	4b2e      	ldr	r3, [pc, #184]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003a0e:	4b2d      	ldr	r3, [pc, #180]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 8003a10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a14:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003a16:	4b2b      	ldr	r3, [pc, #172]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 8003a18:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003a1c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a1e:	4b29      	ldr	r3, [pc, #164]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003a24:	4827      	ldr	r0, [pc, #156]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 8003a26:	f001 f80d 	bl	8004a44 <HAL_DMA_Init>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <HAL_UART_MspInit+0x100>
    {
      Error_Handler();
 8003a30:	f7ff fadd 	bl	8002fee <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a23      	ldr	r2, [pc, #140]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 8003a38:	675a      	str	r2, [r3, #116]	; 0x74
 8003a3a:	4a22      	ldr	r2, [pc, #136]	; (8003ac4 <HAL_UART_MspInit+0x190>)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003a40:	4b22      	ldr	r3, [pc, #136]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a42:	4a23      	ldr	r2, [pc, #140]	; (8003ad0 <HAL_UART_MspInit+0x19c>)
 8003a44:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003a46:	4b21      	ldr	r3, [pc, #132]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a4c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a4e:	4b1f      	ldr	r3, [pc, #124]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a50:	2240      	movs	r2, #64	; 0x40
 8003a52:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a54:	4b1d      	ldr	r3, [pc, #116]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a5a:	4b1c      	ldr	r3, [pc, #112]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a60:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a62:	4b1a      	ldr	r3, [pc, #104]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a68:	4b18      	ldr	r3, [pc, #96]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003a6e:	4b17      	ldr	r3, [pc, #92]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003a74:	4b15      	ldr	r3, [pc, #84]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a76:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003a7a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a7c:	4b13      	ldr	r3, [pc, #76]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003a82:	4812      	ldr	r0, [pc, #72]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a84:	f000 ffde 	bl	8004a44 <HAL_DMA_Init>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 8003a8e:	f7ff faae 	bl	8002fee <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a0d      	ldr	r2, [pc, #52]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a96:	671a      	str	r2, [r3, #112]	; 0x70
 8003a98:	4a0c      	ldr	r2, [pc, #48]	; (8003acc <HAL_UART_MspInit+0x198>)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	2105      	movs	r1, #5
 8003aa2:	2027      	movs	r0, #39	; 0x27
 8003aa4:	f000 ffa4 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003aa8:	2027      	movs	r0, #39	; 0x27
 8003aaa:	f000 ffbd 	bl	8004a28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003aae:	bf00      	nop
 8003ab0:	37b8      	adds	r7, #184	; 0xb8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	40004800 	.word	0x40004800
 8003abc:	40023800 	.word	0x40023800
 8003ac0:	40020c00 	.word	0x40020c00
 8003ac4:	2000be2c 	.word	0x2000be2c
 8003ac8:	40026028 	.word	0x40026028
 8003acc:	2000be8c 	.word	0x2000be8c
 8003ad0:	40026058 	.word	0x40026058

08003ad4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003ad4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ad8:	480d      	ldr	r0, [pc, #52]	; (8003b10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003ada:	490e      	ldr	r1, [pc, #56]	; (8003b14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003adc:	4a0e      	ldr	r2, [pc, #56]	; (8003b18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ade:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ae0:	e002      	b.n	8003ae8 <LoopCopyDataInit>

08003ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ae6:	3304      	adds	r3, #4

08003ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003aec:	d3f9      	bcc.n	8003ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aee:	4a0b      	ldr	r2, [pc, #44]	; (8003b1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003af0:	4c0b      	ldr	r4, [pc, #44]	; (8003b20 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003af4:	e001      	b.n	8003afa <LoopFillZerobss>

08003af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003af8:	3204      	adds	r2, #4

08003afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003afc:	d3fb      	bcc.n	8003af6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003afe:	f7ff fdad 	bl	800365c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b02:	f01c fec1 	bl	8020888 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b06:	f7ff f9d9 	bl	8002ebc <main>
  bx  lr    
 8003b0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b0c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b14:	20000b48 	.word	0x20000b48
  ldr r2, =_sidata
 8003b18:	08025908 	.word	0x08025908
  ldr r2, =_sbss
 8003b1c:	20000b48 	.word	0x20000b48
  ldr r4, =_ebss
 8003b20:	20017090 	.word	0x20017090

08003b24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b24:	e7fe      	b.n	8003b24 <ADC_IRQHandler>

08003b26 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b2a:	2003      	movs	r0, #3
 8003b2c:	f000 ff55 	bl	80049da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b30:	200f      	movs	r0, #15
 8003b32:	f7ff fbed 	bl	8003310 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b36:	f7ff fbc3 	bl	80032c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b44:	4b06      	ldr	r3, [pc, #24]	; (8003b60 <HAL_IncTick+0x20>)
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	461a      	mov	r2, r3
 8003b4a:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <HAL_IncTick+0x24>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4413      	add	r3, r2
 8003b50:	4a04      	ldr	r2, [pc, #16]	; (8003b64 <HAL_IncTick+0x24>)
 8003b52:	6013      	str	r3, [r2, #0]
}
 8003b54:	bf00      	nop
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	2000000c 	.word	0x2000000c
 8003b64:	2000beec 	.word	0x2000beec

08003b68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b6c:	4b03      	ldr	r3, [pc, #12]	; (8003b7c <HAL_GetTick+0x14>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	2000beec 	.word	0x2000beec

08003b80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b88:	f7ff ffee 	bl	8003b68 <HAL_GetTick>
 8003b8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b98:	d005      	beq.n	8003ba6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b9a:	4b0a      	ldr	r3, [pc, #40]	; (8003bc4 <HAL_Delay+0x44>)
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ba6:	bf00      	nop
 8003ba8:	f7ff ffde 	bl	8003b68 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d8f7      	bhi.n	8003ba8 <HAL_Delay+0x28>
  {
  }
}
 8003bb8:	bf00      	nop
 8003bba:	bf00      	nop
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	2000000c 	.word	0x2000000c

08003bc8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e0ed      	b.n	8003db6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d102      	bne.n	8003bec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f7fd ff2c 	bl	8001a44 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bfc:	f7ff ffb4 	bl	8003b68 <HAL_GetTick>
 8003c00:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c02:	e012      	b.n	8003c2a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c04:	f7ff ffb0 	bl	8003b68 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b0a      	cmp	r3, #10
 8003c10:	d90b      	bls.n	8003c2a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2205      	movs	r2, #5
 8003c22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e0c5      	b.n	8003db6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d0e5      	beq.n	8003c04 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0202 	bic.w	r2, r2, #2
 8003c46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c48:	f7ff ff8e 	bl	8003b68 <HAL_GetTick>
 8003c4c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c4e:	e012      	b.n	8003c76 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c50:	f7ff ff8a 	bl	8003b68 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b0a      	cmp	r3, #10
 8003c5c:	d90b      	bls.n	8003c76 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2205      	movs	r2, #5
 8003c6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e09f      	b.n	8003db6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e5      	bne.n	8003c50 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	7e1b      	ldrb	r3, [r3, #24]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d108      	bne.n	8003c9e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	e007      	b.n	8003cae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	7e5b      	ldrb	r3, [r3, #25]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d108      	bne.n	8003cc8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	e007      	b.n	8003cd8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	7e9b      	ldrb	r3, [r3, #26]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d108      	bne.n	8003cf2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0220 	orr.w	r2, r2, #32
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	e007      	b.n	8003d02 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0220 	bic.w	r2, r2, #32
 8003d00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	7edb      	ldrb	r3, [r3, #27]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d108      	bne.n	8003d1c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 0210 	bic.w	r2, r2, #16
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	e007      	b.n	8003d2c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0210 	orr.w	r2, r2, #16
 8003d2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	7f1b      	ldrb	r3, [r3, #28]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d108      	bne.n	8003d46 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0208 	orr.w	r2, r2, #8
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	e007      	b.n	8003d56 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f022 0208 	bic.w	r2, r2, #8
 8003d54:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	7f5b      	ldrb	r3, [r3, #29]
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d108      	bne.n	8003d70 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f042 0204 	orr.w	r2, r2, #4
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	e007      	b.n	8003d80 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 0204 	bic.w	r2, r2, #4
 8003d7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	431a      	orrs	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	695b      	ldr	r3, [r3, #20]
 8003d94:	ea42 0103 	orr.w	r1, r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	1e5a      	subs	r2, r3, #1
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
	...

08003dc0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b087      	sub	sp, #28
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dd6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003dd8:	7cfb      	ldrb	r3, [r7, #19]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d003      	beq.n	8003de6 <HAL_CAN_ConfigFilter+0x26>
 8003dde:	7cfb      	ldrb	r3, [r7, #19]
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	f040 80c7 	bne.w	8003f74 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a69      	ldr	r2, [pc, #420]	; (8003f90 <HAL_CAN_ConfigFilter+0x1d0>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d001      	beq.n	8003df4 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8003df0:	4b68      	ldr	r3, [pc, #416]	; (8003f94 <HAL_CAN_ConfigFilter+0x1d4>)
 8003df2:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003dfa:	f043 0201 	orr.w	r2, r3, #1
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	4a63      	ldr	r2, [pc, #396]	; (8003f94 <HAL_CAN_ConfigFilter+0x1d4>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d111      	bne.n	8003e30 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003e12:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e26:	021b      	lsls	r3, r3, #8
 8003e28:	431a      	orrs	r2, r3
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	f003 031f 	and.w	r3, r3, #31
 8003e38:	2201      	movs	r2, #1
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	401a      	ands	r2, r3
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d123      	bne.n	8003ea2 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	43db      	mvns	r3, r3
 8003e64:	401a      	ands	r2, r3
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e7c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	3248      	adds	r2, #72	; 0x48
 8003e82:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e96:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e98:	6979      	ldr	r1, [r7, #20]
 8003e9a:	3348      	adds	r3, #72	; 0x48
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	440b      	add	r3, r1
 8003ea0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d122      	bne.n	8003ef0 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	431a      	orrs	r2, r3
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ec6:	683a      	ldr	r2, [r7, #0]
 8003ec8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003eca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	3248      	adds	r2, #72	; 0x48
 8003ed0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ee4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ee6:	6979      	ldr	r1, [r7, #20]
 8003ee8:	3348      	adds	r3, #72	; 0x48
 8003eea:	00db      	lsls	r3, r3, #3
 8003eec:	440b      	add	r3, r1
 8003eee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d109      	bne.n	8003f0c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	43db      	mvns	r3, r3
 8003f02:	401a      	ands	r2, r3
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003f0a:	e007      	b.n	8003f1c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	431a      	orrs	r2, r3
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d109      	bne.n	8003f38 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	43db      	mvns	r3, r3
 8003f2e:	401a      	ands	r2, r3
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003f36:	e007      	b.n	8003f48 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	431a      	orrs	r2, r3
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d107      	bne.n	8003f60 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003f66:	f023 0201 	bic.w	r2, r3, #1
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	e006      	b.n	8003f82 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
  }
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	371c      	adds	r7, #28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	40003400 	.word	0x40003400
 8003f94:	40006400 	.word	0x40006400

08003f98 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d12e      	bne.n	800400a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 0201 	bic.w	r2, r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003fc4:	f7ff fdd0 	bl	8003b68 <HAL_GetTick>
 8003fc8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003fca:	e012      	b.n	8003ff2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003fcc:	f7ff fdcc 	bl	8003b68 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b0a      	cmp	r3, #10
 8003fd8:	d90b      	bls.n	8003ff2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2205      	movs	r2, #5
 8003fea:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e012      	b.n	8004018 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1e5      	bne.n	8003fcc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004006:	2300      	movs	r3, #0
 8004008:	e006      	b.n	8004018 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
  }
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004020:	b480      	push	{r7}
 8004022:	b089      	sub	sp, #36	; 0x24
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
 800402c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004034:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800403e:	7ffb      	ldrb	r3, [r7, #31]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d003      	beq.n	800404c <HAL_CAN_AddTxMessage+0x2c>
 8004044:	7ffb      	ldrb	r3, [r7, #31]
 8004046:	2b02      	cmp	r3, #2
 8004048:	f040 80ad 	bne.w	80041a6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10a      	bne.n	800406c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800405c:	2b00      	cmp	r3, #0
 800405e:	d105      	bne.n	800406c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 8095 	beq.w	8004196 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	0e1b      	lsrs	r3, r3, #24
 8004070:	f003 0303 	and.w	r3, r3, #3
 8004074:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004076:	2201      	movs	r2, #1
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	409a      	lsls	r2, r3
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10d      	bne.n	80040a4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004092:	68f9      	ldr	r1, [r7, #12]
 8004094:	6809      	ldr	r1, [r1, #0]
 8004096:	431a      	orrs	r2, r3
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	3318      	adds	r3, #24
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	440b      	add	r3, r1
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	e00f      	b.n	80040c4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80040ae:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80040b4:	68f9      	ldr	r1, [r7, #12]
 80040b6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80040b8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	3318      	adds	r3, #24
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	440b      	add	r3, r1
 80040c2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6819      	ldr	r1, [r3, #0]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	691a      	ldr	r2, [r3, #16]
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	3318      	adds	r3, #24
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	440b      	add	r3, r1
 80040d4:	3304      	adds	r3, #4
 80040d6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	7d1b      	ldrb	r3, [r3, #20]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d111      	bne.n	8004104 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	3318      	adds	r3, #24
 80040e8:	011b      	lsls	r3, r3, #4
 80040ea:	4413      	add	r3, r2
 80040ec:	3304      	adds	r3, #4
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	6811      	ldr	r1, [r2, #0]
 80040f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	3318      	adds	r3, #24
 80040fc:	011b      	lsls	r3, r3, #4
 80040fe:	440b      	add	r3, r1
 8004100:	3304      	adds	r3, #4
 8004102:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3307      	adds	r3, #7
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	061a      	lsls	r2, r3, #24
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3306      	adds	r3, #6
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	041b      	lsls	r3, r3, #16
 8004114:	431a      	orrs	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	3305      	adds	r3, #5
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	021b      	lsls	r3, r3, #8
 800411e:	4313      	orrs	r3, r2
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	3204      	adds	r2, #4
 8004124:	7812      	ldrb	r2, [r2, #0]
 8004126:	4610      	mov	r0, r2
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	6811      	ldr	r1, [r2, #0]
 800412c:	ea43 0200 	orr.w	r2, r3, r0
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	011b      	lsls	r3, r3, #4
 8004134:	440b      	add	r3, r1
 8004136:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800413a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3303      	adds	r3, #3
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	061a      	lsls	r2, r3, #24
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	3302      	adds	r3, #2
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	041b      	lsls	r3, r3, #16
 800414c:	431a      	orrs	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3301      	adds	r3, #1
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	021b      	lsls	r3, r3, #8
 8004156:	4313      	orrs	r3, r2
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	7812      	ldrb	r2, [r2, #0]
 800415c:	4610      	mov	r0, r2
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	6811      	ldr	r1, [r2, #0]
 8004162:	ea43 0200 	orr.w	r2, r3, r0
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	011b      	lsls	r3, r3, #4
 800416a:	440b      	add	r3, r1
 800416c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004170:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	3318      	adds	r3, #24
 800417a:	011b      	lsls	r3, r3, #4
 800417c:	4413      	add	r3, r2
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	6811      	ldr	r1, [r2, #0]
 8004184:	f043 0201 	orr.w	r2, r3, #1
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	3318      	adds	r3, #24
 800418c:	011b      	lsls	r3, r3, #4
 800418e:	440b      	add	r3, r1
 8004190:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004192:	2300      	movs	r3, #0
 8004194:	e00e      	b.n	80041b4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e006      	b.n	80041b4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041aa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
  }
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3724      	adds	r7, #36	; 0x24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041d2:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80041d4:	7afb      	ldrb	r3, [r7, #11]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d002      	beq.n	80041e0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80041da:	7afb      	ldrb	r3, [r7, #11]
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d11d      	bne.n	800421c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	3301      	adds	r3, #1
 80041f2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d002      	beq.n	8004208 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	3301      	adds	r3, #1
 8004206:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	3301      	adds	r3, #1
 800421a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800421c:	68fb      	ldr	r3, [r7, #12]
}
 800421e:	4618      	mov	r0, r3
 8004220:	3714      	adds	r7, #20
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr

0800422a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800422a:	b480      	push	{r7}
 800422c:	b087      	sub	sp, #28
 800422e:	af00      	add	r7, sp, #0
 8004230:	60f8      	str	r0, [r7, #12]
 8004232:	60b9      	str	r1, [r7, #8]
 8004234:	607a      	str	r2, [r7, #4]
 8004236:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800423e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004240:	7dfb      	ldrb	r3, [r7, #23]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d003      	beq.n	800424e <HAL_CAN_GetRxMessage+0x24>
 8004246:	7dfb      	ldrb	r3, [r7, #23]
 8004248:	2b02      	cmp	r3, #2
 800424a:	f040 80f3 	bne.w	8004434 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10e      	bne.n	8004272 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f003 0303 	and.w	r3, r3, #3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d116      	bne.n	8004290 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e0e7      	b.n	8004442 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	f003 0303 	and.w	r3, r3, #3
 800427c:	2b00      	cmp	r3, #0
 800427e:	d107      	bne.n	8004290 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0d8      	b.n	8004442 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	331b      	adds	r3, #27
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	4413      	add	r3, r2
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0204 	and.w	r2, r3, #4
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10c      	bne.n	80042c8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	331b      	adds	r3, #27
 80042b6:	011b      	lsls	r3, r3, #4
 80042b8:	4413      	add	r3, r2
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	0d5b      	lsrs	r3, r3, #21
 80042be:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	e00b      	b.n	80042e0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	331b      	adds	r3, #27
 80042d0:	011b      	lsls	r3, r3, #4
 80042d2:	4413      	add	r3, r2
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	08db      	lsrs	r3, r3, #3
 80042d8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	331b      	adds	r3, #27
 80042e8:	011b      	lsls	r3, r3, #4
 80042ea:	4413      	add	r3, r2
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0202 	and.w	r2, r3, #2
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	331b      	adds	r3, #27
 80042fe:	011b      	lsls	r3, r3, #4
 8004300:	4413      	add	r3, r2
 8004302:	3304      	adds	r3, #4
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 020f 	and.w	r2, r3, #15
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	331b      	adds	r3, #27
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	4413      	add	r3, r2
 800431a:	3304      	adds	r3, #4
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	0a1b      	lsrs	r3, r3, #8
 8004320:	b2da      	uxtb	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	331b      	adds	r3, #27
 800432e:	011b      	lsls	r3, r3, #4
 8004330:	4413      	add	r3, r2
 8004332:	3304      	adds	r3, #4
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	0c1b      	lsrs	r3, r3, #16
 8004338:	b29a      	uxth	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	011b      	lsls	r3, r3, #4
 8004346:	4413      	add	r3, r2
 8004348:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	b2da      	uxtb	r2, r3
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	011b      	lsls	r3, r3, #4
 800435c:	4413      	add	r3, r2
 800435e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	0a1a      	lsrs	r2, r3, #8
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	3301      	adds	r3, #1
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	4413      	add	r3, r2
 8004378:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	0c1a      	lsrs	r2, r3, #16
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	3302      	adds	r3, #2
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	011b      	lsls	r3, r3, #4
 8004390:	4413      	add	r3, r2
 8004392:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	0e1a      	lsrs	r2, r3, #24
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	3303      	adds	r3, #3
 800439e:	b2d2      	uxtb	r2, r2
 80043a0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	4413      	add	r3, r2
 80043ac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	3304      	adds	r3, #4
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	011b      	lsls	r3, r3, #4
 80043c2:	4413      	add	r3, r2
 80043c4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	0a1a      	lsrs	r2, r3, #8
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	3305      	adds	r3, #5
 80043d0:	b2d2      	uxtb	r2, r2
 80043d2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	011b      	lsls	r3, r3, #4
 80043dc:	4413      	add	r3, r2
 80043de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	0c1a      	lsrs	r2, r3, #16
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	3306      	adds	r3, #6
 80043ea:	b2d2      	uxtb	r2, r2
 80043ec:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	4413      	add	r3, r2
 80043f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	0e1a      	lsrs	r2, r3, #24
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	3307      	adds	r3, #7
 8004404:	b2d2      	uxtb	r2, r2
 8004406:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d108      	bne.n	8004420 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68da      	ldr	r2, [r3, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f042 0220 	orr.w	r2, r2, #32
 800441c:	60da      	str	r2, [r3, #12]
 800441e:	e007      	b.n	8004430 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	691a      	ldr	r2, [r3, #16]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f042 0220 	orr.w	r2, r2, #32
 800442e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004430:	2300      	movs	r3, #0
 8004432:	e006      	b.n	8004442 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004438:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
  }
}
 8004442:	4618      	mov	r0, r3
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800444e:	b480      	push	{r7}
 8004450:	b085      	sub	sp, #20
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
 8004456:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800445e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004460:	7bfb      	ldrb	r3, [r7, #15]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d002      	beq.n	800446c <HAL_CAN_ActivateNotification+0x1e>
 8004466:	7bfb      	ldrb	r3, [r7, #15]
 8004468:	2b02      	cmp	r3, #2
 800446a:	d109      	bne.n	8004480 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6959      	ldr	r1, [r3, #20]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800447c:	2300      	movs	r3, #0
 800447e:	e006      	b.n	800448e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004484:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
  }
}
 800448e:	4618      	mov	r0, r3
 8004490:	3714      	adds	r7, #20
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr

0800449a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	b08a      	sub	sp, #40	; 0x28
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80044a2:	2300      	movs	r3, #0
 80044a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	695b      	ldr	r3, [r3, #20]
 80044ac:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80044d6:	6a3b      	ldr	r3, [r7, #32]
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d07c      	beq.n	80045da <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d023      	beq.n	8004532 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2201      	movs	r2, #1
 80044f0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d003      	beq.n	8004504 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f7fd fe21 	bl	8002144 <HAL_CAN_TxMailbox0CompleteCallback>
 8004502:	e016      	b.n	8004532 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	f003 0304 	and.w	r3, r3, #4
 800450a:	2b00      	cmp	r3, #0
 800450c:	d004      	beq.n	8004518 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004510:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004514:	627b      	str	r3, [r7, #36]	; 0x24
 8004516:	e00c      	b.n	8004532 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	f003 0308 	and.w	r3, r3, #8
 800451e:	2b00      	cmp	r3, #0
 8004520:	d004      	beq.n	800452c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004524:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004528:	627b      	str	r3, [r7, #36]	; 0x24
 800452a:	e002      	b.n	8004532 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f7fd fe13 	bl	8002158 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004538:	2b00      	cmp	r3, #0
 800453a:	d024      	beq.n	8004586 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004544:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800454c:	2b00      	cmp	r3, #0
 800454e:	d003      	beq.n	8004558 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f7fd fe0b 	bl	800216c <HAL_CAN_TxMailbox1CompleteCallback>
 8004556:	e016      	b.n	8004586 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800455e:	2b00      	cmp	r3, #0
 8004560:	d004      	beq.n	800456c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004564:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004568:	627b      	str	r3, [r7, #36]	; 0x24
 800456a:	e00c      	b.n	8004586 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004572:	2b00      	cmp	r3, #0
 8004574:	d004      	beq.n	8004580 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004578:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800457c:	627b      	str	r3, [r7, #36]	; 0x24
 800457e:	e002      	b.n	8004586 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f7fd fdfd 	bl	8002180 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d024      	beq.n	80045da <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004598:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d003      	beq.n	80045ac <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f7fd fdf5 	bl	8002194 <HAL_CAN_TxMailbox2CompleteCallback>
 80045aa:	e016      	b.n	80045da <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d004      	beq.n	80045c0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045bc:	627b      	str	r3, [r7, #36]	; 0x24
 80045be:	e00c      	b.n	80045da <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d004      	beq.n	80045d4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80045ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045d0:	627b      	str	r3, [r7, #36]	; 0x24
 80045d2:	e002      	b.n	80045da <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f7fd fde7 	bl	80021a8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80045da:	6a3b      	ldr	r3, [r7, #32]
 80045dc:	f003 0308 	and.w	r3, r3, #8
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00c      	beq.n	80045fe <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f003 0310 	and.w	r3, r3, #16
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d007      	beq.n	80045fe <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80045ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045f4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2210      	movs	r2, #16
 80045fc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80045fe:	6a3b      	ldr	r3, [r7, #32]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00b      	beq.n	8004620 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	f003 0308 	and.w	r3, r3, #8
 800460e:	2b00      	cmp	r3, #0
 8004610:	d006      	beq.n	8004620 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2208      	movs	r2, #8
 8004618:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f8f4 	bl	8004808 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004620:	6a3b      	ldr	r3, [r7, #32]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d009      	beq.n	800463e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f003 0303 	and.w	r3, r3, #3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d002      	beq.n	800463e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7fd fdbf 	bl	80021bc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800463e:	6a3b      	ldr	r3, [r7, #32]
 8004640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00c      	beq.n	8004662 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	f003 0310 	and.w	r3, r3, #16
 800464e:	2b00      	cmp	r3, #0
 8004650:	d007      	beq.n	8004662 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004654:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004658:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2210      	movs	r2, #16
 8004660:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004662:	6a3b      	ldr	r3, [r7, #32]
 8004664:	f003 0320 	and.w	r3, r3, #32
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00b      	beq.n	8004684 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	2b00      	cmp	r3, #0
 8004674:	d006      	beq.n	8004684 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2208      	movs	r2, #8
 800467c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f8d6 	bl	8004830 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	f003 0310 	and.w	r3, r3, #16
 800468a:	2b00      	cmp	r3, #0
 800468c:	d009      	beq.n	80046a2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	f003 0303 	and.w	r3, r3, #3
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f8bd 	bl	800481c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d00b      	beq.n	80046c4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	f003 0310 	and.w	r3, r3, #16
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d006      	beq.n	80046c4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2210      	movs	r2, #16
 80046bc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f8c0 	bl	8004844 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00b      	beq.n	80046e6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d006      	beq.n	80046e6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2208      	movs	r2, #8
 80046de:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 f8b9 	bl	8004858 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80046e6:	6a3b      	ldr	r3, [r7, #32]
 80046e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d07b      	beq.n	80047e8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f003 0304 	and.w	r3, r3, #4
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d072      	beq.n	80047e0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80046fa:	6a3b      	ldr	r3, [r7, #32]
 80046fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004700:	2b00      	cmp	r3, #0
 8004702:	d008      	beq.n	8004716 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800470a:	2b00      	cmp	r3, #0
 800470c:	d003      	beq.n	8004716 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800470e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004710:	f043 0301 	orr.w	r3, r3, #1
 8004714:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800471c:	2b00      	cmp	r3, #0
 800471e:	d008      	beq.n	8004732 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800472a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472c:	f043 0302 	orr.w	r3, r3, #2
 8004730:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004732:	6a3b      	ldr	r3, [r7, #32]
 8004734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004738:	2b00      	cmp	r3, #0
 800473a:	d008      	beq.n	800474e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004748:	f043 0304 	orr.w	r3, r3, #4
 800474c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800474e:	6a3b      	ldr	r3, [r7, #32]
 8004750:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004754:	2b00      	cmp	r3, #0
 8004756:	d043      	beq.n	80047e0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800475e:	2b00      	cmp	r3, #0
 8004760:	d03e      	beq.n	80047e0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004768:	2b60      	cmp	r3, #96	; 0x60
 800476a:	d02b      	beq.n	80047c4 <HAL_CAN_IRQHandler+0x32a>
 800476c:	2b60      	cmp	r3, #96	; 0x60
 800476e:	d82e      	bhi.n	80047ce <HAL_CAN_IRQHandler+0x334>
 8004770:	2b50      	cmp	r3, #80	; 0x50
 8004772:	d022      	beq.n	80047ba <HAL_CAN_IRQHandler+0x320>
 8004774:	2b50      	cmp	r3, #80	; 0x50
 8004776:	d82a      	bhi.n	80047ce <HAL_CAN_IRQHandler+0x334>
 8004778:	2b40      	cmp	r3, #64	; 0x40
 800477a:	d019      	beq.n	80047b0 <HAL_CAN_IRQHandler+0x316>
 800477c:	2b40      	cmp	r3, #64	; 0x40
 800477e:	d826      	bhi.n	80047ce <HAL_CAN_IRQHandler+0x334>
 8004780:	2b30      	cmp	r3, #48	; 0x30
 8004782:	d010      	beq.n	80047a6 <HAL_CAN_IRQHandler+0x30c>
 8004784:	2b30      	cmp	r3, #48	; 0x30
 8004786:	d822      	bhi.n	80047ce <HAL_CAN_IRQHandler+0x334>
 8004788:	2b10      	cmp	r3, #16
 800478a:	d002      	beq.n	8004792 <HAL_CAN_IRQHandler+0x2f8>
 800478c:	2b20      	cmp	r3, #32
 800478e:	d005      	beq.n	800479c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004790:	e01d      	b.n	80047ce <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004794:	f043 0308 	orr.w	r3, r3, #8
 8004798:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800479a:	e019      	b.n	80047d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800479c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479e:	f043 0310 	orr.w	r3, r3, #16
 80047a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047a4:	e014      	b.n	80047d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80047a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a8:	f043 0320 	orr.w	r3, r3, #32
 80047ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047ae:	e00f      	b.n	80047d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80047b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047b8:	e00a      	b.n	80047d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80047ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047c2:	e005      	b.n	80047d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80047c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047cc:	e000      	b.n	80047d0 <HAL_CAN_IRQHandler+0x336>
            break;
 80047ce:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	699a      	ldr	r2, [r3, #24]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80047de:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2204      	movs	r2, #4
 80047e6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80047e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d008      	beq.n	8004800 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f4:	431a      	orrs	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 f836 	bl	800486c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004800:	bf00      	nop
 8004802:	3728      	adds	r7, #40	; 0x28
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004860:	bf00      	nop
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004890:	4b0b      	ldr	r3, [pc, #44]	; (80048c0 <__NVIC_SetPriorityGrouping+0x40>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800489c:	4013      	ands	r3, r2
 800489e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80048a8:	4b06      	ldr	r3, [pc, #24]	; (80048c4 <__NVIC_SetPriorityGrouping+0x44>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048ae:	4a04      	ldr	r2, [pc, #16]	; (80048c0 <__NVIC_SetPriorityGrouping+0x40>)
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	60d3      	str	r3, [r2, #12]
}
 80048b4:	bf00      	nop
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr
 80048c0:	e000ed00 	.word	0xe000ed00
 80048c4:	05fa0000 	.word	0x05fa0000

080048c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048c8:	b480      	push	{r7}
 80048ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048cc:	4b04      	ldr	r3, [pc, #16]	; (80048e0 <__NVIC_GetPriorityGrouping+0x18>)
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	0a1b      	lsrs	r3, r3, #8
 80048d2:	f003 0307 	and.w	r3, r3, #7
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	e000ed00 	.word	0xe000ed00

080048e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	4603      	mov	r3, r0
 80048ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	db0b      	blt.n	800490e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048f6:	79fb      	ldrb	r3, [r7, #7]
 80048f8:	f003 021f 	and.w	r2, r3, #31
 80048fc:	4907      	ldr	r1, [pc, #28]	; (800491c <__NVIC_EnableIRQ+0x38>)
 80048fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004902:	095b      	lsrs	r3, r3, #5
 8004904:	2001      	movs	r0, #1
 8004906:	fa00 f202 	lsl.w	r2, r0, r2
 800490a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	e000e100 	.word	0xe000e100

08004920 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	6039      	str	r1, [r7, #0]
 800492a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800492c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004930:	2b00      	cmp	r3, #0
 8004932:	db0a      	blt.n	800494a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	b2da      	uxtb	r2, r3
 8004938:	490c      	ldr	r1, [pc, #48]	; (800496c <__NVIC_SetPriority+0x4c>)
 800493a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800493e:	0112      	lsls	r2, r2, #4
 8004940:	b2d2      	uxtb	r2, r2
 8004942:	440b      	add	r3, r1
 8004944:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004948:	e00a      	b.n	8004960 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	b2da      	uxtb	r2, r3
 800494e:	4908      	ldr	r1, [pc, #32]	; (8004970 <__NVIC_SetPriority+0x50>)
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	3b04      	subs	r3, #4
 8004958:	0112      	lsls	r2, r2, #4
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	440b      	add	r3, r1
 800495e:	761a      	strb	r2, [r3, #24]
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr
 800496c:	e000e100 	.word	0xe000e100
 8004970:	e000ed00 	.word	0xe000ed00

08004974 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004974:	b480      	push	{r7}
 8004976:	b089      	sub	sp, #36	; 0x24
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	f1c3 0307 	rsb	r3, r3, #7
 800498e:	2b04      	cmp	r3, #4
 8004990:	bf28      	it	cs
 8004992:	2304      	movcs	r3, #4
 8004994:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3304      	adds	r3, #4
 800499a:	2b06      	cmp	r3, #6
 800499c:	d902      	bls.n	80049a4 <NVIC_EncodePriority+0x30>
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	3b03      	subs	r3, #3
 80049a2:	e000      	b.n	80049a6 <NVIC_EncodePriority+0x32>
 80049a4:	2300      	movs	r3, #0
 80049a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	fa02 f303 	lsl.w	r3, r2, r3
 80049b2:	43da      	mvns	r2, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	401a      	ands	r2, r3
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	fa01 f303 	lsl.w	r3, r1, r3
 80049c6:	43d9      	mvns	r1, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049cc:	4313      	orrs	r3, r2
         );
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3724      	adds	r7, #36	; 0x24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b082      	sub	sp, #8
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7ff ff4c 	bl	8004880 <__NVIC_SetPriorityGrouping>
}
 80049e8:	bf00      	nop
 80049ea:	3708      	adds	r7, #8
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	4603      	mov	r3, r0
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
 80049fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a02:	f7ff ff61 	bl	80048c8 <__NVIC_GetPriorityGrouping>
 8004a06:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	68b9      	ldr	r1, [r7, #8]
 8004a0c:	6978      	ldr	r0, [r7, #20]
 8004a0e:	f7ff ffb1 	bl	8004974 <NVIC_EncodePriority>
 8004a12:	4602      	mov	r2, r0
 8004a14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a18:	4611      	mov	r1, r2
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7ff ff80 	bl	8004920 <__NVIC_SetPriority>
}
 8004a20:	bf00      	nop
 8004a22:	3718      	adds	r7, #24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	4603      	mov	r3, r0
 8004a30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff ff54 	bl	80048e4 <__NVIC_EnableIRQ>
}
 8004a3c:	bf00      	nop
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b086      	sub	sp, #24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a50:	f7ff f88a 	bl	8003b68 <HAL_GetTick>
 8004a54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e099      	b.n	8004b94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2202      	movs	r2, #2
 8004a64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0201 	bic.w	r2, r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a80:	e00f      	b.n	8004aa2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a82:	f7ff f871 	bl	8003b68 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b05      	cmp	r3, #5
 8004a8e:	d908      	bls.n	8004aa2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2220      	movs	r2, #32
 8004a94:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2203      	movs	r2, #3
 8004a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e078      	b.n	8004b94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1e8      	bne.n	8004a82 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	4b38      	ldr	r3, [pc, #224]	; (8004b9c <HAL_DMA_Init+0x158>)
 8004abc:	4013      	ands	r3, r2
 8004abe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685a      	ldr	r2, [r3, #4]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ada:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ae6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af8:	2b04      	cmp	r3, #4
 8004afa:	d107      	bne.n	8004b0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b04:	4313      	orrs	r3, r2
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	f023 0307 	bic.w	r3, r3, #7
 8004b22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	2b04      	cmp	r3, #4
 8004b34:	d117      	bne.n	8004b66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00e      	beq.n	8004b66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 fb15 	bl	8005178 <DMA_CheckFifoParam>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d008      	beq.n	8004b66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2240      	movs	r2, #64	; 0x40
 8004b58:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004b62:	2301      	movs	r3, #1
 8004b64:	e016      	b.n	8004b94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 facc 	bl	800510c <DMA_CalcBaseAndBitshift>
 8004b74:	4603      	mov	r3, r0
 8004b76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b7c:	223f      	movs	r2, #63	; 0x3f
 8004b7e:	409a      	lsls	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3718      	adds	r7, #24
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	e010803f 	.word	0xe010803f

08004ba0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
 8004bac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d101      	bne.n	8004bc6 <HAL_DMA_Start_IT+0x26>
 8004bc2:	2302      	movs	r3, #2
 8004bc4:	e048      	b.n	8004c58 <HAL_DMA_Start_IT+0xb8>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d137      	bne.n	8004c4a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2202      	movs	r2, #2
 8004bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	68b9      	ldr	r1, [r7, #8]
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 fa5e 	bl	80050b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf8:	223f      	movs	r2, #63	; 0x3f
 8004bfa:	409a      	lsls	r2, r3
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0216 	orr.w	r2, r2, #22
 8004c0e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	695a      	ldr	r2, [r3, #20]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c1e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d007      	beq.n	8004c38 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0208 	orr.w	r2, r2, #8
 8004c36:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0201 	orr.w	r2, r2, #1
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e005      	b.n	8004c56 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004c52:	2302      	movs	r3, #2
 8004c54:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004c6e:	f7fe ff7b 	bl	8003b68 <HAL_GetTick>
 8004c72:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d008      	beq.n	8004c92 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2280      	movs	r2, #128	; 0x80
 8004c84:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e052      	b.n	8004d38 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f022 0216 	bic.w	r2, r2, #22
 8004ca0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695a      	ldr	r2, [r3, #20]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cb0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d103      	bne.n	8004cc2 <HAL_DMA_Abort+0x62>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d007      	beq.n	8004cd2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0208 	bic.w	r2, r2, #8
 8004cd0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0201 	bic.w	r2, r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ce2:	e013      	b.n	8004d0c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ce4:	f7fe ff40 	bl	8003b68 <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	2b05      	cmp	r3, #5
 8004cf0:	d90c      	bls.n	8004d0c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2203      	movs	r2, #3
 8004cfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e015      	b.n	8004d38 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1e4      	bne.n	8004ce4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d1e:	223f      	movs	r2, #63	; 0x3f
 8004d20:	409a      	lsls	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d004      	beq.n	8004d5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2280      	movs	r2, #128	; 0x80
 8004d58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e00c      	b.n	8004d78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2205      	movs	r2, #5
 8004d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0201 	bic.w	r2, r2, #1
 8004d74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004d90:	4b8e      	ldr	r3, [pc, #568]	; (8004fcc <HAL_DMA_IRQHandler+0x248>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a8e      	ldr	r2, [pc, #568]	; (8004fd0 <HAL_DMA_IRQHandler+0x24c>)
 8004d96:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9a:	0a9b      	lsrs	r3, r3, #10
 8004d9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dae:	2208      	movs	r2, #8
 8004db0:	409a      	lsls	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4013      	ands	r3, r2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d01a      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0304 	and.w	r3, r3, #4
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d013      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f022 0204 	bic.w	r2, r2, #4
 8004dd6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ddc:	2208      	movs	r2, #8
 8004dde:	409a      	lsls	r2, r3
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de8:	f043 0201 	orr.w	r2, r3, #1
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004df4:	2201      	movs	r2, #1
 8004df6:	409a      	lsls	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d012      	beq.n	8004e26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d00b      	beq.n	8004e26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e12:	2201      	movs	r2, #1
 8004e14:	409a      	lsls	r2, r3
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e1e:	f043 0202 	orr.w	r2, r3, #2
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e2a:	2204      	movs	r2, #4
 8004e2c:	409a      	lsls	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	4013      	ands	r3, r2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d012      	beq.n	8004e5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00b      	beq.n	8004e5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e48:	2204      	movs	r2, #4
 8004e4a:	409a      	lsls	r2, r3
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e54:	f043 0204 	orr.w	r2, r3, #4
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e60:	2210      	movs	r2, #16
 8004e62:	409a      	lsls	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4013      	ands	r3, r2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d043      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d03c      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e7e:	2210      	movs	r2, #16
 8004e80:	409a      	lsls	r2, r3
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d018      	beq.n	8004ec6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d108      	bne.n	8004eb4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d024      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	4798      	blx	r3
 8004eb2:	e01f      	b.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d01b      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	4798      	blx	r3
 8004ec4:	e016      	b.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d107      	bne.n	8004ee4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f022 0208 	bic.w	r2, r2, #8
 8004ee2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d003      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ef8:	2220      	movs	r2, #32
 8004efa:	409a      	lsls	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4013      	ands	r3, r2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 808f 	beq.w	8005024 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0310 	and.w	r3, r3, #16
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 8087 	beq.w	8005024 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	409a      	lsls	r2, r3
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b05      	cmp	r3, #5
 8004f2c:	d136      	bne.n	8004f9c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f022 0216 	bic.w	r2, r2, #22
 8004f3c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	695a      	ldr	r2, [r3, #20]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f4c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d103      	bne.n	8004f5e <HAL_DMA_IRQHandler+0x1da>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d007      	beq.n	8004f6e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 0208 	bic.w	r2, r2, #8
 8004f6c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f72:	223f      	movs	r2, #63	; 0x3f
 8004f74:	409a      	lsls	r2, r3
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d07e      	beq.n	8005090 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	4798      	blx	r3
        }
        return;
 8004f9a:	e079      	b.n	8005090 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d01d      	beq.n	8004fe6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10d      	bne.n	8004fd4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d031      	beq.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	4798      	blx	r3
 8004fc8:	e02c      	b.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
 8004fca:	bf00      	nop
 8004fcc:	20000004 	.word	0x20000004
 8004fd0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d023      	beq.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	4798      	blx	r3
 8004fe4:	e01e      	b.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10f      	bne.n	8005014 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f022 0210 	bic.w	r2, r2, #16
 8005002:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005028:	2b00      	cmp	r3, #0
 800502a:	d032      	beq.n	8005092 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d022      	beq.n	800507e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2205      	movs	r2, #5
 800503c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f022 0201 	bic.w	r2, r2, #1
 800504e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	3301      	adds	r3, #1
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	429a      	cmp	r2, r3
 800505a:	d307      	bcc.n	800506c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1f2      	bne.n	8005050 <HAL_DMA_IRQHandler+0x2cc>
 800506a:	e000      	b.n	800506e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800506c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005082:	2b00      	cmp	r3, #0
 8005084:	d005      	beq.n	8005092 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	4798      	blx	r3
 800508e:	e000      	b.n	8005092 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005090:	bf00      	nop
    }
  }
}
 8005092:	3718      	adds	r7, #24
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]
 80050bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80050cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	683a      	ldr	r2, [r7, #0]
 80050d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	2b40      	cmp	r3, #64	; 0x40
 80050dc:	d108      	bne.n	80050f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80050ee:	e007      	b.n	8005100 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	60da      	str	r2, [r3, #12]
}
 8005100:	bf00      	nop
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	b2db      	uxtb	r3, r3
 800511a:	3b10      	subs	r3, #16
 800511c:	4a13      	ldr	r2, [pc, #76]	; (800516c <DMA_CalcBaseAndBitshift+0x60>)
 800511e:	fba2 2303 	umull	r2, r3, r2, r3
 8005122:	091b      	lsrs	r3, r3, #4
 8005124:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005126:	4a12      	ldr	r2, [pc, #72]	; (8005170 <DMA_CalcBaseAndBitshift+0x64>)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	4413      	add	r3, r2
 800512c:	781b      	ldrb	r3, [r3, #0]
 800512e:	461a      	mov	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2b03      	cmp	r3, #3
 8005138:	d908      	bls.n	800514c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	461a      	mov	r2, r3
 8005140:	4b0c      	ldr	r3, [pc, #48]	; (8005174 <DMA_CalcBaseAndBitshift+0x68>)
 8005142:	4013      	ands	r3, r2
 8005144:	1d1a      	adds	r2, r3, #4
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	659a      	str	r2, [r3, #88]	; 0x58
 800514a:	e006      	b.n	800515a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	461a      	mov	r2, r3
 8005152:	4b08      	ldr	r3, [pc, #32]	; (8005174 <DMA_CalcBaseAndBitshift+0x68>)
 8005154:	4013      	ands	r3, r2
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	aaaaaaab 	.word	0xaaaaaaab
 8005170:	08023f60 	.word	0x08023f60
 8005174:	fffffc00 	.word	0xfffffc00

08005178 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005180:	2300      	movs	r3, #0
 8005182:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005188:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d11f      	bne.n	80051d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	2b03      	cmp	r3, #3
 8005196:	d856      	bhi.n	8005246 <DMA_CheckFifoParam+0xce>
 8005198:	a201      	add	r2, pc, #4	; (adr r2, 80051a0 <DMA_CheckFifoParam+0x28>)
 800519a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800519e:	bf00      	nop
 80051a0:	080051b1 	.word	0x080051b1
 80051a4:	080051c3 	.word	0x080051c3
 80051a8:	080051b1 	.word	0x080051b1
 80051ac:	08005247 	.word	0x08005247
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d046      	beq.n	800524a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051c0:	e043      	b.n	800524a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80051ca:	d140      	bne.n	800524e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051d0:	e03d      	b.n	800524e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051da:	d121      	bne.n	8005220 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	2b03      	cmp	r3, #3
 80051e0:	d837      	bhi.n	8005252 <DMA_CheckFifoParam+0xda>
 80051e2:	a201      	add	r2, pc, #4	; (adr r2, 80051e8 <DMA_CheckFifoParam+0x70>)
 80051e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e8:	080051f9 	.word	0x080051f9
 80051ec:	080051ff 	.word	0x080051ff
 80051f0:	080051f9 	.word	0x080051f9
 80051f4:	08005211 	.word	0x08005211
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	73fb      	strb	r3, [r7, #15]
      break;
 80051fc:	e030      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005202:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d025      	beq.n	8005256 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800520e:	e022      	b.n	8005256 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005214:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005218:	d11f      	bne.n	800525a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800521e:	e01c      	b.n	800525a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	2b02      	cmp	r3, #2
 8005224:	d903      	bls.n	800522e <DMA_CheckFifoParam+0xb6>
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	2b03      	cmp	r3, #3
 800522a:	d003      	beq.n	8005234 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800522c:	e018      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	73fb      	strb	r3, [r7, #15]
      break;
 8005232:	e015      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005238:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00e      	beq.n	800525e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	73fb      	strb	r3, [r7, #15]
      break;
 8005244:	e00b      	b.n	800525e <DMA_CheckFifoParam+0xe6>
      break;
 8005246:	bf00      	nop
 8005248:	e00a      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
      break;
 800524a:	bf00      	nop
 800524c:	e008      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
      break;
 800524e:	bf00      	nop
 8005250:	e006      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
      break;
 8005252:	bf00      	nop
 8005254:	e004      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
      break;
 8005256:	bf00      	nop
 8005258:	e002      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
      break;   
 800525a:	bf00      	nop
 800525c:	e000      	b.n	8005260 <DMA_CheckFifoParam+0xe8>
      break;
 800525e:	bf00      	nop
    }
  } 
  
  return status; 
 8005260:	7bfb      	ldrb	r3, [r7, #15]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop

08005270 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005270:	b480      	push	{r7}
 8005272:	b089      	sub	sp, #36	; 0x24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800527e:	2300      	movs	r3, #0
 8005280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005282:	2300      	movs	r3, #0
 8005284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005286:	2300      	movs	r3, #0
 8005288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800528a:	2300      	movs	r3, #0
 800528c:	61fb      	str	r3, [r7, #28]
 800528e:	e175      	b.n	800557c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005290:	2201      	movs	r2, #1
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	fa02 f303 	lsl.w	r3, r2, r3
 8005298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	4013      	ands	r3, r2
 80052a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	f040 8164 	bne.w	8005576 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d005      	beq.n	80052c6 <HAL_GPIO_Init+0x56>
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f003 0303 	and.w	r3, r3, #3
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d130      	bne.n	8005328 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	2203      	movs	r2, #3
 80052d2:	fa02 f303 	lsl.w	r3, r2, r3
 80052d6:	43db      	mvns	r3, r3
 80052d8:	69ba      	ldr	r2, [r7, #24]
 80052da:	4013      	ands	r3, r2
 80052dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	68da      	ldr	r2, [r3, #12]
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052fc:	2201      	movs	r2, #1
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	43db      	mvns	r3, r3
 8005306:	69ba      	ldr	r2, [r7, #24]
 8005308:	4013      	ands	r3, r2
 800530a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	091b      	lsrs	r3, r3, #4
 8005312:	f003 0201 	and.w	r2, r3, #1
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	fa02 f303 	lsl.w	r3, r2, r3
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	4313      	orrs	r3, r2
 8005320:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69ba      	ldr	r2, [r7, #24]
 8005326:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	f003 0303 	and.w	r3, r3, #3
 8005330:	2b03      	cmp	r3, #3
 8005332:	d017      	beq.n	8005364 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	2203      	movs	r2, #3
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	43db      	mvns	r3, r3
 8005346:	69ba      	ldr	r2, [r7, #24]
 8005348:	4013      	ands	r3, r2
 800534a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	005b      	lsls	r3, r3, #1
 8005354:	fa02 f303 	lsl.w	r3, r2, r3
 8005358:	69ba      	ldr	r2, [r7, #24]
 800535a:	4313      	orrs	r3, r2
 800535c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	f003 0303 	and.w	r3, r3, #3
 800536c:	2b02      	cmp	r3, #2
 800536e:	d123      	bne.n	80053b8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	08da      	lsrs	r2, r3, #3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	3208      	adds	r2, #8
 8005378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800537c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	f003 0307 	and.w	r3, r3, #7
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	220f      	movs	r2, #15
 8005388:	fa02 f303 	lsl.w	r3, r2, r3
 800538c:	43db      	mvns	r3, r3
 800538e:	69ba      	ldr	r2, [r7, #24]
 8005390:	4013      	ands	r3, r2
 8005392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	691a      	ldr	r2, [r3, #16]
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	f003 0307 	and.w	r3, r3, #7
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	fa02 f303 	lsl.w	r3, r2, r3
 80053a4:	69ba      	ldr	r2, [r7, #24]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	08da      	lsrs	r2, r3, #3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	3208      	adds	r2, #8
 80053b2:	69b9      	ldr	r1, [r7, #24]
 80053b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	005b      	lsls	r3, r3, #1
 80053c2:	2203      	movs	r2, #3
 80053c4:	fa02 f303 	lsl.w	r3, r2, r3
 80053c8:	43db      	mvns	r3, r3
 80053ca:	69ba      	ldr	r2, [r7, #24]
 80053cc:	4013      	ands	r3, r2
 80053ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f003 0203 	and.w	r2, r3, #3
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	fa02 f303 	lsl.w	r3, r2, r3
 80053e0:	69ba      	ldr	r2, [r7, #24]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69ba      	ldr	r2, [r7, #24]
 80053ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 80be 	beq.w	8005576 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053fa:	4b66      	ldr	r3, [pc, #408]	; (8005594 <HAL_GPIO_Init+0x324>)
 80053fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053fe:	4a65      	ldr	r2, [pc, #404]	; (8005594 <HAL_GPIO_Init+0x324>)
 8005400:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005404:	6453      	str	r3, [r2, #68]	; 0x44
 8005406:	4b63      	ldr	r3, [pc, #396]	; (8005594 <HAL_GPIO_Init+0x324>)
 8005408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800540e:	60fb      	str	r3, [r7, #12]
 8005410:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005412:	4a61      	ldr	r2, [pc, #388]	; (8005598 <HAL_GPIO_Init+0x328>)
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	089b      	lsrs	r3, r3, #2
 8005418:	3302      	adds	r3, #2
 800541a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800541e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	f003 0303 	and.w	r3, r3, #3
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	220f      	movs	r2, #15
 800542a:	fa02 f303 	lsl.w	r3, r2, r3
 800542e:	43db      	mvns	r3, r3
 8005430:	69ba      	ldr	r2, [r7, #24]
 8005432:	4013      	ands	r3, r2
 8005434:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a58      	ldr	r2, [pc, #352]	; (800559c <HAL_GPIO_Init+0x32c>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d037      	beq.n	80054ae <HAL_GPIO_Init+0x23e>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a57      	ldr	r2, [pc, #348]	; (80055a0 <HAL_GPIO_Init+0x330>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d031      	beq.n	80054aa <HAL_GPIO_Init+0x23a>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a56      	ldr	r2, [pc, #344]	; (80055a4 <HAL_GPIO_Init+0x334>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d02b      	beq.n	80054a6 <HAL_GPIO_Init+0x236>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a55      	ldr	r2, [pc, #340]	; (80055a8 <HAL_GPIO_Init+0x338>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d025      	beq.n	80054a2 <HAL_GPIO_Init+0x232>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a54      	ldr	r2, [pc, #336]	; (80055ac <HAL_GPIO_Init+0x33c>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d01f      	beq.n	800549e <HAL_GPIO_Init+0x22e>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a53      	ldr	r2, [pc, #332]	; (80055b0 <HAL_GPIO_Init+0x340>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d019      	beq.n	800549a <HAL_GPIO_Init+0x22a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a52      	ldr	r2, [pc, #328]	; (80055b4 <HAL_GPIO_Init+0x344>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d013      	beq.n	8005496 <HAL_GPIO_Init+0x226>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a51      	ldr	r2, [pc, #324]	; (80055b8 <HAL_GPIO_Init+0x348>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d00d      	beq.n	8005492 <HAL_GPIO_Init+0x222>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a50      	ldr	r2, [pc, #320]	; (80055bc <HAL_GPIO_Init+0x34c>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d007      	beq.n	800548e <HAL_GPIO_Init+0x21e>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a4f      	ldr	r2, [pc, #316]	; (80055c0 <HAL_GPIO_Init+0x350>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d101      	bne.n	800548a <HAL_GPIO_Init+0x21a>
 8005486:	2309      	movs	r3, #9
 8005488:	e012      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 800548a:	230a      	movs	r3, #10
 800548c:	e010      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 800548e:	2308      	movs	r3, #8
 8005490:	e00e      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 8005492:	2307      	movs	r3, #7
 8005494:	e00c      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 8005496:	2306      	movs	r3, #6
 8005498:	e00a      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 800549a:	2305      	movs	r3, #5
 800549c:	e008      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 800549e:	2304      	movs	r3, #4
 80054a0:	e006      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 80054a2:	2303      	movs	r3, #3
 80054a4:	e004      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 80054a6:	2302      	movs	r3, #2
 80054a8:	e002      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e000      	b.n	80054b0 <HAL_GPIO_Init+0x240>
 80054ae:	2300      	movs	r3, #0
 80054b0:	69fa      	ldr	r2, [r7, #28]
 80054b2:	f002 0203 	and.w	r2, r2, #3
 80054b6:	0092      	lsls	r2, r2, #2
 80054b8:	4093      	lsls	r3, r2
 80054ba:	69ba      	ldr	r2, [r7, #24]
 80054bc:	4313      	orrs	r3, r2
 80054be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80054c0:	4935      	ldr	r1, [pc, #212]	; (8005598 <HAL_GPIO_Init+0x328>)
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	089b      	lsrs	r3, r3, #2
 80054c6:	3302      	adds	r3, #2
 80054c8:	69ba      	ldr	r2, [r7, #24]
 80054ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054ce:	4b3d      	ldr	r3, [pc, #244]	; (80055c4 <HAL_GPIO_Init+0x354>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	43db      	mvns	r3, r3
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	4013      	ands	r3, r2
 80054dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d003      	beq.n	80054f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80054ea:	69ba      	ldr	r2, [r7, #24]
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80054f2:	4a34      	ldr	r2, [pc, #208]	; (80055c4 <HAL_GPIO_Init+0x354>)
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054f8:	4b32      	ldr	r3, [pc, #200]	; (80055c4 <HAL_GPIO_Init+0x354>)
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	43db      	mvns	r3, r3
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	4013      	ands	r3, r2
 8005506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d003      	beq.n	800551c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005514:	69ba      	ldr	r2, [r7, #24]
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	4313      	orrs	r3, r2
 800551a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800551c:	4a29      	ldr	r2, [pc, #164]	; (80055c4 <HAL_GPIO_Init+0x354>)
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005522:	4b28      	ldr	r3, [pc, #160]	; (80055c4 <HAL_GPIO_Init+0x354>)
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	43db      	mvns	r3, r3
 800552c:	69ba      	ldr	r2, [r7, #24]
 800552e:	4013      	ands	r3, r2
 8005530:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	4313      	orrs	r3, r2
 8005544:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005546:	4a1f      	ldr	r2, [pc, #124]	; (80055c4 <HAL_GPIO_Init+0x354>)
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800554c:	4b1d      	ldr	r3, [pc, #116]	; (80055c4 <HAL_GPIO_Init+0x354>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	43db      	mvns	r3, r3
 8005556:	69ba      	ldr	r2, [r7, #24]
 8005558:	4013      	ands	r3, r2
 800555a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005564:	2b00      	cmp	r3, #0
 8005566:	d003      	beq.n	8005570 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	4313      	orrs	r3, r2
 800556e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005570:	4a14      	ldr	r2, [pc, #80]	; (80055c4 <HAL_GPIO_Init+0x354>)
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	3301      	adds	r3, #1
 800557a:	61fb      	str	r3, [r7, #28]
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	2b0f      	cmp	r3, #15
 8005580:	f67f ae86 	bls.w	8005290 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005584:	bf00      	nop
 8005586:	bf00      	nop
 8005588:	3724      	adds	r7, #36	; 0x24
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	40023800 	.word	0x40023800
 8005598:	40013800 	.word	0x40013800
 800559c:	40020000 	.word	0x40020000
 80055a0:	40020400 	.word	0x40020400
 80055a4:	40020800 	.word	0x40020800
 80055a8:	40020c00 	.word	0x40020c00
 80055ac:	40021000 	.word	0x40021000
 80055b0:	40021400 	.word	0x40021400
 80055b4:	40021800 	.word	0x40021800
 80055b8:	40021c00 	.word	0x40021c00
 80055bc:	40022000 	.word	0x40022000
 80055c0:	40022400 	.word	0x40022400
 80055c4:	40013c00 	.word	0x40013c00

080055c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	460b      	mov	r3, r1
 80055d2:	807b      	strh	r3, [r7, #2]
 80055d4:	4613      	mov	r3, r2
 80055d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055d8:	787b      	ldrb	r3, [r7, #1]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055de:	887a      	ldrh	r2, [r7, #2]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80055e4:	e003      	b.n	80055ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80055e6:	887b      	ldrh	r3, [r7, #2]
 80055e8:	041a      	lsls	r2, r3, #16
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	619a      	str	r2, [r3, #24]
}
 80055ee:	bf00      	nop
 80055f0:	370c      	adds	r7, #12
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr

080055fa <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055fa:	b480      	push	{r7}
 80055fc:	b085      	sub	sp, #20
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
 8005602:	460b      	mov	r3, r1
 8005604:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800560c:	887a      	ldrh	r2, [r7, #2]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	4013      	ands	r3, r2
 8005612:	041a      	lsls	r2, r3, #16
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	43d9      	mvns	r1, r3
 8005618:	887b      	ldrh	r3, [r7, #2]
 800561a:	400b      	ands	r3, r1
 800561c:	431a      	orrs	r2, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	619a      	str	r2, [r3, #24]
}
 8005622:	bf00      	nop
 8005624:	3714      	adds	r7, #20
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr

0800562e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800562e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005630:	b08f      	sub	sp, #60	; 0x3c
 8005632:	af0a      	add	r7, sp, #40	; 0x28
 8005634:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d101      	bne.n	8005640 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e116      	b.n	800586e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800564c:	b2db      	uxtb	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d106      	bne.n	8005660 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f00b f838 	bl	80106d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2203      	movs	r2, #3
 8005664:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800566c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005670:	2b00      	cmp	r3, #0
 8005672:	d102      	bne.n	800567a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4618      	mov	r0, r3
 8005680:	f004 fd4f 	bl	800a122 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	603b      	str	r3, [r7, #0]
 800568a:	687e      	ldr	r6, [r7, #4]
 800568c:	466d      	mov	r5, sp
 800568e:	f106 0410 	add.w	r4, r6, #16
 8005692:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005694:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005696:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005698:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800569a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800569e:	e885 0003 	stmia.w	r5, {r0, r1}
 80056a2:	1d33      	adds	r3, r6, #4
 80056a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80056a6:	6838      	ldr	r0, [r7, #0]
 80056a8:	f004 fc30 	bl	8009f0c <USB_CoreInit>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d005      	beq.n	80056be <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2202      	movs	r2, #2
 80056b6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e0d7      	b.n	800586e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2100      	movs	r1, #0
 80056c4:	4618      	mov	r0, r3
 80056c6:	f004 fd3d 	bl	800a144 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056ca:	2300      	movs	r3, #0
 80056cc:	73fb      	strb	r3, [r7, #15]
 80056ce:	e04a      	b.n	8005766 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80056d0:	7bfa      	ldrb	r2, [r7, #15]
 80056d2:	6879      	ldr	r1, [r7, #4]
 80056d4:	4613      	mov	r3, r2
 80056d6:	00db      	lsls	r3, r3, #3
 80056d8:	4413      	add	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	440b      	add	r3, r1
 80056de:	333d      	adds	r3, #61	; 0x3d
 80056e0:	2201      	movs	r2, #1
 80056e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80056e4:	7bfa      	ldrb	r2, [r7, #15]
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	4613      	mov	r3, r2
 80056ea:	00db      	lsls	r3, r3, #3
 80056ec:	4413      	add	r3, r2
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	440b      	add	r3, r1
 80056f2:	333c      	adds	r3, #60	; 0x3c
 80056f4:	7bfa      	ldrb	r2, [r7, #15]
 80056f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80056f8:	7bfa      	ldrb	r2, [r7, #15]
 80056fa:	7bfb      	ldrb	r3, [r7, #15]
 80056fc:	b298      	uxth	r0, r3
 80056fe:	6879      	ldr	r1, [r7, #4]
 8005700:	4613      	mov	r3, r2
 8005702:	00db      	lsls	r3, r3, #3
 8005704:	4413      	add	r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	440b      	add	r3, r1
 800570a:	3344      	adds	r3, #68	; 0x44
 800570c:	4602      	mov	r2, r0
 800570e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005710:	7bfa      	ldrb	r2, [r7, #15]
 8005712:	6879      	ldr	r1, [r7, #4]
 8005714:	4613      	mov	r3, r2
 8005716:	00db      	lsls	r3, r3, #3
 8005718:	4413      	add	r3, r2
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	440b      	add	r3, r1
 800571e:	3340      	adds	r3, #64	; 0x40
 8005720:	2200      	movs	r2, #0
 8005722:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005724:	7bfa      	ldrb	r2, [r7, #15]
 8005726:	6879      	ldr	r1, [r7, #4]
 8005728:	4613      	mov	r3, r2
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	4413      	add	r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	440b      	add	r3, r1
 8005732:	3348      	adds	r3, #72	; 0x48
 8005734:	2200      	movs	r2, #0
 8005736:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005738:	7bfa      	ldrb	r2, [r7, #15]
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	4613      	mov	r3, r2
 800573e:	00db      	lsls	r3, r3, #3
 8005740:	4413      	add	r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	440b      	add	r3, r1
 8005746:	334c      	adds	r3, #76	; 0x4c
 8005748:	2200      	movs	r2, #0
 800574a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800574c:	7bfa      	ldrb	r2, [r7, #15]
 800574e:	6879      	ldr	r1, [r7, #4]
 8005750:	4613      	mov	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	440b      	add	r3, r1
 800575a:	3354      	adds	r3, #84	; 0x54
 800575c:	2200      	movs	r2, #0
 800575e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005760:	7bfb      	ldrb	r3, [r7, #15]
 8005762:	3301      	adds	r3, #1
 8005764:	73fb      	strb	r3, [r7, #15]
 8005766:	7bfa      	ldrb	r2, [r7, #15]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	429a      	cmp	r2, r3
 800576e:	d3af      	bcc.n	80056d0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005770:	2300      	movs	r3, #0
 8005772:	73fb      	strb	r3, [r7, #15]
 8005774:	e044      	b.n	8005800 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005776:	7bfa      	ldrb	r2, [r7, #15]
 8005778:	6879      	ldr	r1, [r7, #4]
 800577a:	4613      	mov	r3, r2
 800577c:	00db      	lsls	r3, r3, #3
 800577e:	4413      	add	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	440b      	add	r3, r1
 8005784:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005788:	2200      	movs	r2, #0
 800578a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800578c:	7bfa      	ldrb	r2, [r7, #15]
 800578e:	6879      	ldr	r1, [r7, #4]
 8005790:	4613      	mov	r3, r2
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	4413      	add	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	440b      	add	r3, r1
 800579a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800579e:	7bfa      	ldrb	r2, [r7, #15]
 80057a0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80057a2:	7bfa      	ldrb	r2, [r7, #15]
 80057a4:	6879      	ldr	r1, [r7, #4]
 80057a6:	4613      	mov	r3, r2
 80057a8:	00db      	lsls	r3, r3, #3
 80057aa:	4413      	add	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	440b      	add	r3, r1
 80057b0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80057b4:	2200      	movs	r2, #0
 80057b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80057b8:	7bfa      	ldrb	r2, [r7, #15]
 80057ba:	6879      	ldr	r1, [r7, #4]
 80057bc:	4613      	mov	r3, r2
 80057be:	00db      	lsls	r3, r3, #3
 80057c0:	4413      	add	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	440b      	add	r3, r1
 80057c6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80057ca:	2200      	movs	r2, #0
 80057cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80057ce:	7bfa      	ldrb	r2, [r7, #15]
 80057d0:	6879      	ldr	r1, [r7, #4]
 80057d2:	4613      	mov	r3, r2
 80057d4:	00db      	lsls	r3, r3, #3
 80057d6:	4413      	add	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	440b      	add	r3, r1
 80057dc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80057e0:	2200      	movs	r2, #0
 80057e2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80057e4:	7bfa      	ldrb	r2, [r7, #15]
 80057e6:	6879      	ldr	r1, [r7, #4]
 80057e8:	4613      	mov	r3, r2
 80057ea:	00db      	lsls	r3, r3, #3
 80057ec:	4413      	add	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	440b      	add	r3, r1
 80057f2:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80057f6:	2200      	movs	r2, #0
 80057f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057fa:	7bfb      	ldrb	r3, [r7, #15]
 80057fc:	3301      	adds	r3, #1
 80057fe:	73fb      	strb	r3, [r7, #15]
 8005800:	7bfa      	ldrb	r2, [r7, #15]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	429a      	cmp	r2, r3
 8005808:	d3b5      	bcc.n	8005776 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	603b      	str	r3, [r7, #0]
 8005810:	687e      	ldr	r6, [r7, #4]
 8005812:	466d      	mov	r5, sp
 8005814:	f106 0410 	add.w	r4, r6, #16
 8005818:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800581a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800581c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800581e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005820:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005824:	e885 0003 	stmia.w	r5, {r0, r1}
 8005828:	1d33      	adds	r3, r6, #4
 800582a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800582c:	6838      	ldr	r0, [r7, #0]
 800582e:	f004 fcd5 	bl	800a1dc <USB_DevInit>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2202      	movs	r2, #2
 800583c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e014      	b.n	800586e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005858:	2b01      	cmp	r3, #1
 800585a:	d102      	bne.n	8005862 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f001 f97b 	bl	8006b58 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4618      	mov	r0, r3
 8005868:	f005 fe23 	bl	800b4b2 <USB_DevDisconnect>

  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005876 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	b082      	sub	sp, #8
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005884:	2b01      	cmp	r3, #1
 8005886:	d101      	bne.n	800588c <HAL_PCD_Start+0x16>
 8005888:	2302      	movs	r3, #2
 800588a:	e012      	b.n	80058b2 <HAL_PCD_Start+0x3c>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4618      	mov	r0, r3
 800589a:	f004 fc31 	bl	800a100 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f005 fde4 	bl	800b470 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3708      	adds	r7, #8
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}

080058ba <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80058ba:	b590      	push	{r4, r7, lr}
 80058bc:	b08d      	sub	sp, #52	; 0x34
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4618      	mov	r0, r3
 80058d2:	f005 fea2 	bl	800b61a <USB_GetMode>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f040 84b7 	bne.w	800624c <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f005 fe06 	bl	800b4f4 <USB_ReadInterrupts>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f000 84ad 	beq.w	800624a <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	0a1b      	lsrs	r3, r3, #8
 80058fa:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4618      	mov	r0, r3
 800590a:	f005 fdf3 	bl	800b4f4 <USB_ReadInterrupts>
 800590e:	4603      	mov	r3, r0
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b02      	cmp	r3, #2
 8005916:	d107      	bne.n	8005928 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f002 0202 	and.w	r2, r2, #2
 8005926:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4618      	mov	r0, r3
 800592e:	f005 fde1 	bl	800b4f4 <USB_ReadInterrupts>
 8005932:	4603      	mov	r3, r0
 8005934:	f003 0310 	and.w	r3, r3, #16
 8005938:	2b10      	cmp	r3, #16
 800593a:	d161      	bne.n	8005a00 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699a      	ldr	r2, [r3, #24]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0210 	bic.w	r2, r2, #16
 800594a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	f003 020f 	and.w	r2, r3, #15
 8005958:	4613      	mov	r3, r2
 800595a:	00db      	lsls	r3, r3, #3
 800595c:	4413      	add	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	4413      	add	r3, r2
 8005968:	3304      	adds	r3, #4
 800596a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	0c5b      	lsrs	r3, r3, #17
 8005970:	f003 030f 	and.w	r3, r3, #15
 8005974:	2b02      	cmp	r3, #2
 8005976:	d124      	bne.n	80059c2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005978:	69ba      	ldr	r2, [r7, #24]
 800597a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800597e:	4013      	ands	r3, r2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d035      	beq.n	80059f0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	091b      	lsrs	r3, r3, #4
 800598c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800598e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005992:	b29b      	uxth	r3, r3
 8005994:	461a      	mov	r2, r3
 8005996:	6a38      	ldr	r0, [r7, #32]
 8005998:	f005 fc18 	bl	800b1cc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	691a      	ldr	r2, [r3, #16]
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	091b      	lsrs	r3, r3, #4
 80059a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80059a8:	441a      	add	r2, r3
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	6a1a      	ldr	r2, [r3, #32]
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	091b      	lsrs	r3, r3, #4
 80059b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80059ba:	441a      	add	r2, r3
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	621a      	str	r2, [r3, #32]
 80059c0:	e016      	b.n	80059f0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	0c5b      	lsrs	r3, r3, #17
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	2b06      	cmp	r3, #6
 80059cc:	d110      	bne.n	80059f0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80059d4:	2208      	movs	r2, #8
 80059d6:	4619      	mov	r1, r3
 80059d8:	6a38      	ldr	r0, [r7, #32]
 80059da:	f005 fbf7 	bl	800b1cc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	6a1a      	ldr	r2, [r3, #32]
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	091b      	lsrs	r3, r3, #4
 80059e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80059ea:	441a      	add	r2, r3
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699a      	ldr	r2, [r3, #24]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f042 0210 	orr.w	r2, r2, #16
 80059fe:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4618      	mov	r0, r3
 8005a06:	f005 fd75 	bl	800b4f4 <USB_ReadInterrupts>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a10:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005a14:	f040 80a7 	bne.w	8005b66 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f005 fd7a 	bl	800b51a <USB_ReadDevAllOutEpInterrupt>
 8005a26:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005a28:	e099      	b.n	8005b5e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 808e 	beq.w	8005b52 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a3c:	b2d2      	uxtb	r2, r2
 8005a3e:	4611      	mov	r1, r2
 8005a40:	4618      	mov	r0, r3
 8005a42:	f005 fd9e 	bl	800b582 <USB_ReadDevOutEPInterrupt>
 8005a46:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00c      	beq.n	8005a6c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a54:	015a      	lsls	r2, r3, #5
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	4413      	add	r3, r2
 8005a5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a5e:	461a      	mov	r2, r3
 8005a60:	2301      	movs	r3, #1
 8005a62:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005a64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 fef0 	bl	800684c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	f003 0308 	and.w	r3, r3, #8
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00c      	beq.n	8005a90 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	015a      	lsls	r2, r3, #5
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a82:	461a      	mov	r2, r3
 8005a84:	2308      	movs	r3, #8
 8005a86:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005a88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 ffc6 	bl	8006a1c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f003 0310 	and.w	r3, r3, #16
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d008      	beq.n	8005aac <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9c:	015a      	lsls	r2, r3, #5
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	2310      	movs	r3, #16
 8005aaa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	f003 0302 	and.w	r3, r3, #2
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d030      	beq.n	8005b18 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005abe:	2b80      	cmp	r3, #128	; 0x80
 8005ac0:	d109      	bne.n	8005ad6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	69fa      	ldr	r2, [r7, #28]
 8005acc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ad0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005ad4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ad8:	4613      	mov	r3, r2
 8005ada:	00db      	lsls	r3, r3, #3
 8005adc:	4413      	add	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	3304      	adds	r3, #4
 8005aea:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	78db      	ldrb	r3, [r3, #3]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d108      	bne.n	8005b06 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	2200      	movs	r2, #0
 8005af8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	4619      	mov	r1, r3
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f00a ff09 	bl	8010918 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b08:	015a      	lsls	r2, r3, #5
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b12:	461a      	mov	r2, r3
 8005b14:	2302      	movs	r3, #2
 8005b16:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	f003 0320 	and.w	r3, r3, #32
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d008      	beq.n	8005b34 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b24:	015a      	lsls	r2, r3, #5
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	4413      	add	r3, r2
 8005b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b2e:	461a      	mov	r2, r3
 8005b30:	2320      	movs	r3, #32
 8005b32:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d009      	beq.n	8005b52 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b40:	015a      	lsls	r2, r3, #5
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	4413      	add	r3, r2
 8005b46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005b50:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b54:	3301      	adds	r3, #1
 8005b56:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5a:	085b      	lsrs	r3, r3, #1
 8005b5c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	f47f af62 	bne.w	8005a2a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f005 fcc2 	bl	800b4f4 <USB_ReadInterrupts>
 8005b70:	4603      	mov	r3, r0
 8005b72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005b7a:	f040 80db 	bne.w	8005d34 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4618      	mov	r0, r3
 8005b84:	f005 fce3 	bl	800b54e <USB_ReadDevAllInEpInterrupt>
 8005b88:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005b8e:	e0cd      	b.n	8005d2c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f000 80c2 	beq.w	8005d20 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ba2:	b2d2      	uxtb	r2, r2
 8005ba4:	4611      	mov	r1, r2
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f005 fd09 	bl	800b5be <USB_ReadDevInEPInterrupt>
 8005bac:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d057      	beq.n	8005c68 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bba:	f003 030f 	and.w	r3, r3, #15
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	69f9      	ldr	r1, [r7, #28]
 8005bd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005bd8:	4013      	ands	r3, r2
 8005bda:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bde:	015a      	lsls	r2, r3, #5
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	4413      	add	r3, r2
 8005be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005be8:	461a      	mov	r2, r3
 8005bea:	2301      	movs	r3, #1
 8005bec:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d132      	bne.n	8005c5c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005bf6:	6879      	ldr	r1, [r7, #4]
 8005bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	00db      	lsls	r3, r3, #3
 8005bfe:	4413      	add	r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	440b      	add	r3, r1
 8005c04:	334c      	adds	r3, #76	; 0x4c
 8005c06:	6819      	ldr	r1, [r3, #0]
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	00db      	lsls	r3, r3, #3
 8005c10:	4413      	add	r3, r2
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	4403      	add	r3, r0
 8005c16:	3348      	adds	r3, #72	; 0x48
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4419      	add	r1, r3
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c20:	4613      	mov	r3, r2
 8005c22:	00db      	lsls	r3, r3, #3
 8005c24:	4413      	add	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4403      	add	r3, r0
 8005c2a:	334c      	adds	r3, #76	; 0x4c
 8005c2c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d113      	bne.n	8005c5c <HAL_PCD_IRQHandler+0x3a2>
 8005c34:	6879      	ldr	r1, [r7, #4]
 8005c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c38:	4613      	mov	r3, r2
 8005c3a:	00db      	lsls	r3, r3, #3
 8005c3c:	4413      	add	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	440b      	add	r3, r1
 8005c42:	3354      	adds	r3, #84	; 0x54
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d108      	bne.n	8005c5c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6818      	ldr	r0, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005c54:	461a      	mov	r2, r3
 8005c56:	2101      	movs	r1, #1
 8005c58:	f005 fd12 	bl	800b680 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	4619      	mov	r1, r3
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f00a fdd3 	bl	801080e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f003 0308 	and.w	r3, r3, #8
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d008      	beq.n	8005c84 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c74:	015a      	lsls	r2, r3, #5
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	4413      	add	r3, r2
 8005c7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c7e:	461a      	mov	r2, r3
 8005c80:	2308      	movs	r3, #8
 8005c82:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	f003 0310 	and.w	r3, r3, #16
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d008      	beq.n	8005ca0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	2310      	movs	r3, #16
 8005c9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d008      	beq.n	8005cbc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cac:	015a      	lsls	r2, r3, #5
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	2340      	movs	r3, #64	; 0x40
 8005cba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d023      	beq.n	8005d0e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005cc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005cc8:	6a38      	ldr	r0, [r7, #32]
 8005cca:	f004 fbe5 	bl	800a498 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	4413      	add	r3, r2
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	3338      	adds	r3, #56	; 0x38
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	4413      	add	r3, r2
 8005cde:	3304      	adds	r3, #4
 8005ce0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	78db      	ldrb	r3, [r3, #3]
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d108      	bne.n	8005cfc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	2200      	movs	r2, #0
 8005cee:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f00a fe20 	bl	801093c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfe:	015a      	lsls	r2, r3, #5
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	4413      	add	r3, r2
 8005d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d08:	461a      	mov	r2, r3
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d003      	beq.n	8005d20 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005d18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 fd08 	bl	8006730 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d22:	3301      	adds	r3, #1
 8005d24:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d28:	085b      	lsrs	r3, r3, #1
 8005d2a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f47f af2e 	bne.w	8005b90 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f005 fbdb 	bl	800b4f4 <USB_ReadInterrupts>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d48:	d122      	bne.n	8005d90 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	69fa      	ldr	r2, [r7, #28]
 8005d54:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d58:	f023 0301 	bic.w	r3, r3, #1
 8005d5c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d108      	bne.n	8005d7a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005d70:	2100      	movs	r1, #0
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f00a ff9a 	bl	8010cac <HAL_PCDEx_LPM_Callback>
 8005d78:	e002      	b.n	8005d80 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f00a fdbe 	bl	80108fc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	695a      	ldr	r2, [r3, #20]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005d8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4618      	mov	r0, r3
 8005d96:	f005 fbad 	bl	800b4f4 <USB_ReadInterrupts>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005da0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005da4:	d112      	bne.n	8005dcc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d102      	bne.n	8005dbc <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f00a fd7a 	bl	80108b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	695a      	ldr	r2, [r3, #20]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005dca:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f005 fb8f 	bl	800b4f4 <USB_ReadInterrupts>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ddc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005de0:	d121      	bne.n	8005e26 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	695a      	ldr	r2, [r3, #20]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005df0:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d111      	bne.n	8005e20 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e0a:	089b      	lsrs	r3, r3, #2
 8005e0c:	f003 020f 	and.w	r2, r3, #15
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005e16:	2101      	movs	r1, #1
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f00a ff47 	bl	8010cac <HAL_PCDEx_LPM_Callback>
 8005e1e:	e002      	b.n	8005e26 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f00a fd45 	bl	80108b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f005 fb62 	bl	800b4f4 <USB_ReadInterrupts>
 8005e30:	4603      	mov	r3, r0
 8005e32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e3a:	f040 80b7 	bne.w	8005fac <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	69fa      	ldr	r2, [r7, #28]
 8005e48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e4c:	f023 0301 	bic.w	r3, r3, #1
 8005e50:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2110      	movs	r1, #16
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f004 fb1d 	bl	800a498 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e5e:	2300      	movs	r3, #0
 8005e60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e62:	e046      	b.n	8005ef2 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e66:	015a      	lsls	r2, r3, #5
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e70:	461a      	mov	r2, r3
 8005e72:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005e76:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e7a:	015a      	lsls	r2, r3, #5
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	4413      	add	r3, r2
 8005e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e88:	0151      	lsls	r1, r2, #5
 8005e8a:	69fa      	ldr	r2, [r7, #28]
 8005e8c:	440a      	add	r2, r1
 8005e8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e92:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e96:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e9a:	015a      	lsls	r2, r3, #5
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	4413      	add	r3, r2
 8005ea0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005eaa:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eae:	015a      	lsls	r2, r3, #5
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ebc:	0151      	lsls	r1, r2, #5
 8005ebe:	69fa      	ldr	r2, [r7, #28]
 8005ec0:	440a      	add	r2, r1
 8005ec2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ec6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005eca:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ece:	015a      	lsls	r2, r3, #5
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005edc:	0151      	lsls	r1, r2, #5
 8005ede:	69fa      	ldr	r2, [r7, #28]
 8005ee0:	440a      	add	r2, r1
 8005ee2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ee6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005eea:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eee:	3301      	adds	r3, #1
 8005ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d3b3      	bcc.n	8005e64 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f02:	69db      	ldr	r3, [r3, #28]
 8005f04:	69fa      	ldr	r2, [r7, #28]
 8005f06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f0a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005f0e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d016      	beq.n	8005f46 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f22:	69fa      	ldr	r2, [r7, #28]
 8005f24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f28:	f043 030b 	orr.w	r3, r3, #11
 8005f2c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f38:	69fa      	ldr	r2, [r7, #28]
 8005f3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f3e:	f043 030b 	orr.w	r3, r3, #11
 8005f42:	6453      	str	r3, [r2, #68]	; 0x44
 8005f44:	e015      	b.n	8005f72 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f4c:	695a      	ldr	r2, [r3, #20]
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f54:	4619      	mov	r1, r3
 8005f56:	f242 032b 	movw	r3, #8235	; 0x202b
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	69fa      	ldr	r2, [r7, #28]
 8005f68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f6c:	f043 030b 	orr.w	r3, r3, #11
 8005f70:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	69fa      	ldr	r2, [r7, #28]
 8005f7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f80:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005f84:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6818      	ldr	r0, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005f96:	461a      	mov	r2, r3
 8005f98:	f005 fb72 	bl	800b680 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	695a      	ldr	r2, [r3, #20]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005faa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f005 fa9f 	bl	800b4f4 <USB_ReadInterrupts>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005fbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fc0:	d124      	bne.n	800600c <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f005 fb36 	bl	800b638 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f004 fade 	bl	800a592 <USB_GetDevSpeed>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	461a      	mov	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681c      	ldr	r4, [r3, #0]
 8005fe2:	f001 facd 	bl	8007580 <HAL_RCC_GetHCLKFreq>
 8005fe6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	461a      	mov	r2, r3
 8005ff0:	4620      	mov	r0, r4
 8005ff2:	f003 ffe3 	bl	8009fbc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f00a fc31 	bl	801085e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	695a      	ldr	r2, [r3, #20]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800600a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4618      	mov	r0, r3
 8006012:	f005 fa6f 	bl	800b4f4 <USB_ReadInterrupts>
 8006016:	4603      	mov	r3, r0
 8006018:	f003 0308 	and.w	r3, r3, #8
 800601c:	2b08      	cmp	r3, #8
 800601e:	d10a      	bne.n	8006036 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f00a fc0e 	bl	8010842 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	695a      	ldr	r2, [r3, #20]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f002 0208 	and.w	r2, r2, #8
 8006034:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4618      	mov	r0, r3
 800603c:	f005 fa5a 	bl	800b4f4 <USB_ReadInterrupts>
 8006040:	4603      	mov	r3, r0
 8006042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006046:	2b80      	cmp	r3, #128	; 0x80
 8006048:	d122      	bne.n	8006090 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800604a:	6a3b      	ldr	r3, [r7, #32]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006056:	2301      	movs	r3, #1
 8006058:	627b      	str	r3, [r7, #36]	; 0x24
 800605a:	e014      	b.n	8006086 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800605c:	6879      	ldr	r1, [r7, #4]
 800605e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006060:	4613      	mov	r3, r2
 8006062:	00db      	lsls	r3, r3, #3
 8006064:	4413      	add	r3, r2
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	440b      	add	r3, r1
 800606a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d105      	bne.n	8006080 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006076:	b2db      	uxtb	r3, r3
 8006078:	4619      	mov	r1, r3
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 fb27 	bl	80066ce <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006082:	3301      	adds	r3, #1
 8006084:	627b      	str	r3, [r7, #36]	; 0x24
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800608c:	429a      	cmp	r2, r3
 800608e:	d3e5      	bcc.n	800605c <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4618      	mov	r0, r3
 8006096:	f005 fa2d 	bl	800b4f4 <USB_ReadInterrupts>
 800609a:	4603      	mov	r3, r0
 800609c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060a4:	d13b      	bne.n	800611e <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80060a6:	2301      	movs	r3, #1
 80060a8:	627b      	str	r3, [r7, #36]	; 0x24
 80060aa:	e02b      	b.n	8006104 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80060ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ae:	015a      	lsls	r2, r3, #5
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	4413      	add	r3, r2
 80060b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80060bc:	6879      	ldr	r1, [r7, #4]
 80060be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060c0:	4613      	mov	r3, r2
 80060c2:	00db      	lsls	r3, r3, #3
 80060c4:	4413      	add	r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	440b      	add	r3, r1
 80060ca:	3340      	adds	r3, #64	; 0x40
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d115      	bne.n	80060fe <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80060d2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	da12      	bge.n	80060fe <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80060d8:	6879      	ldr	r1, [r7, #4]
 80060da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060dc:	4613      	mov	r3, r2
 80060de:	00db      	lsls	r3, r3, #3
 80060e0:	4413      	add	r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	440b      	add	r3, r1
 80060e6:	333f      	adds	r3, #63	; 0x3f
 80060e8:	2201      	movs	r2, #1
 80060ea:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80060ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	4619      	mov	r1, r3
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 fae8 	bl	80066ce <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80060fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006100:	3301      	adds	r3, #1
 8006102:	627b      	str	r3, [r7, #36]	; 0x24
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800610a:	429a      	cmp	r2, r3
 800610c:	d3ce      	bcc.n	80060ac <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	695a      	ldr	r2, [r3, #20]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800611c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4618      	mov	r0, r3
 8006124:	f005 f9e6 	bl	800b4f4 <USB_ReadInterrupts>
 8006128:	4603      	mov	r3, r0
 800612a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800612e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006132:	d155      	bne.n	80061e0 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006134:	2301      	movs	r3, #1
 8006136:	627b      	str	r3, [r7, #36]	; 0x24
 8006138:	e045      	b.n	80061c6 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800613a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	4413      	add	r3, r2
 8006142:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800614e:	4613      	mov	r3, r2
 8006150:	00db      	lsls	r3, r3, #3
 8006152:	4413      	add	r3, r2
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	440b      	add	r3, r1
 8006158:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	2b01      	cmp	r3, #1
 8006160:	d12e      	bne.n	80061c0 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006162:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006164:	2b00      	cmp	r3, #0
 8006166:	da2b      	bge.n	80061c0 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8006174:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006178:	429a      	cmp	r2, r3
 800617a:	d121      	bne.n	80061c0 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800617c:	6879      	ldr	r1, [r7, #4]
 800617e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006180:	4613      	mov	r3, r2
 8006182:	00db      	lsls	r3, r3, #3
 8006184:	4413      	add	r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	440b      	add	r3, r1
 800618a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800618e:	2201      	movs	r2, #1
 8006190:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800619a:	6a3b      	ldr	r3, [r7, #32]
 800619c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800619e:	6a3b      	ldr	r3, [r7, #32]
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10a      	bne.n	80061c0 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	69fa      	ldr	r2, [r7, #28]
 80061b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061bc:	6053      	str	r3, [r2, #4]
            break;
 80061be:	e007      	b.n	80061d0 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c2:	3301      	adds	r3, #1
 80061c4:	627b      	str	r3, [r7, #36]	; 0x24
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d3b4      	bcc.n	800613a <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	695a      	ldr	r2, [r3, #20]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80061de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4618      	mov	r0, r3
 80061e6:	f005 f985 	bl	800b4f4 <USB_ReadInterrupts>
 80061ea:	4603      	mov	r3, r0
 80061ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80061f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061f4:	d10a      	bne.n	800620c <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f00a fbb2 	bl	8010960 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	695a      	ldr	r2, [r3, #20]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800620a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4618      	mov	r0, r3
 8006212:	f005 f96f 	bl	800b4f4 <USB_ReadInterrupts>
 8006216:	4603      	mov	r3, r0
 8006218:	f003 0304 	and.w	r3, r3, #4
 800621c:	2b04      	cmp	r3, #4
 800621e:	d115      	bne.n	800624c <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	f003 0304 	and.w	r3, r3, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	d002      	beq.n	8006238 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f00a fba2 	bl	801097c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6859      	ldr	r1, [r3, #4]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	69ba      	ldr	r2, [r7, #24]
 8006244:	430a      	orrs	r2, r1
 8006246:	605a      	str	r2, [r3, #4]
 8006248:	e000      	b.n	800624c <HAL_PCD_IRQHandler+0x992>
      return;
 800624a:	bf00      	nop
    }
  }
}
 800624c:	3734      	adds	r7, #52	; 0x34
 800624e:	46bd      	mov	sp, r7
 8006250:	bd90      	pop	{r4, r7, pc}

08006252 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006252:	b580      	push	{r7, lr}
 8006254:	b082      	sub	sp, #8
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
 800625a:	460b      	mov	r3, r1
 800625c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_PCD_SetAddress+0x1a>
 8006268:	2302      	movs	r3, #2
 800626a:	e013      	b.n	8006294 <HAL_PCD_SetAddress+0x42>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	78fa      	ldrb	r2, [r7, #3]
 8006278:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	78fa      	ldrb	r2, [r7, #3]
 8006282:	4611      	mov	r1, r2
 8006284:	4618      	mov	r0, r3
 8006286:	f005 f8cd 	bl	800b424 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	3708      	adds	r7, #8
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}

0800629c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	4608      	mov	r0, r1
 80062a6:	4611      	mov	r1, r2
 80062a8:	461a      	mov	r2, r3
 80062aa:	4603      	mov	r3, r0
 80062ac:	70fb      	strb	r3, [r7, #3]
 80062ae:	460b      	mov	r3, r1
 80062b0:	803b      	strh	r3, [r7, #0]
 80062b2:	4613      	mov	r3, r2
 80062b4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80062b6:	2300      	movs	r3, #0
 80062b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80062ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	da0f      	bge.n	80062e2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062c2:	78fb      	ldrb	r3, [r7, #3]
 80062c4:	f003 020f 	and.w	r2, r3, #15
 80062c8:	4613      	mov	r3, r2
 80062ca:	00db      	lsls	r3, r3, #3
 80062cc:	4413      	add	r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	3338      	adds	r3, #56	; 0x38
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	4413      	add	r3, r2
 80062d6:	3304      	adds	r3, #4
 80062d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2201      	movs	r2, #1
 80062de:	705a      	strb	r2, [r3, #1]
 80062e0:	e00f      	b.n	8006302 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062e2:	78fb      	ldrb	r3, [r7, #3]
 80062e4:	f003 020f 	and.w	r2, r3, #15
 80062e8:	4613      	mov	r3, r2
 80062ea:	00db      	lsls	r3, r3, #3
 80062ec:	4413      	add	r3, r2
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	4413      	add	r3, r2
 80062f8:	3304      	adds	r3, #4
 80062fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006302:	78fb      	ldrb	r3, [r7, #3]
 8006304:	f003 030f 	and.w	r3, r3, #15
 8006308:	b2da      	uxtb	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800630e:	883a      	ldrh	r2, [r7, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	78ba      	ldrb	r2, [r7, #2]
 8006318:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	785b      	ldrb	r3, [r3, #1]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d004      	beq.n	800632c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	b29a      	uxth	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800632c:	78bb      	ldrb	r3, [r7, #2]
 800632e:	2b02      	cmp	r3, #2
 8006330:	d102      	bne.n	8006338 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800633e:	2b01      	cmp	r3, #1
 8006340:	d101      	bne.n	8006346 <HAL_PCD_EP_Open+0xaa>
 8006342:	2302      	movs	r3, #2
 8006344:	e00e      	b.n	8006364 <HAL_PCD_EP_Open+0xc8>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68f9      	ldr	r1, [r7, #12]
 8006354:	4618      	mov	r0, r3
 8006356:	f004 f941 	bl	800a5dc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8006362:	7afb      	ldrb	r3, [r7, #11]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	460b      	mov	r3, r1
 8006376:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006378:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800637c:	2b00      	cmp	r3, #0
 800637e:	da0f      	bge.n	80063a0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006380:	78fb      	ldrb	r3, [r7, #3]
 8006382:	f003 020f 	and.w	r2, r3, #15
 8006386:	4613      	mov	r3, r2
 8006388:	00db      	lsls	r3, r3, #3
 800638a:	4413      	add	r3, r2
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	3338      	adds	r3, #56	; 0x38
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	4413      	add	r3, r2
 8006394:	3304      	adds	r3, #4
 8006396:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2201      	movs	r2, #1
 800639c:	705a      	strb	r2, [r3, #1]
 800639e:	e00f      	b.n	80063c0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063a0:	78fb      	ldrb	r3, [r7, #3]
 80063a2:	f003 020f 	and.w	r2, r3, #15
 80063a6:	4613      	mov	r3, r2
 80063a8:	00db      	lsls	r3, r3, #3
 80063aa:	4413      	add	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	4413      	add	r3, r2
 80063b6:	3304      	adds	r3, #4
 80063b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80063c0:	78fb      	ldrb	r3, [r7, #3]
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	b2da      	uxtb	r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d101      	bne.n	80063da <HAL_PCD_EP_Close+0x6e>
 80063d6:	2302      	movs	r3, #2
 80063d8:	e00e      	b.n	80063f8 <HAL_PCD_EP_Close+0x8c>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2201      	movs	r2, #1
 80063de:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	68f9      	ldr	r1, [r7, #12]
 80063e8:	4618      	mov	r0, r3
 80063ea:	f004 f97f 	bl	800a6ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80063f6:	2300      	movs	r3, #0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3710      	adds	r7, #16
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b086      	sub	sp, #24
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	607a      	str	r2, [r7, #4]
 800640a:	603b      	str	r3, [r7, #0]
 800640c:	460b      	mov	r3, r1
 800640e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006410:	7afb      	ldrb	r3, [r7, #11]
 8006412:	f003 020f 	and.w	r2, r3, #15
 8006416:	4613      	mov	r3, r2
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	4413      	add	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	4413      	add	r3, r2
 8006426:	3304      	adds	r3, #4
 8006428:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2200      	movs	r2, #0
 800643a:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	2200      	movs	r2, #0
 8006440:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006442:	7afb      	ldrb	r3, [r7, #11]
 8006444:	f003 030f 	and.w	r3, r3, #15
 8006448:	b2da      	uxtb	r2, r3
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	2b01      	cmp	r3, #1
 8006454:	d102      	bne.n	800645c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800645c:	7afb      	ldrb	r3, [r7, #11]
 800645e:	f003 030f 	and.w	r3, r3, #15
 8006462:	2b00      	cmp	r3, #0
 8006464:	d109      	bne.n	800647a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6818      	ldr	r0, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	b2db      	uxtb	r3, r3
 8006470:	461a      	mov	r2, r3
 8006472:	6979      	ldr	r1, [r7, #20]
 8006474:	f004 fc66 	bl	800ad44 <USB_EP0StartXfer>
 8006478:	e008      	b.n	800648c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6818      	ldr	r0, [r3, #0]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	b2db      	uxtb	r3, r3
 8006484:	461a      	mov	r2, r3
 8006486:	6979      	ldr	r1, [r7, #20]
 8006488:	f004 fa0c 	bl	800a8a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3718      	adds	r7, #24
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}

08006496 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006496:	b480      	push	{r7}
 8006498:	b083      	sub	sp, #12
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
 800649e:	460b      	mov	r3, r1
 80064a0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80064a2:	78fb      	ldrb	r3, [r7, #3]
 80064a4:	f003 020f 	and.w	r2, r3, #15
 80064a8:	6879      	ldr	r1, [r7, #4]
 80064aa:	4613      	mov	r3, r2
 80064ac:	00db      	lsls	r3, r3, #3
 80064ae:	4413      	add	r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	440b      	add	r3, r1
 80064b4:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80064b8:	681b      	ldr	r3, [r3, #0]
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	370c      	adds	r7, #12
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr

080064c6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b086      	sub	sp, #24
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	60f8      	str	r0, [r7, #12]
 80064ce:	607a      	str	r2, [r7, #4]
 80064d0:	603b      	str	r3, [r7, #0]
 80064d2:	460b      	mov	r3, r1
 80064d4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064d6:	7afb      	ldrb	r3, [r7, #11]
 80064d8:	f003 020f 	and.w	r2, r3, #15
 80064dc:	4613      	mov	r3, r2
 80064de:	00db      	lsls	r3, r3, #3
 80064e0:	4413      	add	r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	3338      	adds	r3, #56	; 0x38
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	4413      	add	r3, r2
 80064ea:	3304      	adds	r3, #4
 80064ec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	683a      	ldr	r2, [r7, #0]
 80064f8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	2200      	movs	r2, #0
 80064fe:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	2201      	movs	r2, #1
 8006504:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006506:	7afb      	ldrb	r3, [r7, #11]
 8006508:	f003 030f 	and.w	r3, r3, #15
 800650c:	b2da      	uxtb	r2, r3
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b01      	cmp	r3, #1
 8006518:	d102      	bne.n	8006520 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006520:	7afb      	ldrb	r3, [r7, #11]
 8006522:	f003 030f 	and.w	r3, r3, #15
 8006526:	2b00      	cmp	r3, #0
 8006528:	d109      	bne.n	800653e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6818      	ldr	r0, [r3, #0]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	b2db      	uxtb	r3, r3
 8006534:	461a      	mov	r2, r3
 8006536:	6979      	ldr	r1, [r7, #20]
 8006538:	f004 fc04 	bl	800ad44 <USB_EP0StartXfer>
 800653c:	e008      	b.n	8006550 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6818      	ldr	r0, [r3, #0]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	691b      	ldr	r3, [r3, #16]
 8006546:	b2db      	uxtb	r3, r3
 8006548:	461a      	mov	r2, r3
 800654a:	6979      	ldr	r1, [r7, #20]
 800654c:	f004 f9aa 	bl	800a8a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3718      	adds	r7, #24
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}

0800655a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800655a:	b580      	push	{r7, lr}
 800655c:	b084      	sub	sp, #16
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
 8006562:	460b      	mov	r3, r1
 8006564:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006566:	78fb      	ldrb	r3, [r7, #3]
 8006568:	f003 020f 	and.w	r2, r3, #15
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	429a      	cmp	r2, r3
 8006572:	d901      	bls.n	8006578 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	e050      	b.n	800661a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006578:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800657c:	2b00      	cmp	r3, #0
 800657e:	da0f      	bge.n	80065a0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006580:	78fb      	ldrb	r3, [r7, #3]
 8006582:	f003 020f 	and.w	r2, r3, #15
 8006586:	4613      	mov	r3, r2
 8006588:	00db      	lsls	r3, r3, #3
 800658a:	4413      	add	r3, r2
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	3338      	adds	r3, #56	; 0x38
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	4413      	add	r3, r2
 8006594:	3304      	adds	r3, #4
 8006596:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2201      	movs	r2, #1
 800659c:	705a      	strb	r2, [r3, #1]
 800659e:	e00d      	b.n	80065bc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80065a0:	78fa      	ldrb	r2, [r7, #3]
 80065a2:	4613      	mov	r3, r2
 80065a4:	00db      	lsls	r3, r3, #3
 80065a6:	4413      	add	r3, r2
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	4413      	add	r3, r2
 80065b2:	3304      	adds	r3, #4
 80065b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2201      	movs	r2, #1
 80065c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065c2:	78fb      	ldrb	r3, [r7, #3]
 80065c4:	f003 030f 	and.w	r3, r3, #15
 80065c8:	b2da      	uxtb	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d101      	bne.n	80065dc <HAL_PCD_EP_SetStall+0x82>
 80065d8:	2302      	movs	r3, #2
 80065da:	e01e      	b.n	800661a <HAL_PCD_EP_SetStall+0xc0>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68f9      	ldr	r1, [r7, #12]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f004 fe46 	bl	800b27c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80065f0:	78fb      	ldrb	r3, [r7, #3]
 80065f2:	f003 030f 	and.w	r3, r3, #15
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d10a      	bne.n	8006610 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6818      	ldr	r0, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	b2d9      	uxtb	r1, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800660a:	461a      	mov	r2, r3
 800660c:	f005 f838 	bl	800b680 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3710      	adds	r7, #16
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006622:	b580      	push	{r7, lr}
 8006624:	b084      	sub	sp, #16
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
 800662a:	460b      	mov	r3, r1
 800662c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800662e:	78fb      	ldrb	r3, [r7, #3]
 8006630:	f003 020f 	and.w	r2, r3, #15
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	429a      	cmp	r2, r3
 800663a:	d901      	bls.n	8006640 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e042      	b.n	80066c6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006640:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006644:	2b00      	cmp	r3, #0
 8006646:	da0f      	bge.n	8006668 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006648:	78fb      	ldrb	r3, [r7, #3]
 800664a:	f003 020f 	and.w	r2, r3, #15
 800664e:	4613      	mov	r3, r2
 8006650:	00db      	lsls	r3, r3, #3
 8006652:	4413      	add	r3, r2
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	3338      	adds	r3, #56	; 0x38
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	4413      	add	r3, r2
 800665c:	3304      	adds	r3, #4
 800665e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2201      	movs	r2, #1
 8006664:	705a      	strb	r2, [r3, #1]
 8006666:	e00f      	b.n	8006688 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006668:	78fb      	ldrb	r3, [r7, #3]
 800666a:	f003 020f 	and.w	r2, r3, #15
 800666e:	4613      	mov	r3, r2
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	4413      	add	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	4413      	add	r3, r2
 800667e:	3304      	adds	r3, #4
 8006680:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800668e:	78fb      	ldrb	r3, [r7, #3]
 8006690:	f003 030f 	and.w	r3, r3, #15
 8006694:	b2da      	uxtb	r2, r3
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d101      	bne.n	80066a8 <HAL_PCD_EP_ClrStall+0x86>
 80066a4:	2302      	movs	r3, #2
 80066a6:	e00e      	b.n	80066c6 <HAL_PCD_EP_ClrStall+0xa4>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68f9      	ldr	r1, [r7, #12]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f004 fe4e 	bl	800b358 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b084      	sub	sp, #16
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
 80066d6:	460b      	mov	r3, r1
 80066d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80066da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	da0c      	bge.n	80066fc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066e2:	78fb      	ldrb	r3, [r7, #3]
 80066e4:	f003 020f 	and.w	r2, r3, #15
 80066e8:	4613      	mov	r3, r2
 80066ea:	00db      	lsls	r3, r3, #3
 80066ec:	4413      	add	r3, r2
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	3338      	adds	r3, #56	; 0x38
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	4413      	add	r3, r2
 80066f6:	3304      	adds	r3, #4
 80066f8:	60fb      	str	r3, [r7, #12]
 80066fa:	e00c      	b.n	8006716 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066fc:	78fb      	ldrb	r3, [r7, #3]
 80066fe:	f003 020f 	and.w	r2, r3, #15
 8006702:	4613      	mov	r3, r2
 8006704:	00db      	lsls	r3, r3, #3
 8006706:	4413      	add	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	4413      	add	r3, r2
 8006712:	3304      	adds	r3, #4
 8006714:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	68f9      	ldr	r1, [r7, #12]
 800671c:	4618      	mov	r0, r3
 800671e:	f004 fc6d 	bl	800affc <USB_EPStopXfer>
 8006722:	4603      	mov	r3, r0
 8006724:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006726:	7afb      	ldrb	r3, [r7, #11]
}
 8006728:	4618      	mov	r0, r3
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b08a      	sub	sp, #40	; 0x28
 8006734:	af02      	add	r7, sp, #8
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	4613      	mov	r3, r2
 8006748:	00db      	lsls	r3, r3, #3
 800674a:	4413      	add	r3, r2
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	3338      	adds	r3, #56	; 0x38
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	4413      	add	r3, r2
 8006754:	3304      	adds	r3, #4
 8006756:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6a1a      	ldr	r2, [r3, #32]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	699b      	ldr	r3, [r3, #24]
 8006760:	429a      	cmp	r2, r3
 8006762:	d901      	bls.n	8006768 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e06c      	b.n	8006842 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	699a      	ldr	r2, [r3, #24]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	69fa      	ldr	r2, [r7, #28]
 800677a:	429a      	cmp	r2, r3
 800677c:	d902      	bls.n	8006784 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	3303      	adds	r3, #3
 8006788:	089b      	lsrs	r3, r3, #2
 800678a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800678c:	e02b      	b.n	80067e6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	699a      	ldr	r2, [r3, #24]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	69fa      	ldr	r2, [r7, #28]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d902      	bls.n	80067aa <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	68db      	ldr	r3, [r3, #12]
 80067a8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80067aa:	69fb      	ldr	r3, [r7, #28]
 80067ac:	3303      	adds	r3, #3
 80067ae:	089b      	lsrs	r3, r3, #2
 80067b0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6919      	ldr	r1, [r3, #16]
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	b2da      	uxtb	r2, r3
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	4603      	mov	r3, r0
 80067c8:	6978      	ldr	r0, [r7, #20]
 80067ca:	f004 fcc1 	bl	800b150 <USB_WritePacket>

    ep->xfer_buff  += len;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	691a      	ldr	r2, [r3, #16]
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	441a      	add	r2, r3
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a1a      	ldr	r2, [r3, #32]
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	441a      	add	r2, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80067f6:	69ba      	ldr	r2, [r7, #24]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d809      	bhi.n	8006810 <PCD_WriteEmptyTxFifo+0xe0>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6a1a      	ldr	r2, [r3, #32]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006804:	429a      	cmp	r2, r3
 8006806:	d203      	bcs.n	8006810 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d1be      	bne.n	800678e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	699a      	ldr	r2, [r3, #24]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6a1b      	ldr	r3, [r3, #32]
 8006818:	429a      	cmp	r2, r3
 800681a:	d811      	bhi.n	8006840 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	f003 030f 	and.w	r3, r3, #15
 8006822:	2201      	movs	r2, #1
 8006824:	fa02 f303 	lsl.w	r3, r2, r3
 8006828:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006830:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	43db      	mvns	r3, r3
 8006836:	6939      	ldr	r1, [r7, #16]
 8006838:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800683c:	4013      	ands	r3, r2
 800683e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3720      	adds	r7, #32
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
	...

0800684c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b088      	sub	sp, #32
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	333c      	adds	r3, #60	; 0x3c
 8006864:	3304      	adds	r3, #4
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	015a      	lsls	r2, r3, #5
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	4413      	add	r3, r2
 8006872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	2b01      	cmp	r3, #1
 8006880:	d17b      	bne.n	800697a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	f003 0308 	and.w	r3, r3, #8
 8006888:	2b00      	cmp	r3, #0
 800688a:	d015      	beq.n	80068b8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	4a61      	ldr	r2, [pc, #388]	; (8006a14 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006890:	4293      	cmp	r3, r2
 8006892:	f240 80b9 	bls.w	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800689c:	2b00      	cmp	r3, #0
 800689e:	f000 80b3 	beq.w	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	015a      	lsls	r2, r3, #5
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	4413      	add	r3, r2
 80068aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068ae:	461a      	mov	r2, r3
 80068b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068b4:	6093      	str	r3, [r2, #8]
 80068b6:	e0a7      	b.n	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	f003 0320 	and.w	r3, r3, #32
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d009      	beq.n	80068d6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	015a      	lsls	r2, r3, #5
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	4413      	add	r3, r2
 80068ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068ce:	461a      	mov	r2, r3
 80068d0:	2320      	movs	r3, #32
 80068d2:	6093      	str	r3, [r2, #8]
 80068d4:	e098      	b.n	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f040 8093 	bne.w	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	4a4b      	ldr	r2, [pc, #300]	; (8006a14 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d90f      	bls.n	800690a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00a      	beq.n	800690a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006900:	461a      	mov	r2, r3
 8006902:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006906:	6093      	str	r3, [r2, #8]
 8006908:	e07e      	b.n	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800690a:	683a      	ldr	r2, [r7, #0]
 800690c:	4613      	mov	r3, r2
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	4413      	add	r3, r2
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	4413      	add	r3, r2
 800691c:	3304      	adds	r3, #4
 800691e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	69da      	ldr	r2, [r3, #28]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	0159      	lsls	r1, r3, #5
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	440b      	add	r3, r1
 800692c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006936:	1ad2      	subs	r2, r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d114      	bne.n	800696c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d109      	bne.n	800695e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6818      	ldr	r0, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006954:	461a      	mov	r2, r3
 8006956:	2101      	movs	r1, #1
 8006958:	f004 fe92 	bl	800b680 <USB_EP0_OutStart>
 800695c:	e006      	b.n	800696c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	691a      	ldr	r2, [r3, #16]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	441a      	add	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	b2db      	uxtb	r3, r3
 8006970:	4619      	mov	r1, r3
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f009 ff30 	bl	80107d8 <HAL_PCD_DataOutStageCallback>
 8006978:	e046      	b.n	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	4a26      	ldr	r2, [pc, #152]	; (8006a18 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d124      	bne.n	80069cc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00a      	beq.n	80069a2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	015a      	lsls	r2, r3, #5
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	4413      	add	r3, r2
 8006994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006998:	461a      	mov	r2, r3
 800699a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800699e:	6093      	str	r3, [r2, #8]
 80069a0:	e032      	b.n	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	f003 0320 	and.w	r3, r3, #32
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d008      	beq.n	80069be <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	015a      	lsls	r2, r3, #5
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	4413      	add	r3, r2
 80069b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069b8:	461a      	mov	r2, r3
 80069ba:	2320      	movs	r3, #32
 80069bc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	4619      	mov	r1, r3
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f009 ff07 	bl	80107d8 <HAL_PCD_DataOutStageCallback>
 80069ca:	e01d      	b.n	8006a08 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d114      	bne.n	80069fc <PCD_EP_OutXfrComplete_int+0x1b0>
 80069d2:	6879      	ldr	r1, [r7, #4]
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	4613      	mov	r3, r2
 80069d8:	00db      	lsls	r3, r3, #3
 80069da:	4413      	add	r3, r2
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	440b      	add	r3, r1
 80069e0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d108      	bne.n	80069fc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6818      	ldr	r0, [r3, #0]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80069f4:	461a      	mov	r2, r3
 80069f6:	2100      	movs	r1, #0
 80069f8:	f004 fe42 	bl	800b680 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	4619      	mov	r1, r3
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f009 fee8 	bl	80107d8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3720      	adds	r7, #32
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	4f54300a 	.word	0x4f54300a
 8006a18:	4f54310a 	.word	0x4f54310a

08006a1c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	333c      	adds	r3, #60	; 0x3c
 8006a34:	3304      	adds	r3, #4
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	015a      	lsls	r2, r3, #5
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	4413      	add	r3, r2
 8006a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	4a15      	ldr	r2, [pc, #84]	; (8006aa4 <PCD_EP_OutSetupPacket_int+0x88>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d90e      	bls.n	8006a70 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d009      	beq.n	8006a70 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	015a      	lsls	r2, r3, #5
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	4413      	add	r3, r2
 8006a64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a68:	461a      	mov	r2, r3
 8006a6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a6e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f009 fe9f 	bl	80107b4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	4a0a      	ldr	r2, [pc, #40]	; (8006aa4 <PCD_EP_OutSetupPacket_int+0x88>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d90c      	bls.n	8006a98 <PCD_EP_OutSetupPacket_int+0x7c>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d108      	bne.n	8006a98 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6818      	ldr	r0, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006a90:	461a      	mov	r2, r3
 8006a92:	2101      	movs	r1, #1
 8006a94:	f004 fdf4 	bl	800b680 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3718      	adds	r7, #24
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	4f54300a 	.word	0x4f54300a

08006aa8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	70fb      	strb	r3, [r7, #3]
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006ac0:	78fb      	ldrb	r3, [r7, #3]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d107      	bne.n	8006ad6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006ac6:	883b      	ldrh	r3, [r7, #0]
 8006ac8:	0419      	lsls	r1, r3, #16
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68ba      	ldr	r2, [r7, #8]
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	629a      	str	r2, [r3, #40]	; 0x28
 8006ad4:	e028      	b.n	8006b28 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006adc:	0c1b      	lsrs	r3, r3, #16
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	73fb      	strb	r3, [r7, #15]
 8006ae8:	e00d      	b.n	8006b06 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	7bfb      	ldrb	r3, [r7, #15]
 8006af0:	3340      	adds	r3, #64	; 0x40
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	0c1b      	lsrs	r3, r3, #16
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	4413      	add	r3, r2
 8006afe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	3301      	adds	r3, #1
 8006b04:	73fb      	strb	r3, [r7, #15]
 8006b06:	7bfa      	ldrb	r2, [r7, #15]
 8006b08:	78fb      	ldrb	r3, [r7, #3]
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d3ec      	bcc.n	8006aea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006b10:	883b      	ldrh	r3, [r7, #0]
 8006b12:	0418      	lsls	r0, r3, #16
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6819      	ldr	r1, [r3, #0]
 8006b18:	78fb      	ldrb	r3, [r7, #3]
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	4302      	orrs	r2, r0
 8006b20:	3340      	adds	r3, #64	; 0x40
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	440b      	add	r3, r1
 8006b26:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3714      	adds	r7, #20
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr

08006b36 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006b36:	b480      	push	{r7}
 8006b38:	b083      	sub	sp, #12
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
 8006b3e:	460b      	mov	r3, r1
 8006b40:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	887a      	ldrh	r2, [r7, #2]
 8006b48:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b085      	sub	sp, #20
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b86:	4b05      	ldr	r3, [pc, #20]	; (8006b9c <HAL_PCDEx_ActivateLPM+0x44>)
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3714      	adds	r7, #20
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	10000003 	.word	0x10000003

08006ba0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006baa:	4b23      	ldr	r3, [pc, #140]	; (8006c38 <HAL_PWREx_EnableOverDrive+0x98>)
 8006bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bae:	4a22      	ldr	r2, [pc, #136]	; (8006c38 <HAL_PWREx_EnableOverDrive+0x98>)
 8006bb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bb4:	6413      	str	r3, [r2, #64]	; 0x40
 8006bb6:	4b20      	ldr	r3, [pc, #128]	; (8006c38 <HAL_PWREx_EnableOverDrive+0x98>)
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bbe:	603b      	str	r3, [r7, #0]
 8006bc0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006bc2:	4b1e      	ldr	r3, [pc, #120]	; (8006c3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a1d      	ldr	r2, [pc, #116]	; (8006c3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bcc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006bce:	f7fc ffcb 	bl	8003b68 <HAL_GetTick>
 8006bd2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006bd4:	e009      	b.n	8006bea <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006bd6:	f7fc ffc7 	bl	8003b68 <HAL_GetTick>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	1ad3      	subs	r3, r2, r3
 8006be0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006be4:	d901      	bls.n	8006bea <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	e022      	b.n	8006c30 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006bea:	4b14      	ldr	r3, [pc, #80]	; (8006c3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bf6:	d1ee      	bne.n	8006bd6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006bf8:	4b10      	ldr	r3, [pc, #64]	; (8006c3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a0f      	ldr	r2, [pc, #60]	; (8006c3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006bfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c02:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c04:	f7fc ffb0 	bl	8003b68 <HAL_GetTick>
 8006c08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c0a:	e009      	b.n	8006c20 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006c0c:	f7fc ffac 	bl	8003b68 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c1a:	d901      	bls.n	8006c20 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e007      	b.n	8006c30 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c20:	4b06      	ldr	r3, [pc, #24]	; (8006c3c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c2c:	d1ee      	bne.n	8006c0c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3708      	adds	r7, #8
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	40007000 	.word	0x40007000

08006c40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b086      	sub	sp, #24
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d101      	bne.n	8006c56 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e29b      	b.n	800718e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	f000 8087 	beq.w	8006d72 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006c64:	4b96      	ldr	r3, [pc, #600]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f003 030c 	and.w	r3, r3, #12
 8006c6c:	2b04      	cmp	r3, #4
 8006c6e:	d00c      	beq.n	8006c8a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c70:	4b93      	ldr	r3, [pc, #588]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	f003 030c 	and.w	r3, r3, #12
 8006c78:	2b08      	cmp	r3, #8
 8006c7a:	d112      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x62>
 8006c7c:	4b90      	ldr	r3, [pc, #576]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c88:	d10b      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c8a:	4b8d      	ldr	r3, [pc, #564]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d06c      	beq.n	8006d70 <HAL_RCC_OscConfig+0x130>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d168      	bne.n	8006d70 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e275      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006caa:	d106      	bne.n	8006cba <HAL_RCC_OscConfig+0x7a>
 8006cac:	4b84      	ldr	r3, [pc, #528]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a83      	ldr	r2, [pc, #524]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cb6:	6013      	str	r3, [r2, #0]
 8006cb8:	e02e      	b.n	8006d18 <HAL_RCC_OscConfig+0xd8>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d10c      	bne.n	8006cdc <HAL_RCC_OscConfig+0x9c>
 8006cc2:	4b7f      	ldr	r3, [pc, #508]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a7e      	ldr	r2, [pc, #504]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ccc:	6013      	str	r3, [r2, #0]
 8006cce:	4b7c      	ldr	r3, [pc, #496]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a7b      	ldr	r2, [pc, #492]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cd8:	6013      	str	r3, [r2, #0]
 8006cda:	e01d      	b.n	8006d18 <HAL_RCC_OscConfig+0xd8>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ce4:	d10c      	bne.n	8006d00 <HAL_RCC_OscConfig+0xc0>
 8006ce6:	4b76      	ldr	r3, [pc, #472]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a75      	ldr	r2, [pc, #468]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cf0:	6013      	str	r3, [r2, #0]
 8006cf2:	4b73      	ldr	r3, [pc, #460]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a72      	ldr	r2, [pc, #456]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006cf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cfc:	6013      	str	r3, [r2, #0]
 8006cfe:	e00b      	b.n	8006d18 <HAL_RCC_OscConfig+0xd8>
 8006d00:	4b6f      	ldr	r3, [pc, #444]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a6e      	ldr	r2, [pc, #440]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d0a:	6013      	str	r3, [r2, #0]
 8006d0c:	4b6c      	ldr	r3, [pc, #432]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a6b      	ldr	r2, [pc, #428]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d013      	beq.n	8006d48 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d20:	f7fc ff22 	bl	8003b68 <HAL_GetTick>
 8006d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d26:	e008      	b.n	8006d3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d28:	f7fc ff1e 	bl	8003b68 <HAL_GetTick>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	2b64      	cmp	r3, #100	; 0x64
 8006d34:	d901      	bls.n	8006d3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d36:	2303      	movs	r3, #3
 8006d38:	e229      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d3a:	4b61      	ldr	r3, [pc, #388]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d0f0      	beq.n	8006d28 <HAL_RCC_OscConfig+0xe8>
 8006d46:	e014      	b.n	8006d72 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d48:	f7fc ff0e 	bl	8003b68 <HAL_GetTick>
 8006d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d4e:	e008      	b.n	8006d62 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d50:	f7fc ff0a 	bl	8003b68 <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	2b64      	cmp	r3, #100	; 0x64
 8006d5c:	d901      	bls.n	8006d62 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e215      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d62:	4b57      	ldr	r3, [pc, #348]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1f0      	bne.n	8006d50 <HAL_RCC_OscConfig+0x110>
 8006d6e:	e000      	b.n	8006d72 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0302 	and.w	r3, r3, #2
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d069      	beq.n	8006e52 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d7e:	4b50      	ldr	r3, [pc, #320]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f003 030c 	and.w	r3, r3, #12
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00b      	beq.n	8006da2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d8a:	4b4d      	ldr	r3, [pc, #308]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	f003 030c 	and.w	r3, r3, #12
 8006d92:	2b08      	cmp	r3, #8
 8006d94:	d11c      	bne.n	8006dd0 <HAL_RCC_OscConfig+0x190>
 8006d96:	4b4a      	ldr	r3, [pc, #296]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d116      	bne.n	8006dd0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006da2:	4b47      	ldr	r3, [pc, #284]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d005      	beq.n	8006dba <HAL_RCC_OscConfig+0x17a>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	68db      	ldr	r3, [r3, #12]
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d001      	beq.n	8006dba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e1e9      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dba:	4b41      	ldr	r3, [pc, #260]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	00db      	lsls	r3, r3, #3
 8006dc8:	493d      	ldr	r1, [pc, #244]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dce:	e040      	b.n	8006e52 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	68db      	ldr	r3, [r3, #12]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d023      	beq.n	8006e20 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006dd8:	4b39      	ldr	r3, [pc, #228]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a38      	ldr	r2, [pc, #224]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006dde:	f043 0301 	orr.w	r3, r3, #1
 8006de2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006de4:	f7fc fec0 	bl	8003b68 <HAL_GetTick>
 8006de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dea:	e008      	b.n	8006dfe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dec:	f7fc febc 	bl	8003b68 <HAL_GetTick>
 8006df0:	4602      	mov	r2, r0
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	d901      	bls.n	8006dfe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e1c7      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dfe:	4b30      	ldr	r3, [pc, #192]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d0f0      	beq.n	8006dec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e0a:	4b2d      	ldr	r3, [pc, #180]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	00db      	lsls	r3, r3, #3
 8006e18:	4929      	ldr	r1, [pc, #164]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	600b      	str	r3, [r1, #0]
 8006e1e:	e018      	b.n	8006e52 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e20:	4b27      	ldr	r3, [pc, #156]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a26      	ldr	r2, [pc, #152]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e26:	f023 0301 	bic.w	r3, r3, #1
 8006e2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e2c:	f7fc fe9c 	bl	8003b68 <HAL_GetTick>
 8006e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e32:	e008      	b.n	8006e46 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e34:	f7fc fe98 	bl	8003b68 <HAL_GetTick>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	1ad3      	subs	r3, r2, r3
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d901      	bls.n	8006e46 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006e42:	2303      	movs	r3, #3
 8006e44:	e1a3      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e46:	4b1e      	ldr	r3, [pc, #120]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1f0      	bne.n	8006e34 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0308 	and.w	r3, r3, #8
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d038      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d019      	beq.n	8006e9a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e66:	4b16      	ldr	r3, [pc, #88]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e6a:	4a15      	ldr	r2, [pc, #84]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e6c:	f043 0301 	orr.w	r3, r3, #1
 8006e70:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e72:	f7fc fe79 	bl	8003b68 <HAL_GetTick>
 8006e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e78:	e008      	b.n	8006e8c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e7a:	f7fc fe75 	bl	8003b68 <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d901      	bls.n	8006e8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e88:	2303      	movs	r3, #3
 8006e8a:	e180      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e8c:	4b0c      	ldr	r3, [pc, #48]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e90:	f003 0302 	and.w	r3, r3, #2
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d0f0      	beq.n	8006e7a <HAL_RCC_OscConfig+0x23a>
 8006e98:	e01a      	b.n	8006ed0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e9a:	4b09      	ldr	r3, [pc, #36]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006e9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e9e:	4a08      	ldr	r2, [pc, #32]	; (8006ec0 <HAL_RCC_OscConfig+0x280>)
 8006ea0:	f023 0301 	bic.w	r3, r3, #1
 8006ea4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ea6:	f7fc fe5f 	bl	8003b68 <HAL_GetTick>
 8006eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006eac:	e00a      	b.n	8006ec4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006eae:	f7fc fe5b 	bl	8003b68 <HAL_GetTick>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d903      	bls.n	8006ec4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e166      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
 8006ec0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ec4:	4b92      	ldr	r3, [pc, #584]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006ec6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ec8:	f003 0302 	and.w	r3, r3, #2
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1ee      	bne.n	8006eae <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0304 	and.w	r3, r3, #4
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	f000 80a4 	beq.w	8007026 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ede:	4b8c      	ldr	r3, [pc, #560]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10d      	bne.n	8006f06 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eea:	4b89      	ldr	r3, [pc, #548]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eee:	4a88      	ldr	r2, [pc, #544]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8006ef6:	4b86      	ldr	r3, [pc, #536]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006efe:	60bb      	str	r3, [r7, #8]
 8006f00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f02:	2301      	movs	r3, #1
 8006f04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f06:	4b83      	ldr	r3, [pc, #524]	; (8007114 <HAL_RCC_OscConfig+0x4d4>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d118      	bne.n	8006f44 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006f12:	4b80      	ldr	r3, [pc, #512]	; (8007114 <HAL_RCC_OscConfig+0x4d4>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a7f      	ldr	r2, [pc, #508]	; (8007114 <HAL_RCC_OscConfig+0x4d4>)
 8006f18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f1e:	f7fc fe23 	bl	8003b68 <HAL_GetTick>
 8006f22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f24:	e008      	b.n	8006f38 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f26:	f7fc fe1f 	bl	8003b68 <HAL_GetTick>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	2b64      	cmp	r3, #100	; 0x64
 8006f32:	d901      	bls.n	8006f38 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e12a      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f38:	4b76      	ldr	r3, [pc, #472]	; (8007114 <HAL_RCC_OscConfig+0x4d4>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d0f0      	beq.n	8006f26 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d106      	bne.n	8006f5a <HAL_RCC_OscConfig+0x31a>
 8006f4c:	4b70      	ldr	r3, [pc, #448]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f50:	4a6f      	ldr	r2, [pc, #444]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f52:	f043 0301 	orr.w	r3, r3, #1
 8006f56:	6713      	str	r3, [r2, #112]	; 0x70
 8006f58:	e02d      	b.n	8006fb6 <HAL_RCC_OscConfig+0x376>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10c      	bne.n	8006f7c <HAL_RCC_OscConfig+0x33c>
 8006f62:	4b6b      	ldr	r3, [pc, #428]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f66:	4a6a      	ldr	r2, [pc, #424]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f68:	f023 0301 	bic.w	r3, r3, #1
 8006f6c:	6713      	str	r3, [r2, #112]	; 0x70
 8006f6e:	4b68      	ldr	r3, [pc, #416]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f72:	4a67      	ldr	r2, [pc, #412]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f74:	f023 0304 	bic.w	r3, r3, #4
 8006f78:	6713      	str	r3, [r2, #112]	; 0x70
 8006f7a:	e01c      	b.n	8006fb6 <HAL_RCC_OscConfig+0x376>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	2b05      	cmp	r3, #5
 8006f82:	d10c      	bne.n	8006f9e <HAL_RCC_OscConfig+0x35e>
 8006f84:	4b62      	ldr	r3, [pc, #392]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f88:	4a61      	ldr	r2, [pc, #388]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f8a:	f043 0304 	orr.w	r3, r3, #4
 8006f8e:	6713      	str	r3, [r2, #112]	; 0x70
 8006f90:	4b5f      	ldr	r3, [pc, #380]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f94:	4a5e      	ldr	r2, [pc, #376]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006f96:	f043 0301 	orr.w	r3, r3, #1
 8006f9a:	6713      	str	r3, [r2, #112]	; 0x70
 8006f9c:	e00b      	b.n	8006fb6 <HAL_RCC_OscConfig+0x376>
 8006f9e:	4b5c      	ldr	r3, [pc, #368]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa2:	4a5b      	ldr	r2, [pc, #364]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006fa4:	f023 0301 	bic.w	r3, r3, #1
 8006fa8:	6713      	str	r3, [r2, #112]	; 0x70
 8006faa:	4b59      	ldr	r3, [pc, #356]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fae:	4a58      	ldr	r2, [pc, #352]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006fb0:	f023 0304 	bic.w	r3, r3, #4
 8006fb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d015      	beq.n	8006fea <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fbe:	f7fc fdd3 	bl	8003b68 <HAL_GetTick>
 8006fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fc4:	e00a      	b.n	8006fdc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fc6:	f7fc fdcf 	bl	8003b68 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d901      	bls.n	8006fdc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e0d8      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fdc:	4b4c      	ldr	r3, [pc, #304]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8006fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fe0:	f003 0302 	and.w	r3, r3, #2
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d0ee      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x386>
 8006fe8:	e014      	b.n	8007014 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fea:	f7fc fdbd 	bl	8003b68 <HAL_GetTick>
 8006fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ff0:	e00a      	b.n	8007008 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ff2:	f7fc fdb9 	bl	8003b68 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007000:	4293      	cmp	r3, r2
 8007002:	d901      	bls.n	8007008 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007004:	2303      	movs	r3, #3
 8007006:	e0c2      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007008:	4b41      	ldr	r3, [pc, #260]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 800700a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800700c:	f003 0302 	and.w	r3, r3, #2
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1ee      	bne.n	8006ff2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007014:	7dfb      	ldrb	r3, [r7, #23]
 8007016:	2b01      	cmp	r3, #1
 8007018:	d105      	bne.n	8007026 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800701a:	4b3d      	ldr	r3, [pc, #244]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 800701c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800701e:	4a3c      	ldr	r2, [pc, #240]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8007020:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007024:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	2b00      	cmp	r3, #0
 800702c:	f000 80ae 	beq.w	800718c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007030:	4b37      	ldr	r3, [pc, #220]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f003 030c 	and.w	r3, r3, #12
 8007038:	2b08      	cmp	r3, #8
 800703a:	d06d      	beq.n	8007118 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	2b02      	cmp	r3, #2
 8007042:	d14b      	bne.n	80070dc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007044:	4b32      	ldr	r3, [pc, #200]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a31      	ldr	r2, [pc, #196]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 800704a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800704e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007050:	f7fc fd8a 	bl	8003b68 <HAL_GetTick>
 8007054:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007056:	e008      	b.n	800706a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007058:	f7fc fd86 	bl	8003b68 <HAL_GetTick>
 800705c:	4602      	mov	r2, r0
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	2b02      	cmp	r3, #2
 8007064:	d901      	bls.n	800706a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007066:	2303      	movs	r3, #3
 8007068:	e091      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800706a:	4b29      	ldr	r3, [pc, #164]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1f0      	bne.n	8007058 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	69da      	ldr	r2, [r3, #28]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	431a      	orrs	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007084:	019b      	lsls	r3, r3, #6
 8007086:	431a      	orrs	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800708c:	085b      	lsrs	r3, r3, #1
 800708e:	3b01      	subs	r3, #1
 8007090:	041b      	lsls	r3, r3, #16
 8007092:	431a      	orrs	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007098:	061b      	lsls	r3, r3, #24
 800709a:	431a      	orrs	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a0:	071b      	lsls	r3, r3, #28
 80070a2:	491b      	ldr	r1, [pc, #108]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070a8:	4b19      	ldr	r3, [pc, #100]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a18      	ldr	r2, [pc, #96]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 80070ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80070b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070b4:	f7fc fd58 	bl	8003b68 <HAL_GetTick>
 80070b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070ba:	e008      	b.n	80070ce <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070bc:	f7fc fd54 	bl	8003b68 <HAL_GetTick>
 80070c0:	4602      	mov	r2, r0
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d901      	bls.n	80070ce <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	e05f      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070ce:	4b10      	ldr	r3, [pc, #64]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d0f0      	beq.n	80070bc <HAL_RCC_OscConfig+0x47c>
 80070da:	e057      	b.n	800718c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070dc:	4b0c      	ldr	r3, [pc, #48]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a0b      	ldr	r2, [pc, #44]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 80070e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80070e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070e8:	f7fc fd3e 	bl	8003b68 <HAL_GetTick>
 80070ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070ee:	e008      	b.n	8007102 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070f0:	f7fc fd3a 	bl	8003b68 <HAL_GetTick>
 80070f4:	4602      	mov	r2, r0
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d901      	bls.n	8007102 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e045      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007102:	4b03      	ldr	r3, [pc, #12]	; (8007110 <HAL_RCC_OscConfig+0x4d0>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1f0      	bne.n	80070f0 <HAL_RCC_OscConfig+0x4b0>
 800710e:	e03d      	b.n	800718c <HAL_RCC_OscConfig+0x54c>
 8007110:	40023800 	.word	0x40023800
 8007114:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007118:	4b1f      	ldr	r3, [pc, #124]	; (8007198 <HAL_RCC_OscConfig+0x558>)
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	2b01      	cmp	r3, #1
 8007124:	d030      	beq.n	8007188 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007130:	429a      	cmp	r2, r3
 8007132:	d129      	bne.n	8007188 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800713e:	429a      	cmp	r2, r3
 8007140:	d122      	bne.n	8007188 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007148:	4013      	ands	r3, r2
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800714e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007150:	4293      	cmp	r3, r2
 8007152:	d119      	bne.n	8007188 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800715e:	085b      	lsrs	r3, r3, #1
 8007160:	3b01      	subs	r3, #1
 8007162:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007164:	429a      	cmp	r2, r3
 8007166:	d10f      	bne.n	8007188 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007172:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007174:	429a      	cmp	r2, r3
 8007176:	d107      	bne.n	8007188 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007182:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007184:	429a      	cmp	r2, r3
 8007186:	d001      	beq.n	800718c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e000      	b.n	800718e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3718      	adds	r7, #24
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	40023800 	.word	0x40023800

0800719c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b084      	sub	sp, #16
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80071a6:	2300      	movs	r3, #0
 80071a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d101      	bne.n	80071b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e0d0      	b.n	8007356 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071b4:	4b6a      	ldr	r3, [pc, #424]	; (8007360 <HAL_RCC_ClockConfig+0x1c4>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 030f 	and.w	r3, r3, #15
 80071bc:	683a      	ldr	r2, [r7, #0]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d910      	bls.n	80071e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071c2:	4b67      	ldr	r3, [pc, #412]	; (8007360 <HAL_RCC_ClockConfig+0x1c4>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f023 020f 	bic.w	r2, r3, #15
 80071ca:	4965      	ldr	r1, [pc, #404]	; (8007360 <HAL_RCC_ClockConfig+0x1c4>)
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071d2:	4b63      	ldr	r3, [pc, #396]	; (8007360 <HAL_RCC_ClockConfig+0x1c4>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 030f 	and.w	r3, r3, #15
 80071da:	683a      	ldr	r2, [r7, #0]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d001      	beq.n	80071e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e0b8      	b.n	8007356 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0302 	and.w	r3, r3, #2
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d020      	beq.n	8007232 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f003 0304 	and.w	r3, r3, #4
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d005      	beq.n	8007208 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071fc:	4b59      	ldr	r3, [pc, #356]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	4a58      	ldr	r2, [pc, #352]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 8007202:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007206:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 0308 	and.w	r3, r3, #8
 8007210:	2b00      	cmp	r3, #0
 8007212:	d005      	beq.n	8007220 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007214:	4b53      	ldr	r3, [pc, #332]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	4a52      	ldr	r2, [pc, #328]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 800721a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800721e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007220:	4b50      	ldr	r3, [pc, #320]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	494d      	ldr	r1, [pc, #308]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 800722e:	4313      	orrs	r3, r2
 8007230:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f003 0301 	and.w	r3, r3, #1
 800723a:	2b00      	cmp	r3, #0
 800723c:	d040      	beq.n	80072c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	2b01      	cmp	r3, #1
 8007244:	d107      	bne.n	8007256 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007246:	4b47      	ldr	r3, [pc, #284]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d115      	bne.n	800727e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e07f      	b.n	8007356 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	2b02      	cmp	r3, #2
 800725c:	d107      	bne.n	800726e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800725e:	4b41      	ldr	r3, [pc, #260]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007266:	2b00      	cmp	r3, #0
 8007268:	d109      	bne.n	800727e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e073      	b.n	8007356 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800726e:	4b3d      	ldr	r3, [pc, #244]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0302 	and.w	r3, r3, #2
 8007276:	2b00      	cmp	r3, #0
 8007278:	d101      	bne.n	800727e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e06b      	b.n	8007356 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800727e:	4b39      	ldr	r3, [pc, #228]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	f023 0203 	bic.w	r2, r3, #3
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	4936      	ldr	r1, [pc, #216]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 800728c:	4313      	orrs	r3, r2
 800728e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007290:	f7fc fc6a 	bl	8003b68 <HAL_GetTick>
 8007294:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007296:	e00a      	b.n	80072ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007298:	f7fc fc66 	bl	8003b68 <HAL_GetTick>
 800729c:	4602      	mov	r2, r0
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d901      	bls.n	80072ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80072aa:	2303      	movs	r3, #3
 80072ac:	e053      	b.n	8007356 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ae:	4b2d      	ldr	r3, [pc, #180]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f003 020c 	and.w	r2, r3, #12
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	009b      	lsls	r3, r3, #2
 80072bc:	429a      	cmp	r2, r3
 80072be:	d1eb      	bne.n	8007298 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072c0:	4b27      	ldr	r3, [pc, #156]	; (8007360 <HAL_RCC_ClockConfig+0x1c4>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f003 030f 	and.w	r3, r3, #15
 80072c8:	683a      	ldr	r2, [r7, #0]
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d210      	bcs.n	80072f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072ce:	4b24      	ldr	r3, [pc, #144]	; (8007360 <HAL_RCC_ClockConfig+0x1c4>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f023 020f 	bic.w	r2, r3, #15
 80072d6:	4922      	ldr	r1, [pc, #136]	; (8007360 <HAL_RCC_ClockConfig+0x1c4>)
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	4313      	orrs	r3, r2
 80072dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072de:	4b20      	ldr	r3, [pc, #128]	; (8007360 <HAL_RCC_ClockConfig+0x1c4>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 030f 	and.w	r3, r3, #15
 80072e6:	683a      	ldr	r2, [r7, #0]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d001      	beq.n	80072f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	e032      	b.n	8007356 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 0304 	and.w	r3, r3, #4
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d008      	beq.n	800730e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80072fc:	4b19      	ldr	r3, [pc, #100]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	4916      	ldr	r1, [pc, #88]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 800730a:	4313      	orrs	r3, r2
 800730c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f003 0308 	and.w	r3, r3, #8
 8007316:	2b00      	cmp	r3, #0
 8007318:	d009      	beq.n	800732e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800731a:	4b12      	ldr	r3, [pc, #72]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	00db      	lsls	r3, r3, #3
 8007328:	490e      	ldr	r1, [pc, #56]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 800732a:	4313      	orrs	r3, r2
 800732c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800732e:	f000 f821 	bl	8007374 <HAL_RCC_GetSysClockFreq>
 8007332:	4602      	mov	r2, r0
 8007334:	4b0b      	ldr	r3, [pc, #44]	; (8007364 <HAL_RCC_ClockConfig+0x1c8>)
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	091b      	lsrs	r3, r3, #4
 800733a:	f003 030f 	and.w	r3, r3, #15
 800733e:	490a      	ldr	r1, [pc, #40]	; (8007368 <HAL_RCC_ClockConfig+0x1cc>)
 8007340:	5ccb      	ldrb	r3, [r1, r3]
 8007342:	fa22 f303 	lsr.w	r3, r2, r3
 8007346:	4a09      	ldr	r2, [pc, #36]	; (800736c <HAL_RCC_ClockConfig+0x1d0>)
 8007348:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800734a:	4b09      	ldr	r3, [pc, #36]	; (8007370 <HAL_RCC_ClockConfig+0x1d4>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4618      	mov	r0, r3
 8007350:	f7fb ffde 	bl	8003310 <HAL_InitTick>

  return HAL_OK;
 8007354:	2300      	movs	r3, #0
}
 8007356:	4618      	mov	r0, r3
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	40023c00 	.word	0x40023c00
 8007364:	40023800 	.word	0x40023800
 8007368:	08023f48 	.word	0x08023f48
 800736c:	20000004 	.word	0x20000004
 8007370:	20000008 	.word	0x20000008

08007374 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007374:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007378:	b094      	sub	sp, #80	; 0x50
 800737a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800737c:	2300      	movs	r3, #0
 800737e:	647b      	str	r3, [r7, #68]	; 0x44
 8007380:	2300      	movs	r3, #0
 8007382:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007384:	2300      	movs	r3, #0
 8007386:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007388:	2300      	movs	r3, #0
 800738a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800738c:	4b79      	ldr	r3, [pc, #484]	; (8007574 <HAL_RCC_GetSysClockFreq+0x200>)
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	f003 030c 	and.w	r3, r3, #12
 8007394:	2b08      	cmp	r3, #8
 8007396:	d00d      	beq.n	80073b4 <HAL_RCC_GetSysClockFreq+0x40>
 8007398:	2b08      	cmp	r3, #8
 800739a:	f200 80e1 	bhi.w	8007560 <HAL_RCC_GetSysClockFreq+0x1ec>
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d002      	beq.n	80073a8 <HAL_RCC_GetSysClockFreq+0x34>
 80073a2:	2b04      	cmp	r3, #4
 80073a4:	d003      	beq.n	80073ae <HAL_RCC_GetSysClockFreq+0x3a>
 80073a6:	e0db      	b.n	8007560 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80073a8:	4b73      	ldr	r3, [pc, #460]	; (8007578 <HAL_RCC_GetSysClockFreq+0x204>)
 80073aa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80073ac:	e0db      	b.n	8007566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80073ae:	4b73      	ldr	r3, [pc, #460]	; (800757c <HAL_RCC_GetSysClockFreq+0x208>)
 80073b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80073b2:	e0d8      	b.n	8007566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073b4:	4b6f      	ldr	r3, [pc, #444]	; (8007574 <HAL_RCC_GetSysClockFreq+0x200>)
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80073bc:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80073be:	4b6d      	ldr	r3, [pc, #436]	; (8007574 <HAL_RCC_GetSysClockFreq+0x200>)
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d063      	beq.n	8007492 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073ca:	4b6a      	ldr	r3, [pc, #424]	; (8007574 <HAL_RCC_GetSysClockFreq+0x200>)
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	099b      	lsrs	r3, r3, #6
 80073d0:	2200      	movs	r2, #0
 80073d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80073d4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80073d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073dc:	633b      	str	r3, [r7, #48]	; 0x30
 80073de:	2300      	movs	r3, #0
 80073e0:	637b      	str	r3, [r7, #52]	; 0x34
 80073e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80073e6:	4622      	mov	r2, r4
 80073e8:	462b      	mov	r3, r5
 80073ea:	f04f 0000 	mov.w	r0, #0
 80073ee:	f04f 0100 	mov.w	r1, #0
 80073f2:	0159      	lsls	r1, r3, #5
 80073f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073f8:	0150      	lsls	r0, r2, #5
 80073fa:	4602      	mov	r2, r0
 80073fc:	460b      	mov	r3, r1
 80073fe:	4621      	mov	r1, r4
 8007400:	1a51      	subs	r1, r2, r1
 8007402:	6139      	str	r1, [r7, #16]
 8007404:	4629      	mov	r1, r5
 8007406:	eb63 0301 	sbc.w	r3, r3, r1
 800740a:	617b      	str	r3, [r7, #20]
 800740c:	f04f 0200 	mov.w	r2, #0
 8007410:	f04f 0300 	mov.w	r3, #0
 8007414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007418:	4659      	mov	r1, fp
 800741a:	018b      	lsls	r3, r1, #6
 800741c:	4651      	mov	r1, sl
 800741e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007422:	4651      	mov	r1, sl
 8007424:	018a      	lsls	r2, r1, #6
 8007426:	4651      	mov	r1, sl
 8007428:	ebb2 0801 	subs.w	r8, r2, r1
 800742c:	4659      	mov	r1, fp
 800742e:	eb63 0901 	sbc.w	r9, r3, r1
 8007432:	f04f 0200 	mov.w	r2, #0
 8007436:	f04f 0300 	mov.w	r3, #0
 800743a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800743e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007442:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007446:	4690      	mov	r8, r2
 8007448:	4699      	mov	r9, r3
 800744a:	4623      	mov	r3, r4
 800744c:	eb18 0303 	adds.w	r3, r8, r3
 8007450:	60bb      	str	r3, [r7, #8]
 8007452:	462b      	mov	r3, r5
 8007454:	eb49 0303 	adc.w	r3, r9, r3
 8007458:	60fb      	str	r3, [r7, #12]
 800745a:	f04f 0200 	mov.w	r2, #0
 800745e:	f04f 0300 	mov.w	r3, #0
 8007462:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007466:	4629      	mov	r1, r5
 8007468:	024b      	lsls	r3, r1, #9
 800746a:	4621      	mov	r1, r4
 800746c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007470:	4621      	mov	r1, r4
 8007472:	024a      	lsls	r2, r1, #9
 8007474:	4610      	mov	r0, r2
 8007476:	4619      	mov	r1, r3
 8007478:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800747a:	2200      	movs	r2, #0
 800747c:	62bb      	str	r3, [r7, #40]	; 0x28
 800747e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007480:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007484:	f7f9 f950 	bl	8000728 <__aeabi_uldivmod>
 8007488:	4602      	mov	r2, r0
 800748a:	460b      	mov	r3, r1
 800748c:	4613      	mov	r3, r2
 800748e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007490:	e058      	b.n	8007544 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007492:	4b38      	ldr	r3, [pc, #224]	; (8007574 <HAL_RCC_GetSysClockFreq+0x200>)
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	099b      	lsrs	r3, r3, #6
 8007498:	2200      	movs	r2, #0
 800749a:	4618      	mov	r0, r3
 800749c:	4611      	mov	r1, r2
 800749e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80074a2:	623b      	str	r3, [r7, #32]
 80074a4:	2300      	movs	r3, #0
 80074a6:	627b      	str	r3, [r7, #36]	; 0x24
 80074a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80074ac:	4642      	mov	r2, r8
 80074ae:	464b      	mov	r3, r9
 80074b0:	f04f 0000 	mov.w	r0, #0
 80074b4:	f04f 0100 	mov.w	r1, #0
 80074b8:	0159      	lsls	r1, r3, #5
 80074ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074be:	0150      	lsls	r0, r2, #5
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	4641      	mov	r1, r8
 80074c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80074ca:	4649      	mov	r1, r9
 80074cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80074d0:	f04f 0200 	mov.w	r2, #0
 80074d4:	f04f 0300 	mov.w	r3, #0
 80074d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80074dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80074e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80074e4:	ebb2 040a 	subs.w	r4, r2, sl
 80074e8:	eb63 050b 	sbc.w	r5, r3, fp
 80074ec:	f04f 0200 	mov.w	r2, #0
 80074f0:	f04f 0300 	mov.w	r3, #0
 80074f4:	00eb      	lsls	r3, r5, #3
 80074f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074fa:	00e2      	lsls	r2, r4, #3
 80074fc:	4614      	mov	r4, r2
 80074fe:	461d      	mov	r5, r3
 8007500:	4643      	mov	r3, r8
 8007502:	18e3      	adds	r3, r4, r3
 8007504:	603b      	str	r3, [r7, #0]
 8007506:	464b      	mov	r3, r9
 8007508:	eb45 0303 	adc.w	r3, r5, r3
 800750c:	607b      	str	r3, [r7, #4]
 800750e:	f04f 0200 	mov.w	r2, #0
 8007512:	f04f 0300 	mov.w	r3, #0
 8007516:	e9d7 4500 	ldrd	r4, r5, [r7]
 800751a:	4629      	mov	r1, r5
 800751c:	028b      	lsls	r3, r1, #10
 800751e:	4621      	mov	r1, r4
 8007520:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007524:	4621      	mov	r1, r4
 8007526:	028a      	lsls	r2, r1, #10
 8007528:	4610      	mov	r0, r2
 800752a:	4619      	mov	r1, r3
 800752c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800752e:	2200      	movs	r2, #0
 8007530:	61bb      	str	r3, [r7, #24]
 8007532:	61fa      	str	r2, [r7, #28]
 8007534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007538:	f7f9 f8f6 	bl	8000728 <__aeabi_uldivmod>
 800753c:	4602      	mov	r2, r0
 800753e:	460b      	mov	r3, r1
 8007540:	4613      	mov	r3, r2
 8007542:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007544:	4b0b      	ldr	r3, [pc, #44]	; (8007574 <HAL_RCC_GetSysClockFreq+0x200>)
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	0c1b      	lsrs	r3, r3, #16
 800754a:	f003 0303 	and.w	r3, r3, #3
 800754e:	3301      	adds	r3, #1
 8007550:	005b      	lsls	r3, r3, #1
 8007552:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8007554:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007556:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007558:	fbb2 f3f3 	udiv	r3, r2, r3
 800755c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800755e:	e002      	b.n	8007566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007560:	4b05      	ldr	r3, [pc, #20]	; (8007578 <HAL_RCC_GetSysClockFreq+0x204>)
 8007562:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007564:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007566:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007568:	4618      	mov	r0, r3
 800756a:	3750      	adds	r7, #80	; 0x50
 800756c:	46bd      	mov	sp, r7
 800756e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007572:	bf00      	nop
 8007574:	40023800 	.word	0x40023800
 8007578:	00f42400 	.word	0x00f42400
 800757c:	007a1200 	.word	0x007a1200

08007580 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007580:	b480      	push	{r7}
 8007582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007584:	4b03      	ldr	r3, [pc, #12]	; (8007594 <HAL_RCC_GetHCLKFreq+0x14>)
 8007586:	681b      	ldr	r3, [r3, #0]
}
 8007588:	4618      	mov	r0, r3
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	20000004 	.word	0x20000004

08007598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800759c:	f7ff fff0 	bl	8007580 <HAL_RCC_GetHCLKFreq>
 80075a0:	4602      	mov	r2, r0
 80075a2:	4b05      	ldr	r3, [pc, #20]	; (80075b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	0a9b      	lsrs	r3, r3, #10
 80075a8:	f003 0307 	and.w	r3, r3, #7
 80075ac:	4903      	ldr	r1, [pc, #12]	; (80075bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80075ae:	5ccb      	ldrb	r3, [r1, r3]
 80075b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	40023800 	.word	0x40023800
 80075bc:	08023f58 	.word	0x08023f58

080075c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075c4:	f7ff ffdc 	bl	8007580 <HAL_RCC_GetHCLKFreq>
 80075c8:	4602      	mov	r2, r0
 80075ca:	4b05      	ldr	r3, [pc, #20]	; (80075e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	0b5b      	lsrs	r3, r3, #13
 80075d0:	f003 0307 	and.w	r3, r3, #7
 80075d4:	4903      	ldr	r1, [pc, #12]	; (80075e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075d6:	5ccb      	ldrb	r3, [r1, r3]
 80075d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075dc:	4618      	mov	r0, r3
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	40023800 	.word	0x40023800
 80075e4:	08023f58 	.word	0x08023f58

080075e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	220f      	movs	r2, #15
 80075f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80075f8:	4b12      	ldr	r3, [pc, #72]	; (8007644 <HAL_RCC_GetClockConfig+0x5c>)
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f003 0203 	and.w	r2, r3, #3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007604:	4b0f      	ldr	r3, [pc, #60]	; (8007644 <HAL_RCC_GetClockConfig+0x5c>)
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007610:	4b0c      	ldr	r3, [pc, #48]	; (8007644 <HAL_RCC_GetClockConfig+0x5c>)
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800761c:	4b09      	ldr	r3, [pc, #36]	; (8007644 <HAL_RCC_GetClockConfig+0x5c>)
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	08db      	lsrs	r3, r3, #3
 8007622:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800762a:	4b07      	ldr	r3, [pc, #28]	; (8007648 <HAL_RCC_GetClockConfig+0x60>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f003 020f 	and.w	r2, r3, #15
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	601a      	str	r2, [r3, #0]
}
 8007636:	bf00      	nop
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	40023800 	.word	0x40023800
 8007648:	40023c00 	.word	0x40023c00

0800764c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b088      	sub	sp, #32
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007654:	2300      	movs	r3, #0
 8007656:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007658:	2300      	movs	r3, #0
 800765a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800765c:	2300      	movs	r3, #0
 800765e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007660:	2300      	movs	r3, #0
 8007662:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007664:	2300      	movs	r3, #0
 8007666:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 0301 	and.w	r3, r3, #1
 8007670:	2b00      	cmp	r3, #0
 8007672:	d012      	beq.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007674:	4b69      	ldr	r3, [pc, #420]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	4a68      	ldr	r2, [pc, #416]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800767a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800767e:	6093      	str	r3, [r2, #8]
 8007680:	4b66      	ldr	r3, [pc, #408]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007682:	689a      	ldr	r2, [r3, #8]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007688:	4964      	ldr	r1, [pc, #400]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800768a:	4313      	orrs	r3, r2
 800768c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007692:	2b00      	cmp	r3, #0
 8007694:	d101      	bne.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007696:	2301      	movs	r3, #1
 8007698:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d017      	beq.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80076a6:	4b5d      	ldr	r3, [pc, #372]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076b4:	4959      	ldr	r1, [pc, #356]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076c4:	d101      	bne.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80076c6:	2301      	movs	r3, #1
 80076c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d101      	bne.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80076d2:	2301      	movs	r3, #1
 80076d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d017      	beq.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80076e2:	4b4e      	ldr	r3, [pc, #312]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f0:	494a      	ldr	r1, [pc, #296]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076f2:	4313      	orrs	r3, r2
 80076f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007700:	d101      	bne.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007702:	2301      	movs	r3, #1
 8007704:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800770a:	2b00      	cmp	r3, #0
 800770c:	d101      	bne.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800770e:	2301      	movs	r3, #1
 8007710:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800771a:	2b00      	cmp	r3, #0
 800771c:	d001      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800771e:	2301      	movs	r3, #1
 8007720:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 0320 	and.w	r3, r3, #32
 800772a:	2b00      	cmp	r3, #0
 800772c:	f000 808b 	beq.w	8007846 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007730:	4b3a      	ldr	r3, [pc, #232]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007734:	4a39      	ldr	r2, [pc, #228]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800773a:	6413      	str	r3, [r2, #64]	; 0x40
 800773c:	4b37      	ldr	r3, [pc, #220]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800773e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007744:	60bb      	str	r3, [r7, #8]
 8007746:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007748:	4b35      	ldr	r3, [pc, #212]	; (8007820 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a34      	ldr	r2, [pc, #208]	; (8007820 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800774e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007752:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007754:	f7fc fa08 	bl	8003b68 <HAL_GetTick>
 8007758:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800775a:	e008      	b.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800775c:	f7fc fa04 	bl	8003b68 <HAL_GetTick>
 8007760:	4602      	mov	r2, r0
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	2b64      	cmp	r3, #100	; 0x64
 8007768:	d901      	bls.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800776a:	2303      	movs	r3, #3
 800776c:	e38f      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800776e:	4b2c      	ldr	r3, [pc, #176]	; (8007820 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007776:	2b00      	cmp	r3, #0
 8007778:	d0f0      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800777a:	4b28      	ldr	r3, [pc, #160]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800777c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800777e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007782:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d035      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800778e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	429a      	cmp	r2, r3
 8007796:	d02e      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007798:	4b20      	ldr	r3, [pc, #128]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800779a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800779c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077a0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80077a2:	4b1e      	ldr	r3, [pc, #120]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a6:	4a1d      	ldr	r2, [pc, #116]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077ac:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80077ae:	4b1b      	ldr	r3, [pc, #108]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077b2:	4a1a      	ldr	r2, [pc, #104]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077b8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80077ba:	4a18      	ldr	r2, [pc, #96]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80077c0:	4b16      	ldr	r3, [pc, #88]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d114      	bne.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077cc:	f7fc f9cc 	bl	8003b68 <HAL_GetTick>
 80077d0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077d2:	e00a      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077d4:	f7fc f9c8 	bl	8003b68 <HAL_GetTick>
 80077d8:	4602      	mov	r2, r0
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	f241 3288 	movw	r2, #5000	; 0x1388
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d901      	bls.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80077e6:	2303      	movs	r3, #3
 80077e8:	e351      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077ea:	4b0c      	ldr	r3, [pc, #48]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ee:	f003 0302 	and.w	r3, r3, #2
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0ee      	beq.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007802:	d111      	bne.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007804:	4b05      	ldr	r3, [pc, #20]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007810:	4b04      	ldr	r3, [pc, #16]	; (8007824 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007812:	400b      	ands	r3, r1
 8007814:	4901      	ldr	r1, [pc, #4]	; (800781c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007816:	4313      	orrs	r3, r2
 8007818:	608b      	str	r3, [r1, #8]
 800781a:	e00b      	b.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800781c:	40023800 	.word	0x40023800
 8007820:	40007000 	.word	0x40007000
 8007824:	0ffffcff 	.word	0x0ffffcff
 8007828:	4bac      	ldr	r3, [pc, #688]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	4aab      	ldr	r2, [pc, #684]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800782e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007832:	6093      	str	r3, [r2, #8]
 8007834:	4ba9      	ldr	r3, [pc, #676]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007836:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800783c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007840:	49a6      	ldr	r1, [pc, #664]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007842:	4313      	orrs	r3, r2
 8007844:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 0310 	and.w	r3, r3, #16
 800784e:	2b00      	cmp	r3, #0
 8007850:	d010      	beq.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007852:	4ba2      	ldr	r3, [pc, #648]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007854:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007858:	4aa0      	ldr	r2, [pc, #640]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800785a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800785e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007862:	4b9e      	ldr	r3, [pc, #632]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007864:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800786c:	499b      	ldr	r1, [pc, #620]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800786e:	4313      	orrs	r3, r2
 8007870:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800787c:	2b00      	cmp	r3, #0
 800787e:	d00a      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007880:	4b96      	ldr	r3, [pc, #600]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007886:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800788e:	4993      	ldr	r1, [pc, #588]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007890:	4313      	orrs	r3, r2
 8007892:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d00a      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80078a2:	4b8e      	ldr	r3, [pc, #568]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078b0:	498a      	ldr	r1, [pc, #552]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078b2:	4313      	orrs	r3, r2
 80078b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00a      	beq.n	80078da <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80078c4:	4b85      	ldr	r3, [pc, #532]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078d2:	4982      	ldr	r1, [pc, #520]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078d4:	4313      	orrs	r3, r2
 80078d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00a      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80078e6:	4b7d      	ldr	r3, [pc, #500]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078f4:	4979      	ldr	r1, [pc, #484]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078f6:	4313      	orrs	r3, r2
 80078f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00a      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007908:	4b74      	ldr	r3, [pc, #464]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800790a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800790e:	f023 0203 	bic.w	r2, r3, #3
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007916:	4971      	ldr	r1, [pc, #452]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007918:	4313      	orrs	r3, r2
 800791a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007926:	2b00      	cmp	r3, #0
 8007928:	d00a      	beq.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800792a:	4b6c      	ldr	r3, [pc, #432]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800792c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007930:	f023 020c 	bic.w	r2, r3, #12
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007938:	4968      	ldr	r1, [pc, #416]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800793a:	4313      	orrs	r3, r2
 800793c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00a      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800794c:	4b63      	ldr	r3, [pc, #396]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800794e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007952:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800795a:	4960      	ldr	r1, [pc, #384]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800795c:	4313      	orrs	r3, r2
 800795e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800796e:	4b5b      	ldr	r3, [pc, #364]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007974:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800797c:	4957      	ldr	r1, [pc, #348]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800797e:	4313      	orrs	r3, r2
 8007980:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00a      	beq.n	80079a6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007990:	4b52      	ldr	r3, [pc, #328]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007996:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800799e:	494f      	ldr	r1, [pc, #316]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079a0:	4313      	orrs	r3, r2
 80079a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d00a      	beq.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80079b2:	4b4a      	ldr	r3, [pc, #296]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079b8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079c0:	4946      	ldr	r1, [pc, #280]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079c2:	4313      	orrs	r3, r2
 80079c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00a      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80079d4:	4b41      	ldr	r3, [pc, #260]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079da:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079e2:	493e      	ldr	r1, [pc, #248]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079e4:	4313      	orrs	r3, r2
 80079e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00a      	beq.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80079f6:	4b39      	ldr	r3, [pc, #228]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a04:	4935      	ldr	r1, [pc, #212]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a06:	4313      	orrs	r3, r2
 8007a08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00a      	beq.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a18:	4b30      	ldr	r3, [pc, #192]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a1e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007a26:	492d      	ldr	r1, [pc, #180]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d011      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007a3a:	4b28      	ldr	r3, [pc, #160]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a40:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a48:	4924      	ldr	r1, [pc, #144]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007a58:	d101      	bne.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f003 0308 	and.w	r3, r3, #8
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d00a      	beq.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a7a:	4b18      	ldr	r3, [pc, #96]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a80:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a88:	4914      	ldr	r1, [pc, #80]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00b      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007a9c:	4b0f      	ldr	r3, [pc, #60]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aa2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007aac:	490b      	ldr	r1, [pc, #44]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00f      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007ac0:	4b06      	ldr	r3, [pc, #24]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ac6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ad0:	4902      	ldr	r1, [pc, #8]	; (8007adc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007ad8:	e002      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8007ada:	bf00      	nop
 8007adc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00b      	beq.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007aec:	4b8a      	ldr	r3, [pc, #552]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007aee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007af2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007afc:	4986      	ldr	r1, [pc, #536]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007afe:	4313      	orrs	r3, r2
 8007b00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d00b      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007b10:	4b81      	ldr	r3, [pc, #516]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b16:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b20:	497d      	ldr	r1, [pc, #500]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007b28:	69fb      	ldr	r3, [r7, #28]
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d006      	beq.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f000 80d6 	beq.w	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007b3c:	4b76      	ldr	r3, [pc, #472]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a75      	ldr	r2, [pc, #468]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b48:	f7fc f80e 	bl	8003b68 <HAL_GetTick>
 8007b4c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b4e:	e008      	b.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007b50:	f7fc f80a 	bl	8003b68 <HAL_GetTick>
 8007b54:	4602      	mov	r2, r0
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	1ad3      	subs	r3, r2, r3
 8007b5a:	2b64      	cmp	r3, #100	; 0x64
 8007b5c:	d901      	bls.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e195      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b62:	4b6d      	ldr	r3, [pc, #436]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1f0      	bne.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f003 0301 	and.w	r3, r3, #1
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d021      	beq.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x572>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d11d      	bne.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007b82:	4b65      	ldr	r3, [pc, #404]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b88:	0c1b      	lsrs	r3, r3, #16
 8007b8a:	f003 0303 	and.w	r3, r3, #3
 8007b8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007b90:	4b61      	ldr	r3, [pc, #388]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b96:	0e1b      	lsrs	r3, r3, #24
 8007b98:	f003 030f 	and.w	r3, r3, #15
 8007b9c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	019a      	lsls	r2, r3, #6
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	041b      	lsls	r3, r3, #16
 8007ba8:	431a      	orrs	r2, r3
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	061b      	lsls	r3, r3, #24
 8007bae:	431a      	orrs	r2, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	071b      	lsls	r3, r3, #28
 8007bb6:	4958      	ldr	r1, [pc, #352]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d004      	beq.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007bd2:	d00a      	beq.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d02e      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007be8:	d129      	bne.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007bea:	4b4b      	ldr	r3, [pc, #300]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bf0:	0c1b      	lsrs	r3, r3, #16
 8007bf2:	f003 0303 	and.w	r3, r3, #3
 8007bf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007bf8:	4b47      	ldr	r3, [pc, #284]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bfe:	0f1b      	lsrs	r3, r3, #28
 8007c00:	f003 0307 	and.w	r3, r3, #7
 8007c04:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	019a      	lsls	r2, r3, #6
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	041b      	lsls	r3, r3, #16
 8007c10:	431a      	orrs	r2, r3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	061b      	lsls	r3, r3, #24
 8007c18:	431a      	orrs	r2, r3
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	071b      	lsls	r3, r3, #28
 8007c1e:	493e      	ldr	r1, [pc, #248]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c20:	4313      	orrs	r3, r2
 8007c22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007c26:	4b3c      	ldr	r3, [pc, #240]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c2c:	f023 021f 	bic.w	r2, r3, #31
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c34:	3b01      	subs	r3, #1
 8007c36:	4938      	ldr	r1, [pc, #224]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d01d      	beq.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007c4a:	4b33      	ldr	r3, [pc, #204]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c50:	0e1b      	lsrs	r3, r3, #24
 8007c52:	f003 030f 	and.w	r3, r3, #15
 8007c56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007c58:	4b2f      	ldr	r3, [pc, #188]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c5e:	0f1b      	lsrs	r3, r3, #28
 8007c60:	f003 0307 	and.w	r3, r3, #7
 8007c64:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	019a      	lsls	r2, r3, #6
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	041b      	lsls	r3, r3, #16
 8007c72:	431a      	orrs	r2, r3
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	061b      	lsls	r3, r3, #24
 8007c78:	431a      	orrs	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	071b      	lsls	r3, r3, #28
 8007c7e:	4926      	ldr	r1, [pc, #152]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c80:	4313      	orrs	r3, r2
 8007c82:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d011      	beq.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	019a      	lsls	r2, r3, #6
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	691b      	ldr	r3, [r3, #16]
 8007c9c:	041b      	lsls	r3, r3, #16
 8007c9e:	431a      	orrs	r2, r3
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	061b      	lsls	r3, r3, #24
 8007ca6:	431a      	orrs	r2, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	071b      	lsls	r3, r3, #28
 8007cae:	491a      	ldr	r1, [pc, #104]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007cb6:	4b18      	ldr	r3, [pc, #96]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a17      	ldr	r2, [pc, #92]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cbc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007cc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cc2:	f7fb ff51 	bl	8003b68 <HAL_GetTick>
 8007cc6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007cc8:	e008      	b.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007cca:	f7fb ff4d 	bl	8003b68 <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	2b64      	cmp	r3, #100	; 0x64
 8007cd6:	d901      	bls.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	e0d8      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007cdc:	4b0e      	ldr	r3, [pc, #56]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d0f0      	beq.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	f040 80ce 	bne.w	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007cf0:	4b09      	ldr	r3, [pc, #36]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a08      	ldr	r2, [pc, #32]	; (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cfa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cfc:	f7fb ff34 	bl	8003b68 <HAL_GetTick>
 8007d00:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007d02:	e00b      	b.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007d04:	f7fb ff30 	bl	8003b68 <HAL_GetTick>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	2b64      	cmp	r3, #100	; 0x64
 8007d10:	d904      	bls.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e0bb      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007d16:	bf00      	nop
 8007d18:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007d1c:	4b5e      	ldr	r3, [pc, #376]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d28:	d0ec      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d003      	beq.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d009      	beq.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d02e      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d12a      	bne.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007d52:	4b51      	ldr	r3, [pc, #324]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d58:	0c1b      	lsrs	r3, r3, #16
 8007d5a:	f003 0303 	and.w	r3, r3, #3
 8007d5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007d60:	4b4d      	ldr	r3, [pc, #308]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d66:	0f1b      	lsrs	r3, r3, #28
 8007d68:	f003 0307 	and.w	r3, r3, #7
 8007d6c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	695b      	ldr	r3, [r3, #20]
 8007d72:	019a      	lsls	r2, r3, #6
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	041b      	lsls	r3, r3, #16
 8007d78:	431a      	orrs	r2, r3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	699b      	ldr	r3, [r3, #24]
 8007d7e:	061b      	lsls	r3, r3, #24
 8007d80:	431a      	orrs	r2, r3
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	071b      	lsls	r3, r3, #28
 8007d86:	4944      	ldr	r1, [pc, #272]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007d8e:	4b42      	ldr	r3, [pc, #264]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007d90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d94:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d9c:	3b01      	subs	r3, #1
 8007d9e:	021b      	lsls	r3, r3, #8
 8007da0:	493d      	ldr	r1, [pc, #244]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007da2:	4313      	orrs	r3, r2
 8007da4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d022      	beq.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007db8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007dbc:	d11d      	bne.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007dbe:	4b36      	ldr	r3, [pc, #216]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dc4:	0e1b      	lsrs	r3, r3, #24
 8007dc6:	f003 030f 	and.w	r3, r3, #15
 8007dca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007dcc:	4b32      	ldr	r3, [pc, #200]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dd2:	0f1b      	lsrs	r3, r3, #28
 8007dd4:	f003 0307 	and.w	r3, r3, #7
 8007dd8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	695b      	ldr	r3, [r3, #20]
 8007dde:	019a      	lsls	r2, r3, #6
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6a1b      	ldr	r3, [r3, #32]
 8007de4:	041b      	lsls	r3, r3, #16
 8007de6:	431a      	orrs	r2, r3
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	061b      	lsls	r3, r3, #24
 8007dec:	431a      	orrs	r2, r3
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	071b      	lsls	r3, r3, #28
 8007df2:	4929      	ldr	r1, [pc, #164]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0308 	and.w	r3, r3, #8
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d028      	beq.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007e06:	4b24      	ldr	r3, [pc, #144]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e0c:	0e1b      	lsrs	r3, r3, #24
 8007e0e:	f003 030f 	and.w	r3, r3, #15
 8007e12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007e14:	4b20      	ldr	r3, [pc, #128]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e1a:	0c1b      	lsrs	r3, r3, #16
 8007e1c:	f003 0303 	and.w	r3, r3, #3
 8007e20:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	695b      	ldr	r3, [r3, #20]
 8007e26:	019a      	lsls	r2, r3, #6
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	041b      	lsls	r3, r3, #16
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	061b      	lsls	r3, r3, #24
 8007e32:	431a      	orrs	r2, r3
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	071b      	lsls	r3, r3, #28
 8007e3a:	4917      	ldr	r1, [pc, #92]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007e42:	4b15      	ldr	r3, [pc, #84]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e48:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e50:	4911      	ldr	r1, [pc, #68]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007e58:	4b0f      	ldr	r3, [pc, #60]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a0e      	ldr	r2, [pc, #56]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e64:	f7fb fe80 	bl	8003b68 <HAL_GetTick>
 8007e68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007e6a:	e008      	b.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007e6c:	f7fb fe7c 	bl	8003b68 <HAL_GetTick>
 8007e70:	4602      	mov	r2, r0
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	1ad3      	subs	r3, r2, r3
 8007e76:	2b64      	cmp	r3, #100	; 0x64
 8007e78:	d901      	bls.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e007      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007e7e:	4b06      	ldr	r3, [pc, #24]	; (8007e98 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e8a:	d1ef      	bne.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007e8c:	2300      	movs	r3, #0
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3720      	adds	r7, #32
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
 8007e96:	bf00      	nop
 8007e98:	40023800 	.word	0x40023800

08007e9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d101      	bne.n	8007eae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e049      	b.n	8007f42 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d106      	bne.n	8007ec8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 f841 	bl	8007f4a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2202      	movs	r2, #2
 8007ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	3304      	adds	r3, #4
 8007ed8:	4619      	mov	r1, r3
 8007eda:	4610      	mov	r0, r2
 8007edc:	f000 faa6 	bl	800842c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2201      	movs	r2, #1
 8007f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3708      	adds	r7, #8
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b083      	sub	sp, #12
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007f52:	bf00      	nop
 8007f54:	370c      	adds	r7, #12
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
	...

08007f60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d001      	beq.n	8007f78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e054      	b.n	8008022 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2202      	movs	r2, #2
 8007f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68da      	ldr	r2, [r3, #12]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f042 0201 	orr.w	r2, r2, #1
 8007f8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a26      	ldr	r2, [pc, #152]	; (8008030 <HAL_TIM_Base_Start_IT+0xd0>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d022      	beq.n	8007fe0 <HAL_TIM_Base_Start_IT+0x80>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fa2:	d01d      	beq.n	8007fe0 <HAL_TIM_Base_Start_IT+0x80>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a22      	ldr	r2, [pc, #136]	; (8008034 <HAL_TIM_Base_Start_IT+0xd4>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d018      	beq.n	8007fe0 <HAL_TIM_Base_Start_IT+0x80>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a21      	ldr	r2, [pc, #132]	; (8008038 <HAL_TIM_Base_Start_IT+0xd8>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d013      	beq.n	8007fe0 <HAL_TIM_Base_Start_IT+0x80>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a1f      	ldr	r2, [pc, #124]	; (800803c <HAL_TIM_Base_Start_IT+0xdc>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d00e      	beq.n	8007fe0 <HAL_TIM_Base_Start_IT+0x80>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a1e      	ldr	r2, [pc, #120]	; (8008040 <HAL_TIM_Base_Start_IT+0xe0>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d009      	beq.n	8007fe0 <HAL_TIM_Base_Start_IT+0x80>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a1c      	ldr	r2, [pc, #112]	; (8008044 <HAL_TIM_Base_Start_IT+0xe4>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d004      	beq.n	8007fe0 <HAL_TIM_Base_Start_IT+0x80>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a1b      	ldr	r2, [pc, #108]	; (8008048 <HAL_TIM_Base_Start_IT+0xe8>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d115      	bne.n	800800c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	689a      	ldr	r2, [r3, #8]
 8007fe6:	4b19      	ldr	r3, [pc, #100]	; (800804c <HAL_TIM_Base_Start_IT+0xec>)
 8007fe8:	4013      	ands	r3, r2
 8007fea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2b06      	cmp	r3, #6
 8007ff0:	d015      	beq.n	800801e <HAL_TIM_Base_Start_IT+0xbe>
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ff8:	d011      	beq.n	800801e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f042 0201 	orr.w	r2, r2, #1
 8008008:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800800a:	e008      	b.n	800801e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f042 0201 	orr.w	r2, r2, #1
 800801a:	601a      	str	r2, [r3, #0]
 800801c:	e000      	b.n	8008020 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800801e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3714      	adds	r7, #20
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	40010000 	.word	0x40010000
 8008034:	40000400 	.word	0x40000400
 8008038:	40000800 	.word	0x40000800
 800803c:	40000c00 	.word	0x40000c00
 8008040:	40010400 	.word	0x40010400
 8008044:	40014000 	.word	0x40014000
 8008048:	40001800 	.word	0x40001800
 800804c:	00010007 	.word	0x00010007

08008050 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b086      	sub	sp, #24
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e08f      	b.n	8008184 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800806a:	b2db      	uxtb	r3, r3
 800806c:	2b00      	cmp	r3, #0
 800806e:	d106      	bne.n	800807e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7fb fbb5 	bl	80037e8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2202      	movs	r2, #2
 8008082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	6899      	ldr	r1, [r3, #8]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	4b3e      	ldr	r3, [pc, #248]	; (800818c <HAL_TIM_Encoder_Init+0x13c>)
 8008092:	400b      	ands	r3, r1
 8008094:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681a      	ldr	r2, [r3, #0]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	3304      	adds	r3, #4
 800809e:	4619      	mov	r1, r3
 80080a0:	4610      	mov	r0, r2
 80080a2:	f000 f9c3 	bl	800842c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	699b      	ldr	r3, [r3, #24]
 80080b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	6a1b      	ldr	r3, [r3, #32]
 80080bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	697a      	ldr	r2, [r7, #20]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	4b31      	ldr	r3, [pc, #196]	; (8008190 <HAL_TIM_Encoder_Init+0x140>)
 80080cc:	4013      	ands	r3, r2
 80080ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	689a      	ldr	r2, [r3, #8]
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	699b      	ldr	r3, [r3, #24]
 80080d8:	021b      	lsls	r3, r3, #8
 80080da:	4313      	orrs	r3, r2
 80080dc:	693a      	ldr	r2, [r7, #16]
 80080de:	4313      	orrs	r3, r2
 80080e0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	4b2b      	ldr	r3, [pc, #172]	; (8008194 <HAL_TIM_Encoder_Init+0x144>)
 80080e6:	4013      	ands	r3, r2
 80080e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	4b2a      	ldr	r3, [pc, #168]	; (8008198 <HAL_TIM_Encoder_Init+0x148>)
 80080ee:	4013      	ands	r3, r2
 80080f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	68da      	ldr	r2, [r3, #12]
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	69db      	ldr	r3, [r3, #28]
 80080fa:	021b      	lsls	r3, r3, #8
 80080fc:	4313      	orrs	r3, r2
 80080fe:	693a      	ldr	r2, [r7, #16]
 8008100:	4313      	orrs	r3, r2
 8008102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	691b      	ldr	r3, [r3, #16]
 8008108:	011a      	lsls	r2, r3, #4
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	031b      	lsls	r3, r3, #12
 8008110:	4313      	orrs	r3, r2
 8008112:	693a      	ldr	r2, [r7, #16]
 8008114:	4313      	orrs	r3, r2
 8008116:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800811e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008126:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	685a      	ldr	r2, [r3, #4]
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	695b      	ldr	r3, [r3, #20]
 8008130:	011b      	lsls	r3, r3, #4
 8008132:	4313      	orrs	r3, r2
 8008134:	68fa      	ldr	r2, [r7, #12]
 8008136:	4313      	orrs	r3, r2
 8008138:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	697a      	ldr	r2, [r7, #20]
 8008140:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	693a      	ldr	r2, [r7, #16]
 8008148:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68fa      	ldr	r2, [r7, #12]
 8008150:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2201      	movs	r2, #1
 8008156:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2201      	movs	r2, #1
 800815e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2201      	movs	r2, #1
 800816e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2201      	movs	r2, #1
 8008176:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3718      	adds	r7, #24
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	fffebff8 	.word	0xfffebff8
 8008190:	fffffcfc 	.word	0xfffffcfc
 8008194:	fffff3f3 	.word	0xfffff3f3
 8008198:	ffff0f0f 	.word	0xffff0f0f

0800819c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b082      	sub	sp, #8
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	f003 0302 	and.w	r3, r3, #2
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d122      	bne.n	80081f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	f003 0302 	and.w	r3, r3, #2
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d11b      	bne.n	80081f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f06f 0202 	mvn.w	r2, #2
 80081c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2201      	movs	r2, #1
 80081ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	699b      	ldr	r3, [r3, #24]
 80081d6:	f003 0303 	and.w	r3, r3, #3
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 f905 	bl	80083ee <HAL_TIM_IC_CaptureCallback>
 80081e4:	e005      	b.n	80081f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 f8f7 	bl	80083da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 f908 	bl	8008402 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	691b      	ldr	r3, [r3, #16]
 80081fe:	f003 0304 	and.w	r3, r3, #4
 8008202:	2b04      	cmp	r3, #4
 8008204:	d122      	bne.n	800824c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	f003 0304 	and.w	r3, r3, #4
 8008210:	2b04      	cmp	r3, #4
 8008212:	d11b      	bne.n	800824c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f06f 0204 	mvn.w	r2, #4
 800821c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2202      	movs	r2, #2
 8008222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	699b      	ldr	r3, [r3, #24]
 800822a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800822e:	2b00      	cmp	r3, #0
 8008230:	d003      	beq.n	800823a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 f8db 	bl	80083ee <HAL_TIM_IC_CaptureCallback>
 8008238:	e005      	b.n	8008246 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f8cd 	bl	80083da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f000 f8de 	bl	8008402 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2200      	movs	r2, #0
 800824a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	f003 0308 	and.w	r3, r3, #8
 8008256:	2b08      	cmp	r3, #8
 8008258:	d122      	bne.n	80082a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68db      	ldr	r3, [r3, #12]
 8008260:	f003 0308 	and.w	r3, r3, #8
 8008264:	2b08      	cmp	r3, #8
 8008266:	d11b      	bne.n	80082a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f06f 0208 	mvn.w	r2, #8
 8008270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2204      	movs	r2, #4
 8008276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	f003 0303 	and.w	r3, r3, #3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d003      	beq.n	800828e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f8b1 	bl	80083ee <HAL_TIM_IC_CaptureCallback>
 800828c:	e005      	b.n	800829a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f8a3 	bl	80083da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f8b4 	bl	8008402 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2200      	movs	r2, #0
 800829e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	691b      	ldr	r3, [r3, #16]
 80082a6:	f003 0310 	and.w	r3, r3, #16
 80082aa:	2b10      	cmp	r3, #16
 80082ac:	d122      	bne.n	80082f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	68db      	ldr	r3, [r3, #12]
 80082b4:	f003 0310 	and.w	r3, r3, #16
 80082b8:	2b10      	cmp	r3, #16
 80082ba:	d11b      	bne.n	80082f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f06f 0210 	mvn.w	r2, #16
 80082c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2208      	movs	r2, #8
 80082ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	69db      	ldr	r3, [r3, #28]
 80082d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d003      	beq.n	80082e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 f887 	bl	80083ee <HAL_TIM_IC_CaptureCallback>
 80082e0:	e005      	b.n	80082ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 f879 	bl	80083da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f88a 	bl	8008402 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	691b      	ldr	r3, [r3, #16]
 80082fa:	f003 0301 	and.w	r3, r3, #1
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d10e      	bne.n	8008320 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	f003 0301 	and.w	r3, r3, #1
 800830c:	2b01      	cmp	r3, #1
 800830e:	d107      	bne.n	8008320 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f06f 0201 	mvn.w	r2, #1
 8008318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7fa fe58 	bl	8002fd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800832a:	2b80      	cmp	r3, #128	; 0x80
 800832c:	d10e      	bne.n	800834c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008338:	2b80      	cmp	r3, #128	; 0x80
 800833a:	d107      	bne.n	800834c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 f9a8 	bl	800869c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008356:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800835a:	d10e      	bne.n	800837a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008366:	2b80      	cmp	r3, #128	; 0x80
 8008368:	d107      	bne.n	800837a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f99b 	bl	80086b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	691b      	ldr	r3, [r3, #16]
 8008380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008384:	2b40      	cmp	r3, #64	; 0x40
 8008386:	d10e      	bne.n	80083a6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008392:	2b40      	cmp	r3, #64	; 0x40
 8008394:	d107      	bne.n	80083a6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800839e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 f838 	bl	8008416 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	691b      	ldr	r3, [r3, #16]
 80083ac:	f003 0320 	and.w	r3, r3, #32
 80083b0:	2b20      	cmp	r3, #32
 80083b2:	d10e      	bne.n	80083d2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	f003 0320 	and.w	r3, r3, #32
 80083be:	2b20      	cmp	r3, #32
 80083c0:	d107      	bne.n	80083d2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f06f 0220 	mvn.w	r2, #32
 80083ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 f95b 	bl	8008688 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80083d2:	bf00      	nop
 80083d4:	3708      	adds	r7, #8
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80083da:	b480      	push	{r7}
 80083dc:	b083      	sub	sp, #12
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80083e2:	bf00      	nop
 80083e4:	370c      	adds	r7, #12
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr

080083ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80083ee:	b480      	push	{r7}
 80083f0:	b083      	sub	sp, #12
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80083f6:	bf00      	nop
 80083f8:	370c      	adds	r7, #12
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr

08008402 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008402:	b480      	push	{r7}
 8008404:	b083      	sub	sp, #12
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800840a:	bf00      	nop
 800840c:	370c      	adds	r7, #12
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr

08008416 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008416:	b480      	push	{r7}
 8008418:	b083      	sub	sp, #12
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800841e:	bf00      	nop
 8008420:	370c      	adds	r7, #12
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
	...

0800842c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800842c:	b480      	push	{r7}
 800842e:	b085      	sub	sp, #20
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a40      	ldr	r2, [pc, #256]	; (8008540 <TIM_Base_SetConfig+0x114>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d013      	beq.n	800846c <TIM_Base_SetConfig+0x40>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800844a:	d00f      	beq.n	800846c <TIM_Base_SetConfig+0x40>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	4a3d      	ldr	r2, [pc, #244]	; (8008544 <TIM_Base_SetConfig+0x118>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d00b      	beq.n	800846c <TIM_Base_SetConfig+0x40>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a3c      	ldr	r2, [pc, #240]	; (8008548 <TIM_Base_SetConfig+0x11c>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d007      	beq.n	800846c <TIM_Base_SetConfig+0x40>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a3b      	ldr	r2, [pc, #236]	; (800854c <TIM_Base_SetConfig+0x120>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d003      	beq.n	800846c <TIM_Base_SetConfig+0x40>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	4a3a      	ldr	r2, [pc, #232]	; (8008550 <TIM_Base_SetConfig+0x124>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d108      	bne.n	800847e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008472:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	68fa      	ldr	r2, [r7, #12]
 800847a:	4313      	orrs	r3, r2
 800847c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	4a2f      	ldr	r2, [pc, #188]	; (8008540 <TIM_Base_SetConfig+0x114>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d02b      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800848c:	d027      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	4a2c      	ldr	r2, [pc, #176]	; (8008544 <TIM_Base_SetConfig+0x118>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d023      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	4a2b      	ldr	r2, [pc, #172]	; (8008548 <TIM_Base_SetConfig+0x11c>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d01f      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4a2a      	ldr	r2, [pc, #168]	; (800854c <TIM_Base_SetConfig+0x120>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d01b      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a29      	ldr	r2, [pc, #164]	; (8008550 <TIM_Base_SetConfig+0x124>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d017      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4a28      	ldr	r2, [pc, #160]	; (8008554 <TIM_Base_SetConfig+0x128>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d013      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4a27      	ldr	r2, [pc, #156]	; (8008558 <TIM_Base_SetConfig+0x12c>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d00f      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	4a26      	ldr	r2, [pc, #152]	; (800855c <TIM_Base_SetConfig+0x130>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d00b      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4a25      	ldr	r2, [pc, #148]	; (8008560 <TIM_Base_SetConfig+0x134>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d007      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	4a24      	ldr	r2, [pc, #144]	; (8008564 <TIM_Base_SetConfig+0x138>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d003      	beq.n	80084de <TIM_Base_SetConfig+0xb2>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	4a23      	ldr	r2, [pc, #140]	; (8008568 <TIM_Base_SetConfig+0x13c>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d108      	bne.n	80084f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	68fa      	ldr	r2, [r7, #12]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	695b      	ldr	r3, [r3, #20]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	68fa      	ldr	r2, [r7, #12]
 8008502:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	689a      	ldr	r2, [r3, #8]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	4a0a      	ldr	r2, [pc, #40]	; (8008540 <TIM_Base_SetConfig+0x114>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d003      	beq.n	8008524 <TIM_Base_SetConfig+0xf8>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	4a0c      	ldr	r2, [pc, #48]	; (8008550 <TIM_Base_SetConfig+0x124>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d103      	bne.n	800852c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	691a      	ldr	r2, [r3, #16]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	615a      	str	r2, [r3, #20]
}
 8008532:	bf00      	nop
 8008534:	3714      	adds	r7, #20
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr
 800853e:	bf00      	nop
 8008540:	40010000 	.word	0x40010000
 8008544:	40000400 	.word	0x40000400
 8008548:	40000800 	.word	0x40000800
 800854c:	40000c00 	.word	0x40000c00
 8008550:	40010400 	.word	0x40010400
 8008554:	40014000 	.word	0x40014000
 8008558:	40014400 	.word	0x40014400
 800855c:	40014800 	.word	0x40014800
 8008560:	40001800 	.word	0x40001800
 8008564:	40001c00 	.word	0x40001c00
 8008568:	40002000 	.word	0x40002000

0800856c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800856c:	b480      	push	{r7}
 800856e:	b085      	sub	sp, #20
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800857c:	2b01      	cmp	r3, #1
 800857e:	d101      	bne.n	8008584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008580:	2302      	movs	r3, #2
 8008582:	e06d      	b.n	8008660 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2202      	movs	r2, #2
 8008590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a30      	ldr	r2, [pc, #192]	; (800866c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d004      	beq.n	80085b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a2f      	ldr	r2, [pc, #188]	; (8008670 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d108      	bne.n	80085ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80085be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	68fa      	ldr	r2, [r7, #12]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	4313      	orrs	r3, r2
 80085da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68fa      	ldr	r2, [r7, #12]
 80085e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a20      	ldr	r2, [pc, #128]	; (800866c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d022      	beq.n	8008634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085f6:	d01d      	beq.n	8008634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a1d      	ldr	r2, [pc, #116]	; (8008674 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d018      	beq.n	8008634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a1c      	ldr	r2, [pc, #112]	; (8008678 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d013      	beq.n	8008634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a1a      	ldr	r2, [pc, #104]	; (800867c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d00e      	beq.n	8008634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a15      	ldr	r2, [pc, #84]	; (8008670 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d009      	beq.n	8008634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a16      	ldr	r2, [pc, #88]	; (8008680 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d004      	beq.n	8008634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a15      	ldr	r2, [pc, #84]	; (8008684 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d10c      	bne.n	800864e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800863a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	68ba      	ldr	r2, [r7, #8]
 8008642:	4313      	orrs	r3, r2
 8008644:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68ba      	ldr	r2, [r7, #8]
 800864c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2201      	movs	r2, #1
 8008652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2200      	movs	r2, #0
 800865a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800865e:	2300      	movs	r3, #0
}
 8008660:	4618      	mov	r0, r3
 8008662:	3714      	adds	r7, #20
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	40010000 	.word	0x40010000
 8008670:	40010400 	.word	0x40010400
 8008674:	40000400 	.word	0x40000400
 8008678:	40000800 	.word	0x40000800
 800867c:	40000c00 	.word	0x40000c00
 8008680:	40014000 	.word	0x40014000
 8008684:	40001800 	.word	0x40001800

08008688 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086a4:	bf00      	nop
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b083      	sub	sp, #12
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80086b8:	bf00      	nop
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b082      	sub	sp, #8
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d101      	bne.n	80086d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	e040      	b.n	8008758 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d106      	bne.n	80086ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f7fb f924 	bl	8003934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2224      	movs	r2, #36	; 0x24
 80086f0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f022 0201 	bic.w	r2, r2, #1
 8008700:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 fd32 	bl	800916c <UART_SetConfig>
 8008708:	4603      	mov	r3, r0
 800870a:	2b01      	cmp	r3, #1
 800870c:	d101      	bne.n	8008712 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800870e:	2301      	movs	r3, #1
 8008710:	e022      	b.n	8008758 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008716:	2b00      	cmp	r3, #0
 8008718:	d002      	beq.n	8008720 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 ff8a 	bl	8009634 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800872e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	689a      	ldr	r2, [r3, #8]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800873e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f042 0201 	orr.w	r2, r2, #1
 800874e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f001 f811 	bl	8009778 <UART_CheckIdleState>
 8008756:	4603      	mov	r3, r0
}
 8008758:	4618      	mov	r0, r3
 800875a:	3708      	adds	r7, #8
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b08a      	sub	sp, #40	; 0x28
 8008764:	af02      	add	r7, sp, #8
 8008766:	60f8      	str	r0, [r7, #12]
 8008768:	60b9      	str	r1, [r7, #8]
 800876a:	603b      	str	r3, [r7, #0]
 800876c:	4613      	mov	r3, r2
 800876e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008774:	2b20      	cmp	r3, #32
 8008776:	d171      	bne.n	800885c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d002      	beq.n	8008784 <HAL_UART_Transmit+0x24>
 800877e:	88fb      	ldrh	r3, [r7, #6]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d101      	bne.n	8008788 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	e06a      	b.n	800885e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2200      	movs	r2, #0
 800878c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2221      	movs	r2, #33	; 0x21
 8008794:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008796:	f7fb f9e7 	bl	8003b68 <HAL_GetTick>
 800879a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	88fa      	ldrh	r2, [r7, #6]
 80087a0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	88fa      	ldrh	r2, [r7, #6]
 80087a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087b4:	d108      	bne.n	80087c8 <HAL_UART_Transmit+0x68>
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d104      	bne.n	80087c8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80087be:	2300      	movs	r3, #0
 80087c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	61bb      	str	r3, [r7, #24]
 80087c6:	e003      	b.n	80087d0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80087cc:	2300      	movs	r3, #0
 80087ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80087d0:	e02c      	b.n	800882c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	9300      	str	r3, [sp, #0]
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	2200      	movs	r2, #0
 80087da:	2180      	movs	r1, #128	; 0x80
 80087dc:	68f8      	ldr	r0, [r7, #12]
 80087de:	f001 f818 	bl	8009812 <UART_WaitOnFlagUntilTimeout>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d001      	beq.n	80087ec <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80087e8:	2303      	movs	r3, #3
 80087ea:	e038      	b.n	800885e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d10b      	bne.n	800880a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80087f2:	69bb      	ldr	r3, [r7, #24]
 80087f4:	881b      	ldrh	r3, [r3, #0]
 80087f6:	461a      	mov	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008800:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008802:	69bb      	ldr	r3, [r7, #24]
 8008804:	3302      	adds	r3, #2
 8008806:	61bb      	str	r3, [r7, #24]
 8008808:	e007      	b.n	800881a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	781a      	ldrb	r2, [r3, #0]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	3301      	adds	r3, #1
 8008818:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008820:	b29b      	uxth	r3, r3
 8008822:	3b01      	subs	r3, #1
 8008824:	b29a      	uxth	r2, r3
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008832:	b29b      	uxth	r3, r3
 8008834:	2b00      	cmp	r3, #0
 8008836:	d1cc      	bne.n	80087d2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	2200      	movs	r2, #0
 8008840:	2140      	movs	r1, #64	; 0x40
 8008842:	68f8      	ldr	r0, [r7, #12]
 8008844:	f000 ffe5 	bl	8009812 <UART_WaitOnFlagUntilTimeout>
 8008848:	4603      	mov	r3, r0
 800884a:	2b00      	cmp	r3, #0
 800884c:	d001      	beq.n	8008852 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800884e:	2303      	movs	r3, #3
 8008850:	e005      	b.n	800885e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2220      	movs	r2, #32
 8008856:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008858:	2300      	movs	r3, #0
 800885a:	e000      	b.n	800885e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800885c:	2302      	movs	r3, #2
  }
}
 800885e:	4618      	mov	r0, r3
 8008860:	3720      	adds	r7, #32
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
	...

08008868 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b08a      	sub	sp, #40	; 0x28
 800886c:	af00      	add	r7, sp, #0
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	4613      	mov	r3, r2
 8008874:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800887a:	2b20      	cmp	r3, #32
 800887c:	d165      	bne.n	800894a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d002      	beq.n	800888a <HAL_UART_Transmit_DMA+0x22>
 8008884:	88fb      	ldrh	r3, [r7, #6]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d101      	bne.n	800888e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	e05e      	b.n	800894c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	68ba      	ldr	r2, [r7, #8]
 8008892:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	88fa      	ldrh	r2, [r7, #6]
 8008898:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	88fa      	ldrh	r2, [r7, #6]
 80088a0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2200      	movs	r2, #0
 80088a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2221      	movs	r2, #33	; 0x21
 80088b0:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d027      	beq.n	800890a <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088be:	4a25      	ldr	r2, [pc, #148]	; (8008954 <HAL_UART_Transmit_DMA+0xec>)
 80088c0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088c6:	4a24      	ldr	r2, [pc, #144]	; (8008958 <HAL_UART_Transmit_DMA+0xf0>)
 80088c8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088ce:	4a23      	ldr	r2, [pc, #140]	; (800895c <HAL_UART_Transmit_DMA+0xf4>)
 80088d0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088d6:	2200      	movs	r2, #0
 80088d8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088e2:	4619      	mov	r1, r3
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	3328      	adds	r3, #40	; 0x28
 80088ea:	461a      	mov	r2, r3
 80088ec:	88fb      	ldrh	r3, [r7, #6]
 80088ee:	f7fc f957 	bl	8004ba0 <HAL_DMA_Start_IT>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d008      	beq.n	800890a <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2210      	movs	r2, #16
 80088fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2220      	movs	r2, #32
 8008904:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e020      	b.n	800894c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	2240      	movs	r2, #64	; 0x40
 8008910:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	3308      	adds	r3, #8
 8008918:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	e853 3f00 	ldrex	r3, [r3]
 8008920:	613b      	str	r3, [r7, #16]
   return(result);
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008928:	627b      	str	r3, [r7, #36]	; 0x24
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3308      	adds	r3, #8
 8008930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008932:	623a      	str	r2, [r7, #32]
 8008934:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008936:	69f9      	ldr	r1, [r7, #28]
 8008938:	6a3a      	ldr	r2, [r7, #32]
 800893a:	e841 2300 	strex	r3, r2, [r1]
 800893e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008940:	69bb      	ldr	r3, [r7, #24]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1e5      	bne.n	8008912 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8008946:	2300      	movs	r3, #0
 8008948:	e000      	b.n	800894c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800894a:	2302      	movs	r3, #2
  }
}
 800894c:	4618      	mov	r0, r3
 800894e:	3728      	adds	r7, #40	; 0x28
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}
 8008954:	08009bf5 	.word	0x08009bf5
 8008958:	08009c8b 	.word	0x08009c8b
 800895c:	08009e0d 	.word	0x08009e0d

08008960 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b08a      	sub	sp, #40	; 0x28
 8008964:	af00      	add	r7, sp, #0
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	4613      	mov	r3, r2
 800896c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008974:	2b20      	cmp	r3, #32
 8008976:	d132      	bne.n	80089de <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d002      	beq.n	8008984 <HAL_UART_Receive_DMA+0x24>
 800897e:	88fb      	ldrh	r3, [r7, #6]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	e02b      	b.n	80089e0 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2200      	movs	r2, #0
 800898c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008998:	2b00      	cmp	r3, #0
 800899a:	d018      	beq.n	80089ce <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	e853 3f00 	ldrex	r3, [r3]
 80089a8:	613b      	str	r3, [r7, #16]
   return(result);
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80089b0:	627b      	str	r3, [r7, #36]	; 0x24
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	461a      	mov	r2, r3
 80089b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ba:	623b      	str	r3, [r7, #32]
 80089bc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089be:	69f9      	ldr	r1, [r7, #28]
 80089c0:	6a3a      	ldr	r2, [r7, #32]
 80089c2:	e841 2300 	strex	r3, r2, [r1]
 80089c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80089c8:	69bb      	ldr	r3, [r7, #24]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d1e6      	bne.n	800899c <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80089ce:	88fb      	ldrh	r3, [r7, #6]
 80089d0:	461a      	mov	r2, r3
 80089d2:	68b9      	ldr	r1, [r7, #8]
 80089d4:	68f8      	ldr	r0, [r7, #12]
 80089d6:	f000 ffe3 	bl	80099a0 <UART_Start_Receive_DMA>
 80089da:	4603      	mov	r3, r0
 80089dc:	e000      	b.n	80089e0 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 80089de:	2302      	movs	r3, #2
  }
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3728      	adds	r7, #40	; 0x28
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b090      	sub	sp, #64	; 0x40
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80089fc:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a08:	2b80      	cmp	r3, #128	; 0x80
 8008a0a:	d139      	bne.n	8008a80 <HAL_UART_DMAStop+0x98>
 8008a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a0e:	2b21      	cmp	r3, #33	; 0x21
 8008a10:	d136      	bne.n	8008a80 <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	3308      	adds	r3, #8
 8008a18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a1a:	6a3b      	ldr	r3, [r7, #32]
 8008a1c:	e853 3f00 	ldrex	r3, [r3]
 8008a20:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a22:	69fb      	ldr	r3, [r7, #28]
 8008a24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a28:	637b      	str	r3, [r7, #52]	; 0x34
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	3308      	adds	r3, #8
 8008a30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a32:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a34:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a3a:	e841 2300 	strex	r3, r2, [r1]
 8008a3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1e5      	bne.n	8008a12 <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d015      	beq.n	8008a7a <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a52:	4618      	mov	r0, r3
 8008a54:	f7fc f904 	bl	8004c60 <HAL_DMA_Abort>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00d      	beq.n	8008a7a <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7fc fb18 	bl	8005098 <HAL_DMA_GetError>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b20      	cmp	r3, #32
 8008a6c:	d105      	bne.n	8008a7a <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2210      	movs	r2, #16
 8008a72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008a76:	2303      	movs	r3, #3
 8008a78:	e044      	b.n	8008b04 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f001 f830 	bl	8009ae0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	689b      	ldr	r3, [r3, #8]
 8008a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a8a:	2b40      	cmp	r3, #64	; 0x40
 8008a8c:	d139      	bne.n	8008b02 <HAL_UART_DMAStop+0x11a>
 8008a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a90:	2b22      	cmp	r3, #34	; 0x22
 8008a92:	d136      	bne.n	8008b02 <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	3308      	adds	r3, #8
 8008a9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	e853 3f00 	ldrex	r3, [r3]
 8008aa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008aaa:	633b      	str	r3, [r7, #48]	; 0x30
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	3308      	adds	r3, #8
 8008ab2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ab4:	61ba      	str	r2, [r7, #24]
 8008ab6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab8:	6979      	ldr	r1, [r7, #20]
 8008aba:	69ba      	ldr	r2, [r7, #24]
 8008abc:	e841 2300 	strex	r3, r2, [r1]
 8008ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d1e5      	bne.n	8008a94 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d015      	beq.n	8008afc <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f7fc f8c3 	bl	8004c60 <HAL_DMA_Abort>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d00d      	beq.n	8008afc <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7fc fad7 	bl	8005098 <HAL_DMA_GetError>
 8008aea:	4603      	mov	r3, r0
 8008aec:	2b20      	cmp	r3, #32
 8008aee:	d105      	bne.n	8008afc <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2210      	movs	r2, #16
 8008af4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008af8:	2303      	movs	r3, #3
 8008afa:	e003      	b.n	8008b04 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f001 f815 	bl	8009b2c <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3740      	adds	r7, #64	; 0x40
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b0ba      	sub	sp, #232	; 0xe8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	69db      	ldr	r3, [r3, #28]
 8008b1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008b32:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008b36:	f640 030f 	movw	r3, #2063	; 0x80f
 8008b3a:	4013      	ands	r3, r2
 8008b3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008b40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d115      	bne.n	8008b74 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b4c:	f003 0320 	and.w	r3, r3, #32
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d00f      	beq.n	8008b74 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b58:	f003 0320 	and.w	r3, r3, #32
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d009      	beq.n	8008b74 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f000 82ac 	beq.w	80090c2 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	4798      	blx	r3
      }
      return;
 8008b72:	e2a6      	b.n	80090c2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008b74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	f000 8117 	beq.w	8008dac <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008b7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d106      	bne.n	8008b98 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008b8a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008b8e:	4b85      	ldr	r3, [pc, #532]	; (8008da4 <HAL_UART_IRQHandler+0x298>)
 8008b90:	4013      	ands	r3, r2
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f000 810a 	beq.w	8008dac <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008b98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b9c:	f003 0301 	and.w	r3, r3, #1
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d011      	beq.n	8008bc8 <HAL_UART_IRQHandler+0xbc>
 8008ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00b      	beq.n	8008bc8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008bbe:	f043 0201 	orr.w	r2, r3, #1
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bcc:	f003 0302 	and.w	r3, r3, #2
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d011      	beq.n	8008bf8 <HAL_UART_IRQHandler+0xec>
 8008bd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008bd8:	f003 0301 	and.w	r3, r3, #1
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d00b      	beq.n	8008bf8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2202      	movs	r2, #2
 8008be6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008bee:	f043 0204 	orr.w	r2, r3, #4
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bfc:	f003 0304 	and.w	r3, r3, #4
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d011      	beq.n	8008c28 <HAL_UART_IRQHandler+0x11c>
 8008c04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c08:	f003 0301 	and.w	r3, r3, #1
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d00b      	beq.n	8008c28 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2204      	movs	r2, #4
 8008c16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c1e:	f043 0202 	orr.w	r2, r3, #2
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c2c:	f003 0308 	and.w	r3, r3, #8
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d017      	beq.n	8008c64 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c38:	f003 0320 	and.w	r3, r3, #32
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d105      	bne.n	8008c4c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008c40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c44:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d00b      	beq.n	8008c64 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2208      	movs	r2, #8
 8008c52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c5a:	f043 0208 	orr.w	r2, r3, #8
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d012      	beq.n	8008c96 <HAL_UART_IRQHandler+0x18a>
 8008c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00c      	beq.n	8008c96 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c8c:	f043 0220 	orr.w	r2, r3, #32
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f000 8212 	beq.w	80090c6 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ca6:	f003 0320 	and.w	r3, r3, #32
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00d      	beq.n	8008cca <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008cae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008cb2:	f003 0320 	and.w	r3, r3, #32
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d007      	beq.n	8008cca <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d003      	beq.n	8008cca <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008cd0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cde:	2b40      	cmp	r3, #64	; 0x40
 8008ce0:	d005      	beq.n	8008cee <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008ce2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008ce6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d04f      	beq.n	8008d8e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 ff1c 	bl	8009b2c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cfe:	2b40      	cmp	r3, #64	; 0x40
 8008d00:	d141      	bne.n	8008d86 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	3308      	adds	r3, #8
 8008d08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008d10:	e853 3f00 	ldrex	r3, [r3]
 8008d14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008d18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008d1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	3308      	adds	r3, #8
 8008d2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008d2e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008d32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008d3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008d3e:	e841 2300 	strex	r3, r2, [r1]
 8008d42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008d46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d1d9      	bne.n	8008d02 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d013      	beq.n	8008d7e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d5a:	4a13      	ldr	r2, [pc, #76]	; (8008da8 <HAL_UART_IRQHandler+0x29c>)
 8008d5c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d62:	4618      	mov	r0, r3
 8008d64:	f7fb ffec 	bl	8004d40 <HAL_DMA_Abort_IT>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d017      	beq.n	8008d9e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008d78:	4610      	mov	r0, r2
 8008d7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d7c:	e00f      	b.n	8008d9e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 f9d4 	bl	800912c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d84:	e00b      	b.n	8008d9e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f000 f9d0 	bl	800912c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d8c:	e007      	b.n	8008d9e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 f9cc 	bl	800912c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2200      	movs	r2, #0
 8008d98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8008d9c:	e193      	b.n	80090c6 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d9e:	bf00      	nop
    return;
 8008da0:	e191      	b.n	80090c6 <HAL_UART_IRQHandler+0x5ba>
 8008da2:	bf00      	nop
 8008da4:	04000120 	.word	0x04000120
 8008da8:	08009e8b 	.word	0x08009e8b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	f040 814c 	bne.w	800904e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dba:	f003 0310 	and.w	r3, r3, #16
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	f000 8145 	beq.w	800904e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dc8:	f003 0310 	and.w	r3, r3, #16
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	f000 813e 	beq.w	800904e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2210      	movs	r2, #16
 8008dd8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008de4:	2b40      	cmp	r3, #64	; 0x40
 8008de6:	f040 80b6 	bne.w	8008f56 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008df6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f000 8165 	beq.w	80090ca <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008e06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	f080 815d 	bcs.w	80090ca <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008e16:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e1e:	69db      	ldr	r3, [r3, #28]
 8008e20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e24:	f000 8086 	beq.w	8008f34 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008e34:	e853 3f00 	ldrex	r3, [r3]
 8008e38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008e3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008e52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008e56:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008e5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008e62:	e841 2300 	strex	r3, r2, [r1]
 8008e66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008e6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1da      	bne.n	8008e28 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	3308      	adds	r3, #8
 8008e78:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e7c:	e853 3f00 	ldrex	r3, [r3]
 8008e80:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008e82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008e84:	f023 0301 	bic.w	r3, r3, #1
 8008e88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	3308      	adds	r3, #8
 8008e92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008e96:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008e9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e9c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008e9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008ea2:	e841 2300 	strex	r3, r2, [r1]
 8008ea6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008ea8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1e1      	bne.n	8008e72 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3308      	adds	r3, #8
 8008eb4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008eb8:	e853 3f00 	ldrex	r3, [r3]
 8008ebc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008ebe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ec0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ec4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	3308      	adds	r3, #8
 8008ece:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008ed2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008ed4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008ed8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008eda:	e841 2300 	strex	r3, r2, [r1]
 8008ede:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008ee0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1e3      	bne.n	8008eae <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008efc:	e853 3f00 	ldrex	r3, [r3]
 8008f00:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008f02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f04:	f023 0310 	bic.w	r3, r3, #16
 8008f08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	461a      	mov	r2, r3
 8008f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008f16:	65bb      	str	r3, [r7, #88]	; 0x58
 8008f18:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008f1c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008f1e:	e841 2300 	strex	r3, r2, [r1]
 8008f22:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008f24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1e4      	bne.n	8008ef4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f7fb fe96 	bl	8004c60 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2202      	movs	r2, #2
 8008f38:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	1ad3      	subs	r3, r2, r3
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 f8f6 	bl	8009140 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f54:	e0b9      	b.n	80090ca <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	1ad3      	subs	r3, r2, r3
 8008f66:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f000 80ab 	beq.w	80090ce <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8008f78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	f000 80a6 	beq.w	80090ce <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8a:	e853 3f00 	ldrex	r3, [r3]
 8008f8e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008f90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008fa4:	647b      	str	r3, [r7, #68]	; 0x44
 8008fa6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008faa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008fac:	e841 2300 	strex	r3, r2, [r1]
 8008fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008fb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d1e4      	bne.n	8008f82 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	3308      	adds	r3, #8
 8008fbe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc2:	e853 3f00 	ldrex	r3, [r3]
 8008fc6:	623b      	str	r3, [r7, #32]
   return(result);
 8008fc8:	6a3b      	ldr	r3, [r7, #32]
 8008fca:	f023 0301 	bic.w	r3, r3, #1
 8008fce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3308      	adds	r3, #8
 8008fd8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008fdc:	633a      	str	r2, [r7, #48]	; 0x30
 8008fde:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008fe2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fe4:	e841 2300 	strex	r3, r2, [r1]
 8008fe8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d1e3      	bne.n	8008fb8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2220      	movs	r2, #32
 8008ff4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	e853 3f00 	ldrex	r3, [r3]
 8009010:	60fb      	str	r3, [r7, #12]
   return(result);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f023 0310 	bic.w	r3, r3, #16
 8009018:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	461a      	mov	r2, r3
 8009022:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009026:	61fb      	str	r3, [r7, #28]
 8009028:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800902a:	69b9      	ldr	r1, [r7, #24]
 800902c:	69fa      	ldr	r2, [r7, #28]
 800902e:	e841 2300 	strex	r3, r2, [r1]
 8009032:	617b      	str	r3, [r7, #20]
   return(result);
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1e4      	bne.n	8009004 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2202      	movs	r2, #2
 800903e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009040:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009044:	4619      	mov	r1, r3
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 f87a 	bl	8009140 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800904c:	e03f      	b.n	80090ce <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800904e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009052:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009056:	2b00      	cmp	r3, #0
 8009058:	d00e      	beq.n	8009078 <HAL_UART_IRQHandler+0x56c>
 800905a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800905e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009062:	2b00      	cmp	r3, #0
 8009064:	d008      	beq.n	8009078 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800906e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 f871 	bl	8009158 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009076:	e02d      	b.n	80090d4 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800907c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009080:	2b00      	cmp	r3, #0
 8009082:	d00e      	beq.n	80090a2 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800908c:	2b00      	cmp	r3, #0
 800908e:	d008      	beq.n	80090a2 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009094:	2b00      	cmp	r3, #0
 8009096:	d01c      	beq.n	80090d2 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	4798      	blx	r3
    }
    return;
 80090a0:	e017      	b.n	80090d2 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80090a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d012      	beq.n	80090d4 <HAL_UART_IRQHandler+0x5c8>
 80090ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00c      	beq.n	80090d4 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 fefb 	bl	8009eb6 <UART_EndTransmit_IT>
    return;
 80090c0:	e008      	b.n	80090d4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80090c2:	bf00      	nop
 80090c4:	e006      	b.n	80090d4 <HAL_UART_IRQHandler+0x5c8>
    return;
 80090c6:	bf00      	nop
 80090c8:	e004      	b.n	80090d4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80090ca:	bf00      	nop
 80090cc:	e002      	b.n	80090d4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80090ce:	bf00      	nop
 80090d0:	e000      	b.n	80090d4 <HAL_UART_IRQHandler+0x5c8>
    return;
 80090d2:	bf00      	nop
  }

}
 80090d4:	37e8      	adds	r7, #232	; 0xe8
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop

080090dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80090f8:	bf00      	nop
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800910c:	bf00      	nop
 800910e:	370c      	adds	r7, #12
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009120:	bf00      	nop
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	460b      	mov	r3, r1
 800914a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800914c:	bf00      	nop
 800914e:	370c      	adds	r7, #12
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009158:	b480      	push	{r7}
 800915a:	b083      	sub	sp, #12
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009160:	bf00      	nop
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b088      	sub	sp, #32
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009174:	2300      	movs	r3, #0
 8009176:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	689a      	ldr	r2, [r3, #8]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	431a      	orrs	r2, r3
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	695b      	ldr	r3, [r3, #20]
 8009186:	431a      	orrs	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	69db      	ldr	r3, [r3, #28]
 800918c:	4313      	orrs	r3, r2
 800918e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	4ba6      	ldr	r3, [pc, #664]	; (8009430 <UART_SetConfig+0x2c4>)
 8009198:	4013      	ands	r3, r2
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	6812      	ldr	r2, [r2, #0]
 800919e:	6979      	ldr	r1, [r7, #20]
 80091a0:	430b      	orrs	r3, r1
 80091a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	68da      	ldr	r2, [r3, #12]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	430a      	orrs	r2, r1
 80091b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	699b      	ldr	r3, [r3, #24]
 80091be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a1b      	ldr	r3, [r3, #32]
 80091c4:	697a      	ldr	r2, [r7, #20]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	697a      	ldr	r2, [r7, #20]
 80091da:	430a      	orrs	r2, r1
 80091dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a94      	ldr	r2, [pc, #592]	; (8009434 <UART_SetConfig+0x2c8>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d120      	bne.n	800922a <UART_SetConfig+0xbe>
 80091e8:	4b93      	ldr	r3, [pc, #588]	; (8009438 <UART_SetConfig+0x2cc>)
 80091ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091ee:	f003 0303 	and.w	r3, r3, #3
 80091f2:	2b03      	cmp	r3, #3
 80091f4:	d816      	bhi.n	8009224 <UART_SetConfig+0xb8>
 80091f6:	a201      	add	r2, pc, #4	; (adr r2, 80091fc <UART_SetConfig+0x90>)
 80091f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091fc:	0800920d 	.word	0x0800920d
 8009200:	08009219 	.word	0x08009219
 8009204:	08009213 	.word	0x08009213
 8009208:	0800921f 	.word	0x0800921f
 800920c:	2301      	movs	r3, #1
 800920e:	77fb      	strb	r3, [r7, #31]
 8009210:	e150      	b.n	80094b4 <UART_SetConfig+0x348>
 8009212:	2302      	movs	r3, #2
 8009214:	77fb      	strb	r3, [r7, #31]
 8009216:	e14d      	b.n	80094b4 <UART_SetConfig+0x348>
 8009218:	2304      	movs	r3, #4
 800921a:	77fb      	strb	r3, [r7, #31]
 800921c:	e14a      	b.n	80094b4 <UART_SetConfig+0x348>
 800921e:	2308      	movs	r3, #8
 8009220:	77fb      	strb	r3, [r7, #31]
 8009222:	e147      	b.n	80094b4 <UART_SetConfig+0x348>
 8009224:	2310      	movs	r3, #16
 8009226:	77fb      	strb	r3, [r7, #31]
 8009228:	e144      	b.n	80094b4 <UART_SetConfig+0x348>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a83      	ldr	r2, [pc, #524]	; (800943c <UART_SetConfig+0x2d0>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d132      	bne.n	800929a <UART_SetConfig+0x12e>
 8009234:	4b80      	ldr	r3, [pc, #512]	; (8009438 <UART_SetConfig+0x2cc>)
 8009236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800923a:	f003 030c 	and.w	r3, r3, #12
 800923e:	2b0c      	cmp	r3, #12
 8009240:	d828      	bhi.n	8009294 <UART_SetConfig+0x128>
 8009242:	a201      	add	r2, pc, #4	; (adr r2, 8009248 <UART_SetConfig+0xdc>)
 8009244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009248:	0800927d 	.word	0x0800927d
 800924c:	08009295 	.word	0x08009295
 8009250:	08009295 	.word	0x08009295
 8009254:	08009295 	.word	0x08009295
 8009258:	08009289 	.word	0x08009289
 800925c:	08009295 	.word	0x08009295
 8009260:	08009295 	.word	0x08009295
 8009264:	08009295 	.word	0x08009295
 8009268:	08009283 	.word	0x08009283
 800926c:	08009295 	.word	0x08009295
 8009270:	08009295 	.word	0x08009295
 8009274:	08009295 	.word	0x08009295
 8009278:	0800928f 	.word	0x0800928f
 800927c:	2300      	movs	r3, #0
 800927e:	77fb      	strb	r3, [r7, #31]
 8009280:	e118      	b.n	80094b4 <UART_SetConfig+0x348>
 8009282:	2302      	movs	r3, #2
 8009284:	77fb      	strb	r3, [r7, #31]
 8009286:	e115      	b.n	80094b4 <UART_SetConfig+0x348>
 8009288:	2304      	movs	r3, #4
 800928a:	77fb      	strb	r3, [r7, #31]
 800928c:	e112      	b.n	80094b4 <UART_SetConfig+0x348>
 800928e:	2308      	movs	r3, #8
 8009290:	77fb      	strb	r3, [r7, #31]
 8009292:	e10f      	b.n	80094b4 <UART_SetConfig+0x348>
 8009294:	2310      	movs	r3, #16
 8009296:	77fb      	strb	r3, [r7, #31]
 8009298:	e10c      	b.n	80094b4 <UART_SetConfig+0x348>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a68      	ldr	r2, [pc, #416]	; (8009440 <UART_SetConfig+0x2d4>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d120      	bne.n	80092e6 <UART_SetConfig+0x17a>
 80092a4:	4b64      	ldr	r3, [pc, #400]	; (8009438 <UART_SetConfig+0x2cc>)
 80092a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80092aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80092ae:	2b30      	cmp	r3, #48	; 0x30
 80092b0:	d013      	beq.n	80092da <UART_SetConfig+0x16e>
 80092b2:	2b30      	cmp	r3, #48	; 0x30
 80092b4:	d814      	bhi.n	80092e0 <UART_SetConfig+0x174>
 80092b6:	2b20      	cmp	r3, #32
 80092b8:	d009      	beq.n	80092ce <UART_SetConfig+0x162>
 80092ba:	2b20      	cmp	r3, #32
 80092bc:	d810      	bhi.n	80092e0 <UART_SetConfig+0x174>
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d002      	beq.n	80092c8 <UART_SetConfig+0x15c>
 80092c2:	2b10      	cmp	r3, #16
 80092c4:	d006      	beq.n	80092d4 <UART_SetConfig+0x168>
 80092c6:	e00b      	b.n	80092e0 <UART_SetConfig+0x174>
 80092c8:	2300      	movs	r3, #0
 80092ca:	77fb      	strb	r3, [r7, #31]
 80092cc:	e0f2      	b.n	80094b4 <UART_SetConfig+0x348>
 80092ce:	2302      	movs	r3, #2
 80092d0:	77fb      	strb	r3, [r7, #31]
 80092d2:	e0ef      	b.n	80094b4 <UART_SetConfig+0x348>
 80092d4:	2304      	movs	r3, #4
 80092d6:	77fb      	strb	r3, [r7, #31]
 80092d8:	e0ec      	b.n	80094b4 <UART_SetConfig+0x348>
 80092da:	2308      	movs	r3, #8
 80092dc:	77fb      	strb	r3, [r7, #31]
 80092de:	e0e9      	b.n	80094b4 <UART_SetConfig+0x348>
 80092e0:	2310      	movs	r3, #16
 80092e2:	77fb      	strb	r3, [r7, #31]
 80092e4:	e0e6      	b.n	80094b4 <UART_SetConfig+0x348>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a56      	ldr	r2, [pc, #344]	; (8009444 <UART_SetConfig+0x2d8>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d120      	bne.n	8009332 <UART_SetConfig+0x1c6>
 80092f0:	4b51      	ldr	r3, [pc, #324]	; (8009438 <UART_SetConfig+0x2cc>)
 80092f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80092f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80092fa:	2bc0      	cmp	r3, #192	; 0xc0
 80092fc:	d013      	beq.n	8009326 <UART_SetConfig+0x1ba>
 80092fe:	2bc0      	cmp	r3, #192	; 0xc0
 8009300:	d814      	bhi.n	800932c <UART_SetConfig+0x1c0>
 8009302:	2b80      	cmp	r3, #128	; 0x80
 8009304:	d009      	beq.n	800931a <UART_SetConfig+0x1ae>
 8009306:	2b80      	cmp	r3, #128	; 0x80
 8009308:	d810      	bhi.n	800932c <UART_SetConfig+0x1c0>
 800930a:	2b00      	cmp	r3, #0
 800930c:	d002      	beq.n	8009314 <UART_SetConfig+0x1a8>
 800930e:	2b40      	cmp	r3, #64	; 0x40
 8009310:	d006      	beq.n	8009320 <UART_SetConfig+0x1b4>
 8009312:	e00b      	b.n	800932c <UART_SetConfig+0x1c0>
 8009314:	2300      	movs	r3, #0
 8009316:	77fb      	strb	r3, [r7, #31]
 8009318:	e0cc      	b.n	80094b4 <UART_SetConfig+0x348>
 800931a:	2302      	movs	r3, #2
 800931c:	77fb      	strb	r3, [r7, #31]
 800931e:	e0c9      	b.n	80094b4 <UART_SetConfig+0x348>
 8009320:	2304      	movs	r3, #4
 8009322:	77fb      	strb	r3, [r7, #31]
 8009324:	e0c6      	b.n	80094b4 <UART_SetConfig+0x348>
 8009326:	2308      	movs	r3, #8
 8009328:	77fb      	strb	r3, [r7, #31]
 800932a:	e0c3      	b.n	80094b4 <UART_SetConfig+0x348>
 800932c:	2310      	movs	r3, #16
 800932e:	77fb      	strb	r3, [r7, #31]
 8009330:	e0c0      	b.n	80094b4 <UART_SetConfig+0x348>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4a44      	ldr	r2, [pc, #272]	; (8009448 <UART_SetConfig+0x2dc>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d125      	bne.n	8009388 <UART_SetConfig+0x21c>
 800933c:	4b3e      	ldr	r3, [pc, #248]	; (8009438 <UART_SetConfig+0x2cc>)
 800933e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009342:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009346:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800934a:	d017      	beq.n	800937c <UART_SetConfig+0x210>
 800934c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009350:	d817      	bhi.n	8009382 <UART_SetConfig+0x216>
 8009352:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009356:	d00b      	beq.n	8009370 <UART_SetConfig+0x204>
 8009358:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800935c:	d811      	bhi.n	8009382 <UART_SetConfig+0x216>
 800935e:	2b00      	cmp	r3, #0
 8009360:	d003      	beq.n	800936a <UART_SetConfig+0x1fe>
 8009362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009366:	d006      	beq.n	8009376 <UART_SetConfig+0x20a>
 8009368:	e00b      	b.n	8009382 <UART_SetConfig+0x216>
 800936a:	2300      	movs	r3, #0
 800936c:	77fb      	strb	r3, [r7, #31]
 800936e:	e0a1      	b.n	80094b4 <UART_SetConfig+0x348>
 8009370:	2302      	movs	r3, #2
 8009372:	77fb      	strb	r3, [r7, #31]
 8009374:	e09e      	b.n	80094b4 <UART_SetConfig+0x348>
 8009376:	2304      	movs	r3, #4
 8009378:	77fb      	strb	r3, [r7, #31]
 800937a:	e09b      	b.n	80094b4 <UART_SetConfig+0x348>
 800937c:	2308      	movs	r3, #8
 800937e:	77fb      	strb	r3, [r7, #31]
 8009380:	e098      	b.n	80094b4 <UART_SetConfig+0x348>
 8009382:	2310      	movs	r3, #16
 8009384:	77fb      	strb	r3, [r7, #31]
 8009386:	e095      	b.n	80094b4 <UART_SetConfig+0x348>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a2f      	ldr	r2, [pc, #188]	; (800944c <UART_SetConfig+0x2e0>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d125      	bne.n	80093de <UART_SetConfig+0x272>
 8009392:	4b29      	ldr	r3, [pc, #164]	; (8009438 <UART_SetConfig+0x2cc>)
 8009394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009398:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800939c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80093a0:	d017      	beq.n	80093d2 <UART_SetConfig+0x266>
 80093a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80093a6:	d817      	bhi.n	80093d8 <UART_SetConfig+0x26c>
 80093a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093ac:	d00b      	beq.n	80093c6 <UART_SetConfig+0x25a>
 80093ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093b2:	d811      	bhi.n	80093d8 <UART_SetConfig+0x26c>
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d003      	beq.n	80093c0 <UART_SetConfig+0x254>
 80093b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093bc:	d006      	beq.n	80093cc <UART_SetConfig+0x260>
 80093be:	e00b      	b.n	80093d8 <UART_SetConfig+0x26c>
 80093c0:	2301      	movs	r3, #1
 80093c2:	77fb      	strb	r3, [r7, #31]
 80093c4:	e076      	b.n	80094b4 <UART_SetConfig+0x348>
 80093c6:	2302      	movs	r3, #2
 80093c8:	77fb      	strb	r3, [r7, #31]
 80093ca:	e073      	b.n	80094b4 <UART_SetConfig+0x348>
 80093cc:	2304      	movs	r3, #4
 80093ce:	77fb      	strb	r3, [r7, #31]
 80093d0:	e070      	b.n	80094b4 <UART_SetConfig+0x348>
 80093d2:	2308      	movs	r3, #8
 80093d4:	77fb      	strb	r3, [r7, #31]
 80093d6:	e06d      	b.n	80094b4 <UART_SetConfig+0x348>
 80093d8:	2310      	movs	r3, #16
 80093da:	77fb      	strb	r3, [r7, #31]
 80093dc:	e06a      	b.n	80094b4 <UART_SetConfig+0x348>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a1b      	ldr	r2, [pc, #108]	; (8009450 <UART_SetConfig+0x2e4>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d138      	bne.n	800945a <UART_SetConfig+0x2ee>
 80093e8:	4b13      	ldr	r3, [pc, #76]	; (8009438 <UART_SetConfig+0x2cc>)
 80093ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80093ee:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80093f2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80093f6:	d017      	beq.n	8009428 <UART_SetConfig+0x2bc>
 80093f8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80093fc:	d82a      	bhi.n	8009454 <UART_SetConfig+0x2e8>
 80093fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009402:	d00b      	beq.n	800941c <UART_SetConfig+0x2b0>
 8009404:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009408:	d824      	bhi.n	8009454 <UART_SetConfig+0x2e8>
 800940a:	2b00      	cmp	r3, #0
 800940c:	d003      	beq.n	8009416 <UART_SetConfig+0x2aa>
 800940e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009412:	d006      	beq.n	8009422 <UART_SetConfig+0x2b6>
 8009414:	e01e      	b.n	8009454 <UART_SetConfig+0x2e8>
 8009416:	2300      	movs	r3, #0
 8009418:	77fb      	strb	r3, [r7, #31]
 800941a:	e04b      	b.n	80094b4 <UART_SetConfig+0x348>
 800941c:	2302      	movs	r3, #2
 800941e:	77fb      	strb	r3, [r7, #31]
 8009420:	e048      	b.n	80094b4 <UART_SetConfig+0x348>
 8009422:	2304      	movs	r3, #4
 8009424:	77fb      	strb	r3, [r7, #31]
 8009426:	e045      	b.n	80094b4 <UART_SetConfig+0x348>
 8009428:	2308      	movs	r3, #8
 800942a:	77fb      	strb	r3, [r7, #31]
 800942c:	e042      	b.n	80094b4 <UART_SetConfig+0x348>
 800942e:	bf00      	nop
 8009430:	efff69f3 	.word	0xefff69f3
 8009434:	40011000 	.word	0x40011000
 8009438:	40023800 	.word	0x40023800
 800943c:	40004400 	.word	0x40004400
 8009440:	40004800 	.word	0x40004800
 8009444:	40004c00 	.word	0x40004c00
 8009448:	40005000 	.word	0x40005000
 800944c:	40011400 	.word	0x40011400
 8009450:	40007800 	.word	0x40007800
 8009454:	2310      	movs	r3, #16
 8009456:	77fb      	strb	r3, [r7, #31]
 8009458:	e02c      	b.n	80094b4 <UART_SetConfig+0x348>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a72      	ldr	r2, [pc, #456]	; (8009628 <UART_SetConfig+0x4bc>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d125      	bne.n	80094b0 <UART_SetConfig+0x344>
 8009464:	4b71      	ldr	r3, [pc, #452]	; (800962c <UART_SetConfig+0x4c0>)
 8009466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800946a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800946e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009472:	d017      	beq.n	80094a4 <UART_SetConfig+0x338>
 8009474:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009478:	d817      	bhi.n	80094aa <UART_SetConfig+0x33e>
 800947a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800947e:	d00b      	beq.n	8009498 <UART_SetConfig+0x32c>
 8009480:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009484:	d811      	bhi.n	80094aa <UART_SetConfig+0x33e>
 8009486:	2b00      	cmp	r3, #0
 8009488:	d003      	beq.n	8009492 <UART_SetConfig+0x326>
 800948a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800948e:	d006      	beq.n	800949e <UART_SetConfig+0x332>
 8009490:	e00b      	b.n	80094aa <UART_SetConfig+0x33e>
 8009492:	2300      	movs	r3, #0
 8009494:	77fb      	strb	r3, [r7, #31]
 8009496:	e00d      	b.n	80094b4 <UART_SetConfig+0x348>
 8009498:	2302      	movs	r3, #2
 800949a:	77fb      	strb	r3, [r7, #31]
 800949c:	e00a      	b.n	80094b4 <UART_SetConfig+0x348>
 800949e:	2304      	movs	r3, #4
 80094a0:	77fb      	strb	r3, [r7, #31]
 80094a2:	e007      	b.n	80094b4 <UART_SetConfig+0x348>
 80094a4:	2308      	movs	r3, #8
 80094a6:	77fb      	strb	r3, [r7, #31]
 80094a8:	e004      	b.n	80094b4 <UART_SetConfig+0x348>
 80094aa:	2310      	movs	r3, #16
 80094ac:	77fb      	strb	r3, [r7, #31]
 80094ae:	e001      	b.n	80094b4 <UART_SetConfig+0x348>
 80094b0:	2310      	movs	r3, #16
 80094b2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	69db      	ldr	r3, [r3, #28]
 80094b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094bc:	d15b      	bne.n	8009576 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80094be:	7ffb      	ldrb	r3, [r7, #31]
 80094c0:	2b08      	cmp	r3, #8
 80094c2:	d828      	bhi.n	8009516 <UART_SetConfig+0x3aa>
 80094c4:	a201      	add	r2, pc, #4	; (adr r2, 80094cc <UART_SetConfig+0x360>)
 80094c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ca:	bf00      	nop
 80094cc:	080094f1 	.word	0x080094f1
 80094d0:	080094f9 	.word	0x080094f9
 80094d4:	08009501 	.word	0x08009501
 80094d8:	08009517 	.word	0x08009517
 80094dc:	08009507 	.word	0x08009507
 80094e0:	08009517 	.word	0x08009517
 80094e4:	08009517 	.word	0x08009517
 80094e8:	08009517 	.word	0x08009517
 80094ec:	0800950f 	.word	0x0800950f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094f0:	f7fe f852 	bl	8007598 <HAL_RCC_GetPCLK1Freq>
 80094f4:	61b8      	str	r0, [r7, #24]
        break;
 80094f6:	e013      	b.n	8009520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094f8:	f7fe f862 	bl	80075c0 <HAL_RCC_GetPCLK2Freq>
 80094fc:	61b8      	str	r0, [r7, #24]
        break;
 80094fe:	e00f      	b.n	8009520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009500:	4b4b      	ldr	r3, [pc, #300]	; (8009630 <UART_SetConfig+0x4c4>)
 8009502:	61bb      	str	r3, [r7, #24]
        break;
 8009504:	e00c      	b.n	8009520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009506:	f7fd ff35 	bl	8007374 <HAL_RCC_GetSysClockFreq>
 800950a:	61b8      	str	r0, [r7, #24]
        break;
 800950c:	e008      	b.n	8009520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800950e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009512:	61bb      	str	r3, [r7, #24]
        break;
 8009514:	e004      	b.n	8009520 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009516:	2300      	movs	r3, #0
 8009518:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800951a:	2301      	movs	r3, #1
 800951c:	77bb      	strb	r3, [r7, #30]
        break;
 800951e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009520:	69bb      	ldr	r3, [r7, #24]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d074      	beq.n	8009610 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009526:	69bb      	ldr	r3, [r7, #24]
 8009528:	005a      	lsls	r2, r3, #1
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	085b      	lsrs	r3, r3, #1
 8009530:	441a      	add	r2, r3
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	fbb2 f3f3 	udiv	r3, r2, r3
 800953a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	2b0f      	cmp	r3, #15
 8009540:	d916      	bls.n	8009570 <UART_SetConfig+0x404>
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009548:	d212      	bcs.n	8009570 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	b29b      	uxth	r3, r3
 800954e:	f023 030f 	bic.w	r3, r3, #15
 8009552:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	085b      	lsrs	r3, r3, #1
 8009558:	b29b      	uxth	r3, r3
 800955a:	f003 0307 	and.w	r3, r3, #7
 800955e:	b29a      	uxth	r2, r3
 8009560:	89fb      	ldrh	r3, [r7, #14]
 8009562:	4313      	orrs	r3, r2
 8009564:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	89fa      	ldrh	r2, [r7, #14]
 800956c:	60da      	str	r2, [r3, #12]
 800956e:	e04f      	b.n	8009610 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	77bb      	strb	r3, [r7, #30]
 8009574:	e04c      	b.n	8009610 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009576:	7ffb      	ldrb	r3, [r7, #31]
 8009578:	2b08      	cmp	r3, #8
 800957a:	d828      	bhi.n	80095ce <UART_SetConfig+0x462>
 800957c:	a201      	add	r2, pc, #4	; (adr r2, 8009584 <UART_SetConfig+0x418>)
 800957e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009582:	bf00      	nop
 8009584:	080095a9 	.word	0x080095a9
 8009588:	080095b1 	.word	0x080095b1
 800958c:	080095b9 	.word	0x080095b9
 8009590:	080095cf 	.word	0x080095cf
 8009594:	080095bf 	.word	0x080095bf
 8009598:	080095cf 	.word	0x080095cf
 800959c:	080095cf 	.word	0x080095cf
 80095a0:	080095cf 	.word	0x080095cf
 80095a4:	080095c7 	.word	0x080095c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095a8:	f7fd fff6 	bl	8007598 <HAL_RCC_GetPCLK1Freq>
 80095ac:	61b8      	str	r0, [r7, #24]
        break;
 80095ae:	e013      	b.n	80095d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095b0:	f7fe f806 	bl	80075c0 <HAL_RCC_GetPCLK2Freq>
 80095b4:	61b8      	str	r0, [r7, #24]
        break;
 80095b6:	e00f      	b.n	80095d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095b8:	4b1d      	ldr	r3, [pc, #116]	; (8009630 <UART_SetConfig+0x4c4>)
 80095ba:	61bb      	str	r3, [r7, #24]
        break;
 80095bc:	e00c      	b.n	80095d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095be:	f7fd fed9 	bl	8007374 <HAL_RCC_GetSysClockFreq>
 80095c2:	61b8      	str	r0, [r7, #24]
        break;
 80095c4:	e008      	b.n	80095d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095ca:	61bb      	str	r3, [r7, #24]
        break;
 80095cc:	e004      	b.n	80095d8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80095ce:	2300      	movs	r3, #0
 80095d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	77bb      	strb	r3, [r7, #30]
        break;
 80095d6:	bf00      	nop
    }

    if (pclk != 0U)
 80095d8:	69bb      	ldr	r3, [r7, #24]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d018      	beq.n	8009610 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	085a      	lsrs	r2, r3, #1
 80095e4:	69bb      	ldr	r3, [r7, #24]
 80095e6:	441a      	add	r2, r3
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80095f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095f2:	693b      	ldr	r3, [r7, #16]
 80095f4:	2b0f      	cmp	r3, #15
 80095f6:	d909      	bls.n	800960c <UART_SetConfig+0x4a0>
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095fe:	d205      	bcs.n	800960c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	b29a      	uxth	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	60da      	str	r2, [r3, #12]
 800960a:	e001      	b.n	8009610 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800960c:	2301      	movs	r3, #1
 800960e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800961c:	7fbb      	ldrb	r3, [r7, #30]
}
 800961e:	4618      	mov	r0, r3
 8009620:	3720      	adds	r7, #32
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	40007c00 	.word	0x40007c00
 800962c:	40023800 	.word	0x40023800
 8009630:	00f42400 	.word	0x00f42400

08009634 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009634:	b480      	push	{r7}
 8009636:	b083      	sub	sp, #12
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009640:	f003 0301 	and.w	r3, r3, #1
 8009644:	2b00      	cmp	r3, #0
 8009646:	d00a      	beq.n	800965e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	430a      	orrs	r2, r1
 800965c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009662:	f003 0302 	and.w	r3, r3, #2
 8009666:	2b00      	cmp	r3, #0
 8009668:	d00a      	beq.n	8009680 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	430a      	orrs	r2, r1
 800967e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009684:	f003 0304 	and.w	r3, r3, #4
 8009688:	2b00      	cmp	r3, #0
 800968a:	d00a      	beq.n	80096a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	685b      	ldr	r3, [r3, #4]
 8009692:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	430a      	orrs	r2, r1
 80096a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a6:	f003 0308 	and.w	r3, r3, #8
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d00a      	beq.n	80096c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	430a      	orrs	r2, r1
 80096c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c8:	f003 0310 	and.w	r3, r3, #16
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d00a      	beq.n	80096e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	430a      	orrs	r2, r1
 80096e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ea:	f003 0320 	and.w	r3, r3, #32
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00a      	beq.n	8009708 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	430a      	orrs	r2, r1
 8009706:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800970c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009710:	2b00      	cmp	r3, #0
 8009712:	d01a      	beq.n	800974a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	430a      	orrs	r2, r1
 8009728:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800972e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009732:	d10a      	bne.n	800974a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	430a      	orrs	r2, r1
 8009748:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800974e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009752:	2b00      	cmp	r3, #0
 8009754:	d00a      	beq.n	800976c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	430a      	orrs	r2, r1
 800976a:	605a      	str	r2, [r3, #4]
  }
}
 800976c:	bf00      	nop
 800976e:	370c      	adds	r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009776:	4770      	bx	lr

08009778 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b086      	sub	sp, #24
 800977c:	af02      	add	r7, sp, #8
 800977e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009788:	f7fa f9ee 	bl	8003b68 <HAL_GetTick>
 800978c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f003 0308 	and.w	r3, r3, #8
 8009798:	2b08      	cmp	r3, #8
 800979a:	d10e      	bne.n	80097ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800979c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80097a0:	9300      	str	r3, [sp, #0]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f000 f831 	bl	8009812 <UART_WaitOnFlagUntilTimeout>
 80097b0:	4603      	mov	r3, r0
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097b6:	2303      	movs	r3, #3
 80097b8:	e027      	b.n	800980a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f003 0304 	and.w	r3, r3, #4
 80097c4:	2b04      	cmp	r3, #4
 80097c6:	d10e      	bne.n	80097e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80097cc:	9300      	str	r3, [sp, #0]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2200      	movs	r2, #0
 80097d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 f81b 	bl	8009812 <UART_WaitOnFlagUntilTimeout>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d001      	beq.n	80097e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097e2:	2303      	movs	r3, #3
 80097e4:	e011      	b.n	800980a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2220      	movs	r2, #32
 80097ea:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2220      	movs	r2, #32
 80097f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2200      	movs	r2, #0
 80097fe:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8009808:	2300      	movs	r3, #0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3710      	adds	r7, #16
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009812:	b580      	push	{r7, lr}
 8009814:	b09c      	sub	sp, #112	; 0x70
 8009816:	af00      	add	r7, sp, #0
 8009818:	60f8      	str	r0, [r7, #12]
 800981a:	60b9      	str	r1, [r7, #8]
 800981c:	603b      	str	r3, [r7, #0]
 800981e:	4613      	mov	r3, r2
 8009820:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009822:	e0a7      	b.n	8009974 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009824:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009826:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800982a:	f000 80a3 	beq.w	8009974 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800982e:	f7fa f99b 	bl	8003b68 <HAL_GetTick>
 8009832:	4602      	mov	r2, r0
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	1ad3      	subs	r3, r2, r3
 8009838:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800983a:	429a      	cmp	r2, r3
 800983c:	d302      	bcc.n	8009844 <UART_WaitOnFlagUntilTimeout+0x32>
 800983e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009840:	2b00      	cmp	r3, #0
 8009842:	d13f      	bne.n	80098c4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800984a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800984c:	e853 3f00 	ldrex	r3, [r3]
 8009850:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009852:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009854:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009858:	667b      	str	r3, [r7, #100]	; 0x64
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	461a      	mov	r2, r3
 8009860:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009862:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009864:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009866:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009868:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800986a:	e841 2300 	strex	r3, r2, [r1]
 800986e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009870:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009872:	2b00      	cmp	r3, #0
 8009874:	d1e6      	bne.n	8009844 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	3308      	adds	r3, #8
 800987c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009880:	e853 3f00 	ldrex	r3, [r3]
 8009884:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009888:	f023 0301 	bic.w	r3, r3, #1
 800988c:	663b      	str	r3, [r7, #96]	; 0x60
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	3308      	adds	r3, #8
 8009894:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009896:	64ba      	str	r2, [r7, #72]	; 0x48
 8009898:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800989c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800989e:	e841 2300 	strex	r3, r2, [r1]
 80098a2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80098a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d1e5      	bne.n	8009876 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	2220      	movs	r2, #32
 80098ae:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2220      	movs	r2, #32
 80098b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80098c0:	2303      	movs	r3, #3
 80098c2:	e068      	b.n	8009996 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f003 0304 	and.w	r3, r3, #4
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d050      	beq.n	8009974 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	69db      	ldr	r3, [r3, #28]
 80098d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80098dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80098e0:	d148      	bne.n	8009974 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80098ea:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f4:	e853 3f00 	ldrex	r3, [r3]
 80098f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80098fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009900:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	461a      	mov	r2, r3
 8009908:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800990a:	637b      	str	r3, [r7, #52]	; 0x34
 800990c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009910:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009912:	e841 2300 	strex	r3, r2, [r1]
 8009916:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1e6      	bne.n	80098ec <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	3308      	adds	r3, #8
 8009924:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	e853 3f00 	ldrex	r3, [r3]
 800992c:	613b      	str	r3, [r7, #16]
   return(result);
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	f023 0301 	bic.w	r3, r3, #1
 8009934:	66bb      	str	r3, [r7, #104]	; 0x68
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	3308      	adds	r3, #8
 800993c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800993e:	623a      	str	r2, [r7, #32]
 8009940:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009942:	69f9      	ldr	r1, [r7, #28]
 8009944:	6a3a      	ldr	r2, [r7, #32]
 8009946:	e841 2300 	strex	r3, r2, [r1]
 800994a:	61bb      	str	r3, [r7, #24]
   return(result);
 800994c:	69bb      	ldr	r3, [r7, #24]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d1e5      	bne.n	800991e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	2220      	movs	r2, #32
 8009956:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2220      	movs	r2, #32
 800995c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2220      	movs	r2, #32
 8009964:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2200      	movs	r2, #0
 800996c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8009970:	2303      	movs	r3, #3
 8009972:	e010      	b.n	8009996 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	69da      	ldr	r2, [r3, #28]
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	4013      	ands	r3, r2
 800997e:	68ba      	ldr	r2, [r7, #8]
 8009980:	429a      	cmp	r2, r3
 8009982:	bf0c      	ite	eq
 8009984:	2301      	moveq	r3, #1
 8009986:	2300      	movne	r3, #0
 8009988:	b2db      	uxtb	r3, r3
 800998a:	461a      	mov	r2, r3
 800998c:	79fb      	ldrb	r3, [r7, #7]
 800998e:	429a      	cmp	r2, r3
 8009990:	f43f af48 	beq.w	8009824 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	3770      	adds	r7, #112	; 0x70
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
	...

080099a0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b096      	sub	sp, #88	; 0x58
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	60b9      	str	r1, [r7, #8]
 80099aa:	4613      	mov	r3, r2
 80099ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	68ba      	ldr	r2, [r7, #8]
 80099b2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	88fa      	ldrh	r2, [r7, #6]
 80099b8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2200      	movs	r2, #0
 80099c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	2222      	movs	r2, #34	; 0x22
 80099c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d028      	beq.n	8009a26 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099d8:	4a3e      	ldr	r2, [pc, #248]	; (8009ad4 <UART_Start_Receive_DMA+0x134>)
 80099da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099e0:	4a3d      	ldr	r2, [pc, #244]	; (8009ad8 <UART_Start_Receive_DMA+0x138>)
 80099e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099e8:	4a3c      	ldr	r2, [pc, #240]	; (8009adc <UART_Start_Receive_DMA+0x13c>)
 80099ea:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099f0:	2200      	movs	r2, #0
 80099f2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	3324      	adds	r3, #36	; 0x24
 80099fe:	4619      	mov	r1, r3
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a04:	461a      	mov	r2, r3
 8009a06:	88fb      	ldrh	r3, [r7, #6]
 8009a08:	f7fb f8ca 	bl	8004ba0 <HAL_DMA_Start_IT>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d009      	beq.n	8009a26 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2210      	movs	r2, #16
 8009a16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2220      	movs	r2, #32
 8009a1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	e051      	b.n	8009aca <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	691b      	ldr	r3, [r3, #16]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d018      	beq.n	8009a60 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a36:	e853 3f00 	ldrex	r3, [r3]
 8009a3a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a42:	657b      	str	r3, [r7, #84]	; 0x54
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	461a      	mov	r2, r3
 8009a4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a4e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a50:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009a52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a54:	e841 2300 	strex	r3, r2, [r1]
 8009a58:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009a5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d1e6      	bne.n	8009a2e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	3308      	adds	r3, #8
 8009a66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a6a:	e853 3f00 	ldrex	r3, [r3]
 8009a6e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a72:	f043 0301 	orr.w	r3, r3, #1
 8009a76:	653b      	str	r3, [r7, #80]	; 0x50
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	3308      	adds	r3, #8
 8009a7e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009a80:	637a      	str	r2, [r7, #52]	; 0x34
 8009a82:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a84:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009a86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a88:	e841 2300 	strex	r3, r2, [r1]
 8009a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d1e5      	bne.n	8009a60 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	3308      	adds	r3, #8
 8009a9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	e853 3f00 	ldrex	r3, [r3]
 8009aa2:	613b      	str	r3, [r7, #16]
   return(result);
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	3308      	adds	r3, #8
 8009ab2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009ab4:	623a      	str	r2, [r7, #32]
 8009ab6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab8:	69f9      	ldr	r1, [r7, #28]
 8009aba:	6a3a      	ldr	r2, [r7, #32]
 8009abc:	e841 2300 	strex	r3, r2, [r1]
 8009ac0:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ac2:	69bb      	ldr	r3, [r7, #24]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d1e5      	bne.n	8009a94 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8009ac8:	2300      	movs	r3, #0
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3758      	adds	r7, #88	; 0x58
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	08009ca7 	.word	0x08009ca7
 8009ad8:	08009dcf 	.word	0x08009dcf
 8009adc:	08009e0d 	.word	0x08009e0d

08009ae0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b089      	sub	sp, #36	; 0x24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	e853 3f00 	ldrex	r3, [r3]
 8009af4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009afc:	61fb      	str	r3, [r7, #28]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	461a      	mov	r2, r3
 8009b04:	69fb      	ldr	r3, [r7, #28]
 8009b06:	61bb      	str	r3, [r7, #24]
 8009b08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b0a:	6979      	ldr	r1, [r7, #20]
 8009b0c:	69ba      	ldr	r2, [r7, #24]
 8009b0e:	e841 2300 	strex	r3, r2, [r1]
 8009b12:	613b      	str	r3, [r7, #16]
   return(result);
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d1e6      	bne.n	8009ae8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2220      	movs	r2, #32
 8009b1e:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8009b20:	bf00      	nop
 8009b22:	3724      	adds	r7, #36	; 0x24
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b095      	sub	sp, #84	; 0x54
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b3c:	e853 3f00 	ldrex	r3, [r3]
 8009b40:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009b48:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	461a      	mov	r2, r3
 8009b50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b52:	643b      	str	r3, [r7, #64]	; 0x40
 8009b54:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b56:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009b58:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009b5a:	e841 2300 	strex	r3, r2, [r1]
 8009b5e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1e6      	bne.n	8009b34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	3308      	adds	r3, #8
 8009b6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b6e:	6a3b      	ldr	r3, [r7, #32]
 8009b70:	e853 3f00 	ldrex	r3, [r3]
 8009b74:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	f023 0301 	bic.w	r3, r3, #1
 8009b7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	3308      	adds	r3, #8
 8009b84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b86:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009b88:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b8a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b8e:	e841 2300 	strex	r3, r2, [r1]
 8009b92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d1e5      	bne.n	8009b66 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d118      	bne.n	8009bd4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	e853 3f00 	ldrex	r3, [r3]
 8009bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	f023 0310 	bic.w	r3, r3, #16
 8009bb6:	647b      	str	r3, [r7, #68]	; 0x44
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009bc0:	61bb      	str	r3, [r7, #24]
 8009bc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc4:	6979      	ldr	r1, [r7, #20]
 8009bc6:	69ba      	ldr	r2, [r7, #24]
 8009bc8:	e841 2300 	strex	r3, r2, [r1]
 8009bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1e6      	bne.n	8009ba2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2220      	movs	r2, #32
 8009bd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2200      	movs	r2, #0
 8009be0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2200      	movs	r2, #0
 8009be6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009be8:	bf00      	nop
 8009bea:	3754      	adds	r7, #84	; 0x54
 8009bec:	46bd      	mov	sp, r7
 8009bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf2:	4770      	bx	lr

08009bf4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b090      	sub	sp, #64	; 0x40
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c00:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	69db      	ldr	r3, [r3, #28]
 8009c06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c0a:	d037      	beq.n	8009c7c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8009c0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c0e:	2200      	movs	r2, #0
 8009c10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	3308      	adds	r3, #8
 8009c1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c1e:	e853 3f00 	ldrex	r3, [r3]
 8009c22:	623b      	str	r3, [r7, #32]
   return(result);
 8009c24:	6a3b      	ldr	r3, [r7, #32]
 8009c26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8009c2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	3308      	adds	r3, #8
 8009c32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c34:	633a      	str	r2, [r7, #48]	; 0x30
 8009c36:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009c3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c3c:	e841 2300 	strex	r3, r2, [r1]
 8009c40:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d1e5      	bne.n	8009c14 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	e853 3f00 	ldrex	r3, [r3]
 8009c54:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8009c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	461a      	mov	r2, r3
 8009c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c66:	61fb      	str	r3, [r7, #28]
 8009c68:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c6a:	69b9      	ldr	r1, [r7, #24]
 8009c6c:	69fa      	ldr	r2, [r7, #28]
 8009c6e:	e841 2300 	strex	r3, r2, [r1]
 8009c72:	617b      	str	r3, [r7, #20]
   return(result);
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d1e6      	bne.n	8009c48 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c7a:	e002      	b.n	8009c82 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8009c7c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009c7e:	f7ff fa2d 	bl	80090dc <HAL_UART_TxCpltCallback>
}
 8009c82:	bf00      	nop
 8009c84:	3740      	adds	r7, #64	; 0x40
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}

08009c8a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c8a:	b580      	push	{r7, lr}
 8009c8c:	b084      	sub	sp, #16
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c96:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009c98:	68f8      	ldr	r0, [r7, #12]
 8009c9a:	f7ff fa29 	bl	80090f0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c9e:	bf00      	nop
 8009ca0:	3710      	adds	r7, #16
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}

08009ca6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009ca6:	b580      	push	{r7, lr}
 8009ca8:	b09c      	sub	sp, #112	; 0x70
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cb2:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	69db      	ldr	r3, [r3, #28]
 8009cb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009cbc:	d071      	beq.n	8009da2 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009cbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cce:	e853 3f00 	ldrex	r3, [r3]
 8009cd2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009cd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009cd6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009cda:	66bb      	str	r3, [r7, #104]	; 0x68
 8009cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009ce4:	65bb      	str	r3, [r7, #88]	; 0x58
 8009ce6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009cea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009cec:	e841 2300 	strex	r3, r2, [r1]
 8009cf0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009cf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d1e6      	bne.n	8009cc6 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	3308      	adds	r3, #8
 8009cfe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d02:	e853 3f00 	ldrex	r3, [r3]
 8009d06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009d08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d0a:	f023 0301 	bic.w	r3, r3, #1
 8009d0e:	667b      	str	r3, [r7, #100]	; 0x64
 8009d10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	3308      	adds	r3, #8
 8009d16:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009d18:	647a      	str	r2, [r7, #68]	; 0x44
 8009d1a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009d1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d20:	e841 2300 	strex	r3, r2, [r1]
 8009d24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009d26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d1e5      	bne.n	8009cf8 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	3308      	adds	r3, #8
 8009d32:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d36:	e853 3f00 	ldrex	r3, [r3]
 8009d3a:	623b      	str	r3, [r7, #32]
   return(result);
 8009d3c:	6a3b      	ldr	r3, [r7, #32]
 8009d3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d42:	663b      	str	r3, [r7, #96]	; 0x60
 8009d44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	3308      	adds	r3, #8
 8009d4a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009d4c:	633a      	str	r2, [r7, #48]	; 0x30
 8009d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009d52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d54:	e841 2300 	strex	r3, r2, [r1]
 8009d58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d1e5      	bne.n	8009d2c <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009d60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d62:	2220      	movs	r2, #32
 8009d64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d6c:	2b01      	cmp	r3, #1
 8009d6e:	d118      	bne.n	8009da2 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	e853 3f00 	ldrex	r3, [r3]
 8009d7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f023 0310 	bic.w	r3, r3, #16
 8009d84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d8e:	61fb      	str	r3, [r7, #28]
 8009d90:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d92:	69b9      	ldr	r1, [r7, #24]
 8009d94:	69fa      	ldr	r2, [r7, #28]
 8009d96:	e841 2300 	strex	r3, r2, [r1]
 8009d9a:	617b      	str	r3, [r7, #20]
   return(result);
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d1e6      	bne.n	8009d70 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009da2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009da4:	2200      	movs	r2, #0
 8009da6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009da8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009daa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d107      	bne.n	8009dc0 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009db0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009db2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009db6:	4619      	mov	r1, r3
 8009db8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009dba:	f7ff f9c1 	bl	8009140 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009dbe:	e002      	b.n	8009dc6 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009dc0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009dc2:	f7ff f99f 	bl	8009104 <HAL_UART_RxCpltCallback>
}
 8009dc6:	bf00      	nop
 8009dc8:	3770      	adds	r7, #112	; 0x70
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}

08009dce <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009dce:	b580      	push	{r7, lr}
 8009dd0:	b084      	sub	sp, #16
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dda:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	2201      	movs	r2, #1
 8009de0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009de6:	2b01      	cmp	r3, #1
 8009de8:	d109      	bne.n	8009dfe <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009df0:	085b      	lsrs	r3, r3, #1
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	4619      	mov	r1, r3
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	f7ff f9a2 	bl	8009140 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009dfc:	e002      	b.n	8009e04 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009dfe:	68f8      	ldr	r0, [r7, #12]
 8009e00:	f7ff f98a 	bl	8009118 <HAL_UART_RxHalfCpltCallback>
}
 8009e04:	bf00      	nop
 8009e06:	3710      	adds	r7, #16
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b086      	sub	sp, #24
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e18:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e1e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e26:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e32:	2b80      	cmp	r3, #128	; 0x80
 8009e34:	d109      	bne.n	8009e4a <UART_DMAError+0x3e>
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	2b21      	cmp	r3, #33	; 0x21
 8009e3a:	d106      	bne.n	8009e4a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009e3c:	697b      	ldr	r3, [r7, #20]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8009e44:	6978      	ldr	r0, [r7, #20]
 8009e46:	f7ff fe4b 	bl	8009ae0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e54:	2b40      	cmp	r3, #64	; 0x40
 8009e56:	d109      	bne.n	8009e6c <UART_DMAError+0x60>
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2b22      	cmp	r3, #34	; 0x22
 8009e5c:	d106      	bne.n	8009e6c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009e66:	6978      	ldr	r0, [r7, #20]
 8009e68:	f7ff fe60 	bl	8009b2c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e72:	f043 0210 	orr.w	r2, r3, #16
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e7c:	6978      	ldr	r0, [r7, #20]
 8009e7e:	f7ff f955 	bl	800912c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e82:	bf00      	nop
 8009e84:	3718      	adds	r7, #24
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}

08009e8a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009e8a:	b580      	push	{r7, lr}
 8009e8c:	b084      	sub	sp, #16
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	f7ff f93f 	bl	800912c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009eae:	bf00      	nop
 8009eb0:	3710      	adds	r7, #16
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b088      	sub	sp, #32
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	e853 3f00 	ldrex	r3, [r3]
 8009eca:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ed2:	61fb      	str	r3, [r7, #28]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	461a      	mov	r2, r3
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	61bb      	str	r3, [r7, #24]
 8009ede:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee0:	6979      	ldr	r1, [r7, #20]
 8009ee2:	69ba      	ldr	r2, [r7, #24]
 8009ee4:	e841 2300 	strex	r3, r2, [r1]
 8009ee8:	613b      	str	r3, [r7, #16]
   return(result);
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d1e6      	bne.n	8009ebe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2220      	movs	r2, #32
 8009ef4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f7ff f8ed 	bl	80090dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f02:	bf00      	nop
 8009f04:	3720      	adds	r7, #32
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}
	...

08009f0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009f0c:	b084      	sub	sp, #16
 8009f0e:	b580      	push	{r7, lr}
 8009f10:	b084      	sub	sp, #16
 8009f12:	af00      	add	r7, sp, #0
 8009f14:	6078      	str	r0, [r7, #4]
 8009f16:	f107 001c 	add.w	r0, r7, #28
 8009f1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d120      	bne.n	8009f66 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f28:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	68da      	ldr	r2, [r3, #12]
 8009f34:	4b20      	ldr	r3, [pc, #128]	; (8009fb8 <USB_CoreInit+0xac>)
 8009f36:	4013      	ands	r3, r2
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009f48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d105      	bne.n	8009f5a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	68db      	ldr	r3, [r3, #12]
 8009f52:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f001 fbee 	bl	800b73c <USB_CoreReset>
 8009f60:	4603      	mov	r3, r0
 8009f62:	73fb      	strb	r3, [r7, #15]
 8009f64:	e010      	b.n	8009f88 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	68db      	ldr	r3, [r3, #12]
 8009f6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f001 fbe2 	bl	800b73c <USB_CoreReset>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f80:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8009f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	d10b      	bne.n	8009fa6 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	f043 0206 	orr.w	r2, r3, #6
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	f043 0220 	orr.w	r2, r3, #32
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3710      	adds	r7, #16
 8009fac:	46bd      	mov	sp, r7
 8009fae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009fb2:	b004      	add	sp, #16
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	ffbdffbf 	.word	0xffbdffbf

08009fbc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b087      	sub	sp, #28
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009fca:	79fb      	ldrb	r3, [r7, #7]
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	d165      	bne.n	800a09c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	4a41      	ldr	r2, [pc, #260]	; (800a0d8 <USB_SetTurnaroundTime+0x11c>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d906      	bls.n	8009fe6 <USB_SetTurnaroundTime+0x2a>
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	4a40      	ldr	r2, [pc, #256]	; (800a0dc <USB_SetTurnaroundTime+0x120>)
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d202      	bcs.n	8009fe6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009fe0:	230f      	movs	r3, #15
 8009fe2:	617b      	str	r3, [r7, #20]
 8009fe4:	e062      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	4a3c      	ldr	r2, [pc, #240]	; (800a0dc <USB_SetTurnaroundTime+0x120>)
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d306      	bcc.n	8009ffc <USB_SetTurnaroundTime+0x40>
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	4a3b      	ldr	r2, [pc, #236]	; (800a0e0 <USB_SetTurnaroundTime+0x124>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d202      	bcs.n	8009ffc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009ff6:	230e      	movs	r3, #14
 8009ff8:	617b      	str	r3, [r7, #20]
 8009ffa:	e057      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	4a38      	ldr	r2, [pc, #224]	; (800a0e0 <USB_SetTurnaroundTime+0x124>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d306      	bcc.n	800a012 <USB_SetTurnaroundTime+0x56>
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	4a37      	ldr	r2, [pc, #220]	; (800a0e4 <USB_SetTurnaroundTime+0x128>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d202      	bcs.n	800a012 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a00c:	230d      	movs	r3, #13
 800a00e:	617b      	str	r3, [r7, #20]
 800a010:	e04c      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	4a33      	ldr	r2, [pc, #204]	; (800a0e4 <USB_SetTurnaroundTime+0x128>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d306      	bcc.n	800a028 <USB_SetTurnaroundTime+0x6c>
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	4a32      	ldr	r2, [pc, #200]	; (800a0e8 <USB_SetTurnaroundTime+0x12c>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d802      	bhi.n	800a028 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a022:	230c      	movs	r3, #12
 800a024:	617b      	str	r3, [r7, #20]
 800a026:	e041      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	4a2f      	ldr	r2, [pc, #188]	; (800a0e8 <USB_SetTurnaroundTime+0x12c>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d906      	bls.n	800a03e <USB_SetTurnaroundTime+0x82>
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	4a2e      	ldr	r2, [pc, #184]	; (800a0ec <USB_SetTurnaroundTime+0x130>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d802      	bhi.n	800a03e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a038:	230b      	movs	r3, #11
 800a03a:	617b      	str	r3, [r7, #20]
 800a03c:	e036      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	4a2a      	ldr	r2, [pc, #168]	; (800a0ec <USB_SetTurnaroundTime+0x130>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d906      	bls.n	800a054 <USB_SetTurnaroundTime+0x98>
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	4a29      	ldr	r2, [pc, #164]	; (800a0f0 <USB_SetTurnaroundTime+0x134>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d802      	bhi.n	800a054 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a04e:	230a      	movs	r3, #10
 800a050:	617b      	str	r3, [r7, #20]
 800a052:	e02b      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	4a26      	ldr	r2, [pc, #152]	; (800a0f0 <USB_SetTurnaroundTime+0x134>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d906      	bls.n	800a06a <USB_SetTurnaroundTime+0xae>
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	4a25      	ldr	r2, [pc, #148]	; (800a0f4 <USB_SetTurnaroundTime+0x138>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d202      	bcs.n	800a06a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a064:	2309      	movs	r3, #9
 800a066:	617b      	str	r3, [r7, #20]
 800a068:	e020      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	4a21      	ldr	r2, [pc, #132]	; (800a0f4 <USB_SetTurnaroundTime+0x138>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d306      	bcc.n	800a080 <USB_SetTurnaroundTime+0xc4>
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	4a20      	ldr	r2, [pc, #128]	; (800a0f8 <USB_SetTurnaroundTime+0x13c>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d802      	bhi.n	800a080 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a07a:	2308      	movs	r3, #8
 800a07c:	617b      	str	r3, [r7, #20]
 800a07e:	e015      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	4a1d      	ldr	r2, [pc, #116]	; (800a0f8 <USB_SetTurnaroundTime+0x13c>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d906      	bls.n	800a096 <USB_SetTurnaroundTime+0xda>
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	4a1c      	ldr	r2, [pc, #112]	; (800a0fc <USB_SetTurnaroundTime+0x140>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d202      	bcs.n	800a096 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a090:	2307      	movs	r3, #7
 800a092:	617b      	str	r3, [r7, #20]
 800a094:	e00a      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a096:	2306      	movs	r3, #6
 800a098:	617b      	str	r3, [r7, #20]
 800a09a:	e007      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a09c:	79fb      	ldrb	r3, [r7, #7]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d102      	bne.n	800a0a8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a0a2:	2309      	movs	r3, #9
 800a0a4:	617b      	str	r3, [r7, #20]
 800a0a6:	e001      	b.n	800a0ac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a0a8:	2309      	movs	r3, #9
 800a0aa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	68db      	ldr	r3, [r3, #12]
 800a0b0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	68da      	ldr	r2, [r3, #12]
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	029b      	lsls	r3, r3, #10
 800a0c0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a0c4:	431a      	orrs	r2, r3
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a0ca:	2300      	movs	r3, #0
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	371c      	adds	r7, #28
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr
 800a0d8:	00d8acbf 	.word	0x00d8acbf
 800a0dc:	00e4e1c0 	.word	0x00e4e1c0
 800a0e0:	00f42400 	.word	0x00f42400
 800a0e4:	01067380 	.word	0x01067380
 800a0e8:	011a499f 	.word	0x011a499f
 800a0ec:	01312cff 	.word	0x01312cff
 800a0f0:	014ca43f 	.word	0x014ca43f
 800a0f4:	016e3600 	.word	0x016e3600
 800a0f8:	01a6ab1f 	.word	0x01a6ab1f
 800a0fc:	01e84800 	.word	0x01e84800

0800a100 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	f043 0201 	orr.w	r2, r3, #1
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a114:	2300      	movs	r3, #0
}
 800a116:	4618      	mov	r0, r3
 800a118:	370c      	adds	r7, #12
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr

0800a122 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a122:	b480      	push	{r7}
 800a124:	b083      	sub	sp, #12
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	f023 0201 	bic.w	r2, r3, #1
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a136:	2300      	movs	r3, #0
}
 800a138:	4618      	mov	r0, r3
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr

0800a144 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	460b      	mov	r3, r1
 800a14e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a150:	2300      	movs	r3, #0
 800a152:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	68db      	ldr	r3, [r3, #12]
 800a158:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a160:	78fb      	ldrb	r3, [r7, #3]
 800a162:	2b01      	cmp	r3, #1
 800a164:	d115      	bne.n	800a192 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a172:	2001      	movs	r0, #1
 800a174:	f7f9 fd04 	bl	8003b80 <HAL_Delay>
      ms++;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	3301      	adds	r3, #1
 800a17c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f001 fa4b 	bl	800b61a <USB_GetMode>
 800a184:	4603      	mov	r3, r0
 800a186:	2b01      	cmp	r3, #1
 800a188:	d01e      	beq.n	800a1c8 <USB_SetCurrentMode+0x84>
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2b31      	cmp	r3, #49	; 0x31
 800a18e:	d9f0      	bls.n	800a172 <USB_SetCurrentMode+0x2e>
 800a190:	e01a      	b.n	800a1c8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a192:	78fb      	ldrb	r3, [r7, #3]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d115      	bne.n	800a1c4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	68db      	ldr	r3, [r3, #12]
 800a19c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a1a4:	2001      	movs	r0, #1
 800a1a6:	f7f9 fceb 	bl	8003b80 <HAL_Delay>
      ms++;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f001 fa32 	bl	800b61a <USB_GetMode>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d005      	beq.n	800a1c8 <USB_SetCurrentMode+0x84>
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2b31      	cmp	r3, #49	; 0x31
 800a1c0:	d9f0      	bls.n	800a1a4 <USB_SetCurrentMode+0x60>
 800a1c2:	e001      	b.n	800a1c8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	e005      	b.n	800a1d4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2b32      	cmp	r3, #50	; 0x32
 800a1cc:	d101      	bne.n	800a1d2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e000      	b.n	800a1d4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a1d2:	2300      	movs	r3, #0
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3710      	adds	r7, #16
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1dc:	b084      	sub	sp, #16
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b086      	sub	sp, #24
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
 800a1e6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a1ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	613b      	str	r3, [r7, #16]
 800a1fa:	e009      	b.n	800a210 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	3340      	adds	r3, #64	; 0x40
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	4413      	add	r3, r2
 800a206:	2200      	movs	r2, #0
 800a208:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	3301      	adds	r3, #1
 800a20e:	613b      	str	r3, [r7, #16]
 800a210:	693b      	ldr	r3, [r7, #16]
 800a212:	2b0e      	cmp	r3, #14
 800a214:	d9f2      	bls.n	800a1fc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d11c      	bne.n	800a256 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	68fa      	ldr	r2, [r7, #12]
 800a226:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a22a:	f043 0302 	orr.w	r3, r3, #2
 800a22e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a234:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	601a      	str	r2, [r3, #0]
 800a254:	e005      	b.n	800a262 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a25a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a268:	461a      	mov	r2, r3
 800a26a:	2300      	movs	r3, #0
 800a26c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a274:	4619      	mov	r1, r3
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a27c:	461a      	mov	r2, r3
 800a27e:	680b      	ldr	r3, [r1, #0]
 800a280:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a284:	2b01      	cmp	r3, #1
 800a286:	d10c      	bne.n	800a2a2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d104      	bne.n	800a298 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a28e:	2100      	movs	r1, #0
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 f965 	bl	800a560 <USB_SetDevSpeed>
 800a296:	e008      	b.n	800a2aa <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a298:	2101      	movs	r1, #1
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 f960 	bl	800a560 <USB_SetDevSpeed>
 800a2a0:	e003      	b.n	800a2aa <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a2a2:	2103      	movs	r1, #3
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 f95b 	bl	800a560 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a2aa:	2110      	movs	r1, #16
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f000 f8f3 	bl	800a498 <USB_FlushTxFifo>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d001      	beq.n	800a2bc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 f91f 	bl	800a500 <USB_FlushRxFifo>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d001      	beq.n	800a2cc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2de:	461a      	mov	r2, r3
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	613b      	str	r3, [r7, #16]
 800a2f4:	e043      	b.n	800a37e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	015a      	lsls	r2, r3, #5
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	4413      	add	r3, r2
 800a2fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a308:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a30c:	d118      	bne.n	800a340 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800a30e:	693b      	ldr	r3, [r7, #16]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d10a      	bne.n	800a32a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	015a      	lsls	r2, r3, #5
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	4413      	add	r3, r2
 800a31c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a320:	461a      	mov	r2, r3
 800a322:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a326:	6013      	str	r3, [r2, #0]
 800a328:	e013      	b.n	800a352 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	015a      	lsls	r2, r3, #5
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	4413      	add	r3, r2
 800a332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a336:	461a      	mov	r2, r3
 800a338:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a33c:	6013      	str	r3, [r2, #0]
 800a33e:	e008      	b.n	800a352 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	015a      	lsls	r2, r3, #5
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	4413      	add	r3, r2
 800a348:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a34c:	461a      	mov	r2, r3
 800a34e:	2300      	movs	r3, #0
 800a350:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	015a      	lsls	r2, r3, #5
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	4413      	add	r3, r2
 800a35a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a35e:	461a      	mov	r2, r3
 800a360:	2300      	movs	r3, #0
 800a362:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	015a      	lsls	r2, r3, #5
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	4413      	add	r3, r2
 800a36c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a370:	461a      	mov	r2, r3
 800a372:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a376:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	3301      	adds	r3, #1
 800a37c:	613b      	str	r3, [r7, #16]
 800a37e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a380:	693a      	ldr	r2, [r7, #16]
 800a382:	429a      	cmp	r2, r3
 800a384:	d3b7      	bcc.n	800a2f6 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a386:	2300      	movs	r3, #0
 800a388:	613b      	str	r3, [r7, #16]
 800a38a:	e043      	b.n	800a414 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	015a      	lsls	r2, r3, #5
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	4413      	add	r3, r2
 800a394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a39e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a3a2:	d118      	bne.n	800a3d6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d10a      	bne.n	800a3c0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	015a      	lsls	r2, r3, #5
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a3bc:	6013      	str	r3, [r2, #0]
 800a3be:	e013      	b.n	800a3e8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	015a      	lsls	r2, r3, #5
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	4413      	add	r3, r2
 800a3c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3cc:	461a      	mov	r2, r3
 800a3ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a3d2:	6013      	str	r3, [r2, #0]
 800a3d4:	e008      	b.n	800a3e8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	015a      	lsls	r2, r3, #5
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	4413      	add	r3, r2
 800a3de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	015a      	lsls	r2, r3, #5
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	015a      	lsls	r2, r3, #5
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	4413      	add	r3, r2
 800a402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a406:	461a      	mov	r2, r3
 800a408:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a40c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	3301      	adds	r3, #1
 800a412:	613b      	str	r3, [r7, #16]
 800a414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a416:	693a      	ldr	r2, [r7, #16]
 800a418:	429a      	cmp	r2, r3
 800a41a:	d3b7      	bcc.n	800a38c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a422:	691b      	ldr	r3, [r3, #16]
 800a424:	68fa      	ldr	r2, [r7, #12]
 800a426:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a42a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a42e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2200      	movs	r2, #0
 800a434:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a43c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a43e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a440:	2b00      	cmp	r3, #0
 800a442:	d105      	bne.n	800a450 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	699b      	ldr	r3, [r3, #24]
 800a448:	f043 0210 	orr.w	r2, r3, #16
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	699a      	ldr	r2, [r3, #24]
 800a454:	4b0e      	ldr	r3, [pc, #56]	; (800a490 <USB_DevInit+0x2b4>)
 800a456:	4313      	orrs	r3, r2
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a45c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d005      	beq.n	800a46e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	699b      	ldr	r3, [r3, #24]
 800a466:	f043 0208 	orr.w	r2, r3, #8
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a46e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a470:	2b01      	cmp	r3, #1
 800a472:	d105      	bne.n	800a480 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	699a      	ldr	r2, [r3, #24]
 800a478:	4b06      	ldr	r3, [pc, #24]	; (800a494 <USB_DevInit+0x2b8>)
 800a47a:	4313      	orrs	r3, r2
 800a47c:	687a      	ldr	r2, [r7, #4]
 800a47e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a480:	7dfb      	ldrb	r3, [r7, #23]
}
 800a482:	4618      	mov	r0, r3
 800a484:	3718      	adds	r7, #24
 800a486:	46bd      	mov	sp, r7
 800a488:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a48c:	b004      	add	sp, #16
 800a48e:	4770      	bx	lr
 800a490:	803c3800 	.word	0x803c3800
 800a494:	40000004 	.word	0x40000004

0800a498 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a498:	b480      	push	{r7}
 800a49a:	b085      	sub	sp, #20
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
 800a4a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	4a13      	ldr	r2, [pc, #76]	; (800a4fc <USB_FlushTxFifo+0x64>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d901      	bls.n	800a4b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a4b4:	2303      	movs	r3, #3
 800a4b6:	e01b      	b.n	800a4f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	daf2      	bge.n	800a4a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	019b      	lsls	r3, r3, #6
 800a4c8:	f043 0220 	orr.w	r2, r3, #32
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	4a08      	ldr	r2, [pc, #32]	; (800a4fc <USB_FlushTxFifo+0x64>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d901      	bls.n	800a4e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a4de:	2303      	movs	r3, #3
 800a4e0:	e006      	b.n	800a4f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	691b      	ldr	r3, [r3, #16]
 800a4e6:	f003 0320 	and.w	r3, r3, #32
 800a4ea:	2b20      	cmp	r3, #32
 800a4ec:	d0f0      	beq.n	800a4d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a4ee:	2300      	movs	r3, #0
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3714      	adds	r7, #20
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr
 800a4fc:	00030d40 	.word	0x00030d40

0800a500 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a500:	b480      	push	{r7}
 800a502:	b085      	sub	sp, #20
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a508:	2300      	movs	r3, #0
 800a50a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	3301      	adds	r3, #1
 800a510:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	4a11      	ldr	r2, [pc, #68]	; (800a55c <USB_FlushRxFifo+0x5c>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d901      	bls.n	800a51e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a51a:	2303      	movs	r3, #3
 800a51c:	e018      	b.n	800a550 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	691b      	ldr	r3, [r3, #16]
 800a522:	2b00      	cmp	r3, #0
 800a524:	daf2      	bge.n	800a50c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a526:	2300      	movs	r3, #0
 800a528:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2210      	movs	r2, #16
 800a52e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	3301      	adds	r3, #1
 800a534:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	4a08      	ldr	r2, [pc, #32]	; (800a55c <USB_FlushRxFifo+0x5c>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d901      	bls.n	800a542 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a53e:	2303      	movs	r3, #3
 800a540:	e006      	b.n	800a550 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	f003 0310 	and.w	r3, r3, #16
 800a54a:	2b10      	cmp	r3, #16
 800a54c:	d0f0      	beq.n	800a530 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a54e:	2300      	movs	r3, #0
}
 800a550:	4618      	mov	r0, r3
 800a552:	3714      	adds	r7, #20
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr
 800a55c:	00030d40 	.word	0x00030d40

0800a560 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a560:	b480      	push	{r7}
 800a562:	b085      	sub	sp, #20
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
 800a568:	460b      	mov	r3, r1
 800a56a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	78fb      	ldrb	r3, [r7, #3]
 800a57a:	68f9      	ldr	r1, [r7, #12]
 800a57c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a580:	4313      	orrs	r3, r2
 800a582:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a584:	2300      	movs	r3, #0
}
 800a586:	4618      	mov	r0, r3
 800a588:	3714      	adds	r7, #20
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr

0800a592 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a592:	b480      	push	{r7}
 800a594:	b087      	sub	sp, #28
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5a4:	689b      	ldr	r3, [r3, #8]
 800a5a6:	f003 0306 	and.w	r3, r3, #6
 800a5aa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d102      	bne.n	800a5b8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	75fb      	strb	r3, [r7, #23]
 800a5b6:	e00a      	b.n	800a5ce <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2b02      	cmp	r3, #2
 800a5bc:	d002      	beq.n	800a5c4 <USB_GetDevSpeed+0x32>
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2b06      	cmp	r3, #6
 800a5c2:	d102      	bne.n	800a5ca <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a5c4:	2302      	movs	r3, #2
 800a5c6:	75fb      	strb	r3, [r7, #23]
 800a5c8:	e001      	b.n	800a5ce <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a5ca:	230f      	movs	r3, #15
 800a5cc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a5ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	371c      	adds	r7, #28
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr

0800a5dc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	785b      	ldrb	r3, [r3, #1]
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d139      	bne.n	800a66c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5fe:	69da      	ldr	r2, [r3, #28]
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	781b      	ldrb	r3, [r3, #0]
 800a604:	f003 030f 	and.w	r3, r3, #15
 800a608:	2101      	movs	r1, #1
 800a60a:	fa01 f303 	lsl.w	r3, r1, r3
 800a60e:	b29b      	uxth	r3, r3
 800a610:	68f9      	ldr	r1, [r7, #12]
 800a612:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a616:	4313      	orrs	r3, r2
 800a618:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	015a      	lsls	r2, r3, #5
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	4413      	add	r3, r2
 800a622:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d153      	bne.n	800a6d8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	015a      	lsls	r2, r3, #5
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	4413      	add	r3, r2
 800a638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a63c:	681a      	ldr	r2, [r3, #0]
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	68db      	ldr	r3, [r3, #12]
 800a642:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	791b      	ldrb	r3, [r3, #4]
 800a64a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a64c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	059b      	lsls	r3, r3, #22
 800a652:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a654:	431a      	orrs	r2, r3
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	0159      	lsls	r1, r3, #5
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	440b      	add	r3, r1
 800a65e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a662:	4619      	mov	r1, r3
 800a664:	4b20      	ldr	r3, [pc, #128]	; (800a6e8 <USB_ActivateEndpoint+0x10c>)
 800a666:	4313      	orrs	r3, r2
 800a668:	600b      	str	r3, [r1, #0]
 800a66a:	e035      	b.n	800a6d8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a672:	69da      	ldr	r2, [r3, #28]
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	781b      	ldrb	r3, [r3, #0]
 800a678:	f003 030f 	and.w	r3, r3, #15
 800a67c:	2101      	movs	r1, #1
 800a67e:	fa01 f303 	lsl.w	r3, r1, r3
 800a682:	041b      	lsls	r3, r3, #16
 800a684:	68f9      	ldr	r1, [r7, #12]
 800a686:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a68a:	4313      	orrs	r3, r2
 800a68c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a68e:	68bb      	ldr	r3, [r7, #8]
 800a690:	015a      	lsls	r2, r3, #5
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	4413      	add	r3, r2
 800a696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d119      	bne.n	800a6d8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	015a      	lsls	r2, r3, #5
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	4413      	add	r3, r2
 800a6ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	791b      	ldrb	r3, [r3, #4]
 800a6be:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a6c0:	430b      	orrs	r3, r1
 800a6c2:	431a      	orrs	r2, r3
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	0159      	lsls	r1, r3, #5
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	440b      	add	r3, r1
 800a6cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6d0:	4619      	mov	r1, r3
 800a6d2:	4b05      	ldr	r3, [pc, #20]	; (800a6e8 <USB_ActivateEndpoint+0x10c>)
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3714      	adds	r7, #20
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr
 800a6e6:	bf00      	nop
 800a6e8:	10008000 	.word	0x10008000

0800a6ec <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b085      	sub	sp, #20
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	781b      	ldrb	r3, [r3, #0]
 800a6fe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	785b      	ldrb	r3, [r3, #1]
 800a704:	2b01      	cmp	r3, #1
 800a706:	d161      	bne.n	800a7cc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	015a      	lsls	r2, r3, #5
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	4413      	add	r3, r2
 800a710:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a71a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a71e:	d11f      	bne.n	800a760 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	015a      	lsls	r2, r3, #5
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	4413      	add	r3, r2
 800a728:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	68ba      	ldr	r2, [r7, #8]
 800a730:	0151      	lsls	r1, r2, #5
 800a732:	68fa      	ldr	r2, [r7, #12]
 800a734:	440a      	add	r2, r1
 800a736:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a73a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a73e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	015a      	lsls	r2, r3, #5
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	4413      	add	r3, r2
 800a748:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	68ba      	ldr	r2, [r7, #8]
 800a750:	0151      	lsls	r1, r2, #5
 800a752:	68fa      	ldr	r2, [r7, #12]
 800a754:	440a      	add	r2, r1
 800a756:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a75a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a75e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a766:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	f003 030f 	and.w	r3, r3, #15
 800a770:	2101      	movs	r1, #1
 800a772:	fa01 f303 	lsl.w	r3, r1, r3
 800a776:	b29b      	uxth	r3, r3
 800a778:	43db      	mvns	r3, r3
 800a77a:	68f9      	ldr	r1, [r7, #12]
 800a77c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a780:	4013      	ands	r3, r2
 800a782:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a78a:	69da      	ldr	r2, [r3, #28]
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	f003 030f 	and.w	r3, r3, #15
 800a794:	2101      	movs	r1, #1
 800a796:	fa01 f303 	lsl.w	r3, r1, r3
 800a79a:	b29b      	uxth	r3, r3
 800a79c:	43db      	mvns	r3, r3
 800a79e:	68f9      	ldr	r1, [r7, #12]
 800a7a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a7a4:	4013      	ands	r3, r2
 800a7a6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	015a      	lsls	r2, r3, #5
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	4413      	add	r3, r2
 800a7b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7b4:	681a      	ldr	r2, [r3, #0]
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	0159      	lsls	r1, r3, #5
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	440b      	add	r3, r1
 800a7be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7c2:	4619      	mov	r1, r3
 800a7c4:	4b35      	ldr	r3, [pc, #212]	; (800a89c <USB_DeactivateEndpoint+0x1b0>)
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	600b      	str	r3, [r1, #0]
 800a7ca:	e060      	b.n	800a88e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	015a      	lsls	r2, r3, #5
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	4413      	add	r3, r2
 800a7d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a7de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a7e2:	d11f      	bne.n	800a824 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	015a      	lsls	r2, r3, #5
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	4413      	add	r3, r2
 800a7ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	68ba      	ldr	r2, [r7, #8]
 800a7f4:	0151      	lsls	r1, r2, #5
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	440a      	add	r2, r1
 800a7fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a802:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	015a      	lsls	r2, r3, #5
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	4413      	add	r3, r2
 800a80c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	68ba      	ldr	r2, [r7, #8]
 800a814:	0151      	lsls	r1, r2, #5
 800a816:	68fa      	ldr	r2, [r7, #12]
 800a818:	440a      	add	r2, r1
 800a81a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a81e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a822:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a82a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	781b      	ldrb	r3, [r3, #0]
 800a830:	f003 030f 	and.w	r3, r3, #15
 800a834:	2101      	movs	r1, #1
 800a836:	fa01 f303 	lsl.w	r3, r1, r3
 800a83a:	041b      	lsls	r3, r3, #16
 800a83c:	43db      	mvns	r3, r3
 800a83e:	68f9      	ldr	r1, [r7, #12]
 800a840:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a844:	4013      	ands	r3, r2
 800a846:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a84e:	69da      	ldr	r2, [r3, #28]
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	f003 030f 	and.w	r3, r3, #15
 800a858:	2101      	movs	r1, #1
 800a85a:	fa01 f303 	lsl.w	r3, r1, r3
 800a85e:	041b      	lsls	r3, r3, #16
 800a860:	43db      	mvns	r3, r3
 800a862:	68f9      	ldr	r1, [r7, #12]
 800a864:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a868:	4013      	ands	r3, r2
 800a86a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	015a      	lsls	r2, r3, #5
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	4413      	add	r3, r2
 800a874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	0159      	lsls	r1, r3, #5
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	440b      	add	r3, r1
 800a882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a886:	4619      	mov	r1, r3
 800a888:	4b05      	ldr	r3, [pc, #20]	; (800a8a0 <USB_DeactivateEndpoint+0x1b4>)
 800a88a:	4013      	ands	r3, r2
 800a88c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a88e:	2300      	movs	r3, #0
}
 800a890:	4618      	mov	r0, r3
 800a892:	3714      	adds	r7, #20
 800a894:	46bd      	mov	sp, r7
 800a896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89a:	4770      	bx	lr
 800a89c:	ec337800 	.word	0xec337800
 800a8a0:	eff37800 	.word	0xeff37800

0800a8a4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b08a      	sub	sp, #40	; 0x28
 800a8a8:	af02      	add	r7, sp, #8
 800a8aa:	60f8      	str	r0, [r7, #12]
 800a8ac:	60b9      	str	r1, [r7, #8]
 800a8ae:	4613      	mov	r3, r2
 800a8b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	781b      	ldrb	r3, [r3, #0]
 800a8ba:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	785b      	ldrb	r3, [r3, #1]
 800a8c0:	2b01      	cmp	r3, #1
 800a8c2:	f040 8163 	bne.w	800ab8c <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	699b      	ldr	r3, [r3, #24]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d132      	bne.n	800a934 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a8ce:	69bb      	ldr	r3, [r7, #24]
 800a8d0:	015a      	lsls	r2, r3, #5
 800a8d2:	69fb      	ldr	r3, [r7, #28]
 800a8d4:	4413      	add	r3, r2
 800a8d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8da:	691a      	ldr	r2, [r3, #16]
 800a8dc:	69bb      	ldr	r3, [r7, #24]
 800a8de:	0159      	lsls	r1, r3, #5
 800a8e0:	69fb      	ldr	r3, [r7, #28]
 800a8e2:	440b      	add	r3, r1
 800a8e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4ba5      	ldr	r3, [pc, #660]	; (800ab80 <USB_EPStartXfer+0x2dc>)
 800a8ec:	4013      	ands	r3, r2
 800a8ee:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a8f0:	69bb      	ldr	r3, [r7, #24]
 800a8f2:	015a      	lsls	r2, r3, #5
 800a8f4:	69fb      	ldr	r3, [r7, #28]
 800a8f6:	4413      	add	r3, r2
 800a8f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8fc:	691b      	ldr	r3, [r3, #16]
 800a8fe:	69ba      	ldr	r2, [r7, #24]
 800a900:	0151      	lsls	r1, r2, #5
 800a902:	69fa      	ldr	r2, [r7, #28]
 800a904:	440a      	add	r2, r1
 800a906:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a90a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a90e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a910:	69bb      	ldr	r3, [r7, #24]
 800a912:	015a      	lsls	r2, r3, #5
 800a914:	69fb      	ldr	r3, [r7, #28]
 800a916:	4413      	add	r3, r2
 800a918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a91c:	691a      	ldr	r2, [r3, #16]
 800a91e:	69bb      	ldr	r3, [r7, #24]
 800a920:	0159      	lsls	r1, r3, #5
 800a922:	69fb      	ldr	r3, [r7, #28]
 800a924:	440b      	add	r3, r1
 800a926:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a92a:	4619      	mov	r1, r3
 800a92c:	4b95      	ldr	r3, [pc, #596]	; (800ab84 <USB_EPStartXfer+0x2e0>)
 800a92e:	4013      	ands	r3, r2
 800a930:	610b      	str	r3, [r1, #16]
 800a932:	e074      	b.n	800aa1e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	015a      	lsls	r2, r3, #5
 800a938:	69fb      	ldr	r3, [r7, #28]
 800a93a:	4413      	add	r3, r2
 800a93c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a940:	691a      	ldr	r2, [r3, #16]
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	0159      	lsls	r1, r3, #5
 800a946:	69fb      	ldr	r3, [r7, #28]
 800a948:	440b      	add	r3, r1
 800a94a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a94e:	4619      	mov	r1, r3
 800a950:	4b8c      	ldr	r3, [pc, #560]	; (800ab84 <USB_EPStartXfer+0x2e0>)
 800a952:	4013      	ands	r3, r2
 800a954:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a956:	69bb      	ldr	r3, [r7, #24]
 800a958:	015a      	lsls	r2, r3, #5
 800a95a:	69fb      	ldr	r3, [r7, #28]
 800a95c:	4413      	add	r3, r2
 800a95e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a962:	691a      	ldr	r2, [r3, #16]
 800a964:	69bb      	ldr	r3, [r7, #24]
 800a966:	0159      	lsls	r1, r3, #5
 800a968:	69fb      	ldr	r3, [r7, #28]
 800a96a:	440b      	add	r3, r1
 800a96c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a970:	4619      	mov	r1, r3
 800a972:	4b83      	ldr	r3, [pc, #524]	; (800ab80 <USB_EPStartXfer+0x2dc>)
 800a974:	4013      	ands	r3, r2
 800a976:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a978:	69bb      	ldr	r3, [r7, #24]
 800a97a:	015a      	lsls	r2, r3, #5
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	4413      	add	r3, r2
 800a980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a984:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	6999      	ldr	r1, [r3, #24]
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	68db      	ldr	r3, [r3, #12]
 800a98e:	440b      	add	r3, r1
 800a990:	1e59      	subs	r1, r3, #1
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	68db      	ldr	r3, [r3, #12]
 800a996:	fbb1 f3f3 	udiv	r3, r1, r3
 800a99a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a99c:	4b7a      	ldr	r3, [pc, #488]	; (800ab88 <USB_EPStartXfer+0x2e4>)
 800a99e:	400b      	ands	r3, r1
 800a9a0:	69b9      	ldr	r1, [r7, #24]
 800a9a2:	0148      	lsls	r0, r1, #5
 800a9a4:	69f9      	ldr	r1, [r7, #28]
 800a9a6:	4401      	add	r1, r0
 800a9a8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a9b0:	69bb      	ldr	r3, [r7, #24]
 800a9b2:	015a      	lsls	r2, r3, #5
 800a9b4:	69fb      	ldr	r3, [r7, #28]
 800a9b6:	4413      	add	r3, r2
 800a9b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9bc:	691a      	ldr	r2, [r3, #16]
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	699b      	ldr	r3, [r3, #24]
 800a9c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9c6:	69b9      	ldr	r1, [r7, #24]
 800a9c8:	0148      	lsls	r0, r1, #5
 800a9ca:	69f9      	ldr	r1, [r7, #28]
 800a9cc:	4401      	add	r1, r0
 800a9ce:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	791b      	ldrb	r3, [r3, #4]
 800a9da:	2b01      	cmp	r3, #1
 800a9dc:	d11f      	bne.n	800aa1e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a9de:	69bb      	ldr	r3, [r7, #24]
 800a9e0:	015a      	lsls	r2, r3, #5
 800a9e2:	69fb      	ldr	r3, [r7, #28]
 800a9e4:	4413      	add	r3, r2
 800a9e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9ea:	691b      	ldr	r3, [r3, #16]
 800a9ec:	69ba      	ldr	r2, [r7, #24]
 800a9ee:	0151      	lsls	r1, r2, #5
 800a9f0:	69fa      	ldr	r2, [r7, #28]
 800a9f2:	440a      	add	r2, r1
 800a9f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9f8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a9fc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a9fe:	69bb      	ldr	r3, [r7, #24]
 800aa00:	015a      	lsls	r2, r3, #5
 800aa02:	69fb      	ldr	r3, [r7, #28]
 800aa04:	4413      	add	r3, r2
 800aa06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	69ba      	ldr	r2, [r7, #24]
 800aa0e:	0151      	lsls	r1, r2, #5
 800aa10:	69fa      	ldr	r2, [r7, #28]
 800aa12:	440a      	add	r2, r1
 800aa14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa18:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa1c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800aa1e:	79fb      	ldrb	r3, [r7, #7]
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	d14b      	bne.n	800aabc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	695b      	ldr	r3, [r3, #20]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d009      	beq.n	800aa40 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aa2c:	69bb      	ldr	r3, [r7, #24]
 800aa2e:	015a      	lsls	r2, r3, #5
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	4413      	add	r3, r2
 800aa34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa38:	461a      	mov	r2, r3
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	695b      	ldr	r3, [r3, #20]
 800aa3e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	791b      	ldrb	r3, [r3, #4]
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d128      	bne.n	800aa9a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa48:	69fb      	ldr	r3, [r7, #28]
 800aa4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d110      	bne.n	800aa7a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aa58:	69bb      	ldr	r3, [r7, #24]
 800aa5a:	015a      	lsls	r2, r3, #5
 800aa5c:	69fb      	ldr	r3, [r7, #28]
 800aa5e:	4413      	add	r3, r2
 800aa60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	69ba      	ldr	r2, [r7, #24]
 800aa68:	0151      	lsls	r1, r2, #5
 800aa6a:	69fa      	ldr	r2, [r7, #28]
 800aa6c:	440a      	add	r2, r1
 800aa6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa72:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa76:	6013      	str	r3, [r2, #0]
 800aa78:	e00f      	b.n	800aa9a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aa7a:	69bb      	ldr	r3, [r7, #24]
 800aa7c:	015a      	lsls	r2, r3, #5
 800aa7e:	69fb      	ldr	r3, [r7, #28]
 800aa80:	4413      	add	r3, r2
 800aa82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	69ba      	ldr	r2, [r7, #24]
 800aa8a:	0151      	lsls	r1, r2, #5
 800aa8c:	69fa      	ldr	r2, [r7, #28]
 800aa8e:	440a      	add	r2, r1
 800aa90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa98:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aa9a:	69bb      	ldr	r3, [r7, #24]
 800aa9c:	015a      	lsls	r2, r3, #5
 800aa9e:	69fb      	ldr	r3, [r7, #28]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	69ba      	ldr	r2, [r7, #24]
 800aaaa:	0151      	lsls	r1, r2, #5
 800aaac:	69fa      	ldr	r2, [r7, #28]
 800aaae:	440a      	add	r2, r1
 800aab0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aab4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aab8:	6013      	str	r3, [r2, #0]
 800aaba:	e137      	b.n	800ad2c <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	015a      	lsls	r2, r3, #5
 800aac0:	69fb      	ldr	r3, [r7, #28]
 800aac2:	4413      	add	r3, r2
 800aac4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	69ba      	ldr	r2, [r7, #24]
 800aacc:	0151      	lsls	r1, r2, #5
 800aace:	69fa      	ldr	r2, [r7, #28]
 800aad0:	440a      	add	r2, r1
 800aad2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aad6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aada:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	791b      	ldrb	r3, [r3, #4]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d015      	beq.n	800ab10 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	699b      	ldr	r3, [r3, #24]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	f000 811f 	beq.w	800ad2c <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aaee:	69fb      	ldr	r3, [r7, #28]
 800aaf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	781b      	ldrb	r3, [r3, #0]
 800aafa:	f003 030f 	and.w	r3, r3, #15
 800aafe:	2101      	movs	r1, #1
 800ab00:	fa01 f303 	lsl.w	r3, r1, r3
 800ab04:	69f9      	ldr	r1, [r7, #28]
 800ab06:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	634b      	str	r3, [r1, #52]	; 0x34
 800ab0e:	e10d      	b.n	800ad2c <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ab10:	69fb      	ldr	r3, [r7, #28]
 800ab12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d110      	bne.n	800ab42 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ab20:	69bb      	ldr	r3, [r7, #24]
 800ab22:	015a      	lsls	r2, r3, #5
 800ab24:	69fb      	ldr	r3, [r7, #28]
 800ab26:	4413      	add	r3, r2
 800ab28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	69ba      	ldr	r2, [r7, #24]
 800ab30:	0151      	lsls	r1, r2, #5
 800ab32:	69fa      	ldr	r2, [r7, #28]
 800ab34:	440a      	add	r2, r1
 800ab36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab3a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ab3e:	6013      	str	r3, [r2, #0]
 800ab40:	e00f      	b.n	800ab62 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ab42:	69bb      	ldr	r3, [r7, #24]
 800ab44:	015a      	lsls	r2, r3, #5
 800ab46:	69fb      	ldr	r3, [r7, #28]
 800ab48:	4413      	add	r3, r2
 800ab4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	69ba      	ldr	r2, [r7, #24]
 800ab52:	0151      	lsls	r1, r2, #5
 800ab54:	69fa      	ldr	r2, [r7, #28]
 800ab56:	440a      	add	r2, r1
 800ab58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab60:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	6919      	ldr	r1, [r3, #16]
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	781a      	ldrb	r2, [r3, #0]
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	699b      	ldr	r3, [r3, #24]
 800ab6e:	b298      	uxth	r0, r3
 800ab70:	79fb      	ldrb	r3, [r7, #7]
 800ab72:	9300      	str	r3, [sp, #0]
 800ab74:	4603      	mov	r3, r0
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f000 faea 	bl	800b150 <USB_WritePacket>
 800ab7c:	e0d6      	b.n	800ad2c <USB_EPStartXfer+0x488>
 800ab7e:	bf00      	nop
 800ab80:	e007ffff 	.word	0xe007ffff
 800ab84:	fff80000 	.word	0xfff80000
 800ab88:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	69fb      	ldr	r3, [r7, #28]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab98:	691a      	ldr	r2, [r3, #16]
 800ab9a:	69bb      	ldr	r3, [r7, #24]
 800ab9c:	0159      	lsls	r1, r3, #5
 800ab9e:	69fb      	ldr	r3, [r7, #28]
 800aba0:	440b      	add	r3, r1
 800aba2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aba6:	4619      	mov	r1, r3
 800aba8:	4b63      	ldr	r3, [pc, #396]	; (800ad38 <USB_EPStartXfer+0x494>)
 800abaa:	4013      	ands	r3, r2
 800abac:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800abae:	69bb      	ldr	r3, [r7, #24]
 800abb0:	015a      	lsls	r2, r3, #5
 800abb2:	69fb      	ldr	r3, [r7, #28]
 800abb4:	4413      	add	r3, r2
 800abb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abba:	691a      	ldr	r2, [r3, #16]
 800abbc:	69bb      	ldr	r3, [r7, #24]
 800abbe:	0159      	lsls	r1, r3, #5
 800abc0:	69fb      	ldr	r3, [r7, #28]
 800abc2:	440b      	add	r3, r1
 800abc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abc8:	4619      	mov	r1, r3
 800abca:	4b5c      	ldr	r3, [pc, #368]	; (800ad3c <USB_EPStartXfer+0x498>)
 800abcc:	4013      	ands	r3, r2
 800abce:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	699b      	ldr	r3, [r3, #24]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d123      	bne.n	800ac20 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	015a      	lsls	r2, r3, #5
 800abdc:	69fb      	ldr	r3, [r7, #28]
 800abde:	4413      	add	r3, r2
 800abe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abe4:	691a      	ldr	r2, [r3, #16]
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	68db      	ldr	r3, [r3, #12]
 800abea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abee:	69b9      	ldr	r1, [r7, #24]
 800abf0:	0148      	lsls	r0, r1, #5
 800abf2:	69f9      	ldr	r1, [r7, #28]
 800abf4:	4401      	add	r1, r0
 800abf6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800abfa:	4313      	orrs	r3, r2
 800abfc:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800abfe:	69bb      	ldr	r3, [r7, #24]
 800ac00:	015a      	lsls	r2, r3, #5
 800ac02:	69fb      	ldr	r3, [r7, #28]
 800ac04:	4413      	add	r3, r2
 800ac06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac0a:	691b      	ldr	r3, [r3, #16]
 800ac0c:	69ba      	ldr	r2, [r7, #24]
 800ac0e:	0151      	lsls	r1, r2, #5
 800ac10:	69fa      	ldr	r2, [r7, #28]
 800ac12:	440a      	add	r2, r1
 800ac14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ac1c:	6113      	str	r3, [r2, #16]
 800ac1e:	e037      	b.n	800ac90 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	699a      	ldr	r2, [r3, #24]
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	68db      	ldr	r3, [r3, #12]
 800ac28:	4413      	add	r3, r2
 800ac2a:	1e5a      	subs	r2, r3, #1
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	68db      	ldr	r3, [r3, #12]
 800ac30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac34:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	68db      	ldr	r3, [r3, #12]
 800ac3a:	8afa      	ldrh	r2, [r7, #22]
 800ac3c:	fb03 f202 	mul.w	r2, r3, r2
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	015a      	lsls	r2, r3, #5
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	4413      	add	r3, r2
 800ac4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac50:	691a      	ldr	r2, [r3, #16]
 800ac52:	8afb      	ldrh	r3, [r7, #22]
 800ac54:	04d9      	lsls	r1, r3, #19
 800ac56:	4b3a      	ldr	r3, [pc, #232]	; (800ad40 <USB_EPStartXfer+0x49c>)
 800ac58:	400b      	ands	r3, r1
 800ac5a:	69b9      	ldr	r1, [r7, #24]
 800ac5c:	0148      	lsls	r0, r1, #5
 800ac5e:	69f9      	ldr	r1, [r7, #28]
 800ac60:	4401      	add	r1, r0
 800ac62:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ac66:	4313      	orrs	r3, r2
 800ac68:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ac6a:	69bb      	ldr	r3, [r7, #24]
 800ac6c:	015a      	lsls	r2, r3, #5
 800ac6e:	69fb      	ldr	r3, [r7, #28]
 800ac70:	4413      	add	r3, r2
 800ac72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac76:	691a      	ldr	r2, [r3, #16]
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	69db      	ldr	r3, [r3, #28]
 800ac7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac80:	69b9      	ldr	r1, [r7, #24]
 800ac82:	0148      	lsls	r0, r1, #5
 800ac84:	69f9      	ldr	r1, [r7, #28]
 800ac86:	4401      	add	r1, r0
 800ac88:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ac8c:	4313      	orrs	r3, r2
 800ac8e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ac90:	79fb      	ldrb	r3, [r7, #7]
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d10d      	bne.n	800acb2 <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	691b      	ldr	r3, [r3, #16]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d009      	beq.n	800acb2 <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	6919      	ldr	r1, [r3, #16]
 800aca2:	69bb      	ldr	r3, [r7, #24]
 800aca4:	015a      	lsls	r2, r3, #5
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	4413      	add	r3, r2
 800acaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acae:	460a      	mov	r2, r1
 800acb0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	791b      	ldrb	r3, [r3, #4]
 800acb6:	2b01      	cmp	r3, #1
 800acb8:	d128      	bne.n	800ad0c <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800acba:	69fb      	ldr	r3, [r7, #28]
 800acbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acc0:	689b      	ldr	r3, [r3, #8]
 800acc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d110      	bne.n	800acec <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800acca:	69bb      	ldr	r3, [r7, #24]
 800accc:	015a      	lsls	r2, r3, #5
 800acce:	69fb      	ldr	r3, [r7, #28]
 800acd0:	4413      	add	r3, r2
 800acd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	69ba      	ldr	r2, [r7, #24]
 800acda:	0151      	lsls	r1, r2, #5
 800acdc:	69fa      	ldr	r2, [r7, #28]
 800acde:	440a      	add	r2, r1
 800ace0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ace4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ace8:	6013      	str	r3, [r2, #0]
 800acea:	e00f      	b.n	800ad0c <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800acec:	69bb      	ldr	r3, [r7, #24]
 800acee:	015a      	lsls	r2, r3, #5
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	4413      	add	r3, r2
 800acf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	69ba      	ldr	r2, [r7, #24]
 800acfc:	0151      	lsls	r1, r2, #5
 800acfe:	69fa      	ldr	r2, [r7, #28]
 800ad00:	440a      	add	r2, r1
 800ad02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad0a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ad0c:	69bb      	ldr	r3, [r7, #24]
 800ad0e:	015a      	lsls	r2, r3, #5
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	4413      	add	r3, r2
 800ad14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	69ba      	ldr	r2, [r7, #24]
 800ad1c:	0151      	lsls	r1, r2, #5
 800ad1e:	69fa      	ldr	r2, [r7, #28]
 800ad20:	440a      	add	r2, r1
 800ad22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ad2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ad2c:	2300      	movs	r3, #0
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	3720      	adds	r7, #32
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
 800ad36:	bf00      	nop
 800ad38:	fff80000 	.word	0xfff80000
 800ad3c:	e007ffff 	.word	0xe007ffff
 800ad40:	1ff80000 	.word	0x1ff80000

0800ad44 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ad44:	b480      	push	{r7}
 800ad46:	b087      	sub	sp, #28
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	60f8      	str	r0, [r7, #12]
 800ad4c:	60b9      	str	r1, [r7, #8]
 800ad4e:	4613      	mov	r3, r2
 800ad50:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	781b      	ldrb	r3, [r3, #0]
 800ad5a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	785b      	ldrb	r3, [r3, #1]
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	f040 80ce 	bne.w	800af02 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	699b      	ldr	r3, [r3, #24]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d132      	bne.n	800add4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	015a      	lsls	r2, r3, #5
 800ad72:	697b      	ldr	r3, [r7, #20]
 800ad74:	4413      	add	r3, r2
 800ad76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad7a:	691a      	ldr	r2, [r3, #16]
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	0159      	lsls	r1, r3, #5
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	440b      	add	r3, r1
 800ad84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad88:	4619      	mov	r1, r3
 800ad8a:	4b9a      	ldr	r3, [pc, #616]	; (800aff4 <USB_EP0StartXfer+0x2b0>)
 800ad8c:	4013      	ands	r3, r2
 800ad8e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	015a      	lsls	r2, r3, #5
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	4413      	add	r3, r2
 800ad98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad9c:	691b      	ldr	r3, [r3, #16]
 800ad9e:	693a      	ldr	r2, [r7, #16]
 800ada0:	0151      	lsls	r1, r2, #5
 800ada2:	697a      	ldr	r2, [r7, #20]
 800ada4:	440a      	add	r2, r1
 800ada6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800adae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800adb0:	693b      	ldr	r3, [r7, #16]
 800adb2:	015a      	lsls	r2, r3, #5
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	4413      	add	r3, r2
 800adb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adbc:	691a      	ldr	r2, [r3, #16]
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	0159      	lsls	r1, r3, #5
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	440b      	add	r3, r1
 800adc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adca:	4619      	mov	r1, r3
 800adcc:	4b8a      	ldr	r3, [pc, #552]	; (800aff8 <USB_EP0StartXfer+0x2b4>)
 800adce:	4013      	ands	r3, r2
 800add0:	610b      	str	r3, [r1, #16]
 800add2:	e04e      	b.n	800ae72 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	015a      	lsls	r2, r3, #5
 800add8:	697b      	ldr	r3, [r7, #20]
 800adda:	4413      	add	r3, r2
 800addc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ade0:	691a      	ldr	r2, [r3, #16]
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	0159      	lsls	r1, r3, #5
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	440b      	add	r3, r1
 800adea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adee:	4619      	mov	r1, r3
 800adf0:	4b81      	ldr	r3, [pc, #516]	; (800aff8 <USB_EP0StartXfer+0x2b4>)
 800adf2:	4013      	ands	r3, r2
 800adf4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	015a      	lsls	r2, r3, #5
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	4413      	add	r3, r2
 800adfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae02:	691a      	ldr	r2, [r3, #16]
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	0159      	lsls	r1, r3, #5
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	440b      	add	r3, r1
 800ae0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae10:	4619      	mov	r1, r3
 800ae12:	4b78      	ldr	r3, [pc, #480]	; (800aff4 <USB_EP0StartXfer+0x2b0>)
 800ae14:	4013      	ands	r3, r2
 800ae16:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	699a      	ldr	r2, [r3, #24]
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	68db      	ldr	r3, [r3, #12]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d903      	bls.n	800ae2c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	68da      	ldr	r2, [r3, #12]
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ae2c:	693b      	ldr	r3, [r7, #16]
 800ae2e:	015a      	lsls	r2, r3, #5
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	4413      	add	r3, r2
 800ae34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae38:	691b      	ldr	r3, [r3, #16]
 800ae3a:	693a      	ldr	r2, [r7, #16]
 800ae3c:	0151      	lsls	r1, r2, #5
 800ae3e:	697a      	ldr	r2, [r7, #20]
 800ae40:	440a      	add	r2, r1
 800ae42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae46:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ae4c:	693b      	ldr	r3, [r7, #16]
 800ae4e:	015a      	lsls	r2, r3, #5
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	4413      	add	r3, r2
 800ae54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae58:	691a      	ldr	r2, [r3, #16]
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	699b      	ldr	r3, [r3, #24]
 800ae5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae62:	6939      	ldr	r1, [r7, #16]
 800ae64:	0148      	lsls	r0, r1, #5
 800ae66:	6979      	ldr	r1, [r7, #20]
 800ae68:	4401      	add	r1, r0
 800ae6a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ae6e:	4313      	orrs	r3, r2
 800ae70:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ae72:	79fb      	ldrb	r3, [r7, #7]
 800ae74:	2b01      	cmp	r3, #1
 800ae76:	d11e      	bne.n	800aeb6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	695b      	ldr	r3, [r3, #20]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d009      	beq.n	800ae94 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ae80:	693b      	ldr	r3, [r7, #16]
 800ae82:	015a      	lsls	r2, r3, #5
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	4413      	add	r3, r2
 800ae88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae8c:	461a      	mov	r2, r3
 800ae8e:	68bb      	ldr	r3, [r7, #8]
 800ae90:	695b      	ldr	r3, [r3, #20]
 800ae92:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	015a      	lsls	r2, r3, #5
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	4413      	add	r3, r2
 800ae9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	693a      	ldr	r2, [r7, #16]
 800aea4:	0151      	lsls	r1, r2, #5
 800aea6:	697a      	ldr	r2, [r7, #20]
 800aea8:	440a      	add	r2, r1
 800aeaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aeae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aeb2:	6013      	str	r3, [r2, #0]
 800aeb4:	e097      	b.n	800afe6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aeb6:	693b      	ldr	r3, [r7, #16]
 800aeb8:	015a      	lsls	r2, r3, #5
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	4413      	add	r3, r2
 800aebe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	693a      	ldr	r2, [r7, #16]
 800aec6:	0151      	lsls	r1, r2, #5
 800aec8:	697a      	ldr	r2, [r7, #20]
 800aeca:	440a      	add	r2, r1
 800aecc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aed0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aed4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	699b      	ldr	r3, [r3, #24]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	f000 8083 	beq.w	800afe6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aee6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	781b      	ldrb	r3, [r3, #0]
 800aeec:	f003 030f 	and.w	r3, r3, #15
 800aef0:	2101      	movs	r1, #1
 800aef2:	fa01 f303 	lsl.w	r3, r1, r3
 800aef6:	6979      	ldr	r1, [r7, #20]
 800aef8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aefc:	4313      	orrs	r3, r2
 800aefe:	634b      	str	r3, [r1, #52]	; 0x34
 800af00:	e071      	b.n	800afe6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	015a      	lsls	r2, r3, #5
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	4413      	add	r3, r2
 800af0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af0e:	691a      	ldr	r2, [r3, #16]
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	0159      	lsls	r1, r3, #5
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	440b      	add	r3, r1
 800af18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af1c:	4619      	mov	r1, r3
 800af1e:	4b36      	ldr	r3, [pc, #216]	; (800aff8 <USB_EP0StartXfer+0x2b4>)
 800af20:	4013      	ands	r3, r2
 800af22:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	015a      	lsls	r2, r3, #5
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	4413      	add	r3, r2
 800af2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af30:	691a      	ldr	r2, [r3, #16]
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	0159      	lsls	r1, r3, #5
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	440b      	add	r3, r1
 800af3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af3e:	4619      	mov	r1, r3
 800af40:	4b2c      	ldr	r3, [pc, #176]	; (800aff4 <USB_EP0StartXfer+0x2b0>)
 800af42:	4013      	ands	r3, r2
 800af44:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	699b      	ldr	r3, [r3, #24]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d003      	beq.n	800af56 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	68da      	ldr	r2, [r3, #12]
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	68da      	ldr	r2, [r3, #12]
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	015a      	lsls	r2, r3, #5
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	4413      	add	r3, r2
 800af66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af6a:	691b      	ldr	r3, [r3, #16]
 800af6c:	693a      	ldr	r2, [r7, #16]
 800af6e:	0151      	lsls	r1, r2, #5
 800af70:	697a      	ldr	r2, [r7, #20]
 800af72:	440a      	add	r2, r1
 800af74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800af7c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800af7e:	693b      	ldr	r3, [r7, #16]
 800af80:	015a      	lsls	r2, r3, #5
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	4413      	add	r3, r2
 800af86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af8a:	691a      	ldr	r2, [r3, #16]
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	69db      	ldr	r3, [r3, #28]
 800af90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af94:	6939      	ldr	r1, [r7, #16]
 800af96:	0148      	lsls	r0, r1, #5
 800af98:	6979      	ldr	r1, [r7, #20]
 800af9a:	4401      	add	r1, r0
 800af9c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800afa0:	4313      	orrs	r3, r2
 800afa2:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800afa4:	79fb      	ldrb	r3, [r7, #7]
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d10d      	bne.n	800afc6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	691b      	ldr	r3, [r3, #16]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d009      	beq.n	800afc6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	6919      	ldr	r1, [r3, #16]
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	015a      	lsls	r2, r3, #5
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	4413      	add	r3, r2
 800afbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afc2:	460a      	mov	r2, r1
 800afc4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	015a      	lsls	r2, r3, #5
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	4413      	add	r3, r2
 800afce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	693a      	ldr	r2, [r7, #16]
 800afd6:	0151      	lsls	r1, r2, #5
 800afd8:	697a      	ldr	r2, [r7, #20]
 800afda:	440a      	add	r2, r1
 800afdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afe0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800afe4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800afe6:	2300      	movs	r3, #0
}
 800afe8:	4618      	mov	r0, r3
 800afea:	371c      	adds	r7, #28
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr
 800aff4:	e007ffff 	.word	0xe007ffff
 800aff8:	fff80000 	.word	0xfff80000

0800affc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800affc:	b480      	push	{r7}
 800affe:	b087      	sub	sp, #28
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b006:	2300      	movs	r3, #0
 800b008:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b00a:	2300      	movs	r3, #0
 800b00c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	785b      	ldrb	r3, [r3, #1]
 800b016:	2b01      	cmp	r3, #1
 800b018:	d14a      	bne.n	800b0b0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	781b      	ldrb	r3, [r3, #0]
 800b01e:	015a      	lsls	r2, r3, #5
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	4413      	add	r3, r2
 800b024:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b02e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b032:	f040 8086 	bne.w	800b142 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	781b      	ldrb	r3, [r3, #0]
 800b03a:	015a      	lsls	r2, r3, #5
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	4413      	add	r3, r2
 800b040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	683a      	ldr	r2, [r7, #0]
 800b048:	7812      	ldrb	r2, [r2, #0]
 800b04a:	0151      	lsls	r1, r2, #5
 800b04c:	693a      	ldr	r2, [r7, #16]
 800b04e:	440a      	add	r2, r1
 800b050:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b054:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b058:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	781b      	ldrb	r3, [r3, #0]
 800b05e:	015a      	lsls	r2, r3, #5
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	4413      	add	r3, r2
 800b064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	683a      	ldr	r2, [r7, #0]
 800b06c:	7812      	ldrb	r2, [r2, #0]
 800b06e:	0151      	lsls	r1, r2, #5
 800b070:	693a      	ldr	r2, [r7, #16]
 800b072:	440a      	add	r2, r1
 800b074:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b078:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b07c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	3301      	adds	r3, #1
 800b082:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f242 7210 	movw	r2, #10000	; 0x2710
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d902      	bls.n	800b094 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b08e:	2301      	movs	r3, #1
 800b090:	75fb      	strb	r3, [r7, #23]
          break;
 800b092:	e056      	b.n	800b142 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	015a      	lsls	r2, r3, #5
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	4413      	add	r3, r2
 800b09e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b0a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b0ac:	d0e7      	beq.n	800b07e <USB_EPStopXfer+0x82>
 800b0ae:	e048      	b.n	800b142 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	781b      	ldrb	r3, [r3, #0]
 800b0b4:	015a      	lsls	r2, r3, #5
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	4413      	add	r3, r2
 800b0ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b0c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b0c8:	d13b      	bne.n	800b142 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	015a      	lsls	r2, r3, #5
 800b0d0:	693b      	ldr	r3, [r7, #16]
 800b0d2:	4413      	add	r3, r2
 800b0d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	683a      	ldr	r2, [r7, #0]
 800b0dc:	7812      	ldrb	r2, [r2, #0]
 800b0de:	0151      	lsls	r1, r2, #5
 800b0e0:	693a      	ldr	r2, [r7, #16]
 800b0e2:	440a      	add	r2, r1
 800b0e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b0ec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	015a      	lsls	r2, r3, #5
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	4413      	add	r3, r2
 800b0f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	683a      	ldr	r2, [r7, #0]
 800b100:	7812      	ldrb	r2, [r2, #0]
 800b102:	0151      	lsls	r1, r2, #5
 800b104:	693a      	ldr	r2, [r7, #16]
 800b106:	440a      	add	r2, r1
 800b108:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b10c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b110:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	3301      	adds	r3, #1
 800b116:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	f242 7210 	movw	r2, #10000	; 0x2710
 800b11e:	4293      	cmp	r3, r2
 800b120:	d902      	bls.n	800b128 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b122:	2301      	movs	r3, #1
 800b124:	75fb      	strb	r3, [r7, #23]
          break;
 800b126:	e00c      	b.n	800b142 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	015a      	lsls	r2, r3, #5
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	4413      	add	r3, r2
 800b132:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b13c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b140:	d0e7      	beq.n	800b112 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b142:	7dfb      	ldrb	r3, [r7, #23]
}
 800b144:	4618      	mov	r0, r3
 800b146:	371c      	adds	r7, #28
 800b148:	46bd      	mov	sp, r7
 800b14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14e:	4770      	bx	lr

0800b150 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b150:	b480      	push	{r7}
 800b152:	b089      	sub	sp, #36	; 0x24
 800b154:	af00      	add	r7, sp, #0
 800b156:	60f8      	str	r0, [r7, #12]
 800b158:	60b9      	str	r1, [r7, #8]
 800b15a:	4611      	mov	r1, r2
 800b15c:	461a      	mov	r2, r3
 800b15e:	460b      	mov	r3, r1
 800b160:	71fb      	strb	r3, [r7, #7]
 800b162:	4613      	mov	r3, r2
 800b164:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b16a:	68bb      	ldr	r3, [r7, #8]
 800b16c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b16e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b172:	2b00      	cmp	r3, #0
 800b174:	d123      	bne.n	800b1be <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b176:	88bb      	ldrh	r3, [r7, #4]
 800b178:	3303      	adds	r3, #3
 800b17a:	089b      	lsrs	r3, r3, #2
 800b17c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b17e:	2300      	movs	r3, #0
 800b180:	61bb      	str	r3, [r7, #24]
 800b182:	e018      	b.n	800b1b6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b184:	79fb      	ldrb	r3, [r7, #7]
 800b186:	031a      	lsls	r2, r3, #12
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	4413      	add	r3, r2
 800b18c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b190:	461a      	mov	r2, r3
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b198:	69fb      	ldr	r3, [r7, #28]
 800b19a:	3301      	adds	r3, #1
 800b19c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b1a4:	69fb      	ldr	r3, [r7, #28]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b1aa:	69fb      	ldr	r3, [r7, #28]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b1b0:	69bb      	ldr	r3, [r7, #24]
 800b1b2:	3301      	adds	r3, #1
 800b1b4:	61bb      	str	r3, [r7, #24]
 800b1b6:	69ba      	ldr	r2, [r7, #24]
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	429a      	cmp	r2, r3
 800b1bc:	d3e2      	bcc.n	800b184 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b1be:	2300      	movs	r3, #0
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3724      	adds	r7, #36	; 0x24
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b08b      	sub	sp, #44	; 0x2c
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	60f8      	str	r0, [r7, #12]
 800b1d4:	60b9      	str	r1, [r7, #8]
 800b1d6:	4613      	mov	r3, r2
 800b1d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b1e2:	88fb      	ldrh	r3, [r7, #6]
 800b1e4:	089b      	lsrs	r3, r3, #2
 800b1e6:	b29b      	uxth	r3, r3
 800b1e8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b1ea:	88fb      	ldrh	r3, [r7, #6]
 800b1ec:	f003 0303 	and.w	r3, r3, #3
 800b1f0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	623b      	str	r3, [r7, #32]
 800b1f6:	e014      	b.n	800b222 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b1f8:	69bb      	ldr	r3, [r7, #24]
 800b1fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1fe:	681a      	ldr	r2, [r3, #0]
 800b200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b202:	601a      	str	r2, [r3, #0]
    pDest++;
 800b204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b206:	3301      	adds	r3, #1
 800b208:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b20a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b20c:	3301      	adds	r3, #1
 800b20e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b212:	3301      	adds	r3, #1
 800b214:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b218:	3301      	adds	r3, #1
 800b21a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800b21c:	6a3b      	ldr	r3, [r7, #32]
 800b21e:	3301      	adds	r3, #1
 800b220:	623b      	str	r3, [r7, #32]
 800b222:	6a3a      	ldr	r2, [r7, #32]
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	429a      	cmp	r2, r3
 800b228:	d3e6      	bcc.n	800b1f8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b22a:	8bfb      	ldrh	r3, [r7, #30]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d01e      	beq.n	800b26e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b230:	2300      	movs	r3, #0
 800b232:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b23a:	461a      	mov	r2, r3
 800b23c:	f107 0310 	add.w	r3, r7, #16
 800b240:	6812      	ldr	r2, [r2, #0]
 800b242:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b244:	693a      	ldr	r2, [r7, #16]
 800b246:	6a3b      	ldr	r3, [r7, #32]
 800b248:	b2db      	uxtb	r3, r3
 800b24a:	00db      	lsls	r3, r3, #3
 800b24c:	fa22 f303 	lsr.w	r3, r2, r3
 800b250:	b2da      	uxtb	r2, r3
 800b252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b254:	701a      	strb	r2, [r3, #0]
      i++;
 800b256:	6a3b      	ldr	r3, [r7, #32]
 800b258:	3301      	adds	r3, #1
 800b25a:	623b      	str	r3, [r7, #32]
      pDest++;
 800b25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b25e:	3301      	adds	r3, #1
 800b260:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800b262:	8bfb      	ldrh	r3, [r7, #30]
 800b264:	3b01      	subs	r3, #1
 800b266:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b268:	8bfb      	ldrh	r3, [r7, #30]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d1ea      	bne.n	800b244 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b270:	4618      	mov	r0, r3
 800b272:	372c      	adds	r7, #44	; 0x2c
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr

0800b27c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b085      	sub	sp, #20
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	785b      	ldrb	r3, [r3, #1]
 800b294:	2b01      	cmp	r3, #1
 800b296:	d12c      	bne.n	800b2f2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	015a      	lsls	r2, r3, #5
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	4413      	add	r3, r2
 800b2a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	db12      	blt.n	800b2d0 <USB_EPSetStall+0x54>
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d00f      	beq.n	800b2d0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	015a      	lsls	r2, r3, #5
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	4413      	add	r3, r2
 800b2b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	68ba      	ldr	r2, [r7, #8]
 800b2c0:	0151      	lsls	r1, r2, #5
 800b2c2:	68fa      	ldr	r2, [r7, #12]
 800b2c4:	440a      	add	r2, r1
 800b2c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2ca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b2ce:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	015a      	lsls	r2, r3, #5
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	4413      	add	r3, r2
 800b2d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	68ba      	ldr	r2, [r7, #8]
 800b2e0:	0151      	lsls	r1, r2, #5
 800b2e2:	68fa      	ldr	r2, [r7, #12]
 800b2e4:	440a      	add	r2, r1
 800b2e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b2ee:	6013      	str	r3, [r2, #0]
 800b2f0:	e02b      	b.n	800b34a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	015a      	lsls	r2, r3, #5
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	4413      	add	r3, r2
 800b2fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2b00      	cmp	r3, #0
 800b302:	db12      	blt.n	800b32a <USB_EPSetStall+0xae>
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d00f      	beq.n	800b32a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b30a:	68bb      	ldr	r3, [r7, #8]
 800b30c:	015a      	lsls	r2, r3, #5
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	4413      	add	r3, r2
 800b312:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	68ba      	ldr	r2, [r7, #8]
 800b31a:	0151      	lsls	r1, r2, #5
 800b31c:	68fa      	ldr	r2, [r7, #12]
 800b31e:	440a      	add	r2, r1
 800b320:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b324:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b328:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	015a      	lsls	r2, r3, #5
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	4413      	add	r3, r2
 800b332:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	68ba      	ldr	r2, [r7, #8]
 800b33a:	0151      	lsls	r1, r2, #5
 800b33c:	68fa      	ldr	r2, [r7, #12]
 800b33e:	440a      	add	r2, r1
 800b340:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b344:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b348:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b34a:	2300      	movs	r3, #0
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3714      	adds	r7, #20
 800b350:	46bd      	mov	sp, r7
 800b352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b356:	4770      	bx	lr

0800b358 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	785b      	ldrb	r3, [r3, #1]
 800b370:	2b01      	cmp	r3, #1
 800b372:	d128      	bne.n	800b3c6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	015a      	lsls	r2, r3, #5
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	4413      	add	r3, r2
 800b37c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	68ba      	ldr	r2, [r7, #8]
 800b384:	0151      	lsls	r1, r2, #5
 800b386:	68fa      	ldr	r2, [r7, #12]
 800b388:	440a      	add	r2, r1
 800b38a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b38e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b392:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	791b      	ldrb	r3, [r3, #4]
 800b398:	2b03      	cmp	r3, #3
 800b39a:	d003      	beq.n	800b3a4 <USB_EPClearStall+0x4c>
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	791b      	ldrb	r3, [r3, #4]
 800b3a0:	2b02      	cmp	r3, #2
 800b3a2:	d138      	bne.n	800b416 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	015a      	lsls	r2, r3, #5
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	4413      	add	r3, r2
 800b3ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	68ba      	ldr	r2, [r7, #8]
 800b3b4:	0151      	lsls	r1, r2, #5
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	440a      	add	r2, r1
 800b3ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b3be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b3c2:	6013      	str	r3, [r2, #0]
 800b3c4:	e027      	b.n	800b416 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	015a      	lsls	r2, r3, #5
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	68ba      	ldr	r2, [r7, #8]
 800b3d6:	0151      	lsls	r1, r2, #5
 800b3d8:	68fa      	ldr	r2, [r7, #12]
 800b3da:	440a      	add	r2, r1
 800b3dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b3e4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	791b      	ldrb	r3, [r3, #4]
 800b3ea:	2b03      	cmp	r3, #3
 800b3ec:	d003      	beq.n	800b3f6 <USB_EPClearStall+0x9e>
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	791b      	ldrb	r3, [r3, #4]
 800b3f2:	2b02      	cmp	r3, #2
 800b3f4:	d10f      	bne.n	800b416 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	015a      	lsls	r2, r3, #5
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	4413      	add	r3, r2
 800b3fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	68ba      	ldr	r2, [r7, #8]
 800b406:	0151      	lsls	r1, r2, #5
 800b408:	68fa      	ldr	r2, [r7, #12]
 800b40a:	440a      	add	r2, r1
 800b40c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b414:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b416:	2300      	movs	r3, #0
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3714      	adds	r7, #20
 800b41c:	46bd      	mov	sp, r7
 800b41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b422:	4770      	bx	lr

0800b424 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b424:	b480      	push	{r7}
 800b426:	b085      	sub	sp, #20
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	460b      	mov	r3, r1
 800b42e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	68fa      	ldr	r2, [r7, #12]
 800b43e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b442:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b446:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b44e:	681a      	ldr	r2, [r3, #0]
 800b450:	78fb      	ldrb	r3, [r7, #3]
 800b452:	011b      	lsls	r3, r3, #4
 800b454:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b458:	68f9      	ldr	r1, [r7, #12]
 800b45a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b45e:	4313      	orrs	r3, r2
 800b460:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b462:	2300      	movs	r3, #0
}
 800b464:	4618      	mov	r0, r3
 800b466:	3714      	adds	r7, #20
 800b468:	46bd      	mov	sp, r7
 800b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46e:	4770      	bx	lr

0800b470 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b470:	b480      	push	{r7}
 800b472:	b085      	sub	sp, #20
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	68fa      	ldr	r2, [r7, #12]
 800b486:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b48a:	f023 0303 	bic.w	r3, r3, #3
 800b48e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b496:	685b      	ldr	r3, [r3, #4]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b49e:	f023 0302 	bic.w	r3, r3, #2
 800b4a2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4a4:	2300      	movs	r3, #0
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3714      	adds	r7, #20
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b0:	4770      	bx	lr

0800b4b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b4b2:	b480      	push	{r7}
 800b4b4:	b085      	sub	sp, #20
 800b4b6:	af00      	add	r7, sp, #0
 800b4b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	68fa      	ldr	r2, [r7, #12]
 800b4c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b4cc:	f023 0303 	bic.w	r3, r3, #3
 800b4d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4d8:	685b      	ldr	r3, [r3, #4]
 800b4da:	68fa      	ldr	r2, [r7, #12]
 800b4dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b4e0:	f043 0302 	orr.w	r3, r3, #2
 800b4e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4e6:	2300      	movs	r3, #0
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	3714      	adds	r7, #20
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr

0800b4f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b085      	sub	sp, #20
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	695b      	ldr	r3, [r3, #20]
 800b500:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	699b      	ldr	r3, [r3, #24]
 800b506:	68fa      	ldr	r2, [r7, #12]
 800b508:	4013      	ands	r3, r2
 800b50a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b50c:	68fb      	ldr	r3, [r7, #12]
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3714      	adds	r7, #20
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr

0800b51a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b51a:	b480      	push	{r7}
 800b51c:	b085      	sub	sp, #20
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b52c:	699b      	ldr	r3, [r3, #24]
 800b52e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b536:	69db      	ldr	r3, [r3, #28]
 800b538:	68ba      	ldr	r2, [r7, #8]
 800b53a:	4013      	ands	r3, r2
 800b53c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	0c1b      	lsrs	r3, r3, #16
}
 800b542:	4618      	mov	r0, r3
 800b544:	3714      	adds	r7, #20
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr

0800b54e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b54e:	b480      	push	{r7}
 800b550:	b085      	sub	sp, #20
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b560:	699b      	ldr	r3, [r3, #24]
 800b562:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b56a:	69db      	ldr	r3, [r3, #28]
 800b56c:	68ba      	ldr	r2, [r7, #8]
 800b56e:	4013      	ands	r3, r2
 800b570:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	b29b      	uxth	r3, r3
}
 800b576:	4618      	mov	r0, r3
 800b578:	3714      	adds	r7, #20
 800b57a:	46bd      	mov	sp, r7
 800b57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b580:	4770      	bx	lr

0800b582 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b582:	b480      	push	{r7}
 800b584:	b085      	sub	sp, #20
 800b586:	af00      	add	r7, sp, #0
 800b588:	6078      	str	r0, [r7, #4]
 800b58a:	460b      	mov	r3, r1
 800b58c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b592:	78fb      	ldrb	r3, [r7, #3]
 800b594:	015a      	lsls	r2, r3, #5
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	4413      	add	r3, r2
 800b59a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5a8:	695b      	ldr	r3, [r3, #20]
 800b5aa:	68ba      	ldr	r2, [r7, #8]
 800b5ac:	4013      	ands	r3, r2
 800b5ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b5b0:	68bb      	ldr	r3, [r7, #8]
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3714      	adds	r7, #20
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5bc:	4770      	bx	lr

0800b5be <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b5be:	b480      	push	{r7}
 800b5c0:	b087      	sub	sp, #28
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	6078      	str	r0, [r7, #4]
 800b5c6:	460b      	mov	r3, r1
 800b5c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5d4:	691b      	ldr	r3, [r3, #16]
 800b5d6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b5d8:	697b      	ldr	r3, [r7, #20]
 800b5da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5e0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b5e2:	78fb      	ldrb	r3, [r7, #3]
 800b5e4:	f003 030f 	and.w	r3, r3, #15
 800b5e8:	68fa      	ldr	r2, [r7, #12]
 800b5ea:	fa22 f303 	lsr.w	r3, r2, r3
 800b5ee:	01db      	lsls	r3, r3, #7
 800b5f0:	b2db      	uxtb	r3, r3
 800b5f2:	693a      	ldr	r2, [r7, #16]
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b5f8:	78fb      	ldrb	r3, [r7, #3]
 800b5fa:	015a      	lsls	r2, r3, #5
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	4413      	add	r3, r2
 800b600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b604:	689b      	ldr	r3, [r3, #8]
 800b606:	693a      	ldr	r2, [r7, #16]
 800b608:	4013      	ands	r3, r2
 800b60a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b60c:	68bb      	ldr	r3, [r7, #8]
}
 800b60e:	4618      	mov	r0, r3
 800b610:	371c      	adds	r7, #28
 800b612:	46bd      	mov	sp, r7
 800b614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b618:	4770      	bx	lr

0800b61a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b61a:	b480      	push	{r7}
 800b61c:	b083      	sub	sp, #12
 800b61e:	af00      	add	r7, sp, #0
 800b620:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	695b      	ldr	r3, [r3, #20]
 800b626:	f003 0301 	and.w	r3, r3, #1
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	370c      	adds	r7, #12
 800b62e:	46bd      	mov	sp, r7
 800b630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b634:	4770      	bx	lr
	...

0800b638 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b638:	b480      	push	{r7}
 800b63a:	b085      	sub	sp, #20
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b64a:	681a      	ldr	r2, [r3, #0]
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b652:	4619      	mov	r1, r3
 800b654:	4b09      	ldr	r3, [pc, #36]	; (800b67c <USB_ActivateSetup+0x44>)
 800b656:	4013      	ands	r3, r2
 800b658:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b660:	685b      	ldr	r3, [r3, #4]
 800b662:	68fa      	ldr	r2, [r7, #12]
 800b664:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b66c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b66e:	2300      	movs	r3, #0
}
 800b670:	4618      	mov	r0, r3
 800b672:	3714      	adds	r7, #20
 800b674:	46bd      	mov	sp, r7
 800b676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67a:	4770      	bx	lr
 800b67c:	fffff800 	.word	0xfffff800

0800b680 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b680:	b480      	push	{r7}
 800b682:	b087      	sub	sp, #28
 800b684:	af00      	add	r7, sp, #0
 800b686:	60f8      	str	r0, [r7, #12]
 800b688:	460b      	mov	r3, r1
 800b68a:	607a      	str	r2, [r7, #4]
 800b68c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	333c      	adds	r3, #60	; 0x3c
 800b696:	3304      	adds	r3, #4
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	4a26      	ldr	r2, [pc, #152]	; (800b738 <USB_EP0_OutStart+0xb8>)
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	d90a      	bls.n	800b6ba <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b6b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b6b4:	d101      	bne.n	800b6ba <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	e037      	b.n	800b72a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b6ba:	697b      	ldr	r3, [r7, #20]
 800b6bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6cc:	691b      	ldr	r3, [r3, #16]
 800b6ce:	697a      	ldr	r2, [r7, #20]
 800b6d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b6d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6e0:	691b      	ldr	r3, [r3, #16]
 800b6e2:	697a      	ldr	r2, [r7, #20]
 800b6e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6e8:	f043 0318 	orr.w	r3, r3, #24
 800b6ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b6ee:	697b      	ldr	r3, [r7, #20]
 800b6f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6f4:	691b      	ldr	r3, [r3, #16]
 800b6f6:	697a      	ldr	r2, [r7, #20]
 800b6f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6fc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b700:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b702:	7afb      	ldrb	r3, [r7, #11]
 800b704:	2b01      	cmp	r3, #1
 800b706:	d10f      	bne.n	800b728 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b708:	697b      	ldr	r3, [r7, #20]
 800b70a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b70e:	461a      	mov	r2, r3
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b714:	697b      	ldr	r3, [r7, #20]
 800b716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	697a      	ldr	r2, [r7, #20]
 800b71e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b722:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b726:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	371c      	adds	r7, #28
 800b72e:	46bd      	mov	sp, r7
 800b730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b734:	4770      	bx	lr
 800b736:	bf00      	nop
 800b738:	4f54300a 	.word	0x4f54300a

0800b73c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b085      	sub	sp, #20
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b744:	2300      	movs	r3, #0
 800b746:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	3301      	adds	r3, #1
 800b74c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	4a13      	ldr	r2, [pc, #76]	; (800b7a0 <USB_CoreReset+0x64>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d901      	bls.n	800b75a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b756:	2303      	movs	r3, #3
 800b758:	e01b      	b.n	800b792 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	daf2      	bge.n	800b748 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b762:	2300      	movs	r3, #0
 800b764:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	691b      	ldr	r3, [r3, #16]
 800b76a:	f043 0201 	orr.w	r2, r3, #1
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	3301      	adds	r3, #1
 800b776:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	4a09      	ldr	r2, [pc, #36]	; (800b7a0 <USB_CoreReset+0x64>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d901      	bls.n	800b784 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b780:	2303      	movs	r3, #3
 800b782:	e006      	b.n	800b792 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	691b      	ldr	r3, [r3, #16]
 800b788:	f003 0301 	and.w	r3, r3, #1
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d0f0      	beq.n	800b772 <USB_CoreReset+0x36>

  return HAL_OK;
 800b790:	2300      	movs	r3, #0
}
 800b792:	4618      	mov	r0, r3
 800b794:	3714      	adds	r7, #20
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr
 800b79e:	bf00      	nop
 800b7a0:	00030d40 	.word	0x00030d40

0800b7a4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b084      	sub	sp, #16
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
 800b7ac:	460b      	mov	r3, r1
 800b7ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b7b0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b7b4:	f013 fbe6 	bl	801ef84 <malloc>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d109      	bne.n	800b7d6 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	32b0      	adds	r2, #176	; 0xb0
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b7d2:	2302      	movs	r3, #2
 800b7d4:	e0d4      	b.n	800b980 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b7d6:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800b7da:	2100      	movs	r1, #0
 800b7dc:	68f8      	ldr	r0, [r7, #12]
 800b7de:	f014 ffb5 	bl	802074c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	32b0      	adds	r2, #176	; 0xb0
 800b7ec:	68f9      	ldr	r1, [r7, #12]
 800b7ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	32b0      	adds	r2, #176	; 0xb0
 800b7fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	7c1b      	ldrb	r3, [r3, #16]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d138      	bne.n	800b880 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b80e:	4b5e      	ldr	r3, [pc, #376]	; (800b988 <USBD_CDC_Init+0x1e4>)
 800b810:	7819      	ldrb	r1, [r3, #0]
 800b812:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b816:	2202      	movs	r2, #2
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f005 f924 	bl	8010a66 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b81e:	4b5a      	ldr	r3, [pc, #360]	; (800b988 <USBD_CDC_Init+0x1e4>)
 800b820:	781b      	ldrb	r3, [r3, #0]
 800b822:	f003 020f 	and.w	r2, r3, #15
 800b826:	6879      	ldr	r1, [r7, #4]
 800b828:	4613      	mov	r3, r2
 800b82a:	009b      	lsls	r3, r3, #2
 800b82c:	4413      	add	r3, r2
 800b82e:	009b      	lsls	r3, r3, #2
 800b830:	440b      	add	r3, r1
 800b832:	3324      	adds	r3, #36	; 0x24
 800b834:	2201      	movs	r2, #1
 800b836:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b838:	4b54      	ldr	r3, [pc, #336]	; (800b98c <USBD_CDC_Init+0x1e8>)
 800b83a:	7819      	ldrb	r1, [r3, #0]
 800b83c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b840:	2202      	movs	r2, #2
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f005 f90f 	bl	8010a66 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b848:	4b50      	ldr	r3, [pc, #320]	; (800b98c <USBD_CDC_Init+0x1e8>)
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	f003 020f 	and.w	r2, r3, #15
 800b850:	6879      	ldr	r1, [r7, #4]
 800b852:	4613      	mov	r3, r2
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	4413      	add	r3, r2
 800b858:	009b      	lsls	r3, r3, #2
 800b85a:	440b      	add	r3, r1
 800b85c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b860:	2201      	movs	r2, #1
 800b862:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b864:	4b4a      	ldr	r3, [pc, #296]	; (800b990 <USBD_CDC_Init+0x1ec>)
 800b866:	781b      	ldrb	r3, [r3, #0]
 800b868:	f003 020f 	and.w	r2, r3, #15
 800b86c:	6879      	ldr	r1, [r7, #4]
 800b86e:	4613      	mov	r3, r2
 800b870:	009b      	lsls	r3, r3, #2
 800b872:	4413      	add	r3, r2
 800b874:	009b      	lsls	r3, r3, #2
 800b876:	440b      	add	r3, r1
 800b878:	3326      	adds	r3, #38	; 0x26
 800b87a:	2210      	movs	r2, #16
 800b87c:	801a      	strh	r2, [r3, #0]
 800b87e:	e035      	b.n	800b8ec <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b880:	4b41      	ldr	r3, [pc, #260]	; (800b988 <USBD_CDC_Init+0x1e4>)
 800b882:	7819      	ldrb	r1, [r3, #0]
 800b884:	2340      	movs	r3, #64	; 0x40
 800b886:	2202      	movs	r2, #2
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f005 f8ec 	bl	8010a66 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b88e:	4b3e      	ldr	r3, [pc, #248]	; (800b988 <USBD_CDC_Init+0x1e4>)
 800b890:	781b      	ldrb	r3, [r3, #0]
 800b892:	f003 020f 	and.w	r2, r3, #15
 800b896:	6879      	ldr	r1, [r7, #4]
 800b898:	4613      	mov	r3, r2
 800b89a:	009b      	lsls	r3, r3, #2
 800b89c:	4413      	add	r3, r2
 800b89e:	009b      	lsls	r3, r3, #2
 800b8a0:	440b      	add	r3, r1
 800b8a2:	3324      	adds	r3, #36	; 0x24
 800b8a4:	2201      	movs	r2, #1
 800b8a6:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b8a8:	4b38      	ldr	r3, [pc, #224]	; (800b98c <USBD_CDC_Init+0x1e8>)
 800b8aa:	7819      	ldrb	r1, [r3, #0]
 800b8ac:	2340      	movs	r3, #64	; 0x40
 800b8ae:	2202      	movs	r2, #2
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f005 f8d8 	bl	8010a66 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b8b6:	4b35      	ldr	r3, [pc, #212]	; (800b98c <USBD_CDC_Init+0x1e8>)
 800b8b8:	781b      	ldrb	r3, [r3, #0]
 800b8ba:	f003 020f 	and.w	r2, r3, #15
 800b8be:	6879      	ldr	r1, [r7, #4]
 800b8c0:	4613      	mov	r3, r2
 800b8c2:	009b      	lsls	r3, r3, #2
 800b8c4:	4413      	add	r3, r2
 800b8c6:	009b      	lsls	r3, r3, #2
 800b8c8:	440b      	add	r3, r1
 800b8ca:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b8d2:	4b2f      	ldr	r3, [pc, #188]	; (800b990 <USBD_CDC_Init+0x1ec>)
 800b8d4:	781b      	ldrb	r3, [r3, #0]
 800b8d6:	f003 020f 	and.w	r2, r3, #15
 800b8da:	6879      	ldr	r1, [r7, #4]
 800b8dc:	4613      	mov	r3, r2
 800b8de:	009b      	lsls	r3, r3, #2
 800b8e0:	4413      	add	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	440b      	add	r3, r1
 800b8e6:	3326      	adds	r3, #38	; 0x26
 800b8e8:	2210      	movs	r2, #16
 800b8ea:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b8ec:	4b28      	ldr	r3, [pc, #160]	; (800b990 <USBD_CDC_Init+0x1ec>)
 800b8ee:	7819      	ldrb	r1, [r3, #0]
 800b8f0:	2308      	movs	r3, #8
 800b8f2:	2203      	movs	r2, #3
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f005 f8b6 	bl	8010a66 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b8fa:	4b25      	ldr	r3, [pc, #148]	; (800b990 <USBD_CDC_Init+0x1ec>)
 800b8fc:	781b      	ldrb	r3, [r3, #0]
 800b8fe:	f003 020f 	and.w	r2, r3, #15
 800b902:	6879      	ldr	r1, [r7, #4]
 800b904:	4613      	mov	r3, r2
 800b906:	009b      	lsls	r3, r3, #2
 800b908:	4413      	add	r3, r2
 800b90a:	009b      	lsls	r3, r3, #2
 800b90c:	440b      	add	r3, r1
 800b90e:	3324      	adds	r3, #36	; 0x24
 800b910:	2201      	movs	r2, #1
 800b912:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2200      	movs	r2, #0
 800b918:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b922:	687a      	ldr	r2, [r7, #4]
 800b924:	33b0      	adds	r3, #176	; 0xb0
 800b926:	009b      	lsls	r3, r3, #2
 800b928:	4413      	add	r3, r2
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2200      	movs	r2, #0
 800b934:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b946:	2b00      	cmp	r3, #0
 800b948:	d101      	bne.n	800b94e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800b94a:	2302      	movs	r3, #2
 800b94c:	e018      	b.n	800b980 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	7c1b      	ldrb	r3, [r3, #16]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d10a      	bne.n	800b96c <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b956:	4b0d      	ldr	r3, [pc, #52]	; (800b98c <USBD_CDC_Init+0x1e8>)
 800b958:	7819      	ldrb	r1, [r3, #0]
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b960:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f005 f96d 	bl	8010c44 <USBD_LL_PrepareReceive>
 800b96a:	e008      	b.n	800b97e <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b96c:	4b07      	ldr	r3, [pc, #28]	; (800b98c <USBD_CDC_Init+0x1e8>)
 800b96e:	7819      	ldrb	r1, [r3, #0]
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b976:	2340      	movs	r3, #64	; 0x40
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f005 f963 	bl	8010c44 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b97e:	2300      	movs	r3, #0
}
 800b980:	4618      	mov	r0, r3
 800b982:	3710      	adds	r7, #16
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}
 800b988:	20000097 	.word	0x20000097
 800b98c:	20000098 	.word	0x20000098
 800b990:	20000099 	.word	0x20000099

0800b994 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b082      	sub	sp, #8
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
 800b99c:	460b      	mov	r3, r1
 800b99e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b9a0:	4b3a      	ldr	r3, [pc, #232]	; (800ba8c <USBD_CDC_DeInit+0xf8>)
 800b9a2:	781b      	ldrb	r3, [r3, #0]
 800b9a4:	4619      	mov	r1, r3
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f005 f883 	bl	8010ab2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b9ac:	4b37      	ldr	r3, [pc, #220]	; (800ba8c <USBD_CDC_DeInit+0xf8>)
 800b9ae:	781b      	ldrb	r3, [r3, #0]
 800b9b0:	f003 020f 	and.w	r2, r3, #15
 800b9b4:	6879      	ldr	r1, [r7, #4]
 800b9b6:	4613      	mov	r3, r2
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	4413      	add	r3, r2
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	440b      	add	r3, r1
 800b9c0:	3324      	adds	r3, #36	; 0x24
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b9c6:	4b32      	ldr	r3, [pc, #200]	; (800ba90 <USBD_CDC_DeInit+0xfc>)
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	4619      	mov	r1, r3
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f005 f870 	bl	8010ab2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b9d2:	4b2f      	ldr	r3, [pc, #188]	; (800ba90 <USBD_CDC_DeInit+0xfc>)
 800b9d4:	781b      	ldrb	r3, [r3, #0]
 800b9d6:	f003 020f 	and.w	r2, r3, #15
 800b9da:	6879      	ldr	r1, [r7, #4]
 800b9dc:	4613      	mov	r3, r2
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	4413      	add	r3, r2
 800b9e2:	009b      	lsls	r3, r3, #2
 800b9e4:	440b      	add	r3, r1
 800b9e6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b9ee:	4b29      	ldr	r3, [pc, #164]	; (800ba94 <USBD_CDC_DeInit+0x100>)
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f005 f85c 	bl	8010ab2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b9fa:	4b26      	ldr	r3, [pc, #152]	; (800ba94 <USBD_CDC_DeInit+0x100>)
 800b9fc:	781b      	ldrb	r3, [r3, #0]
 800b9fe:	f003 020f 	and.w	r2, r3, #15
 800ba02:	6879      	ldr	r1, [r7, #4]
 800ba04:	4613      	mov	r3, r2
 800ba06:	009b      	lsls	r3, r3, #2
 800ba08:	4413      	add	r3, r2
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	440b      	add	r3, r1
 800ba0e:	3324      	adds	r3, #36	; 0x24
 800ba10:	2200      	movs	r2, #0
 800ba12:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800ba14:	4b1f      	ldr	r3, [pc, #124]	; (800ba94 <USBD_CDC_DeInit+0x100>)
 800ba16:	781b      	ldrb	r3, [r3, #0]
 800ba18:	f003 020f 	and.w	r2, r3, #15
 800ba1c:	6879      	ldr	r1, [r7, #4]
 800ba1e:	4613      	mov	r3, r2
 800ba20:	009b      	lsls	r3, r3, #2
 800ba22:	4413      	add	r3, r2
 800ba24:	009b      	lsls	r3, r3, #2
 800ba26:	440b      	add	r3, r1
 800ba28:	3326      	adds	r3, #38	; 0x26
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	32b0      	adds	r2, #176	; 0xb0
 800ba38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d01f      	beq.n	800ba80 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ba46:	687a      	ldr	r2, [r7, #4]
 800ba48:	33b0      	adds	r3, #176	; 0xb0
 800ba4a:	009b      	lsls	r3, r3, #2
 800ba4c:	4413      	add	r3, r2
 800ba4e:	685b      	ldr	r3, [r3, #4]
 800ba50:	685b      	ldr	r3, [r3, #4]
 800ba52:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	32b0      	adds	r2, #176	; 0xb0
 800ba5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba62:	4618      	mov	r0, r3
 800ba64:	f013 fa96 	bl	801ef94 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	32b0      	adds	r2, #176	; 0xb0
 800ba72:	2100      	movs	r1, #0
 800ba74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ba80:	2300      	movs	r3, #0
}
 800ba82:	4618      	mov	r0, r3
 800ba84:	3708      	adds	r7, #8
 800ba86:	46bd      	mov	sp, r7
 800ba88:	bd80      	pop	{r7, pc}
 800ba8a:	bf00      	nop
 800ba8c:	20000097 	.word	0x20000097
 800ba90:	20000098 	.word	0x20000098
 800ba94:	20000099 	.word	0x20000099

0800ba98 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b086      	sub	sp, #24
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	32b0      	adds	r2, #176	; 0xb0
 800baac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bab0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bab2:	2300      	movs	r3, #0
 800bab4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bab6:	2300      	movs	r3, #0
 800bab8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800baba:	2300      	movs	r3, #0
 800babc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d101      	bne.n	800bac8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800bac4:	2303      	movs	r3, #3
 800bac6:	e0bf      	b.n	800bc48 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bac8:	683b      	ldr	r3, [r7, #0]
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d050      	beq.n	800bb76 <USBD_CDC_Setup+0xde>
 800bad4:	2b20      	cmp	r3, #32
 800bad6:	f040 80af 	bne.w	800bc38 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	88db      	ldrh	r3, [r3, #6]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d03a      	beq.n	800bb58 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	781b      	ldrb	r3, [r3, #0]
 800bae6:	b25b      	sxtb	r3, r3
 800bae8:	2b00      	cmp	r3, #0
 800baea:	da1b      	bge.n	800bb24 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800baf2:	687a      	ldr	r2, [r7, #4]
 800baf4:	33b0      	adds	r3, #176	; 0xb0
 800baf6:	009b      	lsls	r3, r3, #2
 800baf8:	4413      	add	r3, r2
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	689b      	ldr	r3, [r3, #8]
 800bafe:	683a      	ldr	r2, [r7, #0]
 800bb00:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800bb02:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bb04:	683a      	ldr	r2, [r7, #0]
 800bb06:	88d2      	ldrh	r2, [r2, #6]
 800bb08:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	88db      	ldrh	r3, [r3, #6]
 800bb0e:	2b07      	cmp	r3, #7
 800bb10:	bf28      	it	cs
 800bb12:	2307      	movcs	r3, #7
 800bb14:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	89fa      	ldrh	r2, [r7, #14]
 800bb1a:	4619      	mov	r1, r3
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f001 fd6d 	bl	800d5fc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800bb22:	e090      	b.n	800bc46 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	785a      	ldrb	r2, [r3, #1]
 800bb28:	693b      	ldr	r3, [r7, #16]
 800bb2a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	88db      	ldrh	r3, [r3, #6]
 800bb32:	2b3f      	cmp	r3, #63	; 0x3f
 800bb34:	d803      	bhi.n	800bb3e <USBD_CDC_Setup+0xa6>
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	88db      	ldrh	r3, [r3, #6]
 800bb3a:	b2da      	uxtb	r2, r3
 800bb3c:	e000      	b.n	800bb40 <USBD_CDC_Setup+0xa8>
 800bb3e:	2240      	movs	r2, #64	; 0x40
 800bb40:	693b      	ldr	r3, [r7, #16]
 800bb42:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800bb46:	6939      	ldr	r1, [r7, #16]
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800bb4e:	461a      	mov	r2, r3
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f001 fd7f 	bl	800d654 <USBD_CtlPrepareRx>
      break;
 800bb56:	e076      	b.n	800bc46 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bb5e:	687a      	ldr	r2, [r7, #4]
 800bb60:	33b0      	adds	r3, #176	; 0xb0
 800bb62:	009b      	lsls	r3, r3, #2
 800bb64:	4413      	add	r3, r2
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	689b      	ldr	r3, [r3, #8]
 800bb6a:	683a      	ldr	r2, [r7, #0]
 800bb6c:	7850      	ldrb	r0, [r2, #1]
 800bb6e:	2200      	movs	r2, #0
 800bb70:	6839      	ldr	r1, [r7, #0]
 800bb72:	4798      	blx	r3
      break;
 800bb74:	e067      	b.n	800bc46 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	785b      	ldrb	r3, [r3, #1]
 800bb7a:	2b0b      	cmp	r3, #11
 800bb7c:	d851      	bhi.n	800bc22 <USBD_CDC_Setup+0x18a>
 800bb7e:	a201      	add	r2, pc, #4	; (adr r2, 800bb84 <USBD_CDC_Setup+0xec>)
 800bb80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb84:	0800bbb5 	.word	0x0800bbb5
 800bb88:	0800bc31 	.word	0x0800bc31
 800bb8c:	0800bc23 	.word	0x0800bc23
 800bb90:	0800bc23 	.word	0x0800bc23
 800bb94:	0800bc23 	.word	0x0800bc23
 800bb98:	0800bc23 	.word	0x0800bc23
 800bb9c:	0800bc23 	.word	0x0800bc23
 800bba0:	0800bc23 	.word	0x0800bc23
 800bba4:	0800bc23 	.word	0x0800bc23
 800bba8:	0800bc23 	.word	0x0800bc23
 800bbac:	0800bbdf 	.word	0x0800bbdf
 800bbb0:	0800bc09 	.word	0x0800bc09
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	2b03      	cmp	r3, #3
 800bbbe:	d107      	bne.n	800bbd0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bbc0:	f107 030a 	add.w	r3, r7, #10
 800bbc4:	2202      	movs	r2, #2
 800bbc6:	4619      	mov	r1, r3
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f001 fd17 	bl	800d5fc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bbce:	e032      	b.n	800bc36 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bbd0:	6839      	ldr	r1, [r7, #0]
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f001 fca1 	bl	800d51a <USBD_CtlError>
            ret = USBD_FAIL;
 800bbd8:	2303      	movs	r3, #3
 800bbda:	75fb      	strb	r3, [r7, #23]
          break;
 800bbdc:	e02b      	b.n	800bc36 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbe4:	b2db      	uxtb	r3, r3
 800bbe6:	2b03      	cmp	r3, #3
 800bbe8:	d107      	bne.n	800bbfa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bbea:	f107 030d 	add.w	r3, r7, #13
 800bbee:	2201      	movs	r2, #1
 800bbf0:	4619      	mov	r1, r3
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f001 fd02 	bl	800d5fc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bbf8:	e01d      	b.n	800bc36 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bbfa:	6839      	ldr	r1, [r7, #0]
 800bbfc:	6878      	ldr	r0, [r7, #4]
 800bbfe:	f001 fc8c 	bl	800d51a <USBD_CtlError>
            ret = USBD_FAIL;
 800bc02:	2303      	movs	r3, #3
 800bc04:	75fb      	strb	r3, [r7, #23]
          break;
 800bc06:	e016      	b.n	800bc36 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc0e:	b2db      	uxtb	r3, r3
 800bc10:	2b03      	cmp	r3, #3
 800bc12:	d00f      	beq.n	800bc34 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800bc14:	6839      	ldr	r1, [r7, #0]
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f001 fc7f 	bl	800d51a <USBD_CtlError>
            ret = USBD_FAIL;
 800bc1c:	2303      	movs	r3, #3
 800bc1e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bc20:	e008      	b.n	800bc34 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bc22:	6839      	ldr	r1, [r7, #0]
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	f001 fc78 	bl	800d51a <USBD_CtlError>
          ret = USBD_FAIL;
 800bc2a:	2303      	movs	r3, #3
 800bc2c:	75fb      	strb	r3, [r7, #23]
          break;
 800bc2e:	e002      	b.n	800bc36 <USBD_CDC_Setup+0x19e>
          break;
 800bc30:	bf00      	nop
 800bc32:	e008      	b.n	800bc46 <USBD_CDC_Setup+0x1ae>
          break;
 800bc34:	bf00      	nop
      }
      break;
 800bc36:	e006      	b.n	800bc46 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800bc38:	6839      	ldr	r1, [r7, #0]
 800bc3a:	6878      	ldr	r0, [r7, #4]
 800bc3c:	f001 fc6d 	bl	800d51a <USBD_CtlError>
      ret = USBD_FAIL;
 800bc40:	2303      	movs	r3, #3
 800bc42:	75fb      	strb	r3, [r7, #23]
      break;
 800bc44:	bf00      	nop
  }

  return (uint8_t)ret;
 800bc46:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc48:	4618      	mov	r0, r3
 800bc4a:	3718      	adds	r7, #24
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}

0800bc50 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b084      	sub	sp, #16
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
 800bc58:	460b      	mov	r3, r1
 800bc5a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bc62:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	32b0      	adds	r2, #176	; 0xb0
 800bc6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d101      	bne.n	800bc7a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800bc76:	2303      	movs	r3, #3
 800bc78:	e065      	b.n	800bd46 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	32b0      	adds	r2, #176	; 0xb0
 800bc84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc88:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bc8a:	78fb      	ldrb	r3, [r7, #3]
 800bc8c:	f003 020f 	and.w	r2, r3, #15
 800bc90:	6879      	ldr	r1, [r7, #4]
 800bc92:	4613      	mov	r3, r2
 800bc94:	009b      	lsls	r3, r3, #2
 800bc96:	4413      	add	r3, r2
 800bc98:	009b      	lsls	r3, r3, #2
 800bc9a:	440b      	add	r3, r1
 800bc9c:	3318      	adds	r3, #24
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d02f      	beq.n	800bd04 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800bca4:	78fb      	ldrb	r3, [r7, #3]
 800bca6:	f003 020f 	and.w	r2, r3, #15
 800bcaa:	6879      	ldr	r1, [r7, #4]
 800bcac:	4613      	mov	r3, r2
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	4413      	add	r3, r2
 800bcb2:	009b      	lsls	r3, r3, #2
 800bcb4:	440b      	add	r3, r1
 800bcb6:	3318      	adds	r3, #24
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	78fb      	ldrb	r3, [r7, #3]
 800bcbc:	f003 010f 	and.w	r1, r3, #15
 800bcc0:	68f8      	ldr	r0, [r7, #12]
 800bcc2:	460b      	mov	r3, r1
 800bcc4:	00db      	lsls	r3, r3, #3
 800bcc6:	440b      	add	r3, r1
 800bcc8:	009b      	lsls	r3, r3, #2
 800bcca:	4403      	add	r3, r0
 800bccc:	3348      	adds	r3, #72	; 0x48
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	fbb2 f1f3 	udiv	r1, r2, r3
 800bcd4:	fb01 f303 	mul.w	r3, r1, r3
 800bcd8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d112      	bne.n	800bd04 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800bcde:	78fb      	ldrb	r3, [r7, #3]
 800bce0:	f003 020f 	and.w	r2, r3, #15
 800bce4:	6879      	ldr	r1, [r7, #4]
 800bce6:	4613      	mov	r3, r2
 800bce8:	009b      	lsls	r3, r3, #2
 800bcea:	4413      	add	r3, r2
 800bcec:	009b      	lsls	r3, r3, #2
 800bcee:	440b      	add	r3, r1
 800bcf0:	3318      	adds	r3, #24
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bcf6:	78f9      	ldrb	r1, [r7, #3]
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f004 ff80 	bl	8010c02 <USBD_LL_Transmit>
 800bd02:	e01f      	b.n	800bd44 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	2200      	movs	r2, #0
 800bd08:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bd12:	687a      	ldr	r2, [r7, #4]
 800bd14:	33b0      	adds	r3, #176	; 0xb0
 800bd16:	009b      	lsls	r3, r3, #2
 800bd18:	4413      	add	r3, r2
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	691b      	ldr	r3, [r3, #16]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d010      	beq.n	800bd44 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bd28:	687a      	ldr	r2, [r7, #4]
 800bd2a:	33b0      	adds	r3, #176	; 0xb0
 800bd2c:	009b      	lsls	r3, r3, #2
 800bd2e:	4413      	add	r3, r2
 800bd30:	685b      	ldr	r3, [r3, #4]
 800bd32:	691b      	ldr	r3, [r3, #16]
 800bd34:	68ba      	ldr	r2, [r7, #8]
 800bd36:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800bd3a:	68ba      	ldr	r2, [r7, #8]
 800bd3c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800bd40:	78fa      	ldrb	r2, [r7, #3]
 800bd42:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bd44:	2300      	movs	r3, #0
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3710      	adds	r7, #16
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}

0800bd4e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b084      	sub	sp, #16
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
 800bd56:	460b      	mov	r3, r1
 800bd58:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	32b0      	adds	r2, #176	; 0xb0
 800bd64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd68:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	32b0      	adds	r2, #176	; 0xb0
 800bd74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d101      	bne.n	800bd80 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800bd7c:	2303      	movs	r3, #3
 800bd7e:	e01a      	b.n	800bdb6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bd80:	78fb      	ldrb	r3, [r7, #3]
 800bd82:	4619      	mov	r1, r3
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f004 ff7e 	bl	8010c86 <USBD_LL_GetRxDataSize>
 800bd8a:	4602      	mov	r2, r0
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bd98:	687a      	ldr	r2, [r7, #4]
 800bd9a:	33b0      	adds	r3, #176	; 0xb0
 800bd9c:	009b      	lsls	r3, r3, #2
 800bd9e:	4413      	add	r3, r2
 800bda0:	685b      	ldr	r3, [r3, #4]
 800bda2:	68db      	ldr	r3, [r3, #12]
 800bda4:	68fa      	ldr	r2, [r7, #12]
 800bda6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bdaa:	68fa      	ldr	r2, [r7, #12]
 800bdac:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bdb0:	4611      	mov	r1, r2
 800bdb2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bdb4:	2300      	movs	r3, #0
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	3710      	adds	r7, #16
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}

0800bdbe <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bdbe:	b580      	push	{r7, lr}
 800bdc0:	b084      	sub	sp, #16
 800bdc2:	af00      	add	r7, sp, #0
 800bdc4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	32b0      	adds	r2, #176	; 0xb0
 800bdd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdd4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d101      	bne.n	800bde0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bddc:	2303      	movs	r3, #3
 800bdde:	e025      	b.n	800be2c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	33b0      	adds	r3, #176	; 0xb0
 800bdea:	009b      	lsls	r3, r3, #2
 800bdec:	4413      	add	r3, r2
 800bdee:	685b      	ldr	r3, [r3, #4]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d01a      	beq.n	800be2a <USBD_CDC_EP0_RxReady+0x6c>
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bdfa:	2bff      	cmp	r3, #255	; 0xff
 800bdfc:	d015      	beq.n	800be2a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800be04:	687a      	ldr	r2, [r7, #4]
 800be06:	33b0      	adds	r3, #176	; 0xb0
 800be08:	009b      	lsls	r3, r3, #2
 800be0a:	4413      	add	r3, r2
 800be0c:	685b      	ldr	r3, [r3, #4]
 800be0e:	689b      	ldr	r3, [r3, #8]
 800be10:	68fa      	ldr	r2, [r7, #12]
 800be12:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800be16:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800be18:	68fa      	ldr	r2, [r7, #12]
 800be1a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800be1e:	b292      	uxth	r2, r2
 800be20:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	22ff      	movs	r2, #255	; 0xff
 800be26:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800be2a:	2300      	movs	r3, #0
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b086      	sub	sp, #24
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800be3c:	2182      	movs	r1, #130	; 0x82
 800be3e:	4818      	ldr	r0, [pc, #96]	; (800bea0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800be40:	f000 fd09 	bl	800c856 <USBD_GetEpDesc>
 800be44:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800be46:	2101      	movs	r1, #1
 800be48:	4815      	ldr	r0, [pc, #84]	; (800bea0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800be4a:	f000 fd04 	bl	800c856 <USBD_GetEpDesc>
 800be4e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800be50:	2181      	movs	r1, #129	; 0x81
 800be52:	4813      	ldr	r0, [pc, #76]	; (800bea0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800be54:	f000 fcff 	bl	800c856 <USBD_GetEpDesc>
 800be58:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d002      	beq.n	800be66 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	2210      	movs	r2, #16
 800be64:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800be66:	693b      	ldr	r3, [r7, #16]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d006      	beq.n	800be7a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	2200      	movs	r2, #0
 800be70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be74:	711a      	strb	r2, [r3, #4]
 800be76:	2200      	movs	r2, #0
 800be78:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d006      	beq.n	800be8e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	2200      	movs	r2, #0
 800be84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be88:	711a      	strb	r2, [r3, #4]
 800be8a:	2200      	movs	r2, #0
 800be8c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2243      	movs	r2, #67	; 0x43
 800be92:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800be94:	4b02      	ldr	r3, [pc, #8]	; (800bea0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800be96:	4618      	mov	r0, r3
 800be98:	3718      	adds	r7, #24
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}
 800be9e:	bf00      	nop
 800bea0:	20000054 	.word	0x20000054

0800bea4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b086      	sub	sp, #24
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800beac:	2182      	movs	r1, #130	; 0x82
 800beae:	4818      	ldr	r0, [pc, #96]	; (800bf10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800beb0:	f000 fcd1 	bl	800c856 <USBD_GetEpDesc>
 800beb4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800beb6:	2101      	movs	r1, #1
 800beb8:	4815      	ldr	r0, [pc, #84]	; (800bf10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800beba:	f000 fccc 	bl	800c856 <USBD_GetEpDesc>
 800bebe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bec0:	2181      	movs	r1, #129	; 0x81
 800bec2:	4813      	ldr	r0, [pc, #76]	; (800bf10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800bec4:	f000 fcc7 	bl	800c856 <USBD_GetEpDesc>
 800bec8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d002      	beq.n	800bed6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	2210      	movs	r2, #16
 800bed4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bed6:	693b      	ldr	r3, [r7, #16]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d006      	beq.n	800beea <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	2200      	movs	r2, #0
 800bee0:	711a      	strb	r2, [r3, #4]
 800bee2:	2200      	movs	r2, #0
 800bee4:	f042 0202 	orr.w	r2, r2, #2
 800bee8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d006      	beq.n	800befe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	2200      	movs	r2, #0
 800bef4:	711a      	strb	r2, [r3, #4]
 800bef6:	2200      	movs	r2, #0
 800bef8:	f042 0202 	orr.w	r2, r2, #2
 800befc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2243      	movs	r2, #67	; 0x43
 800bf02:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bf04:	4b02      	ldr	r3, [pc, #8]	; (800bf10 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3718      	adds	r7, #24
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}
 800bf0e:	bf00      	nop
 800bf10:	20000054 	.word	0x20000054

0800bf14 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b086      	sub	sp, #24
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800bf1c:	2182      	movs	r1, #130	; 0x82
 800bf1e:	4818      	ldr	r0, [pc, #96]	; (800bf80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bf20:	f000 fc99 	bl	800c856 <USBD_GetEpDesc>
 800bf24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800bf26:	2101      	movs	r1, #1
 800bf28:	4815      	ldr	r0, [pc, #84]	; (800bf80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bf2a:	f000 fc94 	bl	800c856 <USBD_GetEpDesc>
 800bf2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800bf30:	2181      	movs	r1, #129	; 0x81
 800bf32:	4813      	ldr	r0, [pc, #76]	; (800bf80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800bf34:	f000 fc8f 	bl	800c856 <USBD_GetEpDesc>
 800bf38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d002      	beq.n	800bf46 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800bf40:	697b      	ldr	r3, [r7, #20]
 800bf42:	2210      	movs	r2, #16
 800bf44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d006      	beq.n	800bf5a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	2200      	movs	r2, #0
 800bf50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bf54:	711a      	strb	r2, [r3, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d006      	beq.n	800bf6e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	2200      	movs	r2, #0
 800bf64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bf68:	711a      	strb	r2, [r3, #4]
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2243      	movs	r2, #67	; 0x43
 800bf72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800bf74:	4b02      	ldr	r3, [pc, #8]	; (800bf80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3718      	adds	r7, #24
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}
 800bf7e:	bf00      	nop
 800bf80:	20000054 	.word	0x20000054

0800bf84 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	220a      	movs	r2, #10
 800bf90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bf92:	4b03      	ldr	r3, [pc, #12]	; (800bfa0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	370c      	adds	r7, #12
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9e:	4770      	bx	lr
 800bfa0:	20000010 	.word	0x20000010

0800bfa4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
 800bfac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d101      	bne.n	800bfb8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bfb4:	2303      	movs	r3, #3
 800bfb6:	e009      	b.n	800bfcc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	33b0      	adds	r3, #176	; 0xb0
 800bfc2:	009b      	lsls	r3, r3, #2
 800bfc4:	4413      	add	r3, r2
 800bfc6:	683a      	ldr	r2, [r7, #0]
 800bfc8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800bfca:	2300      	movs	r3, #0
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	370c      	adds	r7, #12
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd6:	4770      	bx	lr

0800bfd8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b087      	sub	sp, #28
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	60f8      	str	r0, [r7, #12]
 800bfe0:	60b9      	str	r1, [r7, #8]
 800bfe2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	32b0      	adds	r2, #176	; 0xb0
 800bfee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bff2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d101      	bne.n	800bffe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800bffa:	2303      	movs	r3, #3
 800bffc:	e008      	b.n	800c010 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	68ba      	ldr	r2, [r7, #8]
 800c002:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	687a      	ldr	r2, [r7, #4]
 800c00a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c00e:	2300      	movs	r3, #0
}
 800c010:	4618      	mov	r0, r3
 800c012:	371c      	adds	r7, #28
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr

0800c01c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c01c:	b480      	push	{r7}
 800c01e:	b085      	sub	sp, #20
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
 800c024:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	32b0      	adds	r2, #176	; 0xb0
 800c030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c034:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d101      	bne.n	800c040 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c03c:	2303      	movs	r3, #3
 800c03e:	e004      	b.n	800c04a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	683a      	ldr	r2, [r7, #0]
 800c044:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c048:	2300      	movs	r3, #0
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	3714      	adds	r7, #20
 800c04e:	46bd      	mov	sp, r7
 800c050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c054:	4770      	bx	lr
	...

0800c058 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	32b0      	adds	r2, #176	; 0xb0
 800c06a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c06e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	32b0      	adds	r2, #176	; 0xb0
 800c07a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d101      	bne.n	800c086 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c082:	2303      	movs	r3, #3
 800c084:	e018      	b.n	800c0b8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	7c1b      	ldrb	r3, [r3, #16]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d10a      	bne.n	800c0a4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c08e:	4b0c      	ldr	r3, [pc, #48]	; (800c0c0 <USBD_CDC_ReceivePacket+0x68>)
 800c090:	7819      	ldrb	r1, [r3, #0]
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c098:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f004 fdd1 	bl	8010c44 <USBD_LL_PrepareReceive>
 800c0a2:	e008      	b.n	800c0b6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c0a4:	4b06      	ldr	r3, [pc, #24]	; (800c0c0 <USBD_CDC_ReceivePacket+0x68>)
 800c0a6:	7819      	ldrb	r1, [r3, #0]
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c0ae:	2340      	movs	r3, #64	; 0x40
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f004 fdc7 	bl	8010c44 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c0b6:	2300      	movs	r3, #0
}
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	3710      	adds	r7, #16
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	bd80      	pop	{r7, pc}
 800c0c0:	20000098 	.word	0x20000098

0800c0c4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b086      	sub	sp, #24
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	60b9      	str	r1, [r7, #8]
 800c0ce:	4613      	mov	r3, r2
 800c0d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d101      	bne.n	800c0dc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c0d8:	2303      	movs	r3, #3
 800c0da:	e01f      	b.n	800c11c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d003      	beq.n	800c102 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	68ba      	ldr	r2, [r7, #8]
 800c0fe:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2201      	movs	r2, #1
 800c106:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	79fa      	ldrb	r2, [r7, #7]
 800c10e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c110:	68f8      	ldr	r0, [r7, #12]
 800c112:	f004 fc41 	bl	8010998 <USBD_LL_Init>
 800c116:	4603      	mov	r3, r0
 800c118:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c11a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	3718      	adds	r7, #24
 800c120:	46bd      	mov	sp, r7
 800c122:	bd80      	pop	{r7, pc}

0800c124 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
 800c12c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c12e:	2300      	movs	r3, #0
 800c130:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d101      	bne.n	800c13c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c138:	2303      	movs	r3, #3
 800c13a:	e025      	b.n	800c188 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	683a      	ldr	r2, [r7, #0]
 800c140:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	32ae      	adds	r2, #174	; 0xae
 800c14e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c154:	2b00      	cmp	r3, #0
 800c156:	d00f      	beq.n	800c178 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	32ae      	adds	r2, #174	; 0xae
 800c162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c168:	f107 020e 	add.w	r2, r7, #14
 800c16c:	4610      	mov	r0, r2
 800c16e:	4798      	blx	r3
 800c170:	4602      	mov	r2, r0
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800c17e:	1c5a      	adds	r2, r3, #1
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800c186:	2300      	movs	r3, #0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3710      	adds	r7, #16
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}

0800c190 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b082      	sub	sp, #8
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f004 fc49 	bl	8010a30 <USBD_LL_Start>
 800c19e:	4603      	mov	r3, r0
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3708      	adds	r7, #8
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b083      	sub	sp, #12
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c1b0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	370c      	adds	r7, #12
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1bc:	4770      	bx	lr

0800c1be <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b084      	sub	sp, #16
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	6078      	str	r0, [r7, #4]
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d009      	beq.n	800c1ec <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	78fa      	ldrb	r2, [r7, #3]
 800c1e2:	4611      	mov	r1, r2
 800c1e4:	6878      	ldr	r0, [r7, #4]
 800c1e6:	4798      	blx	r3
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c1ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	3710      	adds	r7, #16
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}

0800c1f6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c1f6:	b580      	push	{r7, lr}
 800c1f8:	b084      	sub	sp, #16
 800c1fa:	af00      	add	r7, sp, #0
 800c1fc:	6078      	str	r0, [r7, #4]
 800c1fe:	460b      	mov	r3, r1
 800c200:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c202:	2300      	movs	r3, #0
 800c204:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	78fa      	ldrb	r2, [r7, #3]
 800c210:	4611      	mov	r1, r2
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	4798      	blx	r3
 800c216:	4603      	mov	r3, r0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d001      	beq.n	800c220 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c21c:	2303      	movs	r3, #3
 800c21e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c220:	7bfb      	ldrb	r3, [r7, #15]
}
 800c222:	4618      	mov	r0, r3
 800c224:	3710      	adds	r7, #16
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}

0800c22a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c22a:	b580      	push	{r7, lr}
 800c22c:	b084      	sub	sp, #16
 800c22e:	af00      	add	r7, sp, #0
 800c230:	6078      	str	r0, [r7, #4]
 800c232:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c23a:	6839      	ldr	r1, [r7, #0]
 800c23c:	4618      	mov	r0, r3
 800c23e:	f001 f932 	bl	800d4a6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	2201      	movs	r2, #1
 800c246:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c250:	461a      	mov	r2, r3
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c25e:	f003 031f 	and.w	r3, r3, #31
 800c262:	2b02      	cmp	r3, #2
 800c264:	d01a      	beq.n	800c29c <USBD_LL_SetupStage+0x72>
 800c266:	2b02      	cmp	r3, #2
 800c268:	d822      	bhi.n	800c2b0 <USBD_LL_SetupStage+0x86>
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d002      	beq.n	800c274 <USBD_LL_SetupStage+0x4a>
 800c26e:	2b01      	cmp	r3, #1
 800c270:	d00a      	beq.n	800c288 <USBD_LL_SetupStage+0x5e>
 800c272:	e01d      	b.n	800c2b0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c27a:	4619      	mov	r1, r3
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f000 fb5f 	bl	800c940 <USBD_StdDevReq>
 800c282:	4603      	mov	r3, r0
 800c284:	73fb      	strb	r3, [r7, #15]
      break;
 800c286:	e020      	b.n	800c2ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c28e:	4619      	mov	r1, r3
 800c290:	6878      	ldr	r0, [r7, #4]
 800c292:	f000 fbc7 	bl	800ca24 <USBD_StdItfReq>
 800c296:	4603      	mov	r3, r0
 800c298:	73fb      	strb	r3, [r7, #15]
      break;
 800c29a:	e016      	b.n	800c2ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c2a2:	4619      	mov	r1, r3
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 fc29 	bl	800cafc <USBD_StdEPReq>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	73fb      	strb	r3, [r7, #15]
      break;
 800c2ae:	e00c      	b.n	800c2ca <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c2b6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	4619      	mov	r1, r3
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f004 fc16 	bl	8010af0 <USBD_LL_StallEP>
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	73fb      	strb	r3, [r7, #15]
      break;
 800c2c8:	bf00      	nop
  }

  return ret;
 800c2ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	3710      	adds	r7, #16
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}

0800c2d4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b086      	sub	sp, #24
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	60f8      	str	r0, [r7, #12]
 800c2dc:	460b      	mov	r3, r1
 800c2de:	607a      	str	r2, [r7, #4]
 800c2e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800c2e6:	7afb      	ldrb	r3, [r7, #11]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d16e      	bne.n	800c3ca <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c2f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c2fa:	2b03      	cmp	r3, #3
 800c2fc:	f040 8098 	bne.w	800c430 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	689a      	ldr	r2, [r3, #8]
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	68db      	ldr	r3, [r3, #12]
 800c308:	429a      	cmp	r2, r3
 800c30a:	d913      	bls.n	800c334 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	689a      	ldr	r2, [r3, #8]
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	68db      	ldr	r3, [r3, #12]
 800c314:	1ad2      	subs	r2, r2, r3
 800c316:	693b      	ldr	r3, [r7, #16]
 800c318:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	68da      	ldr	r2, [r3, #12]
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	689b      	ldr	r3, [r3, #8]
 800c322:	4293      	cmp	r3, r2
 800c324:	bf28      	it	cs
 800c326:	4613      	movcs	r3, r2
 800c328:	461a      	mov	r2, r3
 800c32a:	6879      	ldr	r1, [r7, #4]
 800c32c:	68f8      	ldr	r0, [r7, #12]
 800c32e:	f001 f9ae 	bl	800d68e <USBD_CtlContinueRx>
 800c332:	e07d      	b.n	800c430 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c33a:	f003 031f 	and.w	r3, r3, #31
 800c33e:	2b02      	cmp	r3, #2
 800c340:	d014      	beq.n	800c36c <USBD_LL_DataOutStage+0x98>
 800c342:	2b02      	cmp	r3, #2
 800c344:	d81d      	bhi.n	800c382 <USBD_LL_DataOutStage+0xae>
 800c346:	2b00      	cmp	r3, #0
 800c348:	d002      	beq.n	800c350 <USBD_LL_DataOutStage+0x7c>
 800c34a:	2b01      	cmp	r3, #1
 800c34c:	d003      	beq.n	800c356 <USBD_LL_DataOutStage+0x82>
 800c34e:	e018      	b.n	800c382 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c350:	2300      	movs	r3, #0
 800c352:	75bb      	strb	r3, [r7, #22]
            break;
 800c354:	e018      	b.n	800c388 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c35c:	b2db      	uxtb	r3, r3
 800c35e:	4619      	mov	r1, r3
 800c360:	68f8      	ldr	r0, [r7, #12]
 800c362:	f000 fa5e 	bl	800c822 <USBD_CoreFindIF>
 800c366:	4603      	mov	r3, r0
 800c368:	75bb      	strb	r3, [r7, #22]
            break;
 800c36a:	e00d      	b.n	800c388 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c372:	b2db      	uxtb	r3, r3
 800c374:	4619      	mov	r1, r3
 800c376:	68f8      	ldr	r0, [r7, #12]
 800c378:	f000 fa60 	bl	800c83c <USBD_CoreFindEP>
 800c37c:	4603      	mov	r3, r0
 800c37e:	75bb      	strb	r3, [r7, #22]
            break;
 800c380:	e002      	b.n	800c388 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c382:	2300      	movs	r3, #0
 800c384:	75bb      	strb	r3, [r7, #22]
            break;
 800c386:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c388:	7dbb      	ldrb	r3, [r7, #22]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d119      	bne.n	800c3c2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c394:	b2db      	uxtb	r3, r3
 800c396:	2b03      	cmp	r3, #3
 800c398:	d113      	bne.n	800c3c2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c39a:	7dba      	ldrb	r2, [r7, #22]
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	32ae      	adds	r2, #174	; 0xae
 800c3a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3a4:	691b      	ldr	r3, [r3, #16]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d00b      	beq.n	800c3c2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800c3aa:	7dba      	ldrb	r2, [r7, #22]
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c3b2:	7dba      	ldrb	r2, [r7, #22]
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	32ae      	adds	r2, #174	; 0xae
 800c3b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3bc:	691b      	ldr	r3, [r3, #16]
 800c3be:	68f8      	ldr	r0, [r7, #12]
 800c3c0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c3c2:	68f8      	ldr	r0, [r7, #12]
 800c3c4:	f001 f974 	bl	800d6b0 <USBD_CtlSendStatus>
 800c3c8:	e032      	b.n	800c430 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c3ca:	7afb      	ldrb	r3, [r7, #11]
 800c3cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c3d0:	b2db      	uxtb	r3, r3
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	68f8      	ldr	r0, [r7, #12]
 800c3d6:	f000 fa31 	bl	800c83c <USBD_CoreFindEP>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c3de:	7dbb      	ldrb	r3, [r7, #22]
 800c3e0:	2bff      	cmp	r3, #255	; 0xff
 800c3e2:	d025      	beq.n	800c430 <USBD_LL_DataOutStage+0x15c>
 800c3e4:	7dbb      	ldrb	r3, [r7, #22]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d122      	bne.n	800c430 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3f0:	b2db      	uxtb	r3, r3
 800c3f2:	2b03      	cmp	r3, #3
 800c3f4:	d117      	bne.n	800c426 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c3f6:	7dba      	ldrb	r2, [r7, #22]
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	32ae      	adds	r2, #174	; 0xae
 800c3fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c400:	699b      	ldr	r3, [r3, #24]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d00f      	beq.n	800c426 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800c406:	7dba      	ldrb	r2, [r7, #22]
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c40e:	7dba      	ldrb	r2, [r7, #22]
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	32ae      	adds	r2, #174	; 0xae
 800c414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c418:	699b      	ldr	r3, [r3, #24]
 800c41a:	7afa      	ldrb	r2, [r7, #11]
 800c41c:	4611      	mov	r1, r2
 800c41e:	68f8      	ldr	r0, [r7, #12]
 800c420:	4798      	blx	r3
 800c422:	4603      	mov	r3, r0
 800c424:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c426:	7dfb      	ldrb	r3, [r7, #23]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d001      	beq.n	800c430 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800c42c:	7dfb      	ldrb	r3, [r7, #23]
 800c42e:	e000      	b.n	800c432 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800c430:	2300      	movs	r3, #0
}
 800c432:	4618      	mov	r0, r3
 800c434:	3718      	adds	r7, #24
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}

0800c43a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c43a:	b580      	push	{r7, lr}
 800c43c:	b086      	sub	sp, #24
 800c43e:	af00      	add	r7, sp, #0
 800c440:	60f8      	str	r0, [r7, #12]
 800c442:	460b      	mov	r3, r1
 800c444:	607a      	str	r2, [r7, #4]
 800c446:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800c448:	7afb      	ldrb	r3, [r7, #11]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d16f      	bne.n	800c52e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	3314      	adds	r3, #20
 800c452:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c45a:	2b02      	cmp	r3, #2
 800c45c:	d15a      	bne.n	800c514 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	689a      	ldr	r2, [r3, #8]
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	68db      	ldr	r3, [r3, #12]
 800c466:	429a      	cmp	r2, r3
 800c468:	d914      	bls.n	800c494 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c46a:	693b      	ldr	r3, [r7, #16]
 800c46c:	689a      	ldr	r2, [r3, #8]
 800c46e:	693b      	ldr	r3, [r7, #16]
 800c470:	68db      	ldr	r3, [r3, #12]
 800c472:	1ad2      	subs	r2, r2, r3
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c478:	693b      	ldr	r3, [r7, #16]
 800c47a:	689b      	ldr	r3, [r3, #8]
 800c47c:	461a      	mov	r2, r3
 800c47e:	6879      	ldr	r1, [r7, #4]
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	f001 f8d6 	bl	800d632 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c486:	2300      	movs	r3, #0
 800c488:	2200      	movs	r2, #0
 800c48a:	2100      	movs	r1, #0
 800c48c:	68f8      	ldr	r0, [r7, #12]
 800c48e:	f004 fbd9 	bl	8010c44 <USBD_LL_PrepareReceive>
 800c492:	e03f      	b.n	800c514 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c494:	693b      	ldr	r3, [r7, #16]
 800c496:	68da      	ldr	r2, [r3, #12]
 800c498:	693b      	ldr	r3, [r7, #16]
 800c49a:	689b      	ldr	r3, [r3, #8]
 800c49c:	429a      	cmp	r2, r3
 800c49e:	d11c      	bne.n	800c4da <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	685a      	ldr	r2, [r3, #4]
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	d316      	bcc.n	800c4da <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c4ac:	693b      	ldr	r3, [r7, #16]
 800c4ae:	685a      	ldr	r2, [r3, #4]
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c4b6:	429a      	cmp	r2, r3
 800c4b8:	d20f      	bcs.n	800c4da <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	2100      	movs	r1, #0
 800c4be:	68f8      	ldr	r0, [r7, #12]
 800c4c0:	f001 f8b7 	bl	800d632 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	2100      	movs	r1, #0
 800c4d2:	68f8      	ldr	r0, [r7, #12]
 800c4d4:	f004 fbb6 	bl	8010c44 <USBD_LL_PrepareReceive>
 800c4d8:	e01c      	b.n	800c514 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	2b03      	cmp	r3, #3
 800c4e4:	d10f      	bne.n	800c506 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4ec:	68db      	ldr	r3, [r3, #12]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d009      	beq.n	800c506 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c500:	68db      	ldr	r3, [r3, #12]
 800c502:	68f8      	ldr	r0, [r7, #12]
 800c504:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c506:	2180      	movs	r1, #128	; 0x80
 800c508:	68f8      	ldr	r0, [r7, #12]
 800c50a:	f004 faf1 	bl	8010af0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c50e:	68f8      	ldr	r0, [r7, #12]
 800c510:	f001 f8e1 	bl	800d6d6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d03a      	beq.n	800c594 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c51e:	68f8      	ldr	r0, [r7, #12]
 800c520:	f7ff fe42 	bl	800c1a8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	2200      	movs	r2, #0
 800c528:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c52c:	e032      	b.n	800c594 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c52e:	7afb      	ldrb	r3, [r7, #11]
 800c530:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c534:	b2db      	uxtb	r3, r3
 800c536:	4619      	mov	r1, r3
 800c538:	68f8      	ldr	r0, [r7, #12]
 800c53a:	f000 f97f 	bl	800c83c <USBD_CoreFindEP>
 800c53e:	4603      	mov	r3, r0
 800c540:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c542:	7dfb      	ldrb	r3, [r7, #23]
 800c544:	2bff      	cmp	r3, #255	; 0xff
 800c546:	d025      	beq.n	800c594 <USBD_LL_DataInStage+0x15a>
 800c548:	7dfb      	ldrb	r3, [r7, #23]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d122      	bne.n	800c594 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c554:	b2db      	uxtb	r3, r3
 800c556:	2b03      	cmp	r3, #3
 800c558:	d11c      	bne.n	800c594 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c55a:	7dfa      	ldrb	r2, [r7, #23]
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	32ae      	adds	r2, #174	; 0xae
 800c560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c564:	695b      	ldr	r3, [r3, #20]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d014      	beq.n	800c594 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c56a:	7dfa      	ldrb	r2, [r7, #23]
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c572:	7dfa      	ldrb	r2, [r7, #23]
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	32ae      	adds	r2, #174	; 0xae
 800c578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c57c:	695b      	ldr	r3, [r3, #20]
 800c57e:	7afa      	ldrb	r2, [r7, #11]
 800c580:	4611      	mov	r1, r2
 800c582:	68f8      	ldr	r0, [r7, #12]
 800c584:	4798      	blx	r3
 800c586:	4603      	mov	r3, r0
 800c588:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c58a:	7dbb      	ldrb	r3, [r7, #22]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d001      	beq.n	800c594 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c590:	7dbb      	ldrb	r3, [r7, #22]
 800c592:	e000      	b.n	800c596 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c594:	2300      	movs	r3, #0
}
 800c596:	4618      	mov	r0, r3
 800c598:	3718      	adds	r7, #24
 800c59a:	46bd      	mov	sp, r7
 800c59c:	bd80      	pop	{r7, pc}

0800c59e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c59e:	b580      	push	{r7, lr}
 800c5a0:	b084      	sub	sp, #16
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2201      	movs	r2, #1
 800c5ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2200      	movs	r2, #0
 800c5be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d014      	beq.n	800c604 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5e0:	685b      	ldr	r3, [r3, #4]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d00e      	beq.n	800c604 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5ec:	685b      	ldr	r3, [r3, #4]
 800c5ee:	687a      	ldr	r2, [r7, #4]
 800c5f0:	6852      	ldr	r2, [r2, #4]
 800c5f2:	b2d2      	uxtb	r2, r2
 800c5f4:	4611      	mov	r1, r2
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	4798      	blx	r3
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d001      	beq.n	800c604 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c600:	2303      	movs	r3, #3
 800c602:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c604:	2340      	movs	r3, #64	; 0x40
 800c606:	2200      	movs	r2, #0
 800c608:	2100      	movs	r1, #0
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f004 fa2b 	bl	8010a66 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2201      	movs	r2, #1
 800c614:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2240      	movs	r2, #64	; 0x40
 800c61c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c620:	2340      	movs	r3, #64	; 0x40
 800c622:	2200      	movs	r2, #0
 800c624:	2180      	movs	r1, #128	; 0x80
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	f004 fa1d 	bl	8010a66 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2201      	movs	r2, #1
 800c630:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2240      	movs	r2, #64	; 0x40
 800c636:	621a      	str	r2, [r3, #32]

  return ret;
 800c638:	7bfb      	ldrb	r3, [r7, #15]
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3710      	adds	r7, #16
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}

0800c642 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c642:	b480      	push	{r7}
 800c644:	b083      	sub	sp, #12
 800c646:	af00      	add	r7, sp, #0
 800c648:	6078      	str	r0, [r7, #4]
 800c64a:	460b      	mov	r3, r1
 800c64c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	78fa      	ldrb	r2, [r7, #3]
 800c652:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c654:	2300      	movs	r3, #0
}
 800c656:	4618      	mov	r0, r3
 800c658:	370c      	adds	r7, #12
 800c65a:	46bd      	mov	sp, r7
 800c65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c660:	4770      	bx	lr

0800c662 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c662:	b480      	push	{r7}
 800c664:	b083      	sub	sp, #12
 800c666:	af00      	add	r7, sp, #0
 800c668:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c670:	b2da      	uxtb	r2, r3
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2204      	movs	r2, #4
 800c67c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c680:	2300      	movs	r3, #0
}
 800c682:	4618      	mov	r0, r3
 800c684:	370c      	adds	r7, #12
 800c686:	46bd      	mov	sp, r7
 800c688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68c:	4770      	bx	lr

0800c68e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c68e:	b480      	push	{r7}
 800c690:	b083      	sub	sp, #12
 800c692:	af00      	add	r7, sp, #0
 800c694:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c69c:	b2db      	uxtb	r3, r3
 800c69e:	2b04      	cmp	r3, #4
 800c6a0:	d106      	bne.n	800c6b0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800c6a8:	b2da      	uxtb	r2, r3
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c6b0:	2300      	movs	r3, #0
}
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	370c      	adds	r7, #12
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6bc:	4770      	bx	lr

0800c6be <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c6be:	b580      	push	{r7, lr}
 800c6c0:	b082      	sub	sp, #8
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6cc:	b2db      	uxtb	r3, r3
 800c6ce:	2b03      	cmp	r3, #3
 800c6d0:	d110      	bne.n	800c6f4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d00b      	beq.n	800c6f4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6e2:	69db      	ldr	r3, [r3, #28]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d005      	beq.n	800c6f4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6ee:	69db      	ldr	r3, [r3, #28]
 800c6f0:	6878      	ldr	r0, [r7, #4]
 800c6f2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c6f4:	2300      	movs	r3, #0
}
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	3708      	adds	r7, #8
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	bd80      	pop	{r7, pc}

0800c6fe <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c6fe:	b580      	push	{r7, lr}
 800c700:	b082      	sub	sp, #8
 800c702:	af00      	add	r7, sp, #0
 800c704:	6078      	str	r0, [r7, #4]
 800c706:	460b      	mov	r3, r1
 800c708:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	32ae      	adds	r2, #174	; 0xae
 800c714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d101      	bne.n	800c720 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c71c:	2303      	movs	r3, #3
 800c71e:	e01c      	b.n	800c75a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c726:	b2db      	uxtb	r3, r3
 800c728:	2b03      	cmp	r3, #3
 800c72a:	d115      	bne.n	800c758 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	32ae      	adds	r2, #174	; 0xae
 800c736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c73a:	6a1b      	ldr	r3, [r3, #32]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d00b      	beq.n	800c758 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	32ae      	adds	r2, #174	; 0xae
 800c74a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c74e:	6a1b      	ldr	r3, [r3, #32]
 800c750:	78fa      	ldrb	r2, [r7, #3]
 800c752:	4611      	mov	r1, r2
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c758:	2300      	movs	r3, #0
}
 800c75a:	4618      	mov	r0, r3
 800c75c:	3708      	adds	r7, #8
 800c75e:	46bd      	mov	sp, r7
 800c760:	bd80      	pop	{r7, pc}

0800c762 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c762:	b580      	push	{r7, lr}
 800c764:	b082      	sub	sp, #8
 800c766:	af00      	add	r7, sp, #0
 800c768:	6078      	str	r0, [r7, #4]
 800c76a:	460b      	mov	r3, r1
 800c76c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	32ae      	adds	r2, #174	; 0xae
 800c778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d101      	bne.n	800c784 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c780:	2303      	movs	r3, #3
 800c782:	e01c      	b.n	800c7be <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c78a:	b2db      	uxtb	r3, r3
 800c78c:	2b03      	cmp	r3, #3
 800c78e:	d115      	bne.n	800c7bc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	32ae      	adds	r2, #174	; 0xae
 800c79a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c79e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d00b      	beq.n	800c7bc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	32ae      	adds	r2, #174	; 0xae
 800c7ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7b4:	78fa      	ldrb	r2, [r7, #3]
 800c7b6:	4611      	mov	r1, r2
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c7bc:	2300      	movs	r3, #0
}
 800c7be:	4618      	mov	r0, r3
 800c7c0:	3708      	adds	r7, #8
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	bd80      	pop	{r7, pc}

0800c7c6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c7c6:	b480      	push	{r7}
 800c7c8:	b083      	sub	sp, #12
 800c7ca:	af00      	add	r7, sp, #0
 800c7cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c7ce:	2300      	movs	r3, #0
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	370c      	adds	r7, #12
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr

0800c7dc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b084      	sub	sp, #16
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d00e      	beq.n	800c818 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c800:	685b      	ldr	r3, [r3, #4]
 800c802:	687a      	ldr	r2, [r7, #4]
 800c804:	6852      	ldr	r2, [r2, #4]
 800c806:	b2d2      	uxtb	r2, r2
 800c808:	4611      	mov	r1, r2
 800c80a:	6878      	ldr	r0, [r7, #4]
 800c80c:	4798      	blx	r3
 800c80e:	4603      	mov	r3, r0
 800c810:	2b00      	cmp	r3, #0
 800c812:	d001      	beq.n	800c818 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c814:	2303      	movs	r3, #3
 800c816:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c818:	7bfb      	ldrb	r3, [r7, #15]
}
 800c81a:	4618      	mov	r0, r3
 800c81c:	3710      	adds	r7, #16
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}

0800c822 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c822:	b480      	push	{r7}
 800c824:	b083      	sub	sp, #12
 800c826:	af00      	add	r7, sp, #0
 800c828:	6078      	str	r0, [r7, #4]
 800c82a:	460b      	mov	r3, r1
 800c82c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c82e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c830:	4618      	mov	r0, r3
 800c832:	370c      	adds	r7, #12
 800c834:	46bd      	mov	sp, r7
 800c836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83a:	4770      	bx	lr

0800c83c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c83c:	b480      	push	{r7}
 800c83e:	b083      	sub	sp, #12
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
 800c844:	460b      	mov	r3, r1
 800c846:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c848:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	370c      	adds	r7, #12
 800c84e:	46bd      	mov	sp, r7
 800c850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c854:	4770      	bx	lr

0800c856 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c856:	b580      	push	{r7, lr}
 800c858:	b086      	sub	sp, #24
 800c85a:	af00      	add	r7, sp, #0
 800c85c:	6078      	str	r0, [r7, #4]
 800c85e:	460b      	mov	r3, r1
 800c860:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c86a:	2300      	movs	r3, #0
 800c86c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	885b      	ldrh	r3, [r3, #2]
 800c872:	b29a      	uxth	r2, r3
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	b29b      	uxth	r3, r3
 800c87a:	429a      	cmp	r2, r3
 800c87c:	d920      	bls.n	800c8c0 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	b29b      	uxth	r3, r3
 800c884:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c886:	e013      	b.n	800c8b0 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c888:	f107 030a 	add.w	r3, r7, #10
 800c88c:	4619      	mov	r1, r3
 800c88e:	6978      	ldr	r0, [r7, #20]
 800c890:	f000 f81b 	bl	800c8ca <USBD_GetNextDesc>
 800c894:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	785b      	ldrb	r3, [r3, #1]
 800c89a:	2b05      	cmp	r3, #5
 800c89c:	d108      	bne.n	800c8b0 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c8a2:	693b      	ldr	r3, [r7, #16]
 800c8a4:	789b      	ldrb	r3, [r3, #2]
 800c8a6:	78fa      	ldrb	r2, [r7, #3]
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	d008      	beq.n	800c8be <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	885b      	ldrh	r3, [r3, #2]
 800c8b4:	b29a      	uxth	r2, r3
 800c8b6:	897b      	ldrh	r3, [r7, #10]
 800c8b8:	429a      	cmp	r2, r3
 800c8ba:	d8e5      	bhi.n	800c888 <USBD_GetEpDesc+0x32>
 800c8bc:	e000      	b.n	800c8c0 <USBD_GetEpDesc+0x6a>
          break;
 800c8be:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c8c0:	693b      	ldr	r3, [r7, #16]
}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	3718      	adds	r7, #24
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	bd80      	pop	{r7, pc}

0800c8ca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c8ca:	b480      	push	{r7}
 800c8cc:	b085      	sub	sp, #20
 800c8ce:	af00      	add	r7, sp, #0
 800c8d0:	6078      	str	r0, [r7, #4]
 800c8d2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	881a      	ldrh	r2, [r3, #0]
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	781b      	ldrb	r3, [r3, #0]
 800c8e0:	b29b      	uxth	r3, r3
 800c8e2:	4413      	add	r3, r2
 800c8e4:	b29a      	uxth	r2, r3
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	781b      	ldrb	r3, [r3, #0]
 800c8ee:	461a      	mov	r2, r3
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	4413      	add	r3, r2
 800c8f4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c8f6:	68fb      	ldr	r3, [r7, #12]
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	3714      	adds	r7, #20
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c902:	4770      	bx	lr

0800c904 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c904:	b480      	push	{r7}
 800c906:	b087      	sub	sp, #28
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	781b      	ldrb	r3, [r3, #0]
 800c914:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	3301      	adds	r3, #1
 800c91a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c91c:	697b      	ldr	r3, [r7, #20]
 800c91e:	781b      	ldrb	r3, [r3, #0]
 800c920:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c922:	8a3b      	ldrh	r3, [r7, #16]
 800c924:	021b      	lsls	r3, r3, #8
 800c926:	b21a      	sxth	r2, r3
 800c928:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c92c:	4313      	orrs	r3, r2
 800c92e:	b21b      	sxth	r3, r3
 800c930:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c932:	89fb      	ldrh	r3, [r7, #14]
}
 800c934:	4618      	mov	r0, r3
 800c936:	371c      	adds	r7, #28
 800c938:	46bd      	mov	sp, r7
 800c93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93e:	4770      	bx	lr

0800c940 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b084      	sub	sp, #16
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
 800c948:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c94a:	2300      	movs	r3, #0
 800c94c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c94e:	683b      	ldr	r3, [r7, #0]
 800c950:	781b      	ldrb	r3, [r3, #0]
 800c952:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c956:	2b40      	cmp	r3, #64	; 0x40
 800c958:	d005      	beq.n	800c966 <USBD_StdDevReq+0x26>
 800c95a:	2b40      	cmp	r3, #64	; 0x40
 800c95c:	d857      	bhi.n	800ca0e <USBD_StdDevReq+0xce>
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d00f      	beq.n	800c982 <USBD_StdDevReq+0x42>
 800c962:	2b20      	cmp	r3, #32
 800c964:	d153      	bne.n	800ca0e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	32ae      	adds	r2, #174	; 0xae
 800c970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c974:	689b      	ldr	r3, [r3, #8]
 800c976:	6839      	ldr	r1, [r7, #0]
 800c978:	6878      	ldr	r0, [r7, #4]
 800c97a:	4798      	blx	r3
 800c97c:	4603      	mov	r3, r0
 800c97e:	73fb      	strb	r3, [r7, #15]
      break;
 800c980:	e04a      	b.n	800ca18 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	785b      	ldrb	r3, [r3, #1]
 800c986:	2b09      	cmp	r3, #9
 800c988:	d83b      	bhi.n	800ca02 <USBD_StdDevReq+0xc2>
 800c98a:	a201      	add	r2, pc, #4	; (adr r2, 800c990 <USBD_StdDevReq+0x50>)
 800c98c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c990:	0800c9e5 	.word	0x0800c9e5
 800c994:	0800c9f9 	.word	0x0800c9f9
 800c998:	0800ca03 	.word	0x0800ca03
 800c99c:	0800c9ef 	.word	0x0800c9ef
 800c9a0:	0800ca03 	.word	0x0800ca03
 800c9a4:	0800c9c3 	.word	0x0800c9c3
 800c9a8:	0800c9b9 	.word	0x0800c9b9
 800c9ac:	0800ca03 	.word	0x0800ca03
 800c9b0:	0800c9db 	.word	0x0800c9db
 800c9b4:	0800c9cd 	.word	0x0800c9cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c9b8:	6839      	ldr	r1, [r7, #0]
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 fa3c 	bl	800ce38 <USBD_GetDescriptor>
          break;
 800c9c0:	e024      	b.n	800ca0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c9c2:	6839      	ldr	r1, [r7, #0]
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f000 fbcb 	bl	800d160 <USBD_SetAddress>
          break;
 800c9ca:	e01f      	b.n	800ca0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c9cc:	6839      	ldr	r1, [r7, #0]
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f000 fc0a 	bl	800d1e8 <USBD_SetConfig>
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	73fb      	strb	r3, [r7, #15]
          break;
 800c9d8:	e018      	b.n	800ca0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c9da:	6839      	ldr	r1, [r7, #0]
 800c9dc:	6878      	ldr	r0, [r7, #4]
 800c9de:	f000 fcad 	bl	800d33c <USBD_GetConfig>
          break;
 800c9e2:	e013      	b.n	800ca0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c9e4:	6839      	ldr	r1, [r7, #0]
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f000 fcde 	bl	800d3a8 <USBD_GetStatus>
          break;
 800c9ec:	e00e      	b.n	800ca0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c9ee:	6839      	ldr	r1, [r7, #0]
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f000 fd0d 	bl	800d410 <USBD_SetFeature>
          break;
 800c9f6:	e009      	b.n	800ca0c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c9f8:	6839      	ldr	r1, [r7, #0]
 800c9fa:	6878      	ldr	r0, [r7, #4]
 800c9fc:	f000 fd31 	bl	800d462 <USBD_ClrFeature>
          break;
 800ca00:	e004      	b.n	800ca0c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ca02:	6839      	ldr	r1, [r7, #0]
 800ca04:	6878      	ldr	r0, [r7, #4]
 800ca06:	f000 fd88 	bl	800d51a <USBD_CtlError>
          break;
 800ca0a:	bf00      	nop
      }
      break;
 800ca0c:	e004      	b.n	800ca18 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ca0e:	6839      	ldr	r1, [r7, #0]
 800ca10:	6878      	ldr	r0, [r7, #4]
 800ca12:	f000 fd82 	bl	800d51a <USBD_CtlError>
      break;
 800ca16:	bf00      	nop
  }

  return ret;
 800ca18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3710      	adds	r7, #16
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop

0800ca24 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b084      	sub	sp, #16
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
 800ca2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	781b      	ldrb	r3, [r3, #0]
 800ca36:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ca3a:	2b40      	cmp	r3, #64	; 0x40
 800ca3c:	d005      	beq.n	800ca4a <USBD_StdItfReq+0x26>
 800ca3e:	2b40      	cmp	r3, #64	; 0x40
 800ca40:	d852      	bhi.n	800cae8 <USBD_StdItfReq+0xc4>
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d001      	beq.n	800ca4a <USBD_StdItfReq+0x26>
 800ca46:	2b20      	cmp	r3, #32
 800ca48:	d14e      	bne.n	800cae8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca50:	b2db      	uxtb	r3, r3
 800ca52:	3b01      	subs	r3, #1
 800ca54:	2b02      	cmp	r3, #2
 800ca56:	d840      	bhi.n	800cada <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	889b      	ldrh	r3, [r3, #4]
 800ca5c:	b2db      	uxtb	r3, r3
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	d836      	bhi.n	800cad0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	889b      	ldrh	r3, [r3, #4]
 800ca66:	b2db      	uxtb	r3, r3
 800ca68:	4619      	mov	r1, r3
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f7ff fed9 	bl	800c822 <USBD_CoreFindIF>
 800ca70:	4603      	mov	r3, r0
 800ca72:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ca74:	7bbb      	ldrb	r3, [r7, #14]
 800ca76:	2bff      	cmp	r3, #255	; 0xff
 800ca78:	d01d      	beq.n	800cab6 <USBD_StdItfReq+0x92>
 800ca7a:	7bbb      	ldrb	r3, [r7, #14]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d11a      	bne.n	800cab6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ca80:	7bba      	ldrb	r2, [r7, #14]
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	32ae      	adds	r2, #174	; 0xae
 800ca86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca8a:	689b      	ldr	r3, [r3, #8]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d00f      	beq.n	800cab0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ca90:	7bba      	ldrb	r2, [r7, #14]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ca98:	7bba      	ldrb	r2, [r7, #14]
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	32ae      	adds	r2, #174	; 0xae
 800ca9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caa2:	689b      	ldr	r3, [r3, #8]
 800caa4:	6839      	ldr	r1, [r7, #0]
 800caa6:	6878      	ldr	r0, [r7, #4]
 800caa8:	4798      	blx	r3
 800caaa:	4603      	mov	r3, r0
 800caac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800caae:	e004      	b.n	800caba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800cab0:	2303      	movs	r3, #3
 800cab2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cab4:	e001      	b.n	800caba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800cab6:	2303      	movs	r3, #3
 800cab8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800caba:	683b      	ldr	r3, [r7, #0]
 800cabc:	88db      	ldrh	r3, [r3, #6]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d110      	bne.n	800cae4 <USBD_StdItfReq+0xc0>
 800cac2:	7bfb      	ldrb	r3, [r7, #15]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d10d      	bne.n	800cae4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800cac8:	6878      	ldr	r0, [r7, #4]
 800caca:	f000 fdf1 	bl	800d6b0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800cace:	e009      	b.n	800cae4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800cad0:	6839      	ldr	r1, [r7, #0]
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f000 fd21 	bl	800d51a <USBD_CtlError>
          break;
 800cad8:	e004      	b.n	800cae4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800cada:	6839      	ldr	r1, [r7, #0]
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f000 fd1c 	bl	800d51a <USBD_CtlError>
          break;
 800cae2:	e000      	b.n	800cae6 <USBD_StdItfReq+0xc2>
          break;
 800cae4:	bf00      	nop
      }
      break;
 800cae6:	e004      	b.n	800caf2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800cae8:	6839      	ldr	r1, [r7, #0]
 800caea:	6878      	ldr	r0, [r7, #4]
 800caec:	f000 fd15 	bl	800d51a <USBD_CtlError>
      break;
 800caf0:	bf00      	nop
  }

  return ret;
 800caf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3710      	adds	r7, #16
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}

0800cafc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b084      	sub	sp, #16
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
 800cb04:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800cb06:	2300      	movs	r3, #0
 800cb08:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	889b      	ldrh	r3, [r3, #4]
 800cb0e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	781b      	ldrb	r3, [r3, #0]
 800cb14:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cb18:	2b40      	cmp	r3, #64	; 0x40
 800cb1a:	d007      	beq.n	800cb2c <USBD_StdEPReq+0x30>
 800cb1c:	2b40      	cmp	r3, #64	; 0x40
 800cb1e:	f200 817f 	bhi.w	800ce20 <USBD_StdEPReq+0x324>
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d02a      	beq.n	800cb7c <USBD_StdEPReq+0x80>
 800cb26:	2b20      	cmp	r3, #32
 800cb28:	f040 817a 	bne.w	800ce20 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cb2c:	7bbb      	ldrb	r3, [r7, #14]
 800cb2e:	4619      	mov	r1, r3
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f7ff fe83 	bl	800c83c <USBD_CoreFindEP>
 800cb36:	4603      	mov	r3, r0
 800cb38:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cb3a:	7b7b      	ldrb	r3, [r7, #13]
 800cb3c:	2bff      	cmp	r3, #255	; 0xff
 800cb3e:	f000 8174 	beq.w	800ce2a <USBD_StdEPReq+0x32e>
 800cb42:	7b7b      	ldrb	r3, [r7, #13]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	f040 8170 	bne.w	800ce2a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800cb4a:	7b7a      	ldrb	r2, [r7, #13]
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800cb52:	7b7a      	ldrb	r2, [r7, #13]
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	32ae      	adds	r2, #174	; 0xae
 800cb58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb5c:	689b      	ldr	r3, [r3, #8]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	f000 8163 	beq.w	800ce2a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cb64:	7b7a      	ldrb	r2, [r7, #13]
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	32ae      	adds	r2, #174	; 0xae
 800cb6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb6e:	689b      	ldr	r3, [r3, #8]
 800cb70:	6839      	ldr	r1, [r7, #0]
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	4798      	blx	r3
 800cb76:	4603      	mov	r3, r0
 800cb78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cb7a:	e156      	b.n	800ce2a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	785b      	ldrb	r3, [r3, #1]
 800cb80:	2b03      	cmp	r3, #3
 800cb82:	d008      	beq.n	800cb96 <USBD_StdEPReq+0x9a>
 800cb84:	2b03      	cmp	r3, #3
 800cb86:	f300 8145 	bgt.w	800ce14 <USBD_StdEPReq+0x318>
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	f000 809b 	beq.w	800ccc6 <USBD_StdEPReq+0x1ca>
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d03c      	beq.n	800cc0e <USBD_StdEPReq+0x112>
 800cb94:	e13e      	b.n	800ce14 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	2b02      	cmp	r3, #2
 800cba0:	d002      	beq.n	800cba8 <USBD_StdEPReq+0xac>
 800cba2:	2b03      	cmp	r3, #3
 800cba4:	d016      	beq.n	800cbd4 <USBD_StdEPReq+0xd8>
 800cba6:	e02c      	b.n	800cc02 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cba8:	7bbb      	ldrb	r3, [r7, #14]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d00d      	beq.n	800cbca <USBD_StdEPReq+0xce>
 800cbae:	7bbb      	ldrb	r3, [r7, #14]
 800cbb0:	2b80      	cmp	r3, #128	; 0x80
 800cbb2:	d00a      	beq.n	800cbca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cbb4:	7bbb      	ldrb	r3, [r7, #14]
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f003 ff99 	bl	8010af0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cbbe:	2180      	movs	r1, #128	; 0x80
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f003 ff95 	bl	8010af0 <USBD_LL_StallEP>
 800cbc6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cbc8:	e020      	b.n	800cc0c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800cbca:	6839      	ldr	r1, [r7, #0]
 800cbcc:	6878      	ldr	r0, [r7, #4]
 800cbce:	f000 fca4 	bl	800d51a <USBD_CtlError>
              break;
 800cbd2:	e01b      	b.n	800cc0c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	885b      	ldrh	r3, [r3, #2]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d10e      	bne.n	800cbfa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cbdc:	7bbb      	ldrb	r3, [r7, #14]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d00b      	beq.n	800cbfa <USBD_StdEPReq+0xfe>
 800cbe2:	7bbb      	ldrb	r3, [r7, #14]
 800cbe4:	2b80      	cmp	r3, #128	; 0x80
 800cbe6:	d008      	beq.n	800cbfa <USBD_StdEPReq+0xfe>
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	88db      	ldrh	r3, [r3, #6]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d104      	bne.n	800cbfa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cbf0:	7bbb      	ldrb	r3, [r7, #14]
 800cbf2:	4619      	mov	r1, r3
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f003 ff7b 	bl	8010af0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cbfa:	6878      	ldr	r0, [r7, #4]
 800cbfc:	f000 fd58 	bl	800d6b0 <USBD_CtlSendStatus>

              break;
 800cc00:	e004      	b.n	800cc0c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800cc02:	6839      	ldr	r1, [r7, #0]
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f000 fc88 	bl	800d51a <USBD_CtlError>
              break;
 800cc0a:	bf00      	nop
          }
          break;
 800cc0c:	e107      	b.n	800ce1e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	2b02      	cmp	r3, #2
 800cc18:	d002      	beq.n	800cc20 <USBD_StdEPReq+0x124>
 800cc1a:	2b03      	cmp	r3, #3
 800cc1c:	d016      	beq.n	800cc4c <USBD_StdEPReq+0x150>
 800cc1e:	e04b      	b.n	800ccb8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cc20:	7bbb      	ldrb	r3, [r7, #14]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d00d      	beq.n	800cc42 <USBD_StdEPReq+0x146>
 800cc26:	7bbb      	ldrb	r3, [r7, #14]
 800cc28:	2b80      	cmp	r3, #128	; 0x80
 800cc2a:	d00a      	beq.n	800cc42 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cc2c:	7bbb      	ldrb	r3, [r7, #14]
 800cc2e:	4619      	mov	r1, r3
 800cc30:	6878      	ldr	r0, [r7, #4]
 800cc32:	f003 ff5d 	bl	8010af0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc36:	2180      	movs	r1, #128	; 0x80
 800cc38:	6878      	ldr	r0, [r7, #4]
 800cc3a:	f003 ff59 	bl	8010af0 <USBD_LL_StallEP>
 800cc3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cc40:	e040      	b.n	800ccc4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800cc42:	6839      	ldr	r1, [r7, #0]
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f000 fc68 	bl	800d51a <USBD_CtlError>
              break;
 800cc4a:	e03b      	b.n	800ccc4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cc4c:	683b      	ldr	r3, [r7, #0]
 800cc4e:	885b      	ldrh	r3, [r3, #2]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d136      	bne.n	800ccc2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cc54:	7bbb      	ldrb	r3, [r7, #14]
 800cc56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d004      	beq.n	800cc68 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cc5e:	7bbb      	ldrb	r3, [r7, #14]
 800cc60:	4619      	mov	r1, r3
 800cc62:	6878      	ldr	r0, [r7, #4]
 800cc64:	f003 ff63 	bl	8010b2e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f000 fd21 	bl	800d6b0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800cc6e:	7bbb      	ldrb	r3, [r7, #14]
 800cc70:	4619      	mov	r1, r3
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f7ff fde2 	bl	800c83c <USBD_CoreFindEP>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cc7c:	7b7b      	ldrb	r3, [r7, #13]
 800cc7e:	2bff      	cmp	r3, #255	; 0xff
 800cc80:	d01f      	beq.n	800ccc2 <USBD_StdEPReq+0x1c6>
 800cc82:	7b7b      	ldrb	r3, [r7, #13]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d11c      	bne.n	800ccc2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800cc88:	7b7a      	ldrb	r2, [r7, #13]
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800cc90:	7b7a      	ldrb	r2, [r7, #13]
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	32ae      	adds	r2, #174	; 0xae
 800cc96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc9a:	689b      	ldr	r3, [r3, #8]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d010      	beq.n	800ccc2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cca0:	7b7a      	ldrb	r2, [r7, #13]
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	32ae      	adds	r2, #174	; 0xae
 800cca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccaa:	689b      	ldr	r3, [r3, #8]
 800ccac:	6839      	ldr	r1, [r7, #0]
 800ccae:	6878      	ldr	r0, [r7, #4]
 800ccb0:	4798      	blx	r3
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ccb6:	e004      	b.n	800ccc2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ccb8:	6839      	ldr	r1, [r7, #0]
 800ccba:	6878      	ldr	r0, [r7, #4]
 800ccbc:	f000 fc2d 	bl	800d51a <USBD_CtlError>
              break;
 800ccc0:	e000      	b.n	800ccc4 <USBD_StdEPReq+0x1c8>
              break;
 800ccc2:	bf00      	nop
          }
          break;
 800ccc4:	e0ab      	b.n	800ce1e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cccc:	b2db      	uxtb	r3, r3
 800ccce:	2b02      	cmp	r3, #2
 800ccd0:	d002      	beq.n	800ccd8 <USBD_StdEPReq+0x1dc>
 800ccd2:	2b03      	cmp	r3, #3
 800ccd4:	d032      	beq.n	800cd3c <USBD_StdEPReq+0x240>
 800ccd6:	e097      	b.n	800ce08 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ccd8:	7bbb      	ldrb	r3, [r7, #14]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d007      	beq.n	800ccee <USBD_StdEPReq+0x1f2>
 800ccde:	7bbb      	ldrb	r3, [r7, #14]
 800cce0:	2b80      	cmp	r3, #128	; 0x80
 800cce2:	d004      	beq.n	800ccee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800cce4:	6839      	ldr	r1, [r7, #0]
 800cce6:	6878      	ldr	r0, [r7, #4]
 800cce8:	f000 fc17 	bl	800d51a <USBD_CtlError>
                break;
 800ccec:	e091      	b.n	800ce12 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ccee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	da0b      	bge.n	800cd0e <USBD_StdEPReq+0x212>
 800ccf6:	7bbb      	ldrb	r3, [r7, #14]
 800ccf8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ccfc:	4613      	mov	r3, r2
 800ccfe:	009b      	lsls	r3, r3, #2
 800cd00:	4413      	add	r3, r2
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	3310      	adds	r3, #16
 800cd06:	687a      	ldr	r2, [r7, #4]
 800cd08:	4413      	add	r3, r2
 800cd0a:	3304      	adds	r3, #4
 800cd0c:	e00b      	b.n	800cd26 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cd0e:	7bbb      	ldrb	r3, [r7, #14]
 800cd10:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd14:	4613      	mov	r3, r2
 800cd16:	009b      	lsls	r3, r3, #2
 800cd18:	4413      	add	r3, r2
 800cd1a:	009b      	lsls	r3, r3, #2
 800cd1c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cd20:	687a      	ldr	r2, [r7, #4]
 800cd22:	4413      	add	r3, r2
 800cd24:	3304      	adds	r3, #4
 800cd26:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800cd28:	68bb      	ldr	r3, [r7, #8]
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cd2e:	68bb      	ldr	r3, [r7, #8]
 800cd30:	2202      	movs	r2, #2
 800cd32:	4619      	mov	r1, r3
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f000 fc61 	bl	800d5fc <USBD_CtlSendData>
              break;
 800cd3a:	e06a      	b.n	800ce12 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800cd3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	da11      	bge.n	800cd68 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cd44:	7bbb      	ldrb	r3, [r7, #14]
 800cd46:	f003 020f 	and.w	r2, r3, #15
 800cd4a:	6879      	ldr	r1, [r7, #4]
 800cd4c:	4613      	mov	r3, r2
 800cd4e:	009b      	lsls	r3, r3, #2
 800cd50:	4413      	add	r3, r2
 800cd52:	009b      	lsls	r3, r3, #2
 800cd54:	440b      	add	r3, r1
 800cd56:	3324      	adds	r3, #36	; 0x24
 800cd58:	881b      	ldrh	r3, [r3, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d117      	bne.n	800cd8e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800cd5e:	6839      	ldr	r1, [r7, #0]
 800cd60:	6878      	ldr	r0, [r7, #4]
 800cd62:	f000 fbda 	bl	800d51a <USBD_CtlError>
                  break;
 800cd66:	e054      	b.n	800ce12 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800cd68:	7bbb      	ldrb	r3, [r7, #14]
 800cd6a:	f003 020f 	and.w	r2, r3, #15
 800cd6e:	6879      	ldr	r1, [r7, #4]
 800cd70:	4613      	mov	r3, r2
 800cd72:	009b      	lsls	r3, r3, #2
 800cd74:	4413      	add	r3, r2
 800cd76:	009b      	lsls	r3, r3, #2
 800cd78:	440b      	add	r3, r1
 800cd7a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800cd7e:	881b      	ldrh	r3, [r3, #0]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d104      	bne.n	800cd8e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800cd84:	6839      	ldr	r1, [r7, #0]
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f000 fbc7 	bl	800d51a <USBD_CtlError>
                  break;
 800cd8c:	e041      	b.n	800ce12 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	da0b      	bge.n	800cdae <USBD_StdEPReq+0x2b2>
 800cd96:	7bbb      	ldrb	r3, [r7, #14]
 800cd98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cd9c:	4613      	mov	r3, r2
 800cd9e:	009b      	lsls	r3, r3, #2
 800cda0:	4413      	add	r3, r2
 800cda2:	009b      	lsls	r3, r3, #2
 800cda4:	3310      	adds	r3, #16
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	4413      	add	r3, r2
 800cdaa:	3304      	adds	r3, #4
 800cdac:	e00b      	b.n	800cdc6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cdae:	7bbb      	ldrb	r3, [r7, #14]
 800cdb0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cdb4:	4613      	mov	r3, r2
 800cdb6:	009b      	lsls	r3, r3, #2
 800cdb8:	4413      	add	r3, r2
 800cdba:	009b      	lsls	r3, r3, #2
 800cdbc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800cdc0:	687a      	ldr	r2, [r7, #4]
 800cdc2:	4413      	add	r3, r2
 800cdc4:	3304      	adds	r3, #4
 800cdc6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cdc8:	7bbb      	ldrb	r3, [r7, #14]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d002      	beq.n	800cdd4 <USBD_StdEPReq+0x2d8>
 800cdce:	7bbb      	ldrb	r3, [r7, #14]
 800cdd0:	2b80      	cmp	r3, #128	; 0x80
 800cdd2:	d103      	bne.n	800cddc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	2200      	movs	r2, #0
 800cdd8:	601a      	str	r2, [r3, #0]
 800cdda:	e00e      	b.n	800cdfa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cddc:	7bbb      	ldrb	r3, [r7, #14]
 800cdde:	4619      	mov	r1, r3
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f003 fec3 	bl	8010b6c <USBD_LL_IsStallEP>
 800cde6:	4603      	mov	r3, r0
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d003      	beq.n	800cdf4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	2201      	movs	r2, #1
 800cdf0:	601a      	str	r2, [r3, #0]
 800cdf2:	e002      	b.n	800cdfa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cdfa:	68bb      	ldr	r3, [r7, #8]
 800cdfc:	2202      	movs	r2, #2
 800cdfe:	4619      	mov	r1, r3
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f000 fbfb 	bl	800d5fc <USBD_CtlSendData>
              break;
 800ce06:	e004      	b.n	800ce12 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ce08:	6839      	ldr	r1, [r7, #0]
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	f000 fb85 	bl	800d51a <USBD_CtlError>
              break;
 800ce10:	bf00      	nop
          }
          break;
 800ce12:	e004      	b.n	800ce1e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ce14:	6839      	ldr	r1, [r7, #0]
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f000 fb7f 	bl	800d51a <USBD_CtlError>
          break;
 800ce1c:	bf00      	nop
      }
      break;
 800ce1e:	e005      	b.n	800ce2c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ce20:	6839      	ldr	r1, [r7, #0]
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f000 fb79 	bl	800d51a <USBD_CtlError>
      break;
 800ce28:	e000      	b.n	800ce2c <USBD_StdEPReq+0x330>
      break;
 800ce2a:	bf00      	nop
  }

  return ret;
 800ce2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3710      	adds	r7, #16
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}
	...

0800ce38 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b084      	sub	sp, #16
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
 800ce40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ce42:	2300      	movs	r3, #0
 800ce44:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ce46:	2300      	movs	r3, #0
 800ce48:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	885b      	ldrh	r3, [r3, #2]
 800ce52:	0a1b      	lsrs	r3, r3, #8
 800ce54:	b29b      	uxth	r3, r3
 800ce56:	3b01      	subs	r3, #1
 800ce58:	2b0e      	cmp	r3, #14
 800ce5a:	f200 8152 	bhi.w	800d102 <USBD_GetDescriptor+0x2ca>
 800ce5e:	a201      	add	r2, pc, #4	; (adr r2, 800ce64 <USBD_GetDescriptor+0x2c>)
 800ce60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce64:	0800ced5 	.word	0x0800ced5
 800ce68:	0800ceed 	.word	0x0800ceed
 800ce6c:	0800cf2d 	.word	0x0800cf2d
 800ce70:	0800d103 	.word	0x0800d103
 800ce74:	0800d103 	.word	0x0800d103
 800ce78:	0800d0a3 	.word	0x0800d0a3
 800ce7c:	0800d0cf 	.word	0x0800d0cf
 800ce80:	0800d103 	.word	0x0800d103
 800ce84:	0800d103 	.word	0x0800d103
 800ce88:	0800d103 	.word	0x0800d103
 800ce8c:	0800d103 	.word	0x0800d103
 800ce90:	0800d103 	.word	0x0800d103
 800ce94:	0800d103 	.word	0x0800d103
 800ce98:	0800d103 	.word	0x0800d103
 800ce9c:	0800cea1 	.word	0x0800cea1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cea6:	69db      	ldr	r3, [r3, #28]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d00b      	beq.n	800cec4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ceb2:	69db      	ldr	r3, [r3, #28]
 800ceb4:	687a      	ldr	r2, [r7, #4]
 800ceb6:	7c12      	ldrb	r2, [r2, #16]
 800ceb8:	f107 0108 	add.w	r1, r7, #8
 800cebc:	4610      	mov	r0, r2
 800cebe:	4798      	blx	r3
 800cec0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cec2:	e126      	b.n	800d112 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cec4:	6839      	ldr	r1, [r7, #0]
 800cec6:	6878      	ldr	r0, [r7, #4]
 800cec8:	f000 fb27 	bl	800d51a <USBD_CtlError>
        err++;
 800cecc:	7afb      	ldrb	r3, [r7, #11]
 800cece:	3301      	adds	r3, #1
 800ced0:	72fb      	strb	r3, [r7, #11]
      break;
 800ced2:	e11e      	b.n	800d112 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	687a      	ldr	r2, [r7, #4]
 800cede:	7c12      	ldrb	r2, [r2, #16]
 800cee0:	f107 0108 	add.w	r1, r7, #8
 800cee4:	4610      	mov	r0, r2
 800cee6:	4798      	blx	r3
 800cee8:	60f8      	str	r0, [r7, #12]
      break;
 800ceea:	e112      	b.n	800d112 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	7c1b      	ldrb	r3, [r3, #16]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d10d      	bne.n	800cf10 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cefa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cefc:	f107 0208 	add.w	r2, r7, #8
 800cf00:	4610      	mov	r0, r2
 800cf02:	4798      	blx	r3
 800cf04:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	3301      	adds	r3, #1
 800cf0a:	2202      	movs	r2, #2
 800cf0c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cf0e:	e100      	b.n	800d112 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cf16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf18:	f107 0208 	add.w	r2, r7, #8
 800cf1c:	4610      	mov	r0, r2
 800cf1e:	4798      	blx	r3
 800cf20:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	3301      	adds	r3, #1
 800cf26:	2202      	movs	r2, #2
 800cf28:	701a      	strb	r2, [r3, #0]
      break;
 800cf2a:	e0f2      	b.n	800d112 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	885b      	ldrh	r3, [r3, #2]
 800cf30:	b2db      	uxtb	r3, r3
 800cf32:	2b05      	cmp	r3, #5
 800cf34:	f200 80ac 	bhi.w	800d090 <USBD_GetDescriptor+0x258>
 800cf38:	a201      	add	r2, pc, #4	; (adr r2, 800cf40 <USBD_GetDescriptor+0x108>)
 800cf3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf3e:	bf00      	nop
 800cf40:	0800cf59 	.word	0x0800cf59
 800cf44:	0800cf8d 	.word	0x0800cf8d
 800cf48:	0800cfc1 	.word	0x0800cfc1
 800cf4c:	0800cff5 	.word	0x0800cff5
 800cf50:	0800d029 	.word	0x0800d029
 800cf54:	0800d05d 	.word	0x0800d05d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf5e:	685b      	ldr	r3, [r3, #4]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d00b      	beq.n	800cf7c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf6a:	685b      	ldr	r3, [r3, #4]
 800cf6c:	687a      	ldr	r2, [r7, #4]
 800cf6e:	7c12      	ldrb	r2, [r2, #16]
 800cf70:	f107 0108 	add.w	r1, r7, #8
 800cf74:	4610      	mov	r0, r2
 800cf76:	4798      	blx	r3
 800cf78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cf7a:	e091      	b.n	800d0a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cf7c:	6839      	ldr	r1, [r7, #0]
 800cf7e:	6878      	ldr	r0, [r7, #4]
 800cf80:	f000 facb 	bl	800d51a <USBD_CtlError>
            err++;
 800cf84:	7afb      	ldrb	r3, [r7, #11]
 800cf86:	3301      	adds	r3, #1
 800cf88:	72fb      	strb	r3, [r7, #11]
          break;
 800cf8a:	e089      	b.n	800d0a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf92:	689b      	ldr	r3, [r3, #8]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d00b      	beq.n	800cfb0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cf9e:	689b      	ldr	r3, [r3, #8]
 800cfa0:	687a      	ldr	r2, [r7, #4]
 800cfa2:	7c12      	ldrb	r2, [r2, #16]
 800cfa4:	f107 0108 	add.w	r1, r7, #8
 800cfa8:	4610      	mov	r0, r2
 800cfaa:	4798      	blx	r3
 800cfac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cfae:	e077      	b.n	800d0a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cfb0:	6839      	ldr	r1, [r7, #0]
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f000 fab1 	bl	800d51a <USBD_CtlError>
            err++;
 800cfb8:	7afb      	ldrb	r3, [r7, #11]
 800cfba:	3301      	adds	r3, #1
 800cfbc:	72fb      	strb	r3, [r7, #11]
          break;
 800cfbe:	e06f      	b.n	800d0a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfc6:	68db      	ldr	r3, [r3, #12]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d00b      	beq.n	800cfe4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cfd2:	68db      	ldr	r3, [r3, #12]
 800cfd4:	687a      	ldr	r2, [r7, #4]
 800cfd6:	7c12      	ldrb	r2, [r2, #16]
 800cfd8:	f107 0108 	add.w	r1, r7, #8
 800cfdc:	4610      	mov	r0, r2
 800cfde:	4798      	blx	r3
 800cfe0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cfe2:	e05d      	b.n	800d0a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cfe4:	6839      	ldr	r1, [r7, #0]
 800cfe6:	6878      	ldr	r0, [r7, #4]
 800cfe8:	f000 fa97 	bl	800d51a <USBD_CtlError>
            err++;
 800cfec:	7afb      	ldrb	r3, [r7, #11]
 800cfee:	3301      	adds	r3, #1
 800cff0:	72fb      	strb	r3, [r7, #11]
          break;
 800cff2:	e055      	b.n	800d0a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cffa:	691b      	ldr	r3, [r3, #16]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d00b      	beq.n	800d018 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d006:	691b      	ldr	r3, [r3, #16]
 800d008:	687a      	ldr	r2, [r7, #4]
 800d00a:	7c12      	ldrb	r2, [r2, #16]
 800d00c:	f107 0108 	add.w	r1, r7, #8
 800d010:	4610      	mov	r0, r2
 800d012:	4798      	blx	r3
 800d014:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d016:	e043      	b.n	800d0a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d018:	6839      	ldr	r1, [r7, #0]
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f000 fa7d 	bl	800d51a <USBD_CtlError>
            err++;
 800d020:	7afb      	ldrb	r3, [r7, #11]
 800d022:	3301      	adds	r3, #1
 800d024:	72fb      	strb	r3, [r7, #11]
          break;
 800d026:	e03b      	b.n	800d0a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d02e:	695b      	ldr	r3, [r3, #20]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d00b      	beq.n	800d04c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d03a:	695b      	ldr	r3, [r3, #20]
 800d03c:	687a      	ldr	r2, [r7, #4]
 800d03e:	7c12      	ldrb	r2, [r2, #16]
 800d040:	f107 0108 	add.w	r1, r7, #8
 800d044:	4610      	mov	r0, r2
 800d046:	4798      	blx	r3
 800d048:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d04a:	e029      	b.n	800d0a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d04c:	6839      	ldr	r1, [r7, #0]
 800d04e:	6878      	ldr	r0, [r7, #4]
 800d050:	f000 fa63 	bl	800d51a <USBD_CtlError>
            err++;
 800d054:	7afb      	ldrb	r3, [r7, #11]
 800d056:	3301      	adds	r3, #1
 800d058:	72fb      	strb	r3, [r7, #11]
          break;
 800d05a:	e021      	b.n	800d0a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d062:	699b      	ldr	r3, [r3, #24]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d00b      	beq.n	800d080 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d06e:	699b      	ldr	r3, [r3, #24]
 800d070:	687a      	ldr	r2, [r7, #4]
 800d072:	7c12      	ldrb	r2, [r2, #16]
 800d074:	f107 0108 	add.w	r1, r7, #8
 800d078:	4610      	mov	r0, r2
 800d07a:	4798      	blx	r3
 800d07c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d07e:	e00f      	b.n	800d0a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d080:	6839      	ldr	r1, [r7, #0]
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f000 fa49 	bl	800d51a <USBD_CtlError>
            err++;
 800d088:	7afb      	ldrb	r3, [r7, #11]
 800d08a:	3301      	adds	r3, #1
 800d08c:	72fb      	strb	r3, [r7, #11]
          break;
 800d08e:	e007      	b.n	800d0a0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d090:	6839      	ldr	r1, [r7, #0]
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f000 fa41 	bl	800d51a <USBD_CtlError>
          err++;
 800d098:	7afb      	ldrb	r3, [r7, #11]
 800d09a:	3301      	adds	r3, #1
 800d09c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d09e:	bf00      	nop
      }
      break;
 800d0a0:	e037      	b.n	800d112 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	7c1b      	ldrb	r3, [r3, #16]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d109      	bne.n	800d0be <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d0b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0b2:	f107 0208 	add.w	r2, r7, #8
 800d0b6:	4610      	mov	r0, r2
 800d0b8:	4798      	blx	r3
 800d0ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d0bc:	e029      	b.n	800d112 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d0be:	6839      	ldr	r1, [r7, #0]
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	f000 fa2a 	bl	800d51a <USBD_CtlError>
        err++;
 800d0c6:	7afb      	ldrb	r3, [r7, #11]
 800d0c8:	3301      	adds	r3, #1
 800d0ca:	72fb      	strb	r3, [r7, #11]
      break;
 800d0cc:	e021      	b.n	800d112 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	7c1b      	ldrb	r3, [r3, #16]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d10d      	bne.n	800d0f2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d0dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0de:	f107 0208 	add.w	r2, r7, #8
 800d0e2:	4610      	mov	r0, r2
 800d0e4:	4798      	blx	r3
 800d0e6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	3301      	adds	r3, #1
 800d0ec:	2207      	movs	r2, #7
 800d0ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d0f0:	e00f      	b.n	800d112 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d0f2:	6839      	ldr	r1, [r7, #0]
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	f000 fa10 	bl	800d51a <USBD_CtlError>
        err++;
 800d0fa:	7afb      	ldrb	r3, [r7, #11]
 800d0fc:	3301      	adds	r3, #1
 800d0fe:	72fb      	strb	r3, [r7, #11]
      break;
 800d100:	e007      	b.n	800d112 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d102:	6839      	ldr	r1, [r7, #0]
 800d104:	6878      	ldr	r0, [r7, #4]
 800d106:	f000 fa08 	bl	800d51a <USBD_CtlError>
      err++;
 800d10a:	7afb      	ldrb	r3, [r7, #11]
 800d10c:	3301      	adds	r3, #1
 800d10e:	72fb      	strb	r3, [r7, #11]
      break;
 800d110:	bf00      	nop
  }

  if (err != 0U)
 800d112:	7afb      	ldrb	r3, [r7, #11]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d11e      	bne.n	800d156 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	88db      	ldrh	r3, [r3, #6]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d016      	beq.n	800d14e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d120:	893b      	ldrh	r3, [r7, #8]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d00e      	beq.n	800d144 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	88da      	ldrh	r2, [r3, #6]
 800d12a:	893b      	ldrh	r3, [r7, #8]
 800d12c:	4293      	cmp	r3, r2
 800d12e:	bf28      	it	cs
 800d130:	4613      	movcs	r3, r2
 800d132:	b29b      	uxth	r3, r3
 800d134:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d136:	893b      	ldrh	r3, [r7, #8]
 800d138:	461a      	mov	r2, r3
 800d13a:	68f9      	ldr	r1, [r7, #12]
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f000 fa5d 	bl	800d5fc <USBD_CtlSendData>
 800d142:	e009      	b.n	800d158 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d144:	6839      	ldr	r1, [r7, #0]
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f000 f9e7 	bl	800d51a <USBD_CtlError>
 800d14c:	e004      	b.n	800d158 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f000 faae 	bl	800d6b0 <USBD_CtlSendStatus>
 800d154:	e000      	b.n	800d158 <USBD_GetDescriptor+0x320>
    return;
 800d156:	bf00      	nop
  }
}
 800d158:	3710      	adds	r7, #16
 800d15a:	46bd      	mov	sp, r7
 800d15c:	bd80      	pop	{r7, pc}
 800d15e:	bf00      	nop

0800d160 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b084      	sub	sp, #16
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
 800d168:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	889b      	ldrh	r3, [r3, #4]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d131      	bne.n	800d1d6 <USBD_SetAddress+0x76>
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	88db      	ldrh	r3, [r3, #6]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d12d      	bne.n	800d1d6 <USBD_SetAddress+0x76>
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	885b      	ldrh	r3, [r3, #2]
 800d17e:	2b7f      	cmp	r3, #127	; 0x7f
 800d180:	d829      	bhi.n	800d1d6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	885b      	ldrh	r3, [r3, #2]
 800d186:	b2db      	uxtb	r3, r3
 800d188:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d18c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d194:	b2db      	uxtb	r3, r3
 800d196:	2b03      	cmp	r3, #3
 800d198:	d104      	bne.n	800d1a4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d19a:	6839      	ldr	r1, [r7, #0]
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f000 f9bc 	bl	800d51a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1a2:	e01d      	b.n	800d1e0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	7bfa      	ldrb	r2, [r7, #15]
 800d1a8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d1ac:	7bfb      	ldrb	r3, [r7, #15]
 800d1ae:	4619      	mov	r1, r3
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f003 fd07 	bl	8010bc4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f000 fa7a 	bl	800d6b0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d1bc:	7bfb      	ldrb	r3, [r7, #15]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d004      	beq.n	800d1cc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	2202      	movs	r2, #2
 800d1c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1ca:	e009      	b.n	800d1e0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2201      	movs	r2, #1
 800d1d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1d4:	e004      	b.n	800d1e0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d1d6:	6839      	ldr	r1, [r7, #0]
 800d1d8:	6878      	ldr	r0, [r7, #4]
 800d1da:	f000 f99e 	bl	800d51a <USBD_CtlError>
  }
}
 800d1de:	bf00      	nop
 800d1e0:	bf00      	nop
 800d1e2:	3710      	adds	r7, #16
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}

0800d1e8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b084      	sub	sp, #16
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
 800d1f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	885b      	ldrh	r3, [r3, #2]
 800d1fa:	b2da      	uxtb	r2, r3
 800d1fc:	4b4e      	ldr	r3, [pc, #312]	; (800d338 <USBD_SetConfig+0x150>)
 800d1fe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d200:	4b4d      	ldr	r3, [pc, #308]	; (800d338 <USBD_SetConfig+0x150>)
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	2b01      	cmp	r3, #1
 800d206:	d905      	bls.n	800d214 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d208:	6839      	ldr	r1, [r7, #0]
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f000 f985 	bl	800d51a <USBD_CtlError>
    return USBD_FAIL;
 800d210:	2303      	movs	r3, #3
 800d212:	e08c      	b.n	800d32e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d21a:	b2db      	uxtb	r3, r3
 800d21c:	2b02      	cmp	r3, #2
 800d21e:	d002      	beq.n	800d226 <USBD_SetConfig+0x3e>
 800d220:	2b03      	cmp	r3, #3
 800d222:	d029      	beq.n	800d278 <USBD_SetConfig+0x90>
 800d224:	e075      	b.n	800d312 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d226:	4b44      	ldr	r3, [pc, #272]	; (800d338 <USBD_SetConfig+0x150>)
 800d228:	781b      	ldrb	r3, [r3, #0]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d020      	beq.n	800d270 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d22e:	4b42      	ldr	r3, [pc, #264]	; (800d338 <USBD_SetConfig+0x150>)
 800d230:	781b      	ldrb	r3, [r3, #0]
 800d232:	461a      	mov	r2, r3
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d238:	4b3f      	ldr	r3, [pc, #252]	; (800d338 <USBD_SetConfig+0x150>)
 800d23a:	781b      	ldrb	r3, [r3, #0]
 800d23c:	4619      	mov	r1, r3
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	f7fe ffbd 	bl	800c1be <USBD_SetClassConfig>
 800d244:	4603      	mov	r3, r0
 800d246:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d248:	7bfb      	ldrb	r3, [r7, #15]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d008      	beq.n	800d260 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d24e:	6839      	ldr	r1, [r7, #0]
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f000 f962 	bl	800d51a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2202      	movs	r2, #2
 800d25a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d25e:	e065      	b.n	800d32c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fa25 	bl	800d6b0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2203      	movs	r2, #3
 800d26a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d26e:	e05d      	b.n	800d32c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d270:	6878      	ldr	r0, [r7, #4]
 800d272:	f000 fa1d 	bl	800d6b0 <USBD_CtlSendStatus>
      break;
 800d276:	e059      	b.n	800d32c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d278:	4b2f      	ldr	r3, [pc, #188]	; (800d338 <USBD_SetConfig+0x150>)
 800d27a:	781b      	ldrb	r3, [r3, #0]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d112      	bne.n	800d2a6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2202      	movs	r2, #2
 800d284:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800d288:	4b2b      	ldr	r3, [pc, #172]	; (800d338 <USBD_SetConfig+0x150>)
 800d28a:	781b      	ldrb	r3, [r3, #0]
 800d28c:	461a      	mov	r2, r3
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d292:	4b29      	ldr	r3, [pc, #164]	; (800d338 <USBD_SetConfig+0x150>)
 800d294:	781b      	ldrb	r3, [r3, #0]
 800d296:	4619      	mov	r1, r3
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f7fe ffac 	bl	800c1f6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f000 fa06 	bl	800d6b0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d2a4:	e042      	b.n	800d32c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d2a6:	4b24      	ldr	r3, [pc, #144]	; (800d338 <USBD_SetConfig+0x150>)
 800d2a8:	781b      	ldrb	r3, [r3, #0]
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	685b      	ldr	r3, [r3, #4]
 800d2b0:	429a      	cmp	r2, r3
 800d2b2:	d02a      	beq.n	800d30a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	685b      	ldr	r3, [r3, #4]
 800d2b8:	b2db      	uxtb	r3, r3
 800d2ba:	4619      	mov	r1, r3
 800d2bc:	6878      	ldr	r0, [r7, #4]
 800d2be:	f7fe ff9a 	bl	800c1f6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d2c2:	4b1d      	ldr	r3, [pc, #116]	; (800d338 <USBD_SetConfig+0x150>)
 800d2c4:	781b      	ldrb	r3, [r3, #0]
 800d2c6:	461a      	mov	r2, r3
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d2cc:	4b1a      	ldr	r3, [pc, #104]	; (800d338 <USBD_SetConfig+0x150>)
 800d2ce:	781b      	ldrb	r3, [r3, #0]
 800d2d0:	4619      	mov	r1, r3
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f7fe ff73 	bl	800c1be <USBD_SetClassConfig>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d2dc:	7bfb      	ldrb	r3, [r7, #15]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d00f      	beq.n	800d302 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d2e2:	6839      	ldr	r1, [r7, #0]
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f000 f918 	bl	800d51a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	685b      	ldr	r3, [r3, #4]
 800d2ee:	b2db      	uxtb	r3, r3
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f7fe ff7f 	bl	800c1f6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2202      	movs	r2, #2
 800d2fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d300:	e014      	b.n	800d32c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f000 f9d4 	bl	800d6b0 <USBD_CtlSendStatus>
      break;
 800d308:	e010      	b.n	800d32c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f000 f9d0 	bl	800d6b0 <USBD_CtlSendStatus>
      break;
 800d310:	e00c      	b.n	800d32c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d312:	6839      	ldr	r1, [r7, #0]
 800d314:	6878      	ldr	r0, [r7, #4]
 800d316:	f000 f900 	bl	800d51a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d31a:	4b07      	ldr	r3, [pc, #28]	; (800d338 <USBD_SetConfig+0x150>)
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	4619      	mov	r1, r3
 800d320:	6878      	ldr	r0, [r7, #4]
 800d322:	f7fe ff68 	bl	800c1f6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d326:	2303      	movs	r3, #3
 800d328:	73fb      	strb	r3, [r7, #15]
      break;
 800d32a:	bf00      	nop
  }

  return ret;
 800d32c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d32e:	4618      	mov	r0, r3
 800d330:	3710      	adds	r7, #16
 800d332:	46bd      	mov	sp, r7
 800d334:	bd80      	pop	{r7, pc}
 800d336:	bf00      	nop
 800d338:	2000bef0 	.word	0x2000bef0

0800d33c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b082      	sub	sp, #8
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
 800d344:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	88db      	ldrh	r3, [r3, #6]
 800d34a:	2b01      	cmp	r3, #1
 800d34c:	d004      	beq.n	800d358 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d34e:	6839      	ldr	r1, [r7, #0]
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f000 f8e2 	bl	800d51a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d356:	e023      	b.n	800d3a0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	2b02      	cmp	r3, #2
 800d362:	dc02      	bgt.n	800d36a <USBD_GetConfig+0x2e>
 800d364:	2b00      	cmp	r3, #0
 800d366:	dc03      	bgt.n	800d370 <USBD_GetConfig+0x34>
 800d368:	e015      	b.n	800d396 <USBD_GetConfig+0x5a>
 800d36a:	2b03      	cmp	r3, #3
 800d36c:	d00b      	beq.n	800d386 <USBD_GetConfig+0x4a>
 800d36e:	e012      	b.n	800d396 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2200      	movs	r2, #0
 800d374:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	3308      	adds	r3, #8
 800d37a:	2201      	movs	r2, #1
 800d37c:	4619      	mov	r1, r3
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f000 f93c 	bl	800d5fc <USBD_CtlSendData>
        break;
 800d384:	e00c      	b.n	800d3a0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	3304      	adds	r3, #4
 800d38a:	2201      	movs	r2, #1
 800d38c:	4619      	mov	r1, r3
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f000 f934 	bl	800d5fc <USBD_CtlSendData>
        break;
 800d394:	e004      	b.n	800d3a0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d396:	6839      	ldr	r1, [r7, #0]
 800d398:	6878      	ldr	r0, [r7, #4]
 800d39a:	f000 f8be 	bl	800d51a <USBD_CtlError>
        break;
 800d39e:	bf00      	nop
}
 800d3a0:	bf00      	nop
 800d3a2:	3708      	adds	r7, #8
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bd80      	pop	{r7, pc}

0800d3a8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b082      	sub	sp, #8
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
 800d3b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d3b8:	b2db      	uxtb	r3, r3
 800d3ba:	3b01      	subs	r3, #1
 800d3bc:	2b02      	cmp	r3, #2
 800d3be:	d81e      	bhi.n	800d3fe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	88db      	ldrh	r3, [r3, #6]
 800d3c4:	2b02      	cmp	r3, #2
 800d3c6:	d004      	beq.n	800d3d2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d3c8:	6839      	ldr	r1, [r7, #0]
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f000 f8a5 	bl	800d51a <USBD_CtlError>
        break;
 800d3d0:	e01a      	b.n	800d408 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	2201      	movs	r2, #1
 800d3d6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d005      	beq.n	800d3ee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	68db      	ldr	r3, [r3, #12]
 800d3e6:	f043 0202 	orr.w	r2, r3, #2
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	330c      	adds	r3, #12
 800d3f2:	2202      	movs	r2, #2
 800d3f4:	4619      	mov	r1, r3
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 f900 	bl	800d5fc <USBD_CtlSendData>
      break;
 800d3fc:	e004      	b.n	800d408 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d3fe:	6839      	ldr	r1, [r7, #0]
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f000 f88a 	bl	800d51a <USBD_CtlError>
      break;
 800d406:	bf00      	nop
  }
}
 800d408:	bf00      	nop
 800d40a:	3708      	adds	r7, #8
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b082      	sub	sp, #8
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
 800d418:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	885b      	ldrh	r3, [r3, #2]
 800d41e:	2b01      	cmp	r3, #1
 800d420:	d107      	bne.n	800d432 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2201      	movs	r2, #1
 800d426:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f000 f940 	bl	800d6b0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d430:	e013      	b.n	800d45a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	885b      	ldrh	r3, [r3, #2]
 800d436:	2b02      	cmp	r3, #2
 800d438:	d10b      	bne.n	800d452 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	889b      	ldrh	r3, [r3, #4]
 800d43e:	0a1b      	lsrs	r3, r3, #8
 800d440:	b29b      	uxth	r3, r3
 800d442:	b2da      	uxtb	r2, r3
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f000 f930 	bl	800d6b0 <USBD_CtlSendStatus>
}
 800d450:	e003      	b.n	800d45a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d452:	6839      	ldr	r1, [r7, #0]
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f000 f860 	bl	800d51a <USBD_CtlError>
}
 800d45a:	bf00      	nop
 800d45c:	3708      	adds	r7, #8
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d462:	b580      	push	{r7, lr}
 800d464:	b082      	sub	sp, #8
 800d466:	af00      	add	r7, sp, #0
 800d468:	6078      	str	r0, [r7, #4]
 800d46a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d472:	b2db      	uxtb	r3, r3
 800d474:	3b01      	subs	r3, #1
 800d476:	2b02      	cmp	r3, #2
 800d478:	d80b      	bhi.n	800d492 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	885b      	ldrh	r3, [r3, #2]
 800d47e:	2b01      	cmp	r3, #1
 800d480:	d10c      	bne.n	800d49c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2200      	movs	r2, #0
 800d486:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d48a:	6878      	ldr	r0, [r7, #4]
 800d48c:	f000 f910 	bl	800d6b0 <USBD_CtlSendStatus>
      }
      break;
 800d490:	e004      	b.n	800d49c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d492:	6839      	ldr	r1, [r7, #0]
 800d494:	6878      	ldr	r0, [r7, #4]
 800d496:	f000 f840 	bl	800d51a <USBD_CtlError>
      break;
 800d49a:	e000      	b.n	800d49e <USBD_ClrFeature+0x3c>
      break;
 800d49c:	bf00      	nop
  }
}
 800d49e:	bf00      	nop
 800d4a0:	3708      	adds	r7, #8
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	bd80      	pop	{r7, pc}

0800d4a6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d4a6:	b580      	push	{r7, lr}
 800d4a8:	b084      	sub	sp, #16
 800d4aa:	af00      	add	r7, sp, #0
 800d4ac:	6078      	str	r0, [r7, #4]
 800d4ae:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	781a      	ldrb	r2, [r3, #0]
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	3301      	adds	r3, #1
 800d4c0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	781a      	ldrb	r2, [r3, #0]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3301      	adds	r3, #1
 800d4ce:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d4d0:	68f8      	ldr	r0, [r7, #12]
 800d4d2:	f7ff fa17 	bl	800c904 <SWAPBYTE>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	461a      	mov	r2, r3
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	3301      	adds	r3, #1
 800d4e2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	3301      	adds	r3, #1
 800d4e8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d4ea:	68f8      	ldr	r0, [r7, #12]
 800d4ec:	f7ff fa0a 	bl	800c904 <SWAPBYTE>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	461a      	mov	r2, r3
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	3301      	adds	r3, #1
 800d4fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	3301      	adds	r3, #1
 800d502:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d504:	68f8      	ldr	r0, [r7, #12]
 800d506:	f7ff f9fd 	bl	800c904 <SWAPBYTE>
 800d50a:	4603      	mov	r3, r0
 800d50c:	461a      	mov	r2, r3
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	80da      	strh	r2, [r3, #6]
}
 800d512:	bf00      	nop
 800d514:	3710      	adds	r7, #16
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}

0800d51a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d51a:	b580      	push	{r7, lr}
 800d51c:	b082      	sub	sp, #8
 800d51e:	af00      	add	r7, sp, #0
 800d520:	6078      	str	r0, [r7, #4]
 800d522:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d524:	2180      	movs	r1, #128	; 0x80
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f003 fae2 	bl	8010af0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d52c:	2100      	movs	r1, #0
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f003 fade 	bl	8010af0 <USBD_LL_StallEP>
}
 800d534:	bf00      	nop
 800d536:	3708      	adds	r7, #8
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}

0800d53c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b086      	sub	sp, #24
 800d540:	af00      	add	r7, sp, #0
 800d542:	60f8      	str	r0, [r7, #12]
 800d544:	60b9      	str	r1, [r7, #8]
 800d546:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d548:	2300      	movs	r3, #0
 800d54a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d036      	beq.n	800d5c0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d556:	6938      	ldr	r0, [r7, #16]
 800d558:	f000 f836 	bl	800d5c8 <USBD_GetLen>
 800d55c:	4603      	mov	r3, r0
 800d55e:	3301      	adds	r3, #1
 800d560:	b29b      	uxth	r3, r3
 800d562:	005b      	lsls	r3, r3, #1
 800d564:	b29a      	uxth	r2, r3
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d56a:	7dfb      	ldrb	r3, [r7, #23]
 800d56c:	68ba      	ldr	r2, [r7, #8]
 800d56e:	4413      	add	r3, r2
 800d570:	687a      	ldr	r2, [r7, #4]
 800d572:	7812      	ldrb	r2, [r2, #0]
 800d574:	701a      	strb	r2, [r3, #0]
  idx++;
 800d576:	7dfb      	ldrb	r3, [r7, #23]
 800d578:	3301      	adds	r3, #1
 800d57a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d57c:	7dfb      	ldrb	r3, [r7, #23]
 800d57e:	68ba      	ldr	r2, [r7, #8]
 800d580:	4413      	add	r3, r2
 800d582:	2203      	movs	r2, #3
 800d584:	701a      	strb	r2, [r3, #0]
  idx++;
 800d586:	7dfb      	ldrb	r3, [r7, #23]
 800d588:	3301      	adds	r3, #1
 800d58a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d58c:	e013      	b.n	800d5b6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d58e:	7dfb      	ldrb	r3, [r7, #23]
 800d590:	68ba      	ldr	r2, [r7, #8]
 800d592:	4413      	add	r3, r2
 800d594:	693a      	ldr	r2, [r7, #16]
 800d596:	7812      	ldrb	r2, [r2, #0]
 800d598:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d59a:	693b      	ldr	r3, [r7, #16]
 800d59c:	3301      	adds	r3, #1
 800d59e:	613b      	str	r3, [r7, #16]
    idx++;
 800d5a0:	7dfb      	ldrb	r3, [r7, #23]
 800d5a2:	3301      	adds	r3, #1
 800d5a4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d5a6:	7dfb      	ldrb	r3, [r7, #23]
 800d5a8:	68ba      	ldr	r2, [r7, #8]
 800d5aa:	4413      	add	r3, r2
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	701a      	strb	r2, [r3, #0]
    idx++;
 800d5b0:	7dfb      	ldrb	r3, [r7, #23]
 800d5b2:	3301      	adds	r3, #1
 800d5b4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d5b6:	693b      	ldr	r3, [r7, #16]
 800d5b8:	781b      	ldrb	r3, [r3, #0]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d1e7      	bne.n	800d58e <USBD_GetString+0x52>
 800d5be:	e000      	b.n	800d5c2 <USBD_GetString+0x86>
    return;
 800d5c0:	bf00      	nop
  }
}
 800d5c2:	3718      	adds	r7, #24
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	bd80      	pop	{r7, pc}

0800d5c8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b085      	sub	sp, #20
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d5d8:	e005      	b.n	800d5e6 <USBD_GetLen+0x1e>
  {
    len++;
 800d5da:	7bfb      	ldrb	r3, [r7, #15]
 800d5dc:	3301      	adds	r3, #1
 800d5de:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d5e0:	68bb      	ldr	r3, [r7, #8]
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d5e6:	68bb      	ldr	r3, [r7, #8]
 800d5e8:	781b      	ldrb	r3, [r3, #0]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d1f5      	bne.n	800d5da <USBD_GetLen+0x12>
  }

  return len;
 800d5ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	3714      	adds	r7, #20
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fa:	4770      	bx	lr

0800d5fc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b084      	sub	sp, #16
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2202      	movs	r2, #2
 800d60c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	687a      	ldr	r2, [r7, #4]
 800d614:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	687a      	ldr	r2, [r7, #4]
 800d61a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	68ba      	ldr	r2, [r7, #8]
 800d620:	2100      	movs	r1, #0
 800d622:	68f8      	ldr	r0, [r7, #12]
 800d624:	f003 faed 	bl	8010c02 <USBD_LL_Transmit>

  return USBD_OK;
 800d628:	2300      	movs	r3, #0
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3710      	adds	r7, #16
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}

0800d632 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d632:	b580      	push	{r7, lr}
 800d634:	b084      	sub	sp, #16
 800d636:	af00      	add	r7, sp, #0
 800d638:	60f8      	str	r0, [r7, #12]
 800d63a:	60b9      	str	r1, [r7, #8]
 800d63c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	68ba      	ldr	r2, [r7, #8]
 800d642:	2100      	movs	r1, #0
 800d644:	68f8      	ldr	r0, [r7, #12]
 800d646:	f003 fadc 	bl	8010c02 <USBD_LL_Transmit>

  return USBD_OK;
 800d64a:	2300      	movs	r3, #0
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3710      	adds	r7, #16
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b084      	sub	sp, #16
 800d658:	af00      	add	r7, sp, #0
 800d65a:	60f8      	str	r0, [r7, #12]
 800d65c:	60b9      	str	r1, [r7, #8]
 800d65e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	2203      	movs	r2, #3
 800d664:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	687a      	ldr	r2, [r7, #4]
 800d66c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	687a      	ldr	r2, [r7, #4]
 800d674:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	68ba      	ldr	r2, [r7, #8]
 800d67c:	2100      	movs	r1, #0
 800d67e:	68f8      	ldr	r0, [r7, #12]
 800d680:	f003 fae0 	bl	8010c44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d684:	2300      	movs	r3, #0
}
 800d686:	4618      	mov	r0, r3
 800d688:	3710      	adds	r7, #16
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}

0800d68e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d68e:	b580      	push	{r7, lr}
 800d690:	b084      	sub	sp, #16
 800d692:	af00      	add	r7, sp, #0
 800d694:	60f8      	str	r0, [r7, #12]
 800d696:	60b9      	str	r1, [r7, #8]
 800d698:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	68ba      	ldr	r2, [r7, #8]
 800d69e:	2100      	movs	r1, #0
 800d6a0:	68f8      	ldr	r0, [r7, #12]
 800d6a2:	f003 facf 	bl	8010c44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d6a6:	2300      	movs	r3, #0
}
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	3710      	adds	r7, #16
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bd80      	pop	{r7, pc}

0800d6b0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b082      	sub	sp, #8
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	2204      	movs	r2, #4
 800d6bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	2100      	movs	r1, #0
 800d6c6:	6878      	ldr	r0, [r7, #4]
 800d6c8:	f003 fa9b 	bl	8010c02 <USBD_LL_Transmit>

  return USBD_OK;
 800d6cc:	2300      	movs	r3, #0
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3708      	adds	r7, #8
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}

0800d6d6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d6d6:	b580      	push	{r7, lr}
 800d6d8:	b082      	sub	sp, #8
 800d6da:	af00      	add	r7, sp, #0
 800d6dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	2205      	movs	r2, #5
 800d6e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	2100      	movs	r1, #0
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f003 faa9 	bl	8010c44 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d6f2:	2300      	movs	r3, #0
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3708      	adds	r7, #8
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}

0800d6fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d6fc:	b480      	push	{r7}
 800d6fe:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800d700:	bf00      	nop
 800d702:	46bd      	mov	sp, r7
 800d704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d708:	4770      	bx	lr
	...

0800d70c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d70c:	b480      	push	{r7}
 800d70e:	b085      	sub	sp, #20
 800d710:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d712:	f3ef 8305 	mrs	r3, IPSR
 800d716:	60bb      	str	r3, [r7, #8]
  return(result);
 800d718:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d10f      	bne.n	800d73e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d71e:	f3ef 8310 	mrs	r3, PRIMASK
 800d722:	607b      	str	r3, [r7, #4]
  return(result);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d105      	bne.n	800d736 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d72a:	f3ef 8311 	mrs	r3, BASEPRI
 800d72e:	603b      	str	r3, [r7, #0]
  return(result);
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d007      	beq.n	800d746 <osKernelInitialize+0x3a>
 800d736:	4b0e      	ldr	r3, [pc, #56]	; (800d770 <osKernelInitialize+0x64>)
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	2b02      	cmp	r3, #2
 800d73c:	d103      	bne.n	800d746 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800d73e:	f06f 0305 	mvn.w	r3, #5
 800d742:	60fb      	str	r3, [r7, #12]
 800d744:	e00c      	b.n	800d760 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d746:	4b0a      	ldr	r3, [pc, #40]	; (800d770 <osKernelInitialize+0x64>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d105      	bne.n	800d75a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d74e:	4b08      	ldr	r3, [pc, #32]	; (800d770 <osKernelInitialize+0x64>)
 800d750:	2201      	movs	r2, #1
 800d752:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d754:	2300      	movs	r3, #0
 800d756:	60fb      	str	r3, [r7, #12]
 800d758:	e002      	b.n	800d760 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800d75a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d75e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800d760:	68fb      	ldr	r3, [r7, #12]
}
 800d762:	4618      	mov	r0, r3
 800d764:	3714      	adds	r7, #20
 800d766:	46bd      	mov	sp, r7
 800d768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76c:	4770      	bx	lr
 800d76e:	bf00      	nop
 800d770:	2000bef4 	.word	0x2000bef4

0800d774 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d774:	b580      	push	{r7, lr}
 800d776:	b084      	sub	sp, #16
 800d778:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d77a:	f3ef 8305 	mrs	r3, IPSR
 800d77e:	60bb      	str	r3, [r7, #8]
  return(result);
 800d780:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d782:	2b00      	cmp	r3, #0
 800d784:	d10f      	bne.n	800d7a6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d786:	f3ef 8310 	mrs	r3, PRIMASK
 800d78a:	607b      	str	r3, [r7, #4]
  return(result);
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d105      	bne.n	800d79e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d792:	f3ef 8311 	mrs	r3, BASEPRI
 800d796:	603b      	str	r3, [r7, #0]
  return(result);
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d007      	beq.n	800d7ae <osKernelStart+0x3a>
 800d79e:	4b0f      	ldr	r3, [pc, #60]	; (800d7dc <osKernelStart+0x68>)
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	2b02      	cmp	r3, #2
 800d7a4:	d103      	bne.n	800d7ae <osKernelStart+0x3a>
    stat = osErrorISR;
 800d7a6:	f06f 0305 	mvn.w	r3, #5
 800d7aa:	60fb      	str	r3, [r7, #12]
 800d7ac:	e010      	b.n	800d7d0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d7ae:	4b0b      	ldr	r3, [pc, #44]	; (800d7dc <osKernelStart+0x68>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	2b01      	cmp	r3, #1
 800d7b4:	d109      	bne.n	800d7ca <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d7b6:	f7ff ffa1 	bl	800d6fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d7ba:	4b08      	ldr	r3, [pc, #32]	; (800d7dc <osKernelStart+0x68>)
 800d7bc:	2202      	movs	r2, #2
 800d7be:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d7c0:	f001 f8b4 	bl	800e92c <vTaskStartScheduler>
      stat = osOK;
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	60fb      	str	r3, [r7, #12]
 800d7c8:	e002      	b.n	800d7d0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800d7ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d7ce:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3710      	adds	r7, #16
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	bd80      	pop	{r7, pc}
 800d7da:	bf00      	nop
 800d7dc:	2000bef4 	.word	0x2000bef4

0800d7e0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b090      	sub	sp, #64	; 0x40
 800d7e4:	af04      	add	r7, sp, #16
 800d7e6:	60f8      	str	r0, [r7, #12]
 800d7e8:	60b9      	str	r1, [r7, #8]
 800d7ea:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d7f0:	f3ef 8305 	mrs	r3, IPSR
 800d7f4:	61fb      	str	r3, [r7, #28]
  return(result);
 800d7f6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	f040 808f 	bne.w	800d91c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7fe:	f3ef 8310 	mrs	r3, PRIMASK
 800d802:	61bb      	str	r3, [r7, #24]
  return(result);
 800d804:	69bb      	ldr	r3, [r7, #24]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d105      	bne.n	800d816 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d80a:	f3ef 8311 	mrs	r3, BASEPRI
 800d80e:	617b      	str	r3, [r7, #20]
  return(result);
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d003      	beq.n	800d81e <osThreadNew+0x3e>
 800d816:	4b44      	ldr	r3, [pc, #272]	; (800d928 <osThreadNew+0x148>)
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	2b02      	cmp	r3, #2
 800d81c:	d07e      	beq.n	800d91c <osThreadNew+0x13c>
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d07b      	beq.n	800d91c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800d824:	2380      	movs	r3, #128	; 0x80
 800d826:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800d828:	2318      	movs	r3, #24
 800d82a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800d82c:	2300      	movs	r3, #0
 800d82e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800d830:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d834:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d045      	beq.n	800d8c8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d002      	beq.n	800d84a <osThreadNew+0x6a>
        name = attr->name;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	699b      	ldr	r3, [r3, #24]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d002      	beq.n	800d858 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	699b      	ldr	r3, [r3, #24]
 800d856:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d008      	beq.n	800d870 <osThreadNew+0x90>
 800d85e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d860:	2b38      	cmp	r3, #56	; 0x38
 800d862:	d805      	bhi.n	800d870 <osThreadNew+0x90>
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	685b      	ldr	r3, [r3, #4]
 800d868:	f003 0301 	and.w	r3, r3, #1
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d001      	beq.n	800d874 <osThreadNew+0x94>
        return (NULL);
 800d870:	2300      	movs	r3, #0
 800d872:	e054      	b.n	800d91e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	695b      	ldr	r3, [r3, #20]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d003      	beq.n	800d884 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	695b      	ldr	r3, [r3, #20]
 800d880:	089b      	lsrs	r3, r3, #2
 800d882:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	689b      	ldr	r3, [r3, #8]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d00e      	beq.n	800d8aa <osThreadNew+0xca>
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	68db      	ldr	r3, [r3, #12]
 800d890:	2b5b      	cmp	r3, #91	; 0x5b
 800d892:	d90a      	bls.n	800d8aa <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d006      	beq.n	800d8aa <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	695b      	ldr	r3, [r3, #20]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d002      	beq.n	800d8aa <osThreadNew+0xca>
        mem = 1;
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	623b      	str	r3, [r7, #32]
 800d8a8:	e010      	b.n	800d8cc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	689b      	ldr	r3, [r3, #8]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d10c      	bne.n	800d8cc <osThreadNew+0xec>
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	68db      	ldr	r3, [r3, #12]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d108      	bne.n	800d8cc <osThreadNew+0xec>
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	691b      	ldr	r3, [r3, #16]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d104      	bne.n	800d8cc <osThreadNew+0xec>
          mem = 0;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	623b      	str	r3, [r7, #32]
 800d8c6:	e001      	b.n	800d8cc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800d8cc:	6a3b      	ldr	r3, [r7, #32]
 800d8ce:	2b01      	cmp	r3, #1
 800d8d0:	d110      	bne.n	800d8f4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800d8d6:	687a      	ldr	r2, [r7, #4]
 800d8d8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d8da:	9202      	str	r2, [sp, #8]
 800d8dc:	9301      	str	r3, [sp, #4]
 800d8de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8e0:	9300      	str	r3, [sp, #0]
 800d8e2:	68bb      	ldr	r3, [r7, #8]
 800d8e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d8e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d8e8:	68f8      	ldr	r0, [r7, #12]
 800d8ea:	f000 fe3f 	bl	800e56c <xTaskCreateStatic>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	613b      	str	r3, [r7, #16]
 800d8f2:	e013      	b.n	800d91c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800d8f4:	6a3b      	ldr	r3, [r7, #32]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d110      	bne.n	800d91c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d8fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8fc:	b29a      	uxth	r2, r3
 800d8fe:	f107 0310 	add.w	r3, r7, #16
 800d902:	9301      	str	r3, [sp, #4]
 800d904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d906:	9300      	str	r3, [sp, #0]
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d90c:	68f8      	ldr	r0, [r7, #12]
 800d90e:	f000 fe90 	bl	800e632 <xTaskCreate>
 800d912:	4603      	mov	r3, r0
 800d914:	2b01      	cmp	r3, #1
 800d916:	d001      	beq.n	800d91c <osThreadNew+0x13c>
          hTask = NULL;
 800d918:	2300      	movs	r3, #0
 800d91a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d91c:	693b      	ldr	r3, [r7, #16]
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3730      	adds	r7, #48	; 0x30
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}
 800d926:	bf00      	nop
 800d928:	2000bef4 	.word	0x2000bef4

0800d92c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b086      	sub	sp, #24
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d934:	f3ef 8305 	mrs	r3, IPSR
 800d938:	613b      	str	r3, [r7, #16]
  return(result);
 800d93a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d10f      	bne.n	800d960 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d940:	f3ef 8310 	mrs	r3, PRIMASK
 800d944:	60fb      	str	r3, [r7, #12]
  return(result);
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d105      	bne.n	800d958 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800d94c:	f3ef 8311 	mrs	r3, BASEPRI
 800d950:	60bb      	str	r3, [r7, #8]
  return(result);
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d007      	beq.n	800d968 <osDelay+0x3c>
 800d958:	4b0a      	ldr	r3, [pc, #40]	; (800d984 <osDelay+0x58>)
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	2b02      	cmp	r3, #2
 800d95e:	d103      	bne.n	800d968 <osDelay+0x3c>
    stat = osErrorISR;
 800d960:	f06f 0305 	mvn.w	r3, #5
 800d964:	617b      	str	r3, [r7, #20]
 800d966:	e007      	b.n	800d978 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800d968:	2300      	movs	r3, #0
 800d96a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d002      	beq.n	800d978 <osDelay+0x4c>
      vTaskDelay(ticks);
 800d972:	6878      	ldr	r0, [r7, #4]
 800d974:	f000 ffa4 	bl	800e8c0 <vTaskDelay>
    }
  }

  return (stat);
 800d978:	697b      	ldr	r3, [r7, #20]
}
 800d97a:	4618      	mov	r0, r3
 800d97c:	3718      	adds	r7, #24
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}
 800d982:	bf00      	nop
 800d984:	2000bef4 	.word	0x2000bef4

0800d988 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d988:	b480      	push	{r7}
 800d98a:	b085      	sub	sp, #20
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	60f8      	str	r0, [r7, #12]
 800d990:	60b9      	str	r1, [r7, #8]
 800d992:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	4a07      	ldr	r2, [pc, #28]	; (800d9b4 <vApplicationGetIdleTaskMemory+0x2c>)
 800d998:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	4a06      	ldr	r2, [pc, #24]	; (800d9b8 <vApplicationGetIdleTaskMemory+0x30>)
 800d99e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2280      	movs	r2, #128	; 0x80
 800d9a4:	601a      	str	r2, [r3, #0]
}
 800d9a6:	bf00      	nop
 800d9a8:	3714      	adds	r7, #20
 800d9aa:	46bd      	mov	sp, r7
 800d9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b0:	4770      	bx	lr
 800d9b2:	bf00      	nop
 800d9b4:	2000bef8 	.word	0x2000bef8
 800d9b8:	2000bf54 	.word	0x2000bf54

0800d9bc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d9bc:	b480      	push	{r7}
 800d9be:	b085      	sub	sp, #20
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	60f8      	str	r0, [r7, #12]
 800d9c4:	60b9      	str	r1, [r7, #8]
 800d9c6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	4a07      	ldr	r2, [pc, #28]	; (800d9e8 <vApplicationGetTimerTaskMemory+0x2c>)
 800d9cc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	4a06      	ldr	r2, [pc, #24]	; (800d9ec <vApplicationGetTimerTaskMemory+0x30>)
 800d9d2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d9da:	601a      	str	r2, [r3, #0]
}
 800d9dc:	bf00      	nop
 800d9de:	3714      	adds	r7, #20
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e6:	4770      	bx	lr
 800d9e8:	2000c154 	.word	0x2000c154
 800d9ec:	2000c1b0 	.word	0x2000c1b0

0800d9f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	b083      	sub	sp, #12
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	f103 0208 	add.w	r2, r3, #8
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800da08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f103 0208 	add.w	r2, r3, #8
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f103 0208 	add.w	r2, r3, #8
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2200      	movs	r2, #0
 800da22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800da24:	bf00      	nop
 800da26:	370c      	adds	r7, #12
 800da28:	46bd      	mov	sp, r7
 800da2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2e:	4770      	bx	lr

0800da30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800da30:	b480      	push	{r7}
 800da32:	b083      	sub	sp, #12
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	2200      	movs	r2, #0
 800da3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800da3e:	bf00      	nop
 800da40:	370c      	adds	r7, #12
 800da42:	46bd      	mov	sp, r7
 800da44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da48:	4770      	bx	lr

0800da4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800da4a:	b480      	push	{r7}
 800da4c:	b085      	sub	sp, #20
 800da4e:	af00      	add	r7, sp, #0
 800da50:	6078      	str	r0, [r7, #4]
 800da52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	68fa      	ldr	r2, [r7, #12]
 800da5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	689a      	ldr	r2, [r3, #8]
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	689b      	ldr	r3, [r3, #8]
 800da6c:	683a      	ldr	r2, [r7, #0]
 800da6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	683a      	ldr	r2, [r7, #0]
 800da74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	687a      	ldr	r2, [r7, #4]
 800da7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	1c5a      	adds	r2, r3, #1
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	601a      	str	r2, [r3, #0]
}
 800da86:	bf00      	nop
 800da88:	3714      	adds	r7, #20
 800da8a:	46bd      	mov	sp, r7
 800da8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da90:	4770      	bx	lr

0800da92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800da92:	b480      	push	{r7}
 800da94:	b085      	sub	sp, #20
 800da96:	af00      	add	r7, sp, #0
 800da98:	6078      	str	r0, [r7, #4]
 800da9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800daa2:	68bb      	ldr	r3, [r7, #8]
 800daa4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800daa8:	d103      	bne.n	800dab2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	691b      	ldr	r3, [r3, #16]
 800daae:	60fb      	str	r3, [r7, #12]
 800dab0:	e00c      	b.n	800dacc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	3308      	adds	r3, #8
 800dab6:	60fb      	str	r3, [r7, #12]
 800dab8:	e002      	b.n	800dac0 <vListInsert+0x2e>
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	685b      	ldr	r3, [r3, #4]
 800dabe:	60fb      	str	r3, [r7, #12]
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	685b      	ldr	r3, [r3, #4]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	68ba      	ldr	r2, [r7, #8]
 800dac8:	429a      	cmp	r2, r3
 800daca:	d2f6      	bcs.n	800daba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	685a      	ldr	r2, [r3, #4]
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	685b      	ldr	r3, [r3, #4]
 800dad8:	683a      	ldr	r2, [r7, #0]
 800dada:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	68fa      	ldr	r2, [r7, #12]
 800dae0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	683a      	ldr	r2, [r7, #0]
 800dae6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	687a      	ldr	r2, [r7, #4]
 800daec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	1c5a      	adds	r2, r3, #1
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	601a      	str	r2, [r3, #0]
}
 800daf8:	bf00      	nop
 800dafa:	3714      	adds	r7, #20
 800dafc:	46bd      	mov	sp, r7
 800dafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db02:	4770      	bx	lr

0800db04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800db04:	b480      	push	{r7}
 800db06:	b085      	sub	sp, #20
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	691b      	ldr	r3, [r3, #16]
 800db10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	685b      	ldr	r3, [r3, #4]
 800db16:	687a      	ldr	r2, [r7, #4]
 800db18:	6892      	ldr	r2, [r2, #8]
 800db1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	689b      	ldr	r3, [r3, #8]
 800db20:	687a      	ldr	r2, [r7, #4]
 800db22:	6852      	ldr	r2, [r2, #4]
 800db24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	685b      	ldr	r3, [r3, #4]
 800db2a:	687a      	ldr	r2, [r7, #4]
 800db2c:	429a      	cmp	r2, r3
 800db2e:	d103      	bne.n	800db38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	689a      	ldr	r2, [r3, #8]
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2200      	movs	r2, #0
 800db3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	1e5a      	subs	r2, r3, #1
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	681b      	ldr	r3, [r3, #0]
}
 800db4c:	4618      	mov	r0, r3
 800db4e:	3714      	adds	r7, #20
 800db50:	46bd      	mov	sp, r7
 800db52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db56:	4770      	bx	lr

0800db58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b084      	sub	sp, #16
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
 800db60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d10c      	bne.n	800db86 <xQueueGenericReset+0x2e>
	__asm volatile
 800db6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db70:	b672      	cpsid	i
 800db72:	f383 8811 	msr	BASEPRI, r3
 800db76:	f3bf 8f6f 	isb	sy
 800db7a:	f3bf 8f4f 	dsb	sy
 800db7e:	b662      	cpsie	i
 800db80:	60bb      	str	r3, [r7, #8]
}
 800db82:	bf00      	nop
 800db84:	e7fe      	b.n	800db84 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800db86:	f002 f8a1 	bl	800fccc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	681a      	ldr	r2, [r3, #0]
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db92:	68f9      	ldr	r1, [r7, #12]
 800db94:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800db96:	fb01 f303 	mul.w	r3, r1, r3
 800db9a:	441a      	add	r2, r3
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	2200      	movs	r2, #0
 800dba4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	681a      	ldr	r2, [r3, #0]
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681a      	ldr	r2, [r3, #0]
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dbb6:	3b01      	subs	r3, #1
 800dbb8:	68f9      	ldr	r1, [r7, #12]
 800dbba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800dbbc:	fb01 f303 	mul.w	r3, r1, r3
 800dbc0:	441a      	add	r2, r3
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	22ff      	movs	r2, #255	; 0xff
 800dbca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	22ff      	movs	r2, #255	; 0xff
 800dbd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800dbd6:	683b      	ldr	r3, [r7, #0]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d114      	bne.n	800dc06 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	691b      	ldr	r3, [r3, #16]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d01a      	beq.n	800dc1a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	3310      	adds	r3, #16
 800dbe8:	4618      	mov	r0, r3
 800dbea:	f001 f937 	bl	800ee5c <xTaskRemoveFromEventList>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d012      	beq.n	800dc1a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800dbf4:	4b0c      	ldr	r3, [pc, #48]	; (800dc28 <xQueueGenericReset+0xd0>)
 800dbf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dbfa:	601a      	str	r2, [r3, #0]
 800dbfc:	f3bf 8f4f 	dsb	sy
 800dc00:	f3bf 8f6f 	isb	sy
 800dc04:	e009      	b.n	800dc1a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	3310      	adds	r3, #16
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f7ff fef0 	bl	800d9f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	3324      	adds	r3, #36	; 0x24
 800dc14:	4618      	mov	r0, r3
 800dc16:	f7ff feeb 	bl	800d9f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800dc1a:	f002 f88b 	bl	800fd34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800dc1e:	2301      	movs	r3, #1
}
 800dc20:	4618      	mov	r0, r3
 800dc22:	3710      	adds	r7, #16
 800dc24:	46bd      	mov	sp, r7
 800dc26:	bd80      	pop	{r7, pc}
 800dc28:	e000ed04 	.word	0xe000ed04

0800dc2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b08e      	sub	sp, #56	; 0x38
 800dc30:	af02      	add	r7, sp, #8
 800dc32:	60f8      	str	r0, [r7, #12]
 800dc34:	60b9      	str	r1, [r7, #8]
 800dc36:	607a      	str	r2, [r7, #4]
 800dc38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d10c      	bne.n	800dc5a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800dc40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc44:	b672      	cpsid	i
 800dc46:	f383 8811 	msr	BASEPRI, r3
 800dc4a:	f3bf 8f6f 	isb	sy
 800dc4e:	f3bf 8f4f 	dsb	sy
 800dc52:	b662      	cpsie	i
 800dc54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800dc56:	bf00      	nop
 800dc58:	e7fe      	b.n	800dc58 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d10c      	bne.n	800dc7a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800dc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc64:	b672      	cpsid	i
 800dc66:	f383 8811 	msr	BASEPRI, r3
 800dc6a:	f3bf 8f6f 	isb	sy
 800dc6e:	f3bf 8f4f 	dsb	sy
 800dc72:	b662      	cpsie	i
 800dc74:	627b      	str	r3, [r7, #36]	; 0x24
}
 800dc76:	bf00      	nop
 800dc78:	e7fe      	b.n	800dc78 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d002      	beq.n	800dc86 <xQueueGenericCreateStatic+0x5a>
 800dc80:	68bb      	ldr	r3, [r7, #8]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d001      	beq.n	800dc8a <xQueueGenericCreateStatic+0x5e>
 800dc86:	2301      	movs	r3, #1
 800dc88:	e000      	b.n	800dc8c <xQueueGenericCreateStatic+0x60>
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d10c      	bne.n	800dcaa <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800dc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc94:	b672      	cpsid	i
 800dc96:	f383 8811 	msr	BASEPRI, r3
 800dc9a:	f3bf 8f6f 	isb	sy
 800dc9e:	f3bf 8f4f 	dsb	sy
 800dca2:	b662      	cpsie	i
 800dca4:	623b      	str	r3, [r7, #32]
}
 800dca6:	bf00      	nop
 800dca8:	e7fe      	b.n	800dca8 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d102      	bne.n	800dcb6 <xQueueGenericCreateStatic+0x8a>
 800dcb0:	68bb      	ldr	r3, [r7, #8]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d101      	bne.n	800dcba <xQueueGenericCreateStatic+0x8e>
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	e000      	b.n	800dcbc <xQueueGenericCreateStatic+0x90>
 800dcba:	2300      	movs	r3, #0
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d10c      	bne.n	800dcda <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800dcc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcc4:	b672      	cpsid	i
 800dcc6:	f383 8811 	msr	BASEPRI, r3
 800dcca:	f3bf 8f6f 	isb	sy
 800dcce:	f3bf 8f4f 	dsb	sy
 800dcd2:	b662      	cpsie	i
 800dcd4:	61fb      	str	r3, [r7, #28]
}
 800dcd6:	bf00      	nop
 800dcd8:	e7fe      	b.n	800dcd8 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800dcda:	2350      	movs	r3, #80	; 0x50
 800dcdc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	2b50      	cmp	r3, #80	; 0x50
 800dce2:	d00c      	beq.n	800dcfe <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800dce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dce8:	b672      	cpsid	i
 800dcea:	f383 8811 	msr	BASEPRI, r3
 800dcee:	f3bf 8f6f 	isb	sy
 800dcf2:	f3bf 8f4f 	dsb	sy
 800dcf6:	b662      	cpsie	i
 800dcf8:	61bb      	str	r3, [r7, #24]
}
 800dcfa:	bf00      	nop
 800dcfc:	e7fe      	b.n	800dcfc <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800dcfe:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800dd04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d00d      	beq.n	800dd26 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800dd0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd0c:	2201      	movs	r2, #1
 800dd0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dd12:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800dd16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd18:	9300      	str	r3, [sp, #0]
 800dd1a:	4613      	mov	r3, r2
 800dd1c:	687a      	ldr	r2, [r7, #4]
 800dd1e:	68b9      	ldr	r1, [r7, #8]
 800dd20:	68f8      	ldr	r0, [r7, #12]
 800dd22:	f000 f805 	bl	800dd30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dd26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800dd28:	4618      	mov	r0, r3
 800dd2a:	3730      	adds	r7, #48	; 0x30
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}

0800dd30 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b084      	sub	sp, #16
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	60f8      	str	r0, [r7, #12]
 800dd38:	60b9      	str	r1, [r7, #8]
 800dd3a:	607a      	str	r2, [r7, #4]
 800dd3c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800dd3e:	68bb      	ldr	r3, [r7, #8]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d103      	bne.n	800dd4c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800dd44:	69bb      	ldr	r3, [r7, #24]
 800dd46:	69ba      	ldr	r2, [r7, #24]
 800dd48:	601a      	str	r2, [r3, #0]
 800dd4a:	e002      	b.n	800dd52 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800dd4c:	69bb      	ldr	r3, [r7, #24]
 800dd4e:	687a      	ldr	r2, [r7, #4]
 800dd50:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800dd52:	69bb      	ldr	r3, [r7, #24]
 800dd54:	68fa      	ldr	r2, [r7, #12]
 800dd56:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800dd58:	69bb      	ldr	r3, [r7, #24]
 800dd5a:	68ba      	ldr	r2, [r7, #8]
 800dd5c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800dd5e:	2101      	movs	r1, #1
 800dd60:	69b8      	ldr	r0, [r7, #24]
 800dd62:	f7ff fef9 	bl	800db58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800dd66:	69bb      	ldr	r3, [r7, #24]
 800dd68:	78fa      	ldrb	r2, [r7, #3]
 800dd6a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800dd6e:	bf00      	nop
 800dd70:	3710      	adds	r7, #16
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}
	...

0800dd78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b08e      	sub	sp, #56	; 0x38
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	60f8      	str	r0, [r7, #12]
 800dd80:	60b9      	str	r1, [r7, #8]
 800dd82:	607a      	str	r2, [r7, #4]
 800dd84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800dd86:	2300      	movs	r3, #0
 800dd88:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800dd8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d10c      	bne.n	800ddae <xQueueGenericSend+0x36>
	__asm volatile
 800dd94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd98:	b672      	cpsid	i
 800dd9a:	f383 8811 	msr	BASEPRI, r3
 800dd9e:	f3bf 8f6f 	isb	sy
 800dda2:	f3bf 8f4f 	dsb	sy
 800dda6:	b662      	cpsie	i
 800dda8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ddaa:	bf00      	nop
 800ddac:	e7fe      	b.n	800ddac <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ddae:	68bb      	ldr	r3, [r7, #8]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d103      	bne.n	800ddbc <xQueueGenericSend+0x44>
 800ddb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d101      	bne.n	800ddc0 <xQueueGenericSend+0x48>
 800ddbc:	2301      	movs	r3, #1
 800ddbe:	e000      	b.n	800ddc2 <xQueueGenericSend+0x4a>
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d10c      	bne.n	800dde0 <xQueueGenericSend+0x68>
	__asm volatile
 800ddc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddca:	b672      	cpsid	i
 800ddcc:	f383 8811 	msr	BASEPRI, r3
 800ddd0:	f3bf 8f6f 	isb	sy
 800ddd4:	f3bf 8f4f 	dsb	sy
 800ddd8:	b662      	cpsie	i
 800ddda:	627b      	str	r3, [r7, #36]	; 0x24
}
 800dddc:	bf00      	nop
 800ddde:	e7fe      	b.n	800ddde <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	2b02      	cmp	r3, #2
 800dde4:	d103      	bne.n	800ddee <xQueueGenericSend+0x76>
 800dde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dde8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ddea:	2b01      	cmp	r3, #1
 800ddec:	d101      	bne.n	800ddf2 <xQueueGenericSend+0x7a>
 800ddee:	2301      	movs	r3, #1
 800ddf0:	e000      	b.n	800ddf4 <xQueueGenericSend+0x7c>
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d10c      	bne.n	800de12 <xQueueGenericSend+0x9a>
	__asm volatile
 800ddf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddfc:	b672      	cpsid	i
 800ddfe:	f383 8811 	msr	BASEPRI, r3
 800de02:	f3bf 8f6f 	isb	sy
 800de06:	f3bf 8f4f 	dsb	sy
 800de0a:	b662      	cpsie	i
 800de0c:	623b      	str	r3, [r7, #32]
}
 800de0e:	bf00      	nop
 800de10:	e7fe      	b.n	800de10 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800de12:	f001 fa11 	bl	800f238 <xTaskGetSchedulerState>
 800de16:	4603      	mov	r3, r0
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d102      	bne.n	800de22 <xQueueGenericSend+0xaa>
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d101      	bne.n	800de26 <xQueueGenericSend+0xae>
 800de22:	2301      	movs	r3, #1
 800de24:	e000      	b.n	800de28 <xQueueGenericSend+0xb0>
 800de26:	2300      	movs	r3, #0
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d10c      	bne.n	800de46 <xQueueGenericSend+0xce>
	__asm volatile
 800de2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de30:	b672      	cpsid	i
 800de32:	f383 8811 	msr	BASEPRI, r3
 800de36:	f3bf 8f6f 	isb	sy
 800de3a:	f3bf 8f4f 	dsb	sy
 800de3e:	b662      	cpsie	i
 800de40:	61fb      	str	r3, [r7, #28]
}
 800de42:	bf00      	nop
 800de44:	e7fe      	b.n	800de44 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800de46:	f001 ff41 	bl	800fccc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800de4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de52:	429a      	cmp	r2, r3
 800de54:	d302      	bcc.n	800de5c <xQueueGenericSend+0xe4>
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	2b02      	cmp	r3, #2
 800de5a:	d129      	bne.n	800deb0 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800de5c:	683a      	ldr	r2, [r7, #0]
 800de5e:	68b9      	ldr	r1, [r7, #8]
 800de60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800de62:	f000 fa15 	bl	800e290 <prvCopyDataToQueue>
 800de66:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800de68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d010      	beq.n	800de92 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800de70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de72:	3324      	adds	r3, #36	; 0x24
 800de74:	4618      	mov	r0, r3
 800de76:	f000 fff1 	bl	800ee5c <xTaskRemoveFromEventList>
 800de7a:	4603      	mov	r3, r0
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d013      	beq.n	800dea8 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800de80:	4b3f      	ldr	r3, [pc, #252]	; (800df80 <xQueueGenericSend+0x208>)
 800de82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de86:	601a      	str	r2, [r3, #0]
 800de88:	f3bf 8f4f 	dsb	sy
 800de8c:	f3bf 8f6f 	isb	sy
 800de90:	e00a      	b.n	800dea8 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800de92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de94:	2b00      	cmp	r3, #0
 800de96:	d007      	beq.n	800dea8 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800de98:	4b39      	ldr	r3, [pc, #228]	; (800df80 <xQueueGenericSend+0x208>)
 800de9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de9e:	601a      	str	r2, [r3, #0]
 800dea0:	f3bf 8f4f 	dsb	sy
 800dea4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800dea8:	f001 ff44 	bl	800fd34 <vPortExitCritical>
				return pdPASS;
 800deac:	2301      	movs	r3, #1
 800deae:	e063      	b.n	800df78 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d103      	bne.n	800debe <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800deb6:	f001 ff3d 	bl	800fd34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800deba:	2300      	movs	r3, #0
 800debc:	e05c      	b.n	800df78 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800debe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d106      	bne.n	800ded2 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dec4:	f107 0314 	add.w	r3, r7, #20
 800dec8:	4618      	mov	r0, r3
 800deca:	f001 f855 	bl	800ef78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dece:	2301      	movs	r3, #1
 800ded0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ded2:	f001 ff2f 	bl	800fd34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ded6:	f000 fd93 	bl	800ea00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800deda:	f001 fef7 	bl	800fccc <vPortEnterCritical>
 800dede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dee0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dee4:	b25b      	sxtb	r3, r3
 800dee6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800deea:	d103      	bne.n	800def4 <xQueueGenericSend+0x17c>
 800deec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deee:	2200      	movs	r2, #0
 800def0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800def4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800def6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800defa:	b25b      	sxtb	r3, r3
 800defc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800df00:	d103      	bne.n	800df0a <xQueueGenericSend+0x192>
 800df02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df04:	2200      	movs	r2, #0
 800df06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800df0a:	f001 ff13 	bl	800fd34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800df0e:	1d3a      	adds	r2, r7, #4
 800df10:	f107 0314 	add.w	r3, r7, #20
 800df14:	4611      	mov	r1, r2
 800df16:	4618      	mov	r0, r3
 800df18:	f001 f844 	bl	800efa4 <xTaskCheckForTimeOut>
 800df1c:	4603      	mov	r3, r0
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d124      	bne.n	800df6c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800df22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df24:	f000 faac 	bl	800e480 <prvIsQueueFull>
 800df28:	4603      	mov	r3, r0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d018      	beq.n	800df60 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800df2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df30:	3310      	adds	r3, #16
 800df32:	687a      	ldr	r2, [r7, #4]
 800df34:	4611      	mov	r1, r2
 800df36:	4618      	mov	r0, r3
 800df38:	f000 ff3c 	bl	800edb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800df3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df3e:	f000 fa37 	bl	800e3b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800df42:	f000 fd6b 	bl	800ea1c <xTaskResumeAll>
 800df46:	4603      	mov	r3, r0
 800df48:	2b00      	cmp	r3, #0
 800df4a:	f47f af7c 	bne.w	800de46 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800df4e:	4b0c      	ldr	r3, [pc, #48]	; (800df80 <xQueueGenericSend+0x208>)
 800df50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df54:	601a      	str	r2, [r3, #0]
 800df56:	f3bf 8f4f 	dsb	sy
 800df5a:	f3bf 8f6f 	isb	sy
 800df5e:	e772      	b.n	800de46 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800df60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df62:	f000 fa25 	bl	800e3b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800df66:	f000 fd59 	bl	800ea1c <xTaskResumeAll>
 800df6a:	e76c      	b.n	800de46 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800df6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df6e:	f000 fa1f 	bl	800e3b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800df72:	f000 fd53 	bl	800ea1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800df76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3738      	adds	r7, #56	; 0x38
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}
 800df80:	e000ed04 	.word	0xe000ed04

0800df84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b08e      	sub	sp, #56	; 0x38
 800df88:	af00      	add	r7, sp, #0
 800df8a:	60f8      	str	r0, [r7, #12]
 800df8c:	60b9      	str	r1, [r7, #8]
 800df8e:	607a      	str	r2, [r7, #4]
 800df90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800df96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d10c      	bne.n	800dfb6 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800df9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfa0:	b672      	cpsid	i
 800dfa2:	f383 8811 	msr	BASEPRI, r3
 800dfa6:	f3bf 8f6f 	isb	sy
 800dfaa:	f3bf 8f4f 	dsb	sy
 800dfae:	b662      	cpsie	i
 800dfb0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800dfb2:	bf00      	nop
 800dfb4:	e7fe      	b.n	800dfb4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d103      	bne.n	800dfc4 <xQueueGenericSendFromISR+0x40>
 800dfbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d101      	bne.n	800dfc8 <xQueueGenericSendFromISR+0x44>
 800dfc4:	2301      	movs	r3, #1
 800dfc6:	e000      	b.n	800dfca <xQueueGenericSendFromISR+0x46>
 800dfc8:	2300      	movs	r3, #0
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d10c      	bne.n	800dfe8 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800dfce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfd2:	b672      	cpsid	i
 800dfd4:	f383 8811 	msr	BASEPRI, r3
 800dfd8:	f3bf 8f6f 	isb	sy
 800dfdc:	f3bf 8f4f 	dsb	sy
 800dfe0:	b662      	cpsie	i
 800dfe2:	623b      	str	r3, [r7, #32]
}
 800dfe4:	bf00      	nop
 800dfe6:	e7fe      	b.n	800dfe6 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800dfe8:	683b      	ldr	r3, [r7, #0]
 800dfea:	2b02      	cmp	r3, #2
 800dfec:	d103      	bne.n	800dff6 <xQueueGenericSendFromISR+0x72>
 800dfee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dff2:	2b01      	cmp	r3, #1
 800dff4:	d101      	bne.n	800dffa <xQueueGenericSendFromISR+0x76>
 800dff6:	2301      	movs	r3, #1
 800dff8:	e000      	b.n	800dffc <xQueueGenericSendFromISR+0x78>
 800dffa:	2300      	movs	r3, #0
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d10c      	bne.n	800e01a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800e000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e004:	b672      	cpsid	i
 800e006:	f383 8811 	msr	BASEPRI, r3
 800e00a:	f3bf 8f6f 	isb	sy
 800e00e:	f3bf 8f4f 	dsb	sy
 800e012:	b662      	cpsie	i
 800e014:	61fb      	str	r3, [r7, #28]
}
 800e016:	bf00      	nop
 800e018:	e7fe      	b.n	800e018 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e01a:	f001 ff3f 	bl	800fe9c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e01e:	f3ef 8211 	mrs	r2, BASEPRI
 800e022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e026:	b672      	cpsid	i
 800e028:	f383 8811 	msr	BASEPRI, r3
 800e02c:	f3bf 8f6f 	isb	sy
 800e030:	f3bf 8f4f 	dsb	sy
 800e034:	b662      	cpsie	i
 800e036:	61ba      	str	r2, [r7, #24]
 800e038:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e03a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e03c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e040:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e046:	429a      	cmp	r2, r3
 800e048:	d302      	bcc.n	800e050 <xQueueGenericSendFromISR+0xcc>
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	2b02      	cmp	r3, #2
 800e04e:	d12c      	bne.n	800e0aa <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e052:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e05a:	683a      	ldr	r2, [r7, #0]
 800e05c:	68b9      	ldr	r1, [r7, #8]
 800e05e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e060:	f000 f916 	bl	800e290 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e064:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800e068:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e06c:	d112      	bne.n	800e094 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e072:	2b00      	cmp	r3, #0
 800e074:	d016      	beq.n	800e0a4 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e078:	3324      	adds	r3, #36	; 0x24
 800e07a:	4618      	mov	r0, r3
 800e07c:	f000 feee 	bl	800ee5c <xTaskRemoveFromEventList>
 800e080:	4603      	mov	r3, r0
 800e082:	2b00      	cmp	r3, #0
 800e084:	d00e      	beq.n	800e0a4 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d00b      	beq.n	800e0a4 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	2201      	movs	r2, #1
 800e090:	601a      	str	r2, [r3, #0]
 800e092:	e007      	b.n	800e0a4 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e094:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e098:	3301      	adds	r3, #1
 800e09a:	b2db      	uxtb	r3, r3
 800e09c:	b25a      	sxtb	r2, r3
 800e09e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800e0a8:	e001      	b.n	800e0ae <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	637b      	str	r3, [r7, #52]	; 0x34
 800e0ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0b0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e0b2:	693b      	ldr	r3, [r7, #16]
 800e0b4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e0b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e0ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e0bc:	4618      	mov	r0, r3
 800e0be:	3738      	adds	r7, #56	; 0x38
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	bd80      	pop	{r7, pc}

0800e0c4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b08c      	sub	sp, #48	; 0x30
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	60f8      	str	r0, [r7, #12]
 800e0cc:	60b9      	str	r1, [r7, #8]
 800e0ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d10c      	bne.n	800e0f8 <xQueueReceive+0x34>
	__asm volatile
 800e0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0e2:	b672      	cpsid	i
 800e0e4:	f383 8811 	msr	BASEPRI, r3
 800e0e8:	f3bf 8f6f 	isb	sy
 800e0ec:	f3bf 8f4f 	dsb	sy
 800e0f0:	b662      	cpsie	i
 800e0f2:	623b      	str	r3, [r7, #32]
}
 800e0f4:	bf00      	nop
 800e0f6:	e7fe      	b.n	800e0f6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e0f8:	68bb      	ldr	r3, [r7, #8]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d103      	bne.n	800e106 <xQueueReceive+0x42>
 800e0fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e102:	2b00      	cmp	r3, #0
 800e104:	d101      	bne.n	800e10a <xQueueReceive+0x46>
 800e106:	2301      	movs	r3, #1
 800e108:	e000      	b.n	800e10c <xQueueReceive+0x48>
 800e10a:	2300      	movs	r3, #0
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d10c      	bne.n	800e12a <xQueueReceive+0x66>
	__asm volatile
 800e110:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e114:	b672      	cpsid	i
 800e116:	f383 8811 	msr	BASEPRI, r3
 800e11a:	f3bf 8f6f 	isb	sy
 800e11e:	f3bf 8f4f 	dsb	sy
 800e122:	b662      	cpsie	i
 800e124:	61fb      	str	r3, [r7, #28]
}
 800e126:	bf00      	nop
 800e128:	e7fe      	b.n	800e128 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e12a:	f001 f885 	bl	800f238 <xTaskGetSchedulerState>
 800e12e:	4603      	mov	r3, r0
 800e130:	2b00      	cmp	r3, #0
 800e132:	d102      	bne.n	800e13a <xQueueReceive+0x76>
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d101      	bne.n	800e13e <xQueueReceive+0x7a>
 800e13a:	2301      	movs	r3, #1
 800e13c:	e000      	b.n	800e140 <xQueueReceive+0x7c>
 800e13e:	2300      	movs	r3, #0
 800e140:	2b00      	cmp	r3, #0
 800e142:	d10c      	bne.n	800e15e <xQueueReceive+0x9a>
	__asm volatile
 800e144:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e148:	b672      	cpsid	i
 800e14a:	f383 8811 	msr	BASEPRI, r3
 800e14e:	f3bf 8f6f 	isb	sy
 800e152:	f3bf 8f4f 	dsb	sy
 800e156:	b662      	cpsie	i
 800e158:	61bb      	str	r3, [r7, #24]
}
 800e15a:	bf00      	nop
 800e15c:	e7fe      	b.n	800e15c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e15e:	f001 fdb5 	bl	800fccc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e166:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d01f      	beq.n	800e1ae <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e16e:	68b9      	ldr	r1, [r7, #8]
 800e170:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e172:	f000 f8f7 	bl	800e364 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e178:	1e5a      	subs	r2, r3, #1
 800e17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e17c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e180:	691b      	ldr	r3, [r3, #16]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d00f      	beq.n	800e1a6 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e188:	3310      	adds	r3, #16
 800e18a:	4618      	mov	r0, r3
 800e18c:	f000 fe66 	bl	800ee5c <xTaskRemoveFromEventList>
 800e190:	4603      	mov	r3, r0
 800e192:	2b00      	cmp	r3, #0
 800e194:	d007      	beq.n	800e1a6 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e196:	4b3d      	ldr	r3, [pc, #244]	; (800e28c <xQueueReceive+0x1c8>)
 800e198:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e19c:	601a      	str	r2, [r3, #0]
 800e19e:	f3bf 8f4f 	dsb	sy
 800e1a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e1a6:	f001 fdc5 	bl	800fd34 <vPortExitCritical>
				return pdPASS;
 800e1aa:	2301      	movs	r3, #1
 800e1ac:	e069      	b.n	800e282 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d103      	bne.n	800e1bc <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e1b4:	f001 fdbe 	bl	800fd34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	e062      	b.n	800e282 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e1bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d106      	bne.n	800e1d0 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e1c2:	f107 0310 	add.w	r3, r7, #16
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f000 fed6 	bl	800ef78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e1cc:	2301      	movs	r3, #1
 800e1ce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e1d0:	f001 fdb0 	bl	800fd34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e1d4:	f000 fc14 	bl	800ea00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e1d8:	f001 fd78 	bl	800fccc <vPortEnterCritical>
 800e1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e1e2:	b25b      	sxtb	r3, r3
 800e1e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e1e8:	d103      	bne.n	800e1f2 <xQueueReceive+0x12e>
 800e1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e1f8:	b25b      	sxtb	r3, r3
 800e1fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e1fe:	d103      	bne.n	800e208 <xQueueReceive+0x144>
 800e200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e202:	2200      	movs	r2, #0
 800e204:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e208:	f001 fd94 	bl	800fd34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e20c:	1d3a      	adds	r2, r7, #4
 800e20e:	f107 0310 	add.w	r3, r7, #16
 800e212:	4611      	mov	r1, r2
 800e214:	4618      	mov	r0, r3
 800e216:	f000 fec5 	bl	800efa4 <xTaskCheckForTimeOut>
 800e21a:	4603      	mov	r3, r0
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d123      	bne.n	800e268 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e220:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e222:	f000 f917 	bl	800e454 <prvIsQueueEmpty>
 800e226:	4603      	mov	r3, r0
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d017      	beq.n	800e25c <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e22e:	3324      	adds	r3, #36	; 0x24
 800e230:	687a      	ldr	r2, [r7, #4]
 800e232:	4611      	mov	r1, r2
 800e234:	4618      	mov	r0, r3
 800e236:	f000 fdbd 	bl	800edb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e23a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e23c:	f000 f8b8 	bl	800e3b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e240:	f000 fbec 	bl	800ea1c <xTaskResumeAll>
 800e244:	4603      	mov	r3, r0
 800e246:	2b00      	cmp	r3, #0
 800e248:	d189      	bne.n	800e15e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800e24a:	4b10      	ldr	r3, [pc, #64]	; (800e28c <xQueueReceive+0x1c8>)
 800e24c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e250:	601a      	str	r2, [r3, #0]
 800e252:	f3bf 8f4f 	dsb	sy
 800e256:	f3bf 8f6f 	isb	sy
 800e25a:	e780      	b.n	800e15e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e25c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e25e:	f000 f8a7 	bl	800e3b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e262:	f000 fbdb 	bl	800ea1c <xTaskResumeAll>
 800e266:	e77a      	b.n	800e15e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e268:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e26a:	f000 f8a1 	bl	800e3b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e26e:	f000 fbd5 	bl	800ea1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e272:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e274:	f000 f8ee 	bl	800e454 <prvIsQueueEmpty>
 800e278:	4603      	mov	r3, r0
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	f43f af6f 	beq.w	800e15e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e280:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e282:	4618      	mov	r0, r3
 800e284:	3730      	adds	r7, #48	; 0x30
 800e286:	46bd      	mov	sp, r7
 800e288:	bd80      	pop	{r7, pc}
 800e28a:	bf00      	nop
 800e28c:	e000ed04 	.word	0xe000ed04

0800e290 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b086      	sub	sp, #24
 800e294:	af00      	add	r7, sp, #0
 800e296:	60f8      	str	r0, [r7, #12]
 800e298:	60b9      	str	r1, [r7, #8]
 800e29a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e29c:	2300      	movs	r3, #0
 800e29e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d10d      	bne.n	800e2ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d14d      	bne.n	800e352 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	689b      	ldr	r3, [r3, #8]
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	f000 ffda 	bl	800f274 <xTaskPriorityDisinherit>
 800e2c0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	609a      	str	r2, [r3, #8]
 800e2c8:	e043      	b.n	800e352 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d119      	bne.n	800e304 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	6858      	ldr	r0, [r3, #4]
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2d8:	461a      	mov	r2, r3
 800e2da:	68b9      	ldr	r1, [r7, #8]
 800e2dc:	f012 fb03 	bl	80208e6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	685a      	ldr	r2, [r3, #4]
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2e8:	441a      	add	r2, r3
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	685a      	ldr	r2, [r3, #4]
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	689b      	ldr	r3, [r3, #8]
 800e2f6:	429a      	cmp	r2, r3
 800e2f8:	d32b      	bcc.n	800e352 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	681a      	ldr	r2, [r3, #0]
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	605a      	str	r2, [r3, #4]
 800e302:	e026      	b.n	800e352 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	68d8      	ldr	r0, [r3, #12]
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e30c:	461a      	mov	r2, r3
 800e30e:	68b9      	ldr	r1, [r7, #8]
 800e310:	f012 fae9 	bl	80208e6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	68da      	ldr	r2, [r3, #12]
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e31c:	425b      	negs	r3, r3
 800e31e:	441a      	add	r2, r3
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	68da      	ldr	r2, [r3, #12]
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	429a      	cmp	r2, r3
 800e32e:	d207      	bcs.n	800e340 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	689a      	ldr	r2, [r3, #8]
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e338:	425b      	negs	r3, r3
 800e33a:	441a      	add	r2, r3
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	2b02      	cmp	r3, #2
 800e344:	d105      	bne.n	800e352 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e346:	693b      	ldr	r3, [r7, #16]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d002      	beq.n	800e352 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e34c:	693b      	ldr	r3, [r7, #16]
 800e34e:	3b01      	subs	r3, #1
 800e350:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e352:	693b      	ldr	r3, [r7, #16]
 800e354:	1c5a      	adds	r2, r3, #1
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e35a:	697b      	ldr	r3, [r7, #20]
}
 800e35c:	4618      	mov	r0, r3
 800e35e:	3718      	adds	r7, #24
 800e360:	46bd      	mov	sp, r7
 800e362:	bd80      	pop	{r7, pc}

0800e364 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
 800e36c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e372:	2b00      	cmp	r3, #0
 800e374:	d018      	beq.n	800e3a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	68da      	ldr	r2, [r3, #12]
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e37e:	441a      	add	r2, r3
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	68da      	ldr	r2, [r3, #12]
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	689b      	ldr	r3, [r3, #8]
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d303      	bcc.n	800e398 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681a      	ldr	r2, [r3, #0]
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	68d9      	ldr	r1, [r3, #12]
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	6838      	ldr	r0, [r7, #0]
 800e3a4:	f012 fa9f 	bl	80208e6 <memcpy>
	}
}
 800e3a8:	bf00      	nop
 800e3aa:	3708      	adds	r7, #8
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	bd80      	pop	{r7, pc}

0800e3b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b084      	sub	sp, #16
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e3b8:	f001 fc88 	bl	800fccc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e3c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e3c4:	e011      	b.n	800e3ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d012      	beq.n	800e3f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	3324      	adds	r3, #36	; 0x24
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	f000 fd42 	bl	800ee5c <xTaskRemoveFromEventList>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d001      	beq.n	800e3e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e3de:	f000 fe47 	bl	800f070 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e3e2:	7bfb      	ldrb	r3, [r7, #15]
 800e3e4:	3b01      	subs	r3, #1
 800e3e6:	b2db      	uxtb	r3, r3
 800e3e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e3ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	dce9      	bgt.n	800e3c6 <prvUnlockQueue+0x16>
 800e3f2:	e000      	b.n	800e3f6 <prvUnlockQueue+0x46>
					break;
 800e3f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	22ff      	movs	r2, #255	; 0xff
 800e3fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e3fe:	f001 fc99 	bl	800fd34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e402:	f001 fc63 	bl	800fccc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e40c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e40e:	e011      	b.n	800e434 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	691b      	ldr	r3, [r3, #16]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d012      	beq.n	800e43e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	3310      	adds	r3, #16
 800e41c:	4618      	mov	r0, r3
 800e41e:	f000 fd1d 	bl	800ee5c <xTaskRemoveFromEventList>
 800e422:	4603      	mov	r3, r0
 800e424:	2b00      	cmp	r3, #0
 800e426:	d001      	beq.n	800e42c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e428:	f000 fe22 	bl	800f070 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e42c:	7bbb      	ldrb	r3, [r7, #14]
 800e42e:	3b01      	subs	r3, #1
 800e430:	b2db      	uxtb	r3, r3
 800e432:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e434:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	dce9      	bgt.n	800e410 <prvUnlockQueue+0x60>
 800e43c:	e000      	b.n	800e440 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e43e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	22ff      	movs	r2, #255	; 0xff
 800e444:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e448:	f001 fc74 	bl	800fd34 <vPortExitCritical>
}
 800e44c:	bf00      	nop
 800e44e:	3710      	adds	r7, #16
 800e450:	46bd      	mov	sp, r7
 800e452:	bd80      	pop	{r7, pc}

0800e454 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b084      	sub	sp, #16
 800e458:	af00      	add	r7, sp, #0
 800e45a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e45c:	f001 fc36 	bl	800fccc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e464:	2b00      	cmp	r3, #0
 800e466:	d102      	bne.n	800e46e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e468:	2301      	movs	r3, #1
 800e46a:	60fb      	str	r3, [r7, #12]
 800e46c:	e001      	b.n	800e472 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e46e:	2300      	movs	r3, #0
 800e470:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e472:	f001 fc5f 	bl	800fd34 <vPortExitCritical>

	return xReturn;
 800e476:	68fb      	ldr	r3, [r7, #12]
}
 800e478:	4618      	mov	r0, r3
 800e47a:	3710      	adds	r7, #16
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b084      	sub	sp, #16
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e488:	f001 fc20 	bl	800fccc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e494:	429a      	cmp	r2, r3
 800e496:	d102      	bne.n	800e49e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e498:	2301      	movs	r3, #1
 800e49a:	60fb      	str	r3, [r7, #12]
 800e49c:	e001      	b.n	800e4a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e4a2:	f001 fc47 	bl	800fd34 <vPortExitCritical>

	return xReturn;
 800e4a6:	68fb      	ldr	r3, [r7, #12]
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	3710      	adds	r7, #16
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}

0800e4b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e4b0:	b480      	push	{r7}
 800e4b2:	b085      	sub	sp, #20
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
 800e4b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	60fb      	str	r3, [r7, #12]
 800e4be:	e014      	b.n	800e4ea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e4c0:	4a0f      	ldr	r2, [pc, #60]	; (800e500 <vQueueAddToRegistry+0x50>)
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d10b      	bne.n	800e4e4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e4cc:	490c      	ldr	r1, [pc, #48]	; (800e500 <vQueueAddToRegistry+0x50>)
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	683a      	ldr	r2, [r7, #0]
 800e4d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e4d6:	4a0a      	ldr	r2, [pc, #40]	; (800e500 <vQueueAddToRegistry+0x50>)
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	00db      	lsls	r3, r3, #3
 800e4dc:	4413      	add	r3, r2
 800e4de:	687a      	ldr	r2, [r7, #4]
 800e4e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e4e2:	e006      	b.n	800e4f2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	3301      	adds	r3, #1
 800e4e8:	60fb      	str	r3, [r7, #12]
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	2b07      	cmp	r3, #7
 800e4ee:	d9e7      	bls.n	800e4c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e4f0:	bf00      	nop
 800e4f2:	bf00      	nop
 800e4f4:	3714      	adds	r7, #20
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fc:	4770      	bx	lr
 800e4fe:	bf00      	nop
 800e500:	2000c5b0 	.word	0x2000c5b0

0800e504 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e504:	b580      	push	{r7, lr}
 800e506:	b086      	sub	sp, #24
 800e508:	af00      	add	r7, sp, #0
 800e50a:	60f8      	str	r0, [r7, #12]
 800e50c:	60b9      	str	r1, [r7, #8]
 800e50e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e514:	f001 fbda 	bl	800fccc <vPortEnterCritical>
 800e518:	697b      	ldr	r3, [r7, #20]
 800e51a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e51e:	b25b      	sxtb	r3, r3
 800e520:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e524:	d103      	bne.n	800e52e <vQueueWaitForMessageRestricted+0x2a>
 800e526:	697b      	ldr	r3, [r7, #20]
 800e528:	2200      	movs	r2, #0
 800e52a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e52e:	697b      	ldr	r3, [r7, #20]
 800e530:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e534:	b25b      	sxtb	r3, r3
 800e536:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e53a:	d103      	bne.n	800e544 <vQueueWaitForMessageRestricted+0x40>
 800e53c:	697b      	ldr	r3, [r7, #20]
 800e53e:	2200      	movs	r2, #0
 800e540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e544:	f001 fbf6 	bl	800fd34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d106      	bne.n	800e55e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	3324      	adds	r3, #36	; 0x24
 800e554:	687a      	ldr	r2, [r7, #4]
 800e556:	68b9      	ldr	r1, [r7, #8]
 800e558:	4618      	mov	r0, r3
 800e55a:	f000 fc51 	bl	800ee00 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e55e:	6978      	ldr	r0, [r7, #20]
 800e560:	f7ff ff26 	bl	800e3b0 <prvUnlockQueue>
	}
 800e564:	bf00      	nop
 800e566:	3718      	adds	r7, #24
 800e568:	46bd      	mov	sp, r7
 800e56a:	bd80      	pop	{r7, pc}

0800e56c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e56c:	b580      	push	{r7, lr}
 800e56e:	b08e      	sub	sp, #56	; 0x38
 800e570:	af04      	add	r7, sp, #16
 800e572:	60f8      	str	r0, [r7, #12]
 800e574:	60b9      	str	r1, [r7, #8]
 800e576:	607a      	str	r2, [r7, #4]
 800e578:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e57a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d10c      	bne.n	800e59a <xTaskCreateStatic+0x2e>
	__asm volatile
 800e580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e584:	b672      	cpsid	i
 800e586:	f383 8811 	msr	BASEPRI, r3
 800e58a:	f3bf 8f6f 	isb	sy
 800e58e:	f3bf 8f4f 	dsb	sy
 800e592:	b662      	cpsie	i
 800e594:	623b      	str	r3, [r7, #32]
}
 800e596:	bf00      	nop
 800e598:	e7fe      	b.n	800e598 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800e59a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d10c      	bne.n	800e5ba <xTaskCreateStatic+0x4e>
	__asm volatile
 800e5a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5a4:	b672      	cpsid	i
 800e5a6:	f383 8811 	msr	BASEPRI, r3
 800e5aa:	f3bf 8f6f 	isb	sy
 800e5ae:	f3bf 8f4f 	dsb	sy
 800e5b2:	b662      	cpsie	i
 800e5b4:	61fb      	str	r3, [r7, #28]
}
 800e5b6:	bf00      	nop
 800e5b8:	e7fe      	b.n	800e5b8 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e5ba:	235c      	movs	r3, #92	; 0x5c
 800e5bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e5be:	693b      	ldr	r3, [r7, #16]
 800e5c0:	2b5c      	cmp	r3, #92	; 0x5c
 800e5c2:	d00c      	beq.n	800e5de <xTaskCreateStatic+0x72>
	__asm volatile
 800e5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5c8:	b672      	cpsid	i
 800e5ca:	f383 8811 	msr	BASEPRI, r3
 800e5ce:	f3bf 8f6f 	isb	sy
 800e5d2:	f3bf 8f4f 	dsb	sy
 800e5d6:	b662      	cpsie	i
 800e5d8:	61bb      	str	r3, [r7, #24]
}
 800e5da:	bf00      	nop
 800e5dc:	e7fe      	b.n	800e5dc <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e5de:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e5e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d01e      	beq.n	800e624 <xTaskCreateStatic+0xb8>
 800e5e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d01b      	beq.n	800e624 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e5ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5ee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e5f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e5f4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e5f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5f8:	2202      	movs	r2, #2
 800e5fa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e5fe:	2300      	movs	r3, #0
 800e600:	9303      	str	r3, [sp, #12]
 800e602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e604:	9302      	str	r3, [sp, #8]
 800e606:	f107 0314 	add.w	r3, r7, #20
 800e60a:	9301      	str	r3, [sp, #4]
 800e60c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e60e:	9300      	str	r3, [sp, #0]
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	687a      	ldr	r2, [r7, #4]
 800e614:	68b9      	ldr	r1, [r7, #8]
 800e616:	68f8      	ldr	r0, [r7, #12]
 800e618:	f000 f850 	bl	800e6bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e61c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e61e:	f000 f8df 	bl	800e7e0 <prvAddNewTaskToReadyList>
 800e622:	e001      	b.n	800e628 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800e624:	2300      	movs	r3, #0
 800e626:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e628:	697b      	ldr	r3, [r7, #20]
	}
 800e62a:	4618      	mov	r0, r3
 800e62c:	3728      	adds	r7, #40	; 0x28
 800e62e:	46bd      	mov	sp, r7
 800e630:	bd80      	pop	{r7, pc}

0800e632 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e632:	b580      	push	{r7, lr}
 800e634:	b08c      	sub	sp, #48	; 0x30
 800e636:	af04      	add	r7, sp, #16
 800e638:	60f8      	str	r0, [r7, #12]
 800e63a:	60b9      	str	r1, [r7, #8]
 800e63c:	603b      	str	r3, [r7, #0]
 800e63e:	4613      	mov	r3, r2
 800e640:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e642:	88fb      	ldrh	r3, [r7, #6]
 800e644:	009b      	lsls	r3, r3, #2
 800e646:	4618      	mov	r0, r3
 800e648:	f001 fc6c 	bl	800ff24 <pvPortMalloc>
 800e64c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e64e:	697b      	ldr	r3, [r7, #20]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d00e      	beq.n	800e672 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e654:	205c      	movs	r0, #92	; 0x5c
 800e656:	f001 fc65 	bl	800ff24 <pvPortMalloc>
 800e65a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e65c:	69fb      	ldr	r3, [r7, #28]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d003      	beq.n	800e66a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e662:	69fb      	ldr	r3, [r7, #28]
 800e664:	697a      	ldr	r2, [r7, #20]
 800e666:	631a      	str	r2, [r3, #48]	; 0x30
 800e668:	e005      	b.n	800e676 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e66a:	6978      	ldr	r0, [r7, #20]
 800e66c:	f001 fd24 	bl	80100b8 <vPortFree>
 800e670:	e001      	b.n	800e676 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e672:	2300      	movs	r3, #0
 800e674:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e676:	69fb      	ldr	r3, [r7, #28]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d017      	beq.n	800e6ac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e67c:	69fb      	ldr	r3, [r7, #28]
 800e67e:	2200      	movs	r2, #0
 800e680:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e684:	88fa      	ldrh	r2, [r7, #6]
 800e686:	2300      	movs	r3, #0
 800e688:	9303      	str	r3, [sp, #12]
 800e68a:	69fb      	ldr	r3, [r7, #28]
 800e68c:	9302      	str	r3, [sp, #8]
 800e68e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e690:	9301      	str	r3, [sp, #4]
 800e692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e694:	9300      	str	r3, [sp, #0]
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	68b9      	ldr	r1, [r7, #8]
 800e69a:	68f8      	ldr	r0, [r7, #12]
 800e69c:	f000 f80e 	bl	800e6bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e6a0:	69f8      	ldr	r0, [r7, #28]
 800e6a2:	f000 f89d 	bl	800e7e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	61bb      	str	r3, [r7, #24]
 800e6aa:	e002      	b.n	800e6b2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e6ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e6b0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e6b2:	69bb      	ldr	r3, [r7, #24]
	}
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	3720      	adds	r7, #32
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bd80      	pop	{r7, pc}

0800e6bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b088      	sub	sp, #32
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	60f8      	str	r0, [r7, #12]
 800e6c4:	60b9      	str	r1, [r7, #8]
 800e6c6:	607a      	str	r2, [r7, #4]
 800e6c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e6ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	009b      	lsls	r3, r3, #2
 800e6d2:	461a      	mov	r2, r3
 800e6d4:	21a5      	movs	r1, #165	; 0xa5
 800e6d6:	f012 f839 	bl	802074c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e6de:	6879      	ldr	r1, [r7, #4]
 800e6e0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800e6e4:	440b      	add	r3, r1
 800e6e6:	009b      	lsls	r3, r3, #2
 800e6e8:	4413      	add	r3, r2
 800e6ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e6ec:	69bb      	ldr	r3, [r7, #24]
 800e6ee:	f023 0307 	bic.w	r3, r3, #7
 800e6f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e6f4:	69bb      	ldr	r3, [r7, #24]
 800e6f6:	f003 0307 	and.w	r3, r3, #7
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d00c      	beq.n	800e718 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800e6fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e702:	b672      	cpsid	i
 800e704:	f383 8811 	msr	BASEPRI, r3
 800e708:	f3bf 8f6f 	isb	sy
 800e70c:	f3bf 8f4f 	dsb	sy
 800e710:	b662      	cpsie	i
 800e712:	617b      	str	r3, [r7, #20]
}
 800e714:	bf00      	nop
 800e716:	e7fe      	b.n	800e716 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e718:	68bb      	ldr	r3, [r7, #8]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d01f      	beq.n	800e75e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e71e:	2300      	movs	r3, #0
 800e720:	61fb      	str	r3, [r7, #28]
 800e722:	e012      	b.n	800e74a <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e724:	68ba      	ldr	r2, [r7, #8]
 800e726:	69fb      	ldr	r3, [r7, #28]
 800e728:	4413      	add	r3, r2
 800e72a:	7819      	ldrb	r1, [r3, #0]
 800e72c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e72e:	69fb      	ldr	r3, [r7, #28]
 800e730:	4413      	add	r3, r2
 800e732:	3334      	adds	r3, #52	; 0x34
 800e734:	460a      	mov	r2, r1
 800e736:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e738:	68ba      	ldr	r2, [r7, #8]
 800e73a:	69fb      	ldr	r3, [r7, #28]
 800e73c:	4413      	add	r3, r2
 800e73e:	781b      	ldrb	r3, [r3, #0]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d006      	beq.n	800e752 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e744:	69fb      	ldr	r3, [r7, #28]
 800e746:	3301      	adds	r3, #1
 800e748:	61fb      	str	r3, [r7, #28]
 800e74a:	69fb      	ldr	r3, [r7, #28]
 800e74c:	2b0f      	cmp	r3, #15
 800e74e:	d9e9      	bls.n	800e724 <prvInitialiseNewTask+0x68>
 800e750:	e000      	b.n	800e754 <prvInitialiseNewTask+0x98>
			{
				break;
 800e752:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e756:	2200      	movs	r2, #0
 800e758:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e75c:	e003      	b.n	800e766 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e760:	2200      	movs	r2, #0
 800e762:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e768:	2b37      	cmp	r3, #55	; 0x37
 800e76a:	d901      	bls.n	800e770 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e76c:	2337      	movs	r3, #55	; 0x37
 800e76e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e772:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e774:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e778:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e77a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e77c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e77e:	2200      	movs	r2, #0
 800e780:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e784:	3304      	adds	r3, #4
 800e786:	4618      	mov	r0, r3
 800e788:	f7ff f952 	bl	800da30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e78c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e78e:	3318      	adds	r3, #24
 800e790:	4618      	mov	r0, r3
 800e792:	f7ff f94d 	bl	800da30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e798:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e79a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e79e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7a4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e7a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e7aa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e7b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e7ba:	683a      	ldr	r2, [r7, #0]
 800e7bc:	68f9      	ldr	r1, [r7, #12]
 800e7be:	69b8      	ldr	r0, [r7, #24]
 800e7c0:	f001 f97a 	bl	800fab8 <pxPortInitialiseStack>
 800e7c4:	4602      	mov	r2, r0
 800e7c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e7ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d002      	beq.n	800e7d6 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e7d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e7d6:	bf00      	nop
 800e7d8:	3720      	adds	r7, #32
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bd80      	pop	{r7, pc}
	...

0800e7e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b082      	sub	sp, #8
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e7e8:	f001 fa70 	bl	800fccc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e7ec:	4b2d      	ldr	r3, [pc, #180]	; (800e8a4 <prvAddNewTaskToReadyList+0xc4>)
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	3301      	adds	r3, #1
 800e7f2:	4a2c      	ldr	r2, [pc, #176]	; (800e8a4 <prvAddNewTaskToReadyList+0xc4>)
 800e7f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e7f6:	4b2c      	ldr	r3, [pc, #176]	; (800e8a8 <prvAddNewTaskToReadyList+0xc8>)
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d109      	bne.n	800e812 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e7fe:	4a2a      	ldr	r2, [pc, #168]	; (800e8a8 <prvAddNewTaskToReadyList+0xc8>)
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e804:	4b27      	ldr	r3, [pc, #156]	; (800e8a4 <prvAddNewTaskToReadyList+0xc4>)
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	2b01      	cmp	r3, #1
 800e80a:	d110      	bne.n	800e82e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e80c:	f000 fc54 	bl	800f0b8 <prvInitialiseTaskLists>
 800e810:	e00d      	b.n	800e82e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e812:	4b26      	ldr	r3, [pc, #152]	; (800e8ac <prvAddNewTaskToReadyList+0xcc>)
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d109      	bne.n	800e82e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e81a:	4b23      	ldr	r3, [pc, #140]	; (800e8a8 <prvAddNewTaskToReadyList+0xc8>)
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e824:	429a      	cmp	r2, r3
 800e826:	d802      	bhi.n	800e82e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e828:	4a1f      	ldr	r2, [pc, #124]	; (800e8a8 <prvAddNewTaskToReadyList+0xc8>)
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e82e:	4b20      	ldr	r3, [pc, #128]	; (800e8b0 <prvAddNewTaskToReadyList+0xd0>)
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	3301      	adds	r3, #1
 800e834:	4a1e      	ldr	r2, [pc, #120]	; (800e8b0 <prvAddNewTaskToReadyList+0xd0>)
 800e836:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e838:	4b1d      	ldr	r3, [pc, #116]	; (800e8b0 <prvAddNewTaskToReadyList+0xd0>)
 800e83a:	681a      	ldr	r2, [r3, #0]
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e844:	4b1b      	ldr	r3, [pc, #108]	; (800e8b4 <prvAddNewTaskToReadyList+0xd4>)
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	429a      	cmp	r2, r3
 800e84a:	d903      	bls.n	800e854 <prvAddNewTaskToReadyList+0x74>
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e850:	4a18      	ldr	r2, [pc, #96]	; (800e8b4 <prvAddNewTaskToReadyList+0xd4>)
 800e852:	6013      	str	r3, [r2, #0]
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e858:	4613      	mov	r3, r2
 800e85a:	009b      	lsls	r3, r3, #2
 800e85c:	4413      	add	r3, r2
 800e85e:	009b      	lsls	r3, r3, #2
 800e860:	4a15      	ldr	r2, [pc, #84]	; (800e8b8 <prvAddNewTaskToReadyList+0xd8>)
 800e862:	441a      	add	r2, r3
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	3304      	adds	r3, #4
 800e868:	4619      	mov	r1, r3
 800e86a:	4610      	mov	r0, r2
 800e86c:	f7ff f8ed 	bl	800da4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e870:	f001 fa60 	bl	800fd34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e874:	4b0d      	ldr	r3, [pc, #52]	; (800e8ac <prvAddNewTaskToReadyList+0xcc>)
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d00e      	beq.n	800e89a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e87c:	4b0a      	ldr	r3, [pc, #40]	; (800e8a8 <prvAddNewTaskToReadyList+0xc8>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e886:	429a      	cmp	r2, r3
 800e888:	d207      	bcs.n	800e89a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e88a:	4b0c      	ldr	r3, [pc, #48]	; (800e8bc <prvAddNewTaskToReadyList+0xdc>)
 800e88c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e890:	601a      	str	r2, [r3, #0]
 800e892:	f3bf 8f4f 	dsb	sy
 800e896:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e89a:	bf00      	nop
 800e89c:	3708      	adds	r7, #8
 800e89e:	46bd      	mov	sp, r7
 800e8a0:	bd80      	pop	{r7, pc}
 800e8a2:	bf00      	nop
 800e8a4:	2000cac4 	.word	0x2000cac4
 800e8a8:	2000c5f0 	.word	0x2000c5f0
 800e8ac:	2000cad0 	.word	0x2000cad0
 800e8b0:	2000cae0 	.word	0x2000cae0
 800e8b4:	2000cacc 	.word	0x2000cacc
 800e8b8:	2000c5f4 	.word	0x2000c5f4
 800e8bc:	e000ed04 	.word	0xe000ed04

0800e8c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d019      	beq.n	800e906 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e8d2:	4b14      	ldr	r3, [pc, #80]	; (800e924 <vTaskDelay+0x64>)
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d00c      	beq.n	800e8f4 <vTaskDelay+0x34>
	__asm volatile
 800e8da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8de:	b672      	cpsid	i
 800e8e0:	f383 8811 	msr	BASEPRI, r3
 800e8e4:	f3bf 8f6f 	isb	sy
 800e8e8:	f3bf 8f4f 	dsb	sy
 800e8ec:	b662      	cpsie	i
 800e8ee:	60bb      	str	r3, [r7, #8]
}
 800e8f0:	bf00      	nop
 800e8f2:	e7fe      	b.n	800e8f2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800e8f4:	f000 f884 	bl	800ea00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e8f8:	2100      	movs	r1, #0
 800e8fa:	6878      	ldr	r0, [r7, #4]
 800e8fc:	f000 fd2c 	bl	800f358 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e900:	f000 f88c 	bl	800ea1c <xTaskResumeAll>
 800e904:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d107      	bne.n	800e91c <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800e90c:	4b06      	ldr	r3, [pc, #24]	; (800e928 <vTaskDelay+0x68>)
 800e90e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e912:	601a      	str	r2, [r3, #0]
 800e914:	f3bf 8f4f 	dsb	sy
 800e918:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e91c:	bf00      	nop
 800e91e:	3710      	adds	r7, #16
 800e920:	46bd      	mov	sp, r7
 800e922:	bd80      	pop	{r7, pc}
 800e924:	2000caec 	.word	0x2000caec
 800e928:	e000ed04 	.word	0xe000ed04

0800e92c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b08a      	sub	sp, #40	; 0x28
 800e930:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e932:	2300      	movs	r3, #0
 800e934:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e936:	2300      	movs	r3, #0
 800e938:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e93a:	463a      	mov	r2, r7
 800e93c:	1d39      	adds	r1, r7, #4
 800e93e:	f107 0308 	add.w	r3, r7, #8
 800e942:	4618      	mov	r0, r3
 800e944:	f7ff f820 	bl	800d988 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e948:	6839      	ldr	r1, [r7, #0]
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	68ba      	ldr	r2, [r7, #8]
 800e94e:	9202      	str	r2, [sp, #8]
 800e950:	9301      	str	r3, [sp, #4]
 800e952:	2300      	movs	r3, #0
 800e954:	9300      	str	r3, [sp, #0]
 800e956:	2300      	movs	r3, #0
 800e958:	460a      	mov	r2, r1
 800e95a:	4923      	ldr	r1, [pc, #140]	; (800e9e8 <vTaskStartScheduler+0xbc>)
 800e95c:	4823      	ldr	r0, [pc, #140]	; (800e9ec <vTaskStartScheduler+0xc0>)
 800e95e:	f7ff fe05 	bl	800e56c <xTaskCreateStatic>
 800e962:	4603      	mov	r3, r0
 800e964:	4a22      	ldr	r2, [pc, #136]	; (800e9f0 <vTaskStartScheduler+0xc4>)
 800e966:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e968:	4b21      	ldr	r3, [pc, #132]	; (800e9f0 <vTaskStartScheduler+0xc4>)
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d002      	beq.n	800e976 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e970:	2301      	movs	r3, #1
 800e972:	617b      	str	r3, [r7, #20]
 800e974:	e001      	b.n	800e97a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e976:	2300      	movs	r3, #0
 800e978:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e97a:	697b      	ldr	r3, [r7, #20]
 800e97c:	2b01      	cmp	r3, #1
 800e97e:	d102      	bne.n	800e986 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e980:	f000 fd3e 	bl	800f400 <xTimerCreateTimerTask>
 800e984:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e986:	697b      	ldr	r3, [r7, #20]
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d118      	bne.n	800e9be <vTaskStartScheduler+0x92>
	__asm volatile
 800e98c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e990:	b672      	cpsid	i
 800e992:	f383 8811 	msr	BASEPRI, r3
 800e996:	f3bf 8f6f 	isb	sy
 800e99a:	f3bf 8f4f 	dsb	sy
 800e99e:	b662      	cpsie	i
 800e9a0:	613b      	str	r3, [r7, #16]
}
 800e9a2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e9a4:	4b13      	ldr	r3, [pc, #76]	; (800e9f4 <vTaskStartScheduler+0xc8>)
 800e9a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e9aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e9ac:	4b12      	ldr	r3, [pc, #72]	; (800e9f8 <vTaskStartScheduler+0xcc>)
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e9b2:	4b12      	ldr	r3, [pc, #72]	; (800e9fc <vTaskStartScheduler+0xd0>)
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e9b8:	f001 f90a 	bl	800fbd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e9bc:	e010      	b.n	800e9e0 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e9be:	697b      	ldr	r3, [r7, #20]
 800e9c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e9c4:	d10c      	bne.n	800e9e0 <vTaskStartScheduler+0xb4>
	__asm volatile
 800e9c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9ca:	b672      	cpsid	i
 800e9cc:	f383 8811 	msr	BASEPRI, r3
 800e9d0:	f3bf 8f6f 	isb	sy
 800e9d4:	f3bf 8f4f 	dsb	sy
 800e9d8:	b662      	cpsie	i
 800e9da:	60fb      	str	r3, [r7, #12]
}
 800e9dc:	bf00      	nop
 800e9de:	e7fe      	b.n	800e9de <vTaskStartScheduler+0xb2>
}
 800e9e0:	bf00      	nop
 800e9e2:	3718      	adds	r7, #24
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	bd80      	pop	{r7, pc}
 800e9e8:	08023e3c 	.word	0x08023e3c
 800e9ec:	0800f089 	.word	0x0800f089
 800e9f0:	2000cae8 	.word	0x2000cae8
 800e9f4:	2000cae4 	.word	0x2000cae4
 800e9f8:	2000cad0 	.word	0x2000cad0
 800e9fc:	2000cac8 	.word	0x2000cac8

0800ea00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ea00:	b480      	push	{r7}
 800ea02:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ea04:	4b04      	ldr	r3, [pc, #16]	; (800ea18 <vTaskSuspendAll+0x18>)
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	3301      	adds	r3, #1
 800ea0a:	4a03      	ldr	r2, [pc, #12]	; (800ea18 <vTaskSuspendAll+0x18>)
 800ea0c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800ea0e:	bf00      	nop
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr
 800ea18:	2000caec 	.word	0x2000caec

0800ea1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b084      	sub	sp, #16
 800ea20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ea22:	2300      	movs	r3, #0
 800ea24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ea26:	2300      	movs	r3, #0
 800ea28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ea2a:	4b43      	ldr	r3, [pc, #268]	; (800eb38 <xTaskResumeAll+0x11c>)
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d10c      	bne.n	800ea4c <xTaskResumeAll+0x30>
	__asm volatile
 800ea32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea36:	b672      	cpsid	i
 800ea38:	f383 8811 	msr	BASEPRI, r3
 800ea3c:	f3bf 8f6f 	isb	sy
 800ea40:	f3bf 8f4f 	dsb	sy
 800ea44:	b662      	cpsie	i
 800ea46:	603b      	str	r3, [r7, #0]
}
 800ea48:	bf00      	nop
 800ea4a:	e7fe      	b.n	800ea4a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ea4c:	f001 f93e 	bl	800fccc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ea50:	4b39      	ldr	r3, [pc, #228]	; (800eb38 <xTaskResumeAll+0x11c>)
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	3b01      	subs	r3, #1
 800ea56:	4a38      	ldr	r2, [pc, #224]	; (800eb38 <xTaskResumeAll+0x11c>)
 800ea58:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ea5a:	4b37      	ldr	r3, [pc, #220]	; (800eb38 <xTaskResumeAll+0x11c>)
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d162      	bne.n	800eb28 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ea62:	4b36      	ldr	r3, [pc, #216]	; (800eb3c <xTaskResumeAll+0x120>)
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d05e      	beq.n	800eb28 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ea6a:	e02f      	b.n	800eacc <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea6c:	4b34      	ldr	r3, [pc, #208]	; (800eb40 <xTaskResumeAll+0x124>)
 800ea6e:	68db      	ldr	r3, [r3, #12]
 800ea70:	68db      	ldr	r3, [r3, #12]
 800ea72:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	3318      	adds	r3, #24
 800ea78:	4618      	mov	r0, r3
 800ea7a:	f7ff f843 	bl	800db04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	3304      	adds	r3, #4
 800ea82:	4618      	mov	r0, r3
 800ea84:	f7ff f83e 	bl	800db04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea8c:	4b2d      	ldr	r3, [pc, #180]	; (800eb44 <xTaskResumeAll+0x128>)
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	429a      	cmp	r2, r3
 800ea92:	d903      	bls.n	800ea9c <xTaskResumeAll+0x80>
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea98:	4a2a      	ldr	r2, [pc, #168]	; (800eb44 <xTaskResumeAll+0x128>)
 800ea9a:	6013      	str	r3, [r2, #0]
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eaa0:	4613      	mov	r3, r2
 800eaa2:	009b      	lsls	r3, r3, #2
 800eaa4:	4413      	add	r3, r2
 800eaa6:	009b      	lsls	r3, r3, #2
 800eaa8:	4a27      	ldr	r2, [pc, #156]	; (800eb48 <xTaskResumeAll+0x12c>)
 800eaaa:	441a      	add	r2, r3
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	3304      	adds	r3, #4
 800eab0:	4619      	mov	r1, r3
 800eab2:	4610      	mov	r0, r2
 800eab4:	f7fe ffc9 	bl	800da4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eabc:	4b23      	ldr	r3, [pc, #140]	; (800eb4c <xTaskResumeAll+0x130>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eac2:	429a      	cmp	r2, r3
 800eac4:	d302      	bcc.n	800eacc <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800eac6:	4b22      	ldr	r3, [pc, #136]	; (800eb50 <xTaskResumeAll+0x134>)
 800eac8:	2201      	movs	r2, #1
 800eaca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800eacc:	4b1c      	ldr	r3, [pc, #112]	; (800eb40 <xTaskResumeAll+0x124>)
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d1cb      	bne.n	800ea6c <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d001      	beq.n	800eade <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800eada:	f000 fb8d 	bl	800f1f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800eade:	4b1d      	ldr	r3, [pc, #116]	; (800eb54 <xTaskResumeAll+0x138>)
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d010      	beq.n	800eb0c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800eaea:	f000 f847 	bl	800eb7c <xTaskIncrementTick>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d002      	beq.n	800eafa <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800eaf4:	4b16      	ldr	r3, [pc, #88]	; (800eb50 <xTaskResumeAll+0x134>)
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	3b01      	subs	r3, #1
 800eafe:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d1f1      	bne.n	800eaea <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800eb06:	4b13      	ldr	r3, [pc, #76]	; (800eb54 <xTaskResumeAll+0x138>)
 800eb08:	2200      	movs	r2, #0
 800eb0a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800eb0c:	4b10      	ldr	r3, [pc, #64]	; (800eb50 <xTaskResumeAll+0x134>)
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d009      	beq.n	800eb28 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800eb14:	2301      	movs	r3, #1
 800eb16:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800eb18:	4b0f      	ldr	r3, [pc, #60]	; (800eb58 <xTaskResumeAll+0x13c>)
 800eb1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb1e:	601a      	str	r2, [r3, #0]
 800eb20:	f3bf 8f4f 	dsb	sy
 800eb24:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800eb28:	f001 f904 	bl	800fd34 <vPortExitCritical>

	return xAlreadyYielded;
 800eb2c:	68bb      	ldr	r3, [r7, #8]
}
 800eb2e:	4618      	mov	r0, r3
 800eb30:	3710      	adds	r7, #16
 800eb32:	46bd      	mov	sp, r7
 800eb34:	bd80      	pop	{r7, pc}
 800eb36:	bf00      	nop
 800eb38:	2000caec 	.word	0x2000caec
 800eb3c:	2000cac4 	.word	0x2000cac4
 800eb40:	2000ca84 	.word	0x2000ca84
 800eb44:	2000cacc 	.word	0x2000cacc
 800eb48:	2000c5f4 	.word	0x2000c5f4
 800eb4c:	2000c5f0 	.word	0x2000c5f0
 800eb50:	2000cad8 	.word	0x2000cad8
 800eb54:	2000cad4 	.word	0x2000cad4
 800eb58:	e000ed04 	.word	0xe000ed04

0800eb5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800eb5c:	b480      	push	{r7}
 800eb5e:	b083      	sub	sp, #12
 800eb60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800eb62:	4b05      	ldr	r3, [pc, #20]	; (800eb78 <xTaskGetTickCount+0x1c>)
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800eb68:	687b      	ldr	r3, [r7, #4]
}
 800eb6a:	4618      	mov	r0, r3
 800eb6c:	370c      	adds	r7, #12
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb74:	4770      	bx	lr
 800eb76:	bf00      	nop
 800eb78:	2000cac8 	.word	0x2000cac8

0800eb7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b086      	sub	sp, #24
 800eb80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800eb82:	2300      	movs	r3, #0
 800eb84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eb86:	4b50      	ldr	r3, [pc, #320]	; (800ecc8 <xTaskIncrementTick+0x14c>)
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	f040 808b 	bne.w	800eca6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800eb90:	4b4e      	ldr	r3, [pc, #312]	; (800eccc <xTaskIncrementTick+0x150>)
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	3301      	adds	r3, #1
 800eb96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800eb98:	4a4c      	ldr	r2, [pc, #304]	; (800eccc <xTaskIncrementTick+0x150>)
 800eb9a:	693b      	ldr	r3, [r7, #16]
 800eb9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800eb9e:	693b      	ldr	r3, [r7, #16]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d122      	bne.n	800ebea <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800eba4:	4b4a      	ldr	r3, [pc, #296]	; (800ecd0 <xTaskIncrementTick+0x154>)
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d00c      	beq.n	800ebc8 <xTaskIncrementTick+0x4c>
	__asm volatile
 800ebae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebb2:	b672      	cpsid	i
 800ebb4:	f383 8811 	msr	BASEPRI, r3
 800ebb8:	f3bf 8f6f 	isb	sy
 800ebbc:	f3bf 8f4f 	dsb	sy
 800ebc0:	b662      	cpsie	i
 800ebc2:	603b      	str	r3, [r7, #0]
}
 800ebc4:	bf00      	nop
 800ebc6:	e7fe      	b.n	800ebc6 <xTaskIncrementTick+0x4a>
 800ebc8:	4b41      	ldr	r3, [pc, #260]	; (800ecd0 <xTaskIncrementTick+0x154>)
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	60fb      	str	r3, [r7, #12]
 800ebce:	4b41      	ldr	r3, [pc, #260]	; (800ecd4 <xTaskIncrementTick+0x158>)
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	4a3f      	ldr	r2, [pc, #252]	; (800ecd0 <xTaskIncrementTick+0x154>)
 800ebd4:	6013      	str	r3, [r2, #0]
 800ebd6:	4a3f      	ldr	r2, [pc, #252]	; (800ecd4 <xTaskIncrementTick+0x158>)
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	6013      	str	r3, [r2, #0]
 800ebdc:	4b3e      	ldr	r3, [pc, #248]	; (800ecd8 <xTaskIncrementTick+0x15c>)
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	3301      	adds	r3, #1
 800ebe2:	4a3d      	ldr	r2, [pc, #244]	; (800ecd8 <xTaskIncrementTick+0x15c>)
 800ebe4:	6013      	str	r3, [r2, #0]
 800ebe6:	f000 fb07 	bl	800f1f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ebea:	4b3c      	ldr	r3, [pc, #240]	; (800ecdc <xTaskIncrementTick+0x160>)
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	693a      	ldr	r2, [r7, #16]
 800ebf0:	429a      	cmp	r2, r3
 800ebf2:	d349      	bcc.n	800ec88 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ebf4:	4b36      	ldr	r3, [pc, #216]	; (800ecd0 <xTaskIncrementTick+0x154>)
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d104      	bne.n	800ec08 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebfe:	4b37      	ldr	r3, [pc, #220]	; (800ecdc <xTaskIncrementTick+0x160>)
 800ec00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ec04:	601a      	str	r2, [r3, #0]
					break;
 800ec06:	e03f      	b.n	800ec88 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec08:	4b31      	ldr	r3, [pc, #196]	; (800ecd0 <xTaskIncrementTick+0x154>)
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	68db      	ldr	r3, [r3, #12]
 800ec0e:	68db      	ldr	r3, [r3, #12]
 800ec10:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ec12:	68bb      	ldr	r3, [r7, #8]
 800ec14:	685b      	ldr	r3, [r3, #4]
 800ec16:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ec18:	693a      	ldr	r2, [r7, #16]
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d203      	bcs.n	800ec28 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ec20:	4a2e      	ldr	r2, [pc, #184]	; (800ecdc <xTaskIncrementTick+0x160>)
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ec26:	e02f      	b.n	800ec88 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ec28:	68bb      	ldr	r3, [r7, #8]
 800ec2a:	3304      	adds	r3, #4
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f7fe ff69 	bl	800db04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ec32:	68bb      	ldr	r3, [r7, #8]
 800ec34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d004      	beq.n	800ec44 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ec3a:	68bb      	ldr	r3, [r7, #8]
 800ec3c:	3318      	adds	r3, #24
 800ec3e:	4618      	mov	r0, r3
 800ec40:	f7fe ff60 	bl	800db04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ec44:	68bb      	ldr	r3, [r7, #8]
 800ec46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec48:	4b25      	ldr	r3, [pc, #148]	; (800ece0 <xTaskIncrementTick+0x164>)
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	429a      	cmp	r2, r3
 800ec4e:	d903      	bls.n	800ec58 <xTaskIncrementTick+0xdc>
 800ec50:	68bb      	ldr	r3, [r7, #8]
 800ec52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec54:	4a22      	ldr	r2, [pc, #136]	; (800ece0 <xTaskIncrementTick+0x164>)
 800ec56:	6013      	str	r3, [r2, #0]
 800ec58:	68bb      	ldr	r3, [r7, #8]
 800ec5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec5c:	4613      	mov	r3, r2
 800ec5e:	009b      	lsls	r3, r3, #2
 800ec60:	4413      	add	r3, r2
 800ec62:	009b      	lsls	r3, r3, #2
 800ec64:	4a1f      	ldr	r2, [pc, #124]	; (800ece4 <xTaskIncrementTick+0x168>)
 800ec66:	441a      	add	r2, r3
 800ec68:	68bb      	ldr	r3, [r7, #8]
 800ec6a:	3304      	adds	r3, #4
 800ec6c:	4619      	mov	r1, r3
 800ec6e:	4610      	mov	r0, r2
 800ec70:	f7fe feeb 	bl	800da4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ec74:	68bb      	ldr	r3, [r7, #8]
 800ec76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec78:	4b1b      	ldr	r3, [pc, #108]	; (800ece8 <xTaskIncrementTick+0x16c>)
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec7e:	429a      	cmp	r2, r3
 800ec80:	d3b8      	bcc.n	800ebf4 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800ec82:	2301      	movs	r3, #1
 800ec84:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ec86:	e7b5      	b.n	800ebf4 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ec88:	4b17      	ldr	r3, [pc, #92]	; (800ece8 <xTaskIncrementTick+0x16c>)
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec8e:	4915      	ldr	r1, [pc, #84]	; (800ece4 <xTaskIncrementTick+0x168>)
 800ec90:	4613      	mov	r3, r2
 800ec92:	009b      	lsls	r3, r3, #2
 800ec94:	4413      	add	r3, r2
 800ec96:	009b      	lsls	r3, r3, #2
 800ec98:	440b      	add	r3, r1
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	2b01      	cmp	r3, #1
 800ec9e:	d907      	bls.n	800ecb0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800eca0:	2301      	movs	r3, #1
 800eca2:	617b      	str	r3, [r7, #20]
 800eca4:	e004      	b.n	800ecb0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800eca6:	4b11      	ldr	r3, [pc, #68]	; (800ecec <xTaskIncrementTick+0x170>)
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	3301      	adds	r3, #1
 800ecac:	4a0f      	ldr	r2, [pc, #60]	; (800ecec <xTaskIncrementTick+0x170>)
 800ecae:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ecb0:	4b0f      	ldr	r3, [pc, #60]	; (800ecf0 <xTaskIncrementTick+0x174>)
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d001      	beq.n	800ecbc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800ecb8:	2301      	movs	r3, #1
 800ecba:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ecbc:	697b      	ldr	r3, [r7, #20]
}
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	3718      	adds	r7, #24
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	bd80      	pop	{r7, pc}
 800ecc6:	bf00      	nop
 800ecc8:	2000caec 	.word	0x2000caec
 800eccc:	2000cac8 	.word	0x2000cac8
 800ecd0:	2000ca7c 	.word	0x2000ca7c
 800ecd4:	2000ca80 	.word	0x2000ca80
 800ecd8:	2000cadc 	.word	0x2000cadc
 800ecdc:	2000cae4 	.word	0x2000cae4
 800ece0:	2000cacc 	.word	0x2000cacc
 800ece4:	2000c5f4 	.word	0x2000c5f4
 800ece8:	2000c5f0 	.word	0x2000c5f0
 800ecec:	2000cad4 	.word	0x2000cad4
 800ecf0:	2000cad8 	.word	0x2000cad8

0800ecf4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ecf4:	b480      	push	{r7}
 800ecf6:	b085      	sub	sp, #20
 800ecf8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ecfa:	4b29      	ldr	r3, [pc, #164]	; (800eda0 <vTaskSwitchContext+0xac>)
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d003      	beq.n	800ed0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ed02:	4b28      	ldr	r3, [pc, #160]	; (800eda4 <vTaskSwitchContext+0xb0>)
 800ed04:	2201      	movs	r2, #1
 800ed06:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ed08:	e043      	b.n	800ed92 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800ed0a:	4b26      	ldr	r3, [pc, #152]	; (800eda4 <vTaskSwitchContext+0xb0>)
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed10:	4b25      	ldr	r3, [pc, #148]	; (800eda8 <vTaskSwitchContext+0xb4>)
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	60fb      	str	r3, [r7, #12]
 800ed16:	e012      	b.n	800ed3e <vTaskSwitchContext+0x4a>
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d10c      	bne.n	800ed38 <vTaskSwitchContext+0x44>
	__asm volatile
 800ed1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed22:	b672      	cpsid	i
 800ed24:	f383 8811 	msr	BASEPRI, r3
 800ed28:	f3bf 8f6f 	isb	sy
 800ed2c:	f3bf 8f4f 	dsb	sy
 800ed30:	b662      	cpsie	i
 800ed32:	607b      	str	r3, [r7, #4]
}
 800ed34:	bf00      	nop
 800ed36:	e7fe      	b.n	800ed36 <vTaskSwitchContext+0x42>
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	3b01      	subs	r3, #1
 800ed3c:	60fb      	str	r3, [r7, #12]
 800ed3e:	491b      	ldr	r1, [pc, #108]	; (800edac <vTaskSwitchContext+0xb8>)
 800ed40:	68fa      	ldr	r2, [r7, #12]
 800ed42:	4613      	mov	r3, r2
 800ed44:	009b      	lsls	r3, r3, #2
 800ed46:	4413      	add	r3, r2
 800ed48:	009b      	lsls	r3, r3, #2
 800ed4a:	440b      	add	r3, r1
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d0e2      	beq.n	800ed18 <vTaskSwitchContext+0x24>
 800ed52:	68fa      	ldr	r2, [r7, #12]
 800ed54:	4613      	mov	r3, r2
 800ed56:	009b      	lsls	r3, r3, #2
 800ed58:	4413      	add	r3, r2
 800ed5a:	009b      	lsls	r3, r3, #2
 800ed5c:	4a13      	ldr	r2, [pc, #76]	; (800edac <vTaskSwitchContext+0xb8>)
 800ed5e:	4413      	add	r3, r2
 800ed60:	60bb      	str	r3, [r7, #8]
 800ed62:	68bb      	ldr	r3, [r7, #8]
 800ed64:	685b      	ldr	r3, [r3, #4]
 800ed66:	685a      	ldr	r2, [r3, #4]
 800ed68:	68bb      	ldr	r3, [r7, #8]
 800ed6a:	605a      	str	r2, [r3, #4]
 800ed6c:	68bb      	ldr	r3, [r7, #8]
 800ed6e:	685a      	ldr	r2, [r3, #4]
 800ed70:	68bb      	ldr	r3, [r7, #8]
 800ed72:	3308      	adds	r3, #8
 800ed74:	429a      	cmp	r2, r3
 800ed76:	d104      	bne.n	800ed82 <vTaskSwitchContext+0x8e>
 800ed78:	68bb      	ldr	r3, [r7, #8]
 800ed7a:	685b      	ldr	r3, [r3, #4]
 800ed7c:	685a      	ldr	r2, [r3, #4]
 800ed7e:	68bb      	ldr	r3, [r7, #8]
 800ed80:	605a      	str	r2, [r3, #4]
 800ed82:	68bb      	ldr	r3, [r7, #8]
 800ed84:	685b      	ldr	r3, [r3, #4]
 800ed86:	68db      	ldr	r3, [r3, #12]
 800ed88:	4a09      	ldr	r2, [pc, #36]	; (800edb0 <vTaskSwitchContext+0xbc>)
 800ed8a:	6013      	str	r3, [r2, #0]
 800ed8c:	4a06      	ldr	r2, [pc, #24]	; (800eda8 <vTaskSwitchContext+0xb4>)
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	6013      	str	r3, [r2, #0]
}
 800ed92:	bf00      	nop
 800ed94:	3714      	adds	r7, #20
 800ed96:	46bd      	mov	sp, r7
 800ed98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9c:	4770      	bx	lr
 800ed9e:	bf00      	nop
 800eda0:	2000caec 	.word	0x2000caec
 800eda4:	2000cad8 	.word	0x2000cad8
 800eda8:	2000cacc 	.word	0x2000cacc
 800edac:	2000c5f4 	.word	0x2000c5f4
 800edb0:	2000c5f0 	.word	0x2000c5f0

0800edb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b084      	sub	sp, #16
 800edb8:	af00      	add	r7, sp, #0
 800edba:	6078      	str	r0, [r7, #4]
 800edbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d10c      	bne.n	800edde <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800edc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edc8:	b672      	cpsid	i
 800edca:	f383 8811 	msr	BASEPRI, r3
 800edce:	f3bf 8f6f 	isb	sy
 800edd2:	f3bf 8f4f 	dsb	sy
 800edd6:	b662      	cpsie	i
 800edd8:	60fb      	str	r3, [r7, #12]
}
 800edda:	bf00      	nop
 800eddc:	e7fe      	b.n	800eddc <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800edde:	4b07      	ldr	r3, [pc, #28]	; (800edfc <vTaskPlaceOnEventList+0x48>)
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	3318      	adds	r3, #24
 800ede4:	4619      	mov	r1, r3
 800ede6:	6878      	ldr	r0, [r7, #4]
 800ede8:	f7fe fe53 	bl	800da92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800edec:	2101      	movs	r1, #1
 800edee:	6838      	ldr	r0, [r7, #0]
 800edf0:	f000 fab2 	bl	800f358 <prvAddCurrentTaskToDelayedList>
}
 800edf4:	bf00      	nop
 800edf6:	3710      	adds	r7, #16
 800edf8:	46bd      	mov	sp, r7
 800edfa:	bd80      	pop	{r7, pc}
 800edfc:	2000c5f0 	.word	0x2000c5f0

0800ee00 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b086      	sub	sp, #24
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	60f8      	str	r0, [r7, #12]
 800ee08:	60b9      	str	r1, [r7, #8]
 800ee0a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d10c      	bne.n	800ee2c <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800ee12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee16:	b672      	cpsid	i
 800ee18:	f383 8811 	msr	BASEPRI, r3
 800ee1c:	f3bf 8f6f 	isb	sy
 800ee20:	f3bf 8f4f 	dsb	sy
 800ee24:	b662      	cpsie	i
 800ee26:	617b      	str	r3, [r7, #20]
}
 800ee28:	bf00      	nop
 800ee2a:	e7fe      	b.n	800ee2a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ee2c:	4b0a      	ldr	r3, [pc, #40]	; (800ee58 <vTaskPlaceOnEventListRestricted+0x58>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	3318      	adds	r3, #24
 800ee32:	4619      	mov	r1, r3
 800ee34:	68f8      	ldr	r0, [r7, #12]
 800ee36:	f7fe fe08 	bl	800da4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d002      	beq.n	800ee46 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800ee40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ee44:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ee46:	6879      	ldr	r1, [r7, #4]
 800ee48:	68b8      	ldr	r0, [r7, #8]
 800ee4a:	f000 fa85 	bl	800f358 <prvAddCurrentTaskToDelayedList>
	}
 800ee4e:	bf00      	nop
 800ee50:	3718      	adds	r7, #24
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bd80      	pop	{r7, pc}
 800ee56:	bf00      	nop
 800ee58:	2000c5f0 	.word	0x2000c5f0

0800ee5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b086      	sub	sp, #24
 800ee60:	af00      	add	r7, sp, #0
 800ee62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	68db      	ldr	r3, [r3, #12]
 800ee68:	68db      	ldr	r3, [r3, #12]
 800ee6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ee6c:	693b      	ldr	r3, [r7, #16]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d10c      	bne.n	800ee8c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800ee72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee76:	b672      	cpsid	i
 800ee78:	f383 8811 	msr	BASEPRI, r3
 800ee7c:	f3bf 8f6f 	isb	sy
 800ee80:	f3bf 8f4f 	dsb	sy
 800ee84:	b662      	cpsie	i
 800ee86:	60fb      	str	r3, [r7, #12]
}
 800ee88:	bf00      	nop
 800ee8a:	e7fe      	b.n	800ee8a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ee8c:	693b      	ldr	r3, [r7, #16]
 800ee8e:	3318      	adds	r3, #24
 800ee90:	4618      	mov	r0, r3
 800ee92:	f7fe fe37 	bl	800db04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee96:	4b1e      	ldr	r3, [pc, #120]	; (800ef10 <xTaskRemoveFromEventList+0xb4>)
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d11d      	bne.n	800eeda <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ee9e:	693b      	ldr	r3, [r7, #16]
 800eea0:	3304      	adds	r3, #4
 800eea2:	4618      	mov	r0, r3
 800eea4:	f7fe fe2e 	bl	800db04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800eea8:	693b      	ldr	r3, [r7, #16]
 800eeaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eeac:	4b19      	ldr	r3, [pc, #100]	; (800ef14 <xTaskRemoveFromEventList+0xb8>)
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	429a      	cmp	r2, r3
 800eeb2:	d903      	bls.n	800eebc <xTaskRemoveFromEventList+0x60>
 800eeb4:	693b      	ldr	r3, [r7, #16]
 800eeb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eeb8:	4a16      	ldr	r2, [pc, #88]	; (800ef14 <xTaskRemoveFromEventList+0xb8>)
 800eeba:	6013      	str	r3, [r2, #0]
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eec0:	4613      	mov	r3, r2
 800eec2:	009b      	lsls	r3, r3, #2
 800eec4:	4413      	add	r3, r2
 800eec6:	009b      	lsls	r3, r3, #2
 800eec8:	4a13      	ldr	r2, [pc, #76]	; (800ef18 <xTaskRemoveFromEventList+0xbc>)
 800eeca:	441a      	add	r2, r3
 800eecc:	693b      	ldr	r3, [r7, #16]
 800eece:	3304      	adds	r3, #4
 800eed0:	4619      	mov	r1, r3
 800eed2:	4610      	mov	r0, r2
 800eed4:	f7fe fdb9 	bl	800da4a <vListInsertEnd>
 800eed8:	e005      	b.n	800eee6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800eeda:	693b      	ldr	r3, [r7, #16]
 800eedc:	3318      	adds	r3, #24
 800eede:	4619      	mov	r1, r3
 800eee0:	480e      	ldr	r0, [pc, #56]	; (800ef1c <xTaskRemoveFromEventList+0xc0>)
 800eee2:	f7fe fdb2 	bl	800da4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eee6:	693b      	ldr	r3, [r7, #16]
 800eee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eeea:	4b0d      	ldr	r3, [pc, #52]	; (800ef20 <xTaskRemoveFromEventList+0xc4>)
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eef0:	429a      	cmp	r2, r3
 800eef2:	d905      	bls.n	800ef00 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800eef4:	2301      	movs	r3, #1
 800eef6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800eef8:	4b0a      	ldr	r3, [pc, #40]	; (800ef24 <xTaskRemoveFromEventList+0xc8>)
 800eefa:	2201      	movs	r2, #1
 800eefc:	601a      	str	r2, [r3, #0]
 800eefe:	e001      	b.n	800ef04 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800ef00:	2300      	movs	r3, #0
 800ef02:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ef04:	697b      	ldr	r3, [r7, #20]
}
 800ef06:	4618      	mov	r0, r3
 800ef08:	3718      	adds	r7, #24
 800ef0a:	46bd      	mov	sp, r7
 800ef0c:	bd80      	pop	{r7, pc}
 800ef0e:	bf00      	nop
 800ef10:	2000caec 	.word	0x2000caec
 800ef14:	2000cacc 	.word	0x2000cacc
 800ef18:	2000c5f4 	.word	0x2000c5f4
 800ef1c:	2000ca84 	.word	0x2000ca84
 800ef20:	2000c5f0 	.word	0x2000c5f0
 800ef24:	2000cad8 	.word	0x2000cad8

0800ef28 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b084      	sub	sp, #16
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d10c      	bne.n	800ef50 <vTaskSetTimeOutState+0x28>
	__asm volatile
 800ef36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef3a:	b672      	cpsid	i
 800ef3c:	f383 8811 	msr	BASEPRI, r3
 800ef40:	f3bf 8f6f 	isb	sy
 800ef44:	f3bf 8f4f 	dsb	sy
 800ef48:	b662      	cpsie	i
 800ef4a:	60fb      	str	r3, [r7, #12]
}
 800ef4c:	bf00      	nop
 800ef4e:	e7fe      	b.n	800ef4e <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 800ef50:	f000 febc 	bl	800fccc <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ef54:	4b06      	ldr	r3, [pc, #24]	; (800ef70 <vTaskSetTimeOutState+0x48>)
 800ef56:	681a      	ldr	r2, [r3, #0]
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800ef5c:	4b05      	ldr	r3, [pc, #20]	; (800ef74 <vTaskSetTimeOutState+0x4c>)
 800ef5e:	681a      	ldr	r2, [r3, #0]
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800ef64:	f000 fee6 	bl	800fd34 <vPortExitCritical>
}
 800ef68:	bf00      	nop
 800ef6a:	3710      	adds	r7, #16
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	bd80      	pop	{r7, pc}
 800ef70:	2000cadc 	.word	0x2000cadc
 800ef74:	2000cac8 	.word	0x2000cac8

0800ef78 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ef78:	b480      	push	{r7}
 800ef7a:	b083      	sub	sp, #12
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ef80:	4b06      	ldr	r3, [pc, #24]	; (800ef9c <vTaskInternalSetTimeOutState+0x24>)
 800ef82:	681a      	ldr	r2, [r3, #0]
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ef88:	4b05      	ldr	r3, [pc, #20]	; (800efa0 <vTaskInternalSetTimeOutState+0x28>)
 800ef8a:	681a      	ldr	r2, [r3, #0]
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	605a      	str	r2, [r3, #4]
}
 800ef90:	bf00      	nop
 800ef92:	370c      	adds	r7, #12
 800ef94:	46bd      	mov	sp, r7
 800ef96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9a:	4770      	bx	lr
 800ef9c:	2000cadc 	.word	0x2000cadc
 800efa0:	2000cac8 	.word	0x2000cac8

0800efa4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	b088      	sub	sp, #32
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	6078      	str	r0, [r7, #4]
 800efac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d10c      	bne.n	800efce <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800efb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efb8:	b672      	cpsid	i
 800efba:	f383 8811 	msr	BASEPRI, r3
 800efbe:	f3bf 8f6f 	isb	sy
 800efc2:	f3bf 8f4f 	dsb	sy
 800efc6:	b662      	cpsie	i
 800efc8:	613b      	str	r3, [r7, #16]
}
 800efca:	bf00      	nop
 800efcc:	e7fe      	b.n	800efcc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800efce:	683b      	ldr	r3, [r7, #0]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d10c      	bne.n	800efee <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800efd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efd8:	b672      	cpsid	i
 800efda:	f383 8811 	msr	BASEPRI, r3
 800efde:	f3bf 8f6f 	isb	sy
 800efe2:	f3bf 8f4f 	dsb	sy
 800efe6:	b662      	cpsie	i
 800efe8:	60fb      	str	r3, [r7, #12]
}
 800efea:	bf00      	nop
 800efec:	e7fe      	b.n	800efec <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800efee:	f000 fe6d 	bl	800fccc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800eff2:	4b1d      	ldr	r3, [pc, #116]	; (800f068 <xTaskCheckForTimeOut+0xc4>)
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	685b      	ldr	r3, [r3, #4]
 800effc:	69ba      	ldr	r2, [r7, #24]
 800effe:	1ad3      	subs	r3, r2, r3
 800f000:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f00a:	d102      	bne.n	800f012 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f00c:	2300      	movs	r3, #0
 800f00e:	61fb      	str	r3, [r7, #28]
 800f010:	e023      	b.n	800f05a <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681a      	ldr	r2, [r3, #0]
 800f016:	4b15      	ldr	r3, [pc, #84]	; (800f06c <xTaskCheckForTimeOut+0xc8>)
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	429a      	cmp	r2, r3
 800f01c:	d007      	beq.n	800f02e <xTaskCheckForTimeOut+0x8a>
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	685b      	ldr	r3, [r3, #4]
 800f022:	69ba      	ldr	r2, [r7, #24]
 800f024:	429a      	cmp	r2, r3
 800f026:	d302      	bcc.n	800f02e <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f028:	2301      	movs	r3, #1
 800f02a:	61fb      	str	r3, [r7, #28]
 800f02c:	e015      	b.n	800f05a <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f02e:	683b      	ldr	r3, [r7, #0]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	697a      	ldr	r2, [r7, #20]
 800f034:	429a      	cmp	r2, r3
 800f036:	d20b      	bcs.n	800f050 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f038:	683b      	ldr	r3, [r7, #0]
 800f03a:	681a      	ldr	r2, [r3, #0]
 800f03c:	697b      	ldr	r3, [r7, #20]
 800f03e:	1ad2      	subs	r2, r2, r3
 800f040:	683b      	ldr	r3, [r7, #0]
 800f042:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f044:	6878      	ldr	r0, [r7, #4]
 800f046:	f7ff ff97 	bl	800ef78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f04a:	2300      	movs	r3, #0
 800f04c:	61fb      	str	r3, [r7, #28]
 800f04e:	e004      	b.n	800f05a <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800f050:	683b      	ldr	r3, [r7, #0]
 800f052:	2200      	movs	r2, #0
 800f054:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f056:	2301      	movs	r3, #1
 800f058:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f05a:	f000 fe6b 	bl	800fd34 <vPortExitCritical>

	return xReturn;
 800f05e:	69fb      	ldr	r3, [r7, #28]
}
 800f060:	4618      	mov	r0, r3
 800f062:	3720      	adds	r7, #32
 800f064:	46bd      	mov	sp, r7
 800f066:	bd80      	pop	{r7, pc}
 800f068:	2000cac8 	.word	0x2000cac8
 800f06c:	2000cadc 	.word	0x2000cadc

0800f070 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f070:	b480      	push	{r7}
 800f072:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f074:	4b03      	ldr	r3, [pc, #12]	; (800f084 <vTaskMissedYield+0x14>)
 800f076:	2201      	movs	r2, #1
 800f078:	601a      	str	r2, [r3, #0]
}
 800f07a:	bf00      	nop
 800f07c:	46bd      	mov	sp, r7
 800f07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f082:	4770      	bx	lr
 800f084:	2000cad8 	.word	0x2000cad8

0800f088 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b082      	sub	sp, #8
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f090:	f000 f852 	bl	800f138 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f094:	4b06      	ldr	r3, [pc, #24]	; (800f0b0 <prvIdleTask+0x28>)
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	2b01      	cmp	r3, #1
 800f09a:	d9f9      	bls.n	800f090 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f09c:	4b05      	ldr	r3, [pc, #20]	; (800f0b4 <prvIdleTask+0x2c>)
 800f09e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0a2:	601a      	str	r2, [r3, #0]
 800f0a4:	f3bf 8f4f 	dsb	sy
 800f0a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f0ac:	e7f0      	b.n	800f090 <prvIdleTask+0x8>
 800f0ae:	bf00      	nop
 800f0b0:	2000c5f4 	.word	0x2000c5f4
 800f0b4:	e000ed04 	.word	0xe000ed04

0800f0b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b082      	sub	sp, #8
 800f0bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f0be:	2300      	movs	r3, #0
 800f0c0:	607b      	str	r3, [r7, #4]
 800f0c2:	e00c      	b.n	800f0de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f0c4:	687a      	ldr	r2, [r7, #4]
 800f0c6:	4613      	mov	r3, r2
 800f0c8:	009b      	lsls	r3, r3, #2
 800f0ca:	4413      	add	r3, r2
 800f0cc:	009b      	lsls	r3, r3, #2
 800f0ce:	4a12      	ldr	r2, [pc, #72]	; (800f118 <prvInitialiseTaskLists+0x60>)
 800f0d0:	4413      	add	r3, r2
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f7fe fc8c 	bl	800d9f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	3301      	adds	r3, #1
 800f0dc:	607b      	str	r3, [r7, #4]
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	2b37      	cmp	r3, #55	; 0x37
 800f0e2:	d9ef      	bls.n	800f0c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f0e4:	480d      	ldr	r0, [pc, #52]	; (800f11c <prvInitialiseTaskLists+0x64>)
 800f0e6:	f7fe fc83 	bl	800d9f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f0ea:	480d      	ldr	r0, [pc, #52]	; (800f120 <prvInitialiseTaskLists+0x68>)
 800f0ec:	f7fe fc80 	bl	800d9f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f0f0:	480c      	ldr	r0, [pc, #48]	; (800f124 <prvInitialiseTaskLists+0x6c>)
 800f0f2:	f7fe fc7d 	bl	800d9f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f0f6:	480c      	ldr	r0, [pc, #48]	; (800f128 <prvInitialiseTaskLists+0x70>)
 800f0f8:	f7fe fc7a 	bl	800d9f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f0fc:	480b      	ldr	r0, [pc, #44]	; (800f12c <prvInitialiseTaskLists+0x74>)
 800f0fe:	f7fe fc77 	bl	800d9f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f102:	4b0b      	ldr	r3, [pc, #44]	; (800f130 <prvInitialiseTaskLists+0x78>)
 800f104:	4a05      	ldr	r2, [pc, #20]	; (800f11c <prvInitialiseTaskLists+0x64>)
 800f106:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f108:	4b0a      	ldr	r3, [pc, #40]	; (800f134 <prvInitialiseTaskLists+0x7c>)
 800f10a:	4a05      	ldr	r2, [pc, #20]	; (800f120 <prvInitialiseTaskLists+0x68>)
 800f10c:	601a      	str	r2, [r3, #0]
}
 800f10e:	bf00      	nop
 800f110:	3708      	adds	r7, #8
 800f112:	46bd      	mov	sp, r7
 800f114:	bd80      	pop	{r7, pc}
 800f116:	bf00      	nop
 800f118:	2000c5f4 	.word	0x2000c5f4
 800f11c:	2000ca54 	.word	0x2000ca54
 800f120:	2000ca68 	.word	0x2000ca68
 800f124:	2000ca84 	.word	0x2000ca84
 800f128:	2000ca98 	.word	0x2000ca98
 800f12c:	2000cab0 	.word	0x2000cab0
 800f130:	2000ca7c 	.word	0x2000ca7c
 800f134:	2000ca80 	.word	0x2000ca80

0800f138 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b082      	sub	sp, #8
 800f13c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f13e:	e019      	b.n	800f174 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f140:	f000 fdc4 	bl	800fccc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f144:	4b10      	ldr	r3, [pc, #64]	; (800f188 <prvCheckTasksWaitingTermination+0x50>)
 800f146:	68db      	ldr	r3, [r3, #12]
 800f148:	68db      	ldr	r3, [r3, #12]
 800f14a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	3304      	adds	r3, #4
 800f150:	4618      	mov	r0, r3
 800f152:	f7fe fcd7 	bl	800db04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f156:	4b0d      	ldr	r3, [pc, #52]	; (800f18c <prvCheckTasksWaitingTermination+0x54>)
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	3b01      	subs	r3, #1
 800f15c:	4a0b      	ldr	r2, [pc, #44]	; (800f18c <prvCheckTasksWaitingTermination+0x54>)
 800f15e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f160:	4b0b      	ldr	r3, [pc, #44]	; (800f190 <prvCheckTasksWaitingTermination+0x58>)
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	3b01      	subs	r3, #1
 800f166:	4a0a      	ldr	r2, [pc, #40]	; (800f190 <prvCheckTasksWaitingTermination+0x58>)
 800f168:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f16a:	f000 fde3 	bl	800fd34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f000 f810 	bl	800f194 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f174:	4b06      	ldr	r3, [pc, #24]	; (800f190 <prvCheckTasksWaitingTermination+0x58>)
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d1e1      	bne.n	800f140 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f17c:	bf00      	nop
 800f17e:	bf00      	nop
 800f180:	3708      	adds	r7, #8
 800f182:	46bd      	mov	sp, r7
 800f184:	bd80      	pop	{r7, pc}
 800f186:	bf00      	nop
 800f188:	2000ca98 	.word	0x2000ca98
 800f18c:	2000cac4 	.word	0x2000cac4
 800f190:	2000caac 	.word	0x2000caac

0800f194 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f194:	b580      	push	{r7, lr}
 800f196:	b084      	sub	sp, #16
 800f198:	af00      	add	r7, sp, #0
 800f19a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d108      	bne.n	800f1b8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	f000 ff84 	bl	80100b8 <vPortFree>
				vPortFree( pxTCB );
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f000 ff81 	bl	80100b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f1b6:	e01a      	b.n	800f1ee <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f1be:	2b01      	cmp	r3, #1
 800f1c0:	d103      	bne.n	800f1ca <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f000 ff78 	bl	80100b8 <vPortFree>
	}
 800f1c8:	e011      	b.n	800f1ee <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f1d0:	2b02      	cmp	r3, #2
 800f1d2:	d00c      	beq.n	800f1ee <prvDeleteTCB+0x5a>
	__asm volatile
 800f1d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1d8:	b672      	cpsid	i
 800f1da:	f383 8811 	msr	BASEPRI, r3
 800f1de:	f3bf 8f6f 	isb	sy
 800f1e2:	f3bf 8f4f 	dsb	sy
 800f1e6:	b662      	cpsie	i
 800f1e8:	60fb      	str	r3, [r7, #12]
}
 800f1ea:	bf00      	nop
 800f1ec:	e7fe      	b.n	800f1ec <prvDeleteTCB+0x58>
	}
 800f1ee:	bf00      	nop
 800f1f0:	3710      	adds	r7, #16
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	bd80      	pop	{r7, pc}
	...

0800f1f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f1f8:	b480      	push	{r7}
 800f1fa:	b083      	sub	sp, #12
 800f1fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f1fe:	4b0c      	ldr	r3, [pc, #48]	; (800f230 <prvResetNextTaskUnblockTime+0x38>)
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d104      	bne.n	800f212 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f208:	4b0a      	ldr	r3, [pc, #40]	; (800f234 <prvResetNextTaskUnblockTime+0x3c>)
 800f20a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f20e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f210:	e008      	b.n	800f224 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f212:	4b07      	ldr	r3, [pc, #28]	; (800f230 <prvResetNextTaskUnblockTime+0x38>)
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	68db      	ldr	r3, [r3, #12]
 800f218:	68db      	ldr	r3, [r3, #12]
 800f21a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	685b      	ldr	r3, [r3, #4]
 800f220:	4a04      	ldr	r2, [pc, #16]	; (800f234 <prvResetNextTaskUnblockTime+0x3c>)
 800f222:	6013      	str	r3, [r2, #0]
}
 800f224:	bf00      	nop
 800f226:	370c      	adds	r7, #12
 800f228:	46bd      	mov	sp, r7
 800f22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f22e:	4770      	bx	lr
 800f230:	2000ca7c 	.word	0x2000ca7c
 800f234:	2000cae4 	.word	0x2000cae4

0800f238 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f238:	b480      	push	{r7}
 800f23a:	b083      	sub	sp, #12
 800f23c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f23e:	4b0b      	ldr	r3, [pc, #44]	; (800f26c <xTaskGetSchedulerState+0x34>)
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d102      	bne.n	800f24c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f246:	2301      	movs	r3, #1
 800f248:	607b      	str	r3, [r7, #4]
 800f24a:	e008      	b.n	800f25e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f24c:	4b08      	ldr	r3, [pc, #32]	; (800f270 <xTaskGetSchedulerState+0x38>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d102      	bne.n	800f25a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f254:	2302      	movs	r3, #2
 800f256:	607b      	str	r3, [r7, #4]
 800f258:	e001      	b.n	800f25e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f25a:	2300      	movs	r3, #0
 800f25c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f25e:	687b      	ldr	r3, [r7, #4]
	}
 800f260:	4618      	mov	r0, r3
 800f262:	370c      	adds	r7, #12
 800f264:	46bd      	mov	sp, r7
 800f266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f26a:	4770      	bx	lr
 800f26c:	2000cad0 	.word	0x2000cad0
 800f270:	2000caec 	.word	0x2000caec

0800f274 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f274:	b580      	push	{r7, lr}
 800f276:	b086      	sub	sp, #24
 800f278:	af00      	add	r7, sp, #0
 800f27a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f280:	2300      	movs	r3, #0
 800f282:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d05a      	beq.n	800f340 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f28a:	4b30      	ldr	r3, [pc, #192]	; (800f34c <xTaskPriorityDisinherit+0xd8>)
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	693a      	ldr	r2, [r7, #16]
 800f290:	429a      	cmp	r2, r3
 800f292:	d00c      	beq.n	800f2ae <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800f294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f298:	b672      	cpsid	i
 800f29a:	f383 8811 	msr	BASEPRI, r3
 800f29e:	f3bf 8f6f 	isb	sy
 800f2a2:	f3bf 8f4f 	dsb	sy
 800f2a6:	b662      	cpsie	i
 800f2a8:	60fb      	str	r3, [r7, #12]
}
 800f2aa:	bf00      	nop
 800f2ac:	e7fe      	b.n	800f2ac <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800f2ae:	693b      	ldr	r3, [r7, #16]
 800f2b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d10c      	bne.n	800f2d0 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800f2b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2ba:	b672      	cpsid	i
 800f2bc:	f383 8811 	msr	BASEPRI, r3
 800f2c0:	f3bf 8f6f 	isb	sy
 800f2c4:	f3bf 8f4f 	dsb	sy
 800f2c8:	b662      	cpsie	i
 800f2ca:	60bb      	str	r3, [r7, #8]
}
 800f2cc:	bf00      	nop
 800f2ce:	e7fe      	b.n	800f2ce <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800f2d0:	693b      	ldr	r3, [r7, #16]
 800f2d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2d4:	1e5a      	subs	r2, r3, #1
 800f2d6:	693b      	ldr	r3, [r7, #16]
 800f2d8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f2da:	693b      	ldr	r3, [r7, #16]
 800f2dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2de:	693b      	ldr	r3, [r7, #16]
 800f2e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f2e2:	429a      	cmp	r2, r3
 800f2e4:	d02c      	beq.n	800f340 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f2e6:	693b      	ldr	r3, [r7, #16]
 800f2e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d128      	bne.n	800f340 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f2ee:	693b      	ldr	r3, [r7, #16]
 800f2f0:	3304      	adds	r3, #4
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	f7fe fc06 	bl	800db04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f2f8:	693b      	ldr	r3, [r7, #16]
 800f2fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f2fc:	693b      	ldr	r3, [r7, #16]
 800f2fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f300:	693b      	ldr	r3, [r7, #16]
 800f302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f304:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f308:	693b      	ldr	r3, [r7, #16]
 800f30a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f30c:	693b      	ldr	r3, [r7, #16]
 800f30e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f310:	4b0f      	ldr	r3, [pc, #60]	; (800f350 <xTaskPriorityDisinherit+0xdc>)
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	429a      	cmp	r2, r3
 800f316:	d903      	bls.n	800f320 <xTaskPriorityDisinherit+0xac>
 800f318:	693b      	ldr	r3, [r7, #16]
 800f31a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f31c:	4a0c      	ldr	r2, [pc, #48]	; (800f350 <xTaskPriorityDisinherit+0xdc>)
 800f31e:	6013      	str	r3, [r2, #0]
 800f320:	693b      	ldr	r3, [r7, #16]
 800f322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f324:	4613      	mov	r3, r2
 800f326:	009b      	lsls	r3, r3, #2
 800f328:	4413      	add	r3, r2
 800f32a:	009b      	lsls	r3, r3, #2
 800f32c:	4a09      	ldr	r2, [pc, #36]	; (800f354 <xTaskPriorityDisinherit+0xe0>)
 800f32e:	441a      	add	r2, r3
 800f330:	693b      	ldr	r3, [r7, #16]
 800f332:	3304      	adds	r3, #4
 800f334:	4619      	mov	r1, r3
 800f336:	4610      	mov	r0, r2
 800f338:	f7fe fb87 	bl	800da4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f33c:	2301      	movs	r3, #1
 800f33e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f340:	697b      	ldr	r3, [r7, #20]
	}
 800f342:	4618      	mov	r0, r3
 800f344:	3718      	adds	r7, #24
 800f346:	46bd      	mov	sp, r7
 800f348:	bd80      	pop	{r7, pc}
 800f34a:	bf00      	nop
 800f34c:	2000c5f0 	.word	0x2000c5f0
 800f350:	2000cacc 	.word	0x2000cacc
 800f354:	2000c5f4 	.word	0x2000c5f4

0800f358 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b084      	sub	sp, #16
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
 800f360:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f362:	4b21      	ldr	r3, [pc, #132]	; (800f3e8 <prvAddCurrentTaskToDelayedList+0x90>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f368:	4b20      	ldr	r3, [pc, #128]	; (800f3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	3304      	adds	r3, #4
 800f36e:	4618      	mov	r0, r3
 800f370:	f7fe fbc8 	bl	800db04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f37a:	d10a      	bne.n	800f392 <prvAddCurrentTaskToDelayedList+0x3a>
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d007      	beq.n	800f392 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f382:	4b1a      	ldr	r3, [pc, #104]	; (800f3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	3304      	adds	r3, #4
 800f388:	4619      	mov	r1, r3
 800f38a:	4819      	ldr	r0, [pc, #100]	; (800f3f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800f38c:	f7fe fb5d 	bl	800da4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f390:	e026      	b.n	800f3e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f392:	68fa      	ldr	r2, [r7, #12]
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	4413      	add	r3, r2
 800f398:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f39a:	4b14      	ldr	r3, [pc, #80]	; (800f3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	68ba      	ldr	r2, [r7, #8]
 800f3a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f3a2:	68ba      	ldr	r2, [r7, #8]
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	429a      	cmp	r2, r3
 800f3a8:	d209      	bcs.n	800f3be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f3aa:	4b12      	ldr	r3, [pc, #72]	; (800f3f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f3ac:	681a      	ldr	r2, [r3, #0]
 800f3ae:	4b0f      	ldr	r3, [pc, #60]	; (800f3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	3304      	adds	r3, #4
 800f3b4:	4619      	mov	r1, r3
 800f3b6:	4610      	mov	r0, r2
 800f3b8:	f7fe fb6b 	bl	800da92 <vListInsert>
}
 800f3bc:	e010      	b.n	800f3e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f3be:	4b0e      	ldr	r3, [pc, #56]	; (800f3f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f3c0:	681a      	ldr	r2, [r3, #0]
 800f3c2:	4b0a      	ldr	r3, [pc, #40]	; (800f3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	3304      	adds	r3, #4
 800f3c8:	4619      	mov	r1, r3
 800f3ca:	4610      	mov	r0, r2
 800f3cc:	f7fe fb61 	bl	800da92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f3d0:	4b0a      	ldr	r3, [pc, #40]	; (800f3fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	68ba      	ldr	r2, [r7, #8]
 800f3d6:	429a      	cmp	r2, r3
 800f3d8:	d202      	bcs.n	800f3e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f3da:	4a08      	ldr	r2, [pc, #32]	; (800f3fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800f3dc:	68bb      	ldr	r3, [r7, #8]
 800f3de:	6013      	str	r3, [r2, #0]
}
 800f3e0:	bf00      	nop
 800f3e2:	3710      	adds	r7, #16
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}
 800f3e8:	2000cac8 	.word	0x2000cac8
 800f3ec:	2000c5f0 	.word	0x2000c5f0
 800f3f0:	2000cab0 	.word	0x2000cab0
 800f3f4:	2000ca80 	.word	0x2000ca80
 800f3f8:	2000ca7c 	.word	0x2000ca7c
 800f3fc:	2000cae4 	.word	0x2000cae4

0800f400 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f400:	b580      	push	{r7, lr}
 800f402:	b08a      	sub	sp, #40	; 0x28
 800f404:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f406:	2300      	movs	r3, #0
 800f408:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f40a:	f000 fb15 	bl	800fa38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f40e:	4b1d      	ldr	r3, [pc, #116]	; (800f484 <xTimerCreateTimerTask+0x84>)
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	2b00      	cmp	r3, #0
 800f414:	d021      	beq.n	800f45a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f416:	2300      	movs	r3, #0
 800f418:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f41a:	2300      	movs	r3, #0
 800f41c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f41e:	1d3a      	adds	r2, r7, #4
 800f420:	f107 0108 	add.w	r1, r7, #8
 800f424:	f107 030c 	add.w	r3, r7, #12
 800f428:	4618      	mov	r0, r3
 800f42a:	f7fe fac7 	bl	800d9bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f42e:	6879      	ldr	r1, [r7, #4]
 800f430:	68bb      	ldr	r3, [r7, #8]
 800f432:	68fa      	ldr	r2, [r7, #12]
 800f434:	9202      	str	r2, [sp, #8]
 800f436:	9301      	str	r3, [sp, #4]
 800f438:	2302      	movs	r3, #2
 800f43a:	9300      	str	r3, [sp, #0]
 800f43c:	2300      	movs	r3, #0
 800f43e:	460a      	mov	r2, r1
 800f440:	4911      	ldr	r1, [pc, #68]	; (800f488 <xTimerCreateTimerTask+0x88>)
 800f442:	4812      	ldr	r0, [pc, #72]	; (800f48c <xTimerCreateTimerTask+0x8c>)
 800f444:	f7ff f892 	bl	800e56c <xTaskCreateStatic>
 800f448:	4603      	mov	r3, r0
 800f44a:	4a11      	ldr	r2, [pc, #68]	; (800f490 <xTimerCreateTimerTask+0x90>)
 800f44c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f44e:	4b10      	ldr	r3, [pc, #64]	; (800f490 <xTimerCreateTimerTask+0x90>)
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	2b00      	cmp	r3, #0
 800f454:	d001      	beq.n	800f45a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f456:	2301      	movs	r3, #1
 800f458:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f45a:	697b      	ldr	r3, [r7, #20]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d10c      	bne.n	800f47a <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800f460:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f464:	b672      	cpsid	i
 800f466:	f383 8811 	msr	BASEPRI, r3
 800f46a:	f3bf 8f6f 	isb	sy
 800f46e:	f3bf 8f4f 	dsb	sy
 800f472:	b662      	cpsie	i
 800f474:	613b      	str	r3, [r7, #16]
}
 800f476:	bf00      	nop
 800f478:	e7fe      	b.n	800f478 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800f47a:	697b      	ldr	r3, [r7, #20]
}
 800f47c:	4618      	mov	r0, r3
 800f47e:	3718      	adds	r7, #24
 800f480:	46bd      	mov	sp, r7
 800f482:	bd80      	pop	{r7, pc}
 800f484:	2000cb20 	.word	0x2000cb20
 800f488:	08023e44 	.word	0x08023e44
 800f48c:	0800f5d1 	.word	0x0800f5d1
 800f490:	2000cb24 	.word	0x2000cb24

0800f494 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f494:	b580      	push	{r7, lr}
 800f496:	b08a      	sub	sp, #40	; 0x28
 800f498:	af00      	add	r7, sp, #0
 800f49a:	60f8      	str	r0, [r7, #12]
 800f49c:	60b9      	str	r1, [r7, #8]
 800f49e:	607a      	str	r2, [r7, #4]
 800f4a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d10c      	bne.n	800f4c6 <xTimerGenericCommand+0x32>
	__asm volatile
 800f4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4b0:	b672      	cpsid	i
 800f4b2:	f383 8811 	msr	BASEPRI, r3
 800f4b6:	f3bf 8f6f 	isb	sy
 800f4ba:	f3bf 8f4f 	dsb	sy
 800f4be:	b662      	cpsie	i
 800f4c0:	623b      	str	r3, [r7, #32]
}
 800f4c2:	bf00      	nop
 800f4c4:	e7fe      	b.n	800f4c4 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f4c6:	4b1a      	ldr	r3, [pc, #104]	; (800f530 <xTimerGenericCommand+0x9c>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d02a      	beq.n	800f524 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f4da:	68bb      	ldr	r3, [r7, #8]
 800f4dc:	2b05      	cmp	r3, #5
 800f4de:	dc18      	bgt.n	800f512 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f4e0:	f7ff feaa 	bl	800f238 <xTaskGetSchedulerState>
 800f4e4:	4603      	mov	r3, r0
 800f4e6:	2b02      	cmp	r3, #2
 800f4e8:	d109      	bne.n	800f4fe <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f4ea:	4b11      	ldr	r3, [pc, #68]	; (800f530 <xTimerGenericCommand+0x9c>)
 800f4ec:	6818      	ldr	r0, [r3, #0]
 800f4ee:	f107 0110 	add.w	r1, r7, #16
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f4f6:	f7fe fc3f 	bl	800dd78 <xQueueGenericSend>
 800f4fa:	6278      	str	r0, [r7, #36]	; 0x24
 800f4fc:	e012      	b.n	800f524 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f4fe:	4b0c      	ldr	r3, [pc, #48]	; (800f530 <xTimerGenericCommand+0x9c>)
 800f500:	6818      	ldr	r0, [r3, #0]
 800f502:	f107 0110 	add.w	r1, r7, #16
 800f506:	2300      	movs	r3, #0
 800f508:	2200      	movs	r2, #0
 800f50a:	f7fe fc35 	bl	800dd78 <xQueueGenericSend>
 800f50e:	6278      	str	r0, [r7, #36]	; 0x24
 800f510:	e008      	b.n	800f524 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f512:	4b07      	ldr	r3, [pc, #28]	; (800f530 <xTimerGenericCommand+0x9c>)
 800f514:	6818      	ldr	r0, [r3, #0]
 800f516:	f107 0110 	add.w	r1, r7, #16
 800f51a:	2300      	movs	r3, #0
 800f51c:	683a      	ldr	r2, [r7, #0]
 800f51e:	f7fe fd31 	bl	800df84 <xQueueGenericSendFromISR>
 800f522:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f526:	4618      	mov	r0, r3
 800f528:	3728      	adds	r7, #40	; 0x28
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bd80      	pop	{r7, pc}
 800f52e:	bf00      	nop
 800f530:	2000cb20 	.word	0x2000cb20

0800f534 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f534:	b580      	push	{r7, lr}
 800f536:	b088      	sub	sp, #32
 800f538:	af02      	add	r7, sp, #8
 800f53a:	6078      	str	r0, [r7, #4]
 800f53c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f53e:	4b23      	ldr	r3, [pc, #140]	; (800f5cc <prvProcessExpiredTimer+0x98>)
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	68db      	ldr	r3, [r3, #12]
 800f544:	68db      	ldr	r3, [r3, #12]
 800f546:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f548:	697b      	ldr	r3, [r7, #20]
 800f54a:	3304      	adds	r3, #4
 800f54c:	4618      	mov	r0, r3
 800f54e:	f7fe fad9 	bl	800db04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f552:	697b      	ldr	r3, [r7, #20]
 800f554:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f558:	f003 0304 	and.w	r3, r3, #4
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d024      	beq.n	800f5aa <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f560:	697b      	ldr	r3, [r7, #20]
 800f562:	699a      	ldr	r2, [r3, #24]
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	18d1      	adds	r1, r2, r3
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	683a      	ldr	r2, [r7, #0]
 800f56c:	6978      	ldr	r0, [r7, #20]
 800f56e:	f000 f8d3 	bl	800f718 <prvInsertTimerInActiveList>
 800f572:	4603      	mov	r3, r0
 800f574:	2b00      	cmp	r3, #0
 800f576:	d021      	beq.n	800f5bc <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f578:	2300      	movs	r3, #0
 800f57a:	9300      	str	r3, [sp, #0]
 800f57c:	2300      	movs	r3, #0
 800f57e:	687a      	ldr	r2, [r7, #4]
 800f580:	2100      	movs	r1, #0
 800f582:	6978      	ldr	r0, [r7, #20]
 800f584:	f7ff ff86 	bl	800f494 <xTimerGenericCommand>
 800f588:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f58a:	693b      	ldr	r3, [r7, #16]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d115      	bne.n	800f5bc <prvProcessExpiredTimer+0x88>
	__asm volatile
 800f590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f594:	b672      	cpsid	i
 800f596:	f383 8811 	msr	BASEPRI, r3
 800f59a:	f3bf 8f6f 	isb	sy
 800f59e:	f3bf 8f4f 	dsb	sy
 800f5a2:	b662      	cpsie	i
 800f5a4:	60fb      	str	r3, [r7, #12]
}
 800f5a6:	bf00      	nop
 800f5a8:	e7fe      	b.n	800f5a8 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f5aa:	697b      	ldr	r3, [r7, #20]
 800f5ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f5b0:	f023 0301 	bic.w	r3, r3, #1
 800f5b4:	b2da      	uxtb	r2, r3
 800f5b6:	697b      	ldr	r3, [r7, #20]
 800f5b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f5bc:	697b      	ldr	r3, [r7, #20]
 800f5be:	6a1b      	ldr	r3, [r3, #32]
 800f5c0:	6978      	ldr	r0, [r7, #20]
 800f5c2:	4798      	blx	r3
}
 800f5c4:	bf00      	nop
 800f5c6:	3718      	adds	r7, #24
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}
 800f5cc:	2000cb18 	.word	0x2000cb18

0800f5d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f5d0:	b580      	push	{r7, lr}
 800f5d2:	b084      	sub	sp, #16
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f5d8:	f107 0308 	add.w	r3, r7, #8
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f000 f857 	bl	800f690 <prvGetNextExpireTime>
 800f5e2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f5e4:	68bb      	ldr	r3, [r7, #8]
 800f5e6:	4619      	mov	r1, r3
 800f5e8:	68f8      	ldr	r0, [r7, #12]
 800f5ea:	f000 f803 	bl	800f5f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f5ee:	f000 f8d5 	bl	800f79c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f5f2:	e7f1      	b.n	800f5d8 <prvTimerTask+0x8>

0800f5f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f5f4:	b580      	push	{r7, lr}
 800f5f6:	b084      	sub	sp, #16
 800f5f8:	af00      	add	r7, sp, #0
 800f5fa:	6078      	str	r0, [r7, #4]
 800f5fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f5fe:	f7ff f9ff 	bl	800ea00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f602:	f107 0308 	add.w	r3, r7, #8
 800f606:	4618      	mov	r0, r3
 800f608:	f000 f866 	bl	800f6d8 <prvSampleTimeNow>
 800f60c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f60e:	68bb      	ldr	r3, [r7, #8]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d130      	bne.n	800f676 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f614:	683b      	ldr	r3, [r7, #0]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d10a      	bne.n	800f630 <prvProcessTimerOrBlockTask+0x3c>
 800f61a:	687a      	ldr	r2, [r7, #4]
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	429a      	cmp	r2, r3
 800f620:	d806      	bhi.n	800f630 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f622:	f7ff f9fb 	bl	800ea1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f626:	68f9      	ldr	r1, [r7, #12]
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f7ff ff83 	bl	800f534 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f62e:	e024      	b.n	800f67a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f630:	683b      	ldr	r3, [r7, #0]
 800f632:	2b00      	cmp	r3, #0
 800f634:	d008      	beq.n	800f648 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f636:	4b13      	ldr	r3, [pc, #76]	; (800f684 <prvProcessTimerOrBlockTask+0x90>)
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d101      	bne.n	800f644 <prvProcessTimerOrBlockTask+0x50>
 800f640:	2301      	movs	r3, #1
 800f642:	e000      	b.n	800f646 <prvProcessTimerOrBlockTask+0x52>
 800f644:	2300      	movs	r3, #0
 800f646:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f648:	4b0f      	ldr	r3, [pc, #60]	; (800f688 <prvProcessTimerOrBlockTask+0x94>)
 800f64a:	6818      	ldr	r0, [r3, #0]
 800f64c:	687a      	ldr	r2, [r7, #4]
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	1ad3      	subs	r3, r2, r3
 800f652:	683a      	ldr	r2, [r7, #0]
 800f654:	4619      	mov	r1, r3
 800f656:	f7fe ff55 	bl	800e504 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f65a:	f7ff f9df 	bl	800ea1c <xTaskResumeAll>
 800f65e:	4603      	mov	r3, r0
 800f660:	2b00      	cmp	r3, #0
 800f662:	d10a      	bne.n	800f67a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f664:	4b09      	ldr	r3, [pc, #36]	; (800f68c <prvProcessTimerOrBlockTask+0x98>)
 800f666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f66a:	601a      	str	r2, [r3, #0]
 800f66c:	f3bf 8f4f 	dsb	sy
 800f670:	f3bf 8f6f 	isb	sy
}
 800f674:	e001      	b.n	800f67a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f676:	f7ff f9d1 	bl	800ea1c <xTaskResumeAll>
}
 800f67a:	bf00      	nop
 800f67c:	3710      	adds	r7, #16
 800f67e:	46bd      	mov	sp, r7
 800f680:	bd80      	pop	{r7, pc}
 800f682:	bf00      	nop
 800f684:	2000cb1c 	.word	0x2000cb1c
 800f688:	2000cb20 	.word	0x2000cb20
 800f68c:	e000ed04 	.word	0xe000ed04

0800f690 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f690:	b480      	push	{r7}
 800f692:	b085      	sub	sp, #20
 800f694:	af00      	add	r7, sp, #0
 800f696:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f698:	4b0e      	ldr	r3, [pc, #56]	; (800f6d4 <prvGetNextExpireTime+0x44>)
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d101      	bne.n	800f6a6 <prvGetNextExpireTime+0x16>
 800f6a2:	2201      	movs	r2, #1
 800f6a4:	e000      	b.n	800f6a8 <prvGetNextExpireTime+0x18>
 800f6a6:	2200      	movs	r2, #0
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d105      	bne.n	800f6c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f6b4:	4b07      	ldr	r3, [pc, #28]	; (800f6d4 <prvGetNextExpireTime+0x44>)
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	68db      	ldr	r3, [r3, #12]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	60fb      	str	r3, [r7, #12]
 800f6be:	e001      	b.n	800f6c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
}
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	3714      	adds	r7, #20
 800f6ca:	46bd      	mov	sp, r7
 800f6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d0:	4770      	bx	lr
 800f6d2:	bf00      	nop
 800f6d4:	2000cb18 	.word	0x2000cb18

0800f6d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f6d8:	b580      	push	{r7, lr}
 800f6da:	b084      	sub	sp, #16
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f6e0:	f7ff fa3c 	bl	800eb5c <xTaskGetTickCount>
 800f6e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f6e6:	4b0b      	ldr	r3, [pc, #44]	; (800f714 <prvSampleTimeNow+0x3c>)
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	68fa      	ldr	r2, [r7, #12]
 800f6ec:	429a      	cmp	r2, r3
 800f6ee:	d205      	bcs.n	800f6fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f6f0:	f000 f93c 	bl	800f96c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	2201      	movs	r2, #1
 800f6f8:	601a      	str	r2, [r3, #0]
 800f6fa:	e002      	b.n	800f702 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2200      	movs	r2, #0
 800f700:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f702:	4a04      	ldr	r2, [pc, #16]	; (800f714 <prvSampleTimeNow+0x3c>)
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f708:	68fb      	ldr	r3, [r7, #12]
}
 800f70a:	4618      	mov	r0, r3
 800f70c:	3710      	adds	r7, #16
 800f70e:	46bd      	mov	sp, r7
 800f710:	bd80      	pop	{r7, pc}
 800f712:	bf00      	nop
 800f714:	2000cb28 	.word	0x2000cb28

0800f718 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f718:	b580      	push	{r7, lr}
 800f71a:	b086      	sub	sp, #24
 800f71c:	af00      	add	r7, sp, #0
 800f71e:	60f8      	str	r0, [r7, #12]
 800f720:	60b9      	str	r1, [r7, #8]
 800f722:	607a      	str	r2, [r7, #4]
 800f724:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f726:	2300      	movs	r3, #0
 800f728:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	68ba      	ldr	r2, [r7, #8]
 800f72e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	68fa      	ldr	r2, [r7, #12]
 800f734:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f736:	68ba      	ldr	r2, [r7, #8]
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	429a      	cmp	r2, r3
 800f73c:	d812      	bhi.n	800f764 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f73e:	687a      	ldr	r2, [r7, #4]
 800f740:	683b      	ldr	r3, [r7, #0]
 800f742:	1ad2      	subs	r2, r2, r3
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	699b      	ldr	r3, [r3, #24]
 800f748:	429a      	cmp	r2, r3
 800f74a:	d302      	bcc.n	800f752 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f74c:	2301      	movs	r3, #1
 800f74e:	617b      	str	r3, [r7, #20]
 800f750:	e01b      	b.n	800f78a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f752:	4b10      	ldr	r3, [pc, #64]	; (800f794 <prvInsertTimerInActiveList+0x7c>)
 800f754:	681a      	ldr	r2, [r3, #0]
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	3304      	adds	r3, #4
 800f75a:	4619      	mov	r1, r3
 800f75c:	4610      	mov	r0, r2
 800f75e:	f7fe f998 	bl	800da92 <vListInsert>
 800f762:	e012      	b.n	800f78a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f764:	687a      	ldr	r2, [r7, #4]
 800f766:	683b      	ldr	r3, [r7, #0]
 800f768:	429a      	cmp	r2, r3
 800f76a:	d206      	bcs.n	800f77a <prvInsertTimerInActiveList+0x62>
 800f76c:	68ba      	ldr	r2, [r7, #8]
 800f76e:	683b      	ldr	r3, [r7, #0]
 800f770:	429a      	cmp	r2, r3
 800f772:	d302      	bcc.n	800f77a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f774:	2301      	movs	r3, #1
 800f776:	617b      	str	r3, [r7, #20]
 800f778:	e007      	b.n	800f78a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f77a:	4b07      	ldr	r3, [pc, #28]	; (800f798 <prvInsertTimerInActiveList+0x80>)
 800f77c:	681a      	ldr	r2, [r3, #0]
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	3304      	adds	r3, #4
 800f782:	4619      	mov	r1, r3
 800f784:	4610      	mov	r0, r2
 800f786:	f7fe f984 	bl	800da92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f78a:	697b      	ldr	r3, [r7, #20]
}
 800f78c:	4618      	mov	r0, r3
 800f78e:	3718      	adds	r7, #24
 800f790:	46bd      	mov	sp, r7
 800f792:	bd80      	pop	{r7, pc}
 800f794:	2000cb1c 	.word	0x2000cb1c
 800f798:	2000cb18 	.word	0x2000cb18

0800f79c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b08e      	sub	sp, #56	; 0x38
 800f7a0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f7a2:	e0d0      	b.n	800f946 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	da1a      	bge.n	800f7e0 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f7aa:	1d3b      	adds	r3, r7, #4
 800f7ac:	3304      	adds	r3, #4
 800f7ae:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f7b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d10c      	bne.n	800f7d0 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800f7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7ba:	b672      	cpsid	i
 800f7bc:	f383 8811 	msr	BASEPRI, r3
 800f7c0:	f3bf 8f6f 	isb	sy
 800f7c4:	f3bf 8f4f 	dsb	sy
 800f7c8:	b662      	cpsie	i
 800f7ca:	61fb      	str	r3, [r7, #28]
}
 800f7cc:	bf00      	nop
 800f7ce:	e7fe      	b.n	800f7ce <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f7d6:	6850      	ldr	r0, [r2, #4]
 800f7d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f7da:	6892      	ldr	r2, [r2, #8]
 800f7dc:	4611      	mov	r1, r2
 800f7de:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	f2c0 80af 	blt.w	800f946 <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f7ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7ee:	695b      	ldr	r3, [r3, #20]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d004      	beq.n	800f7fe <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f7f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7f6:	3304      	adds	r3, #4
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	f7fe f983 	bl	800db04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f7fe:	463b      	mov	r3, r7
 800f800:	4618      	mov	r0, r3
 800f802:	f7ff ff69 	bl	800f6d8 <prvSampleTimeNow>
 800f806:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2b09      	cmp	r3, #9
 800f80c:	f200 809a 	bhi.w	800f944 <prvProcessReceivedCommands+0x1a8>
 800f810:	a201      	add	r2, pc, #4	; (adr r2, 800f818 <prvProcessReceivedCommands+0x7c>)
 800f812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f816:	bf00      	nop
 800f818:	0800f841 	.word	0x0800f841
 800f81c:	0800f841 	.word	0x0800f841
 800f820:	0800f841 	.word	0x0800f841
 800f824:	0800f8b9 	.word	0x0800f8b9
 800f828:	0800f8cd 	.word	0x0800f8cd
 800f82c:	0800f91b 	.word	0x0800f91b
 800f830:	0800f841 	.word	0x0800f841
 800f834:	0800f841 	.word	0x0800f841
 800f838:	0800f8b9 	.word	0x0800f8b9
 800f83c:	0800f8cd 	.word	0x0800f8cd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f842:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f846:	f043 0301 	orr.w	r3, r3, #1
 800f84a:	b2da      	uxtb	r2, r3
 800f84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f84e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f852:	68ba      	ldr	r2, [r7, #8]
 800f854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f856:	699b      	ldr	r3, [r3, #24]
 800f858:	18d1      	adds	r1, r2, r3
 800f85a:	68bb      	ldr	r3, [r7, #8]
 800f85c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f85e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f860:	f7ff ff5a 	bl	800f718 <prvInsertTimerInActiveList>
 800f864:	4603      	mov	r3, r0
 800f866:	2b00      	cmp	r3, #0
 800f868:	d06d      	beq.n	800f946 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f86a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f86c:	6a1b      	ldr	r3, [r3, #32]
 800f86e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f870:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f874:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f878:	f003 0304 	and.w	r3, r3, #4
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d062      	beq.n	800f946 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f880:	68ba      	ldr	r2, [r7, #8]
 800f882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f884:	699b      	ldr	r3, [r3, #24]
 800f886:	441a      	add	r2, r3
 800f888:	2300      	movs	r3, #0
 800f88a:	9300      	str	r3, [sp, #0]
 800f88c:	2300      	movs	r3, #0
 800f88e:	2100      	movs	r1, #0
 800f890:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f892:	f7ff fdff 	bl	800f494 <xTimerGenericCommand>
 800f896:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f898:	6a3b      	ldr	r3, [r7, #32]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d153      	bne.n	800f946 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800f89e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8a2:	b672      	cpsid	i
 800f8a4:	f383 8811 	msr	BASEPRI, r3
 800f8a8:	f3bf 8f6f 	isb	sy
 800f8ac:	f3bf 8f4f 	dsb	sy
 800f8b0:	b662      	cpsie	i
 800f8b2:	61bb      	str	r3, [r7, #24]
}
 800f8b4:	bf00      	nop
 800f8b6:	e7fe      	b.n	800f8b6 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f8be:	f023 0301 	bic.w	r3, r3, #1
 800f8c2:	b2da      	uxtb	r2, r3
 800f8c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800f8ca:	e03c      	b.n	800f946 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f8d2:	f043 0301 	orr.w	r3, r3, #1
 800f8d6:	b2da      	uxtb	r2, r3
 800f8d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f8de:	68ba      	ldr	r2, [r7, #8]
 800f8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8e2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8e6:	699b      	ldr	r3, [r3, #24]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d10c      	bne.n	800f906 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800f8ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8f0:	b672      	cpsid	i
 800f8f2:	f383 8811 	msr	BASEPRI, r3
 800f8f6:	f3bf 8f6f 	isb	sy
 800f8fa:	f3bf 8f4f 	dsb	sy
 800f8fe:	b662      	cpsie	i
 800f900:	617b      	str	r3, [r7, #20]
}
 800f902:	bf00      	nop
 800f904:	e7fe      	b.n	800f904 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f908:	699a      	ldr	r2, [r3, #24]
 800f90a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f90c:	18d1      	adds	r1, r2, r3
 800f90e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f912:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f914:	f7ff ff00 	bl	800f718 <prvInsertTimerInActiveList>
					break;
 800f918:	e015      	b.n	800f946 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f91a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f91c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f920:	f003 0302 	and.w	r3, r3, #2
 800f924:	2b00      	cmp	r3, #0
 800f926:	d103      	bne.n	800f930 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800f928:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f92a:	f000 fbc5 	bl	80100b8 <vPortFree>
 800f92e:	e00a      	b.n	800f946 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f932:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f936:	f023 0301 	bic.w	r3, r3, #1
 800f93a:	b2da      	uxtb	r2, r3
 800f93c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f93e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f942:	e000      	b.n	800f946 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800f944:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f946:	4b08      	ldr	r3, [pc, #32]	; (800f968 <prvProcessReceivedCommands+0x1cc>)
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	1d39      	adds	r1, r7, #4
 800f94c:	2200      	movs	r2, #0
 800f94e:	4618      	mov	r0, r3
 800f950:	f7fe fbb8 	bl	800e0c4 <xQueueReceive>
 800f954:	4603      	mov	r3, r0
 800f956:	2b00      	cmp	r3, #0
 800f958:	f47f af24 	bne.w	800f7a4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f95c:	bf00      	nop
 800f95e:	bf00      	nop
 800f960:	3730      	adds	r7, #48	; 0x30
 800f962:	46bd      	mov	sp, r7
 800f964:	bd80      	pop	{r7, pc}
 800f966:	bf00      	nop
 800f968:	2000cb20 	.word	0x2000cb20

0800f96c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b088      	sub	sp, #32
 800f970:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f972:	e04a      	b.n	800fa0a <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f974:	4b2e      	ldr	r3, [pc, #184]	; (800fa30 <prvSwitchTimerLists+0xc4>)
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	68db      	ldr	r3, [r3, #12]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f97e:	4b2c      	ldr	r3, [pc, #176]	; (800fa30 <prvSwitchTimerLists+0xc4>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	68db      	ldr	r3, [r3, #12]
 800f984:	68db      	ldr	r3, [r3, #12]
 800f986:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	3304      	adds	r3, #4
 800f98c:	4618      	mov	r0, r3
 800f98e:	f7fe f8b9 	bl	800db04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	6a1b      	ldr	r3, [r3, #32]
 800f996:	68f8      	ldr	r0, [r7, #12]
 800f998:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f9a0:	f003 0304 	and.w	r3, r3, #4
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d030      	beq.n	800fa0a <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	699b      	ldr	r3, [r3, #24]
 800f9ac:	693a      	ldr	r2, [r7, #16]
 800f9ae:	4413      	add	r3, r2
 800f9b0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f9b2:	68ba      	ldr	r2, [r7, #8]
 800f9b4:	693b      	ldr	r3, [r7, #16]
 800f9b6:	429a      	cmp	r2, r3
 800f9b8:	d90e      	bls.n	800f9d8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	68ba      	ldr	r2, [r7, #8]
 800f9be:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	68fa      	ldr	r2, [r7, #12]
 800f9c4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f9c6:	4b1a      	ldr	r3, [pc, #104]	; (800fa30 <prvSwitchTimerLists+0xc4>)
 800f9c8:	681a      	ldr	r2, [r3, #0]
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	3304      	adds	r3, #4
 800f9ce:	4619      	mov	r1, r3
 800f9d0:	4610      	mov	r0, r2
 800f9d2:	f7fe f85e 	bl	800da92 <vListInsert>
 800f9d6:	e018      	b.n	800fa0a <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f9d8:	2300      	movs	r3, #0
 800f9da:	9300      	str	r3, [sp, #0]
 800f9dc:	2300      	movs	r3, #0
 800f9de:	693a      	ldr	r2, [r7, #16]
 800f9e0:	2100      	movs	r1, #0
 800f9e2:	68f8      	ldr	r0, [r7, #12]
 800f9e4:	f7ff fd56 	bl	800f494 <xTimerGenericCommand>
 800f9e8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d10c      	bne.n	800fa0a <prvSwitchTimerLists+0x9e>
	__asm volatile
 800f9f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9f4:	b672      	cpsid	i
 800f9f6:	f383 8811 	msr	BASEPRI, r3
 800f9fa:	f3bf 8f6f 	isb	sy
 800f9fe:	f3bf 8f4f 	dsb	sy
 800fa02:	b662      	cpsie	i
 800fa04:	603b      	str	r3, [r7, #0]
}
 800fa06:	bf00      	nop
 800fa08:	e7fe      	b.n	800fa08 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fa0a:	4b09      	ldr	r3, [pc, #36]	; (800fa30 <prvSwitchTimerLists+0xc4>)
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d1af      	bne.n	800f974 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800fa14:	4b06      	ldr	r3, [pc, #24]	; (800fa30 <prvSwitchTimerLists+0xc4>)
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800fa1a:	4b06      	ldr	r3, [pc, #24]	; (800fa34 <prvSwitchTimerLists+0xc8>)
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	4a04      	ldr	r2, [pc, #16]	; (800fa30 <prvSwitchTimerLists+0xc4>)
 800fa20:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800fa22:	4a04      	ldr	r2, [pc, #16]	; (800fa34 <prvSwitchTimerLists+0xc8>)
 800fa24:	697b      	ldr	r3, [r7, #20]
 800fa26:	6013      	str	r3, [r2, #0]
}
 800fa28:	bf00      	nop
 800fa2a:	3718      	adds	r7, #24
 800fa2c:	46bd      	mov	sp, r7
 800fa2e:	bd80      	pop	{r7, pc}
 800fa30:	2000cb18 	.word	0x2000cb18
 800fa34:	2000cb1c 	.word	0x2000cb1c

0800fa38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800fa38:	b580      	push	{r7, lr}
 800fa3a:	b082      	sub	sp, #8
 800fa3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800fa3e:	f000 f945 	bl	800fccc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800fa42:	4b15      	ldr	r3, [pc, #84]	; (800fa98 <prvCheckForValidListAndQueue+0x60>)
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d120      	bne.n	800fa8c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800fa4a:	4814      	ldr	r0, [pc, #80]	; (800fa9c <prvCheckForValidListAndQueue+0x64>)
 800fa4c:	f7fd ffd0 	bl	800d9f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800fa50:	4813      	ldr	r0, [pc, #76]	; (800faa0 <prvCheckForValidListAndQueue+0x68>)
 800fa52:	f7fd ffcd 	bl	800d9f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800fa56:	4b13      	ldr	r3, [pc, #76]	; (800faa4 <prvCheckForValidListAndQueue+0x6c>)
 800fa58:	4a10      	ldr	r2, [pc, #64]	; (800fa9c <prvCheckForValidListAndQueue+0x64>)
 800fa5a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800fa5c:	4b12      	ldr	r3, [pc, #72]	; (800faa8 <prvCheckForValidListAndQueue+0x70>)
 800fa5e:	4a10      	ldr	r2, [pc, #64]	; (800faa0 <prvCheckForValidListAndQueue+0x68>)
 800fa60:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800fa62:	2300      	movs	r3, #0
 800fa64:	9300      	str	r3, [sp, #0]
 800fa66:	4b11      	ldr	r3, [pc, #68]	; (800faac <prvCheckForValidListAndQueue+0x74>)
 800fa68:	4a11      	ldr	r2, [pc, #68]	; (800fab0 <prvCheckForValidListAndQueue+0x78>)
 800fa6a:	2110      	movs	r1, #16
 800fa6c:	200a      	movs	r0, #10
 800fa6e:	f7fe f8dd 	bl	800dc2c <xQueueGenericCreateStatic>
 800fa72:	4603      	mov	r3, r0
 800fa74:	4a08      	ldr	r2, [pc, #32]	; (800fa98 <prvCheckForValidListAndQueue+0x60>)
 800fa76:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800fa78:	4b07      	ldr	r3, [pc, #28]	; (800fa98 <prvCheckForValidListAndQueue+0x60>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d005      	beq.n	800fa8c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fa80:	4b05      	ldr	r3, [pc, #20]	; (800fa98 <prvCheckForValidListAndQueue+0x60>)
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	490b      	ldr	r1, [pc, #44]	; (800fab4 <prvCheckForValidListAndQueue+0x7c>)
 800fa86:	4618      	mov	r0, r3
 800fa88:	f7fe fd12 	bl	800e4b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fa8c:	f000 f952 	bl	800fd34 <vPortExitCritical>
}
 800fa90:	bf00      	nop
 800fa92:	46bd      	mov	sp, r7
 800fa94:	bd80      	pop	{r7, pc}
 800fa96:	bf00      	nop
 800fa98:	2000cb20 	.word	0x2000cb20
 800fa9c:	2000caf0 	.word	0x2000caf0
 800faa0:	2000cb04 	.word	0x2000cb04
 800faa4:	2000cb18 	.word	0x2000cb18
 800faa8:	2000cb1c 	.word	0x2000cb1c
 800faac:	2000cbcc 	.word	0x2000cbcc
 800fab0:	2000cb2c 	.word	0x2000cb2c
 800fab4:	08023e4c 	.word	0x08023e4c

0800fab8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fab8:	b480      	push	{r7}
 800faba:	b085      	sub	sp, #20
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	60f8      	str	r0, [r7, #12]
 800fac0:	60b9      	str	r1, [r7, #8]
 800fac2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	3b04      	subs	r3, #4
 800fac8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800fad0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	3b04      	subs	r3, #4
 800fad6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fad8:	68bb      	ldr	r3, [r7, #8]
 800fada:	f023 0201 	bic.w	r2, r3, #1
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	3b04      	subs	r3, #4
 800fae6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fae8:	4a0c      	ldr	r2, [pc, #48]	; (800fb1c <pxPortInitialiseStack+0x64>)
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	3b14      	subs	r3, #20
 800faf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800faf4:	687a      	ldr	r2, [r7, #4]
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	3b04      	subs	r3, #4
 800fafe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	f06f 0202 	mvn.w	r2, #2
 800fb06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	3b20      	subs	r3, #32
 800fb0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800fb0e:	68fb      	ldr	r3, [r7, #12]
}
 800fb10:	4618      	mov	r0, r3
 800fb12:	3714      	adds	r7, #20
 800fb14:	46bd      	mov	sp, r7
 800fb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb1a:	4770      	bx	lr
 800fb1c:	0800fb21 	.word	0x0800fb21

0800fb20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fb20:	b480      	push	{r7}
 800fb22:	b085      	sub	sp, #20
 800fb24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fb26:	2300      	movs	r3, #0
 800fb28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fb2a:	4b14      	ldr	r3, [pc, #80]	; (800fb7c <prvTaskExitError+0x5c>)
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fb32:	d00c      	beq.n	800fb4e <prvTaskExitError+0x2e>
	__asm volatile
 800fb34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb38:	b672      	cpsid	i
 800fb3a:	f383 8811 	msr	BASEPRI, r3
 800fb3e:	f3bf 8f6f 	isb	sy
 800fb42:	f3bf 8f4f 	dsb	sy
 800fb46:	b662      	cpsie	i
 800fb48:	60fb      	str	r3, [r7, #12]
}
 800fb4a:	bf00      	nop
 800fb4c:	e7fe      	b.n	800fb4c <prvTaskExitError+0x2c>
	__asm volatile
 800fb4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb52:	b672      	cpsid	i
 800fb54:	f383 8811 	msr	BASEPRI, r3
 800fb58:	f3bf 8f6f 	isb	sy
 800fb5c:	f3bf 8f4f 	dsb	sy
 800fb60:	b662      	cpsie	i
 800fb62:	60bb      	str	r3, [r7, #8]
}
 800fb64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800fb66:	bf00      	nop
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d0fc      	beq.n	800fb68 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fb6e:	bf00      	nop
 800fb70:	bf00      	nop
 800fb72:	3714      	adds	r7, #20
 800fb74:	46bd      	mov	sp, r7
 800fb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7a:	4770      	bx	lr
 800fb7c:	2000009c 	.word	0x2000009c

0800fb80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fb80:	4b07      	ldr	r3, [pc, #28]	; (800fba0 <pxCurrentTCBConst2>)
 800fb82:	6819      	ldr	r1, [r3, #0]
 800fb84:	6808      	ldr	r0, [r1, #0]
 800fb86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb8a:	f380 8809 	msr	PSP, r0
 800fb8e:	f3bf 8f6f 	isb	sy
 800fb92:	f04f 0000 	mov.w	r0, #0
 800fb96:	f380 8811 	msr	BASEPRI, r0
 800fb9a:	4770      	bx	lr
 800fb9c:	f3af 8000 	nop.w

0800fba0 <pxCurrentTCBConst2>:
 800fba0:	2000c5f0 	.word	0x2000c5f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800fba4:	bf00      	nop
 800fba6:	bf00      	nop

0800fba8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800fba8:	4808      	ldr	r0, [pc, #32]	; (800fbcc <prvPortStartFirstTask+0x24>)
 800fbaa:	6800      	ldr	r0, [r0, #0]
 800fbac:	6800      	ldr	r0, [r0, #0]
 800fbae:	f380 8808 	msr	MSP, r0
 800fbb2:	f04f 0000 	mov.w	r0, #0
 800fbb6:	f380 8814 	msr	CONTROL, r0
 800fbba:	b662      	cpsie	i
 800fbbc:	b661      	cpsie	f
 800fbbe:	f3bf 8f4f 	dsb	sy
 800fbc2:	f3bf 8f6f 	isb	sy
 800fbc6:	df00      	svc	0
 800fbc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800fbca:	bf00      	nop
 800fbcc:	e000ed08 	.word	0xe000ed08

0800fbd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b084      	sub	sp, #16
 800fbd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fbd6:	4b37      	ldr	r3, [pc, #220]	; (800fcb4 <xPortStartScheduler+0xe4>)
 800fbd8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	781b      	ldrb	r3, [r3, #0]
 800fbde:	b2db      	uxtb	r3, r3
 800fbe0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	22ff      	movs	r2, #255	; 0xff
 800fbe6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	781b      	ldrb	r3, [r3, #0]
 800fbec:	b2db      	uxtb	r3, r3
 800fbee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fbf0:	78fb      	ldrb	r3, [r7, #3]
 800fbf2:	b2db      	uxtb	r3, r3
 800fbf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800fbf8:	b2da      	uxtb	r2, r3
 800fbfa:	4b2f      	ldr	r3, [pc, #188]	; (800fcb8 <xPortStartScheduler+0xe8>)
 800fbfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fbfe:	4b2f      	ldr	r3, [pc, #188]	; (800fcbc <xPortStartScheduler+0xec>)
 800fc00:	2207      	movs	r2, #7
 800fc02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fc04:	e009      	b.n	800fc1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800fc06:	4b2d      	ldr	r3, [pc, #180]	; (800fcbc <xPortStartScheduler+0xec>)
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	3b01      	subs	r3, #1
 800fc0c:	4a2b      	ldr	r2, [pc, #172]	; (800fcbc <xPortStartScheduler+0xec>)
 800fc0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fc10:	78fb      	ldrb	r3, [r7, #3]
 800fc12:	b2db      	uxtb	r3, r3
 800fc14:	005b      	lsls	r3, r3, #1
 800fc16:	b2db      	uxtb	r3, r3
 800fc18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fc1a:	78fb      	ldrb	r3, [r7, #3]
 800fc1c:	b2db      	uxtb	r3, r3
 800fc1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc22:	2b80      	cmp	r3, #128	; 0x80
 800fc24:	d0ef      	beq.n	800fc06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fc26:	4b25      	ldr	r3, [pc, #148]	; (800fcbc <xPortStartScheduler+0xec>)
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	f1c3 0307 	rsb	r3, r3, #7
 800fc2e:	2b04      	cmp	r3, #4
 800fc30:	d00c      	beq.n	800fc4c <xPortStartScheduler+0x7c>
	__asm volatile
 800fc32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc36:	b672      	cpsid	i
 800fc38:	f383 8811 	msr	BASEPRI, r3
 800fc3c:	f3bf 8f6f 	isb	sy
 800fc40:	f3bf 8f4f 	dsb	sy
 800fc44:	b662      	cpsie	i
 800fc46:	60bb      	str	r3, [r7, #8]
}
 800fc48:	bf00      	nop
 800fc4a:	e7fe      	b.n	800fc4a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fc4c:	4b1b      	ldr	r3, [pc, #108]	; (800fcbc <xPortStartScheduler+0xec>)
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	021b      	lsls	r3, r3, #8
 800fc52:	4a1a      	ldr	r2, [pc, #104]	; (800fcbc <xPortStartScheduler+0xec>)
 800fc54:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fc56:	4b19      	ldr	r3, [pc, #100]	; (800fcbc <xPortStartScheduler+0xec>)
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800fc5e:	4a17      	ldr	r2, [pc, #92]	; (800fcbc <xPortStartScheduler+0xec>)
 800fc60:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	b2da      	uxtb	r2, r3
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fc6a:	4b15      	ldr	r3, [pc, #84]	; (800fcc0 <xPortStartScheduler+0xf0>)
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	4a14      	ldr	r2, [pc, #80]	; (800fcc0 <xPortStartScheduler+0xf0>)
 800fc70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800fc74:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fc76:	4b12      	ldr	r3, [pc, #72]	; (800fcc0 <xPortStartScheduler+0xf0>)
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	4a11      	ldr	r2, [pc, #68]	; (800fcc0 <xPortStartScheduler+0xf0>)
 800fc7c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800fc80:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fc82:	f000 f8dd 	bl	800fe40 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fc86:	4b0f      	ldr	r3, [pc, #60]	; (800fcc4 <xPortStartScheduler+0xf4>)
 800fc88:	2200      	movs	r2, #0
 800fc8a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fc8c:	f000 f8fc 	bl	800fe88 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fc90:	4b0d      	ldr	r3, [pc, #52]	; (800fcc8 <xPortStartScheduler+0xf8>)
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	4a0c      	ldr	r2, [pc, #48]	; (800fcc8 <xPortStartScheduler+0xf8>)
 800fc96:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800fc9a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fc9c:	f7ff ff84 	bl	800fba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fca0:	f7ff f828 	bl	800ecf4 <vTaskSwitchContext>
	prvTaskExitError();
 800fca4:	f7ff ff3c 	bl	800fb20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fca8:	2300      	movs	r3, #0
}
 800fcaa:	4618      	mov	r0, r3
 800fcac:	3710      	adds	r7, #16
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	bd80      	pop	{r7, pc}
 800fcb2:	bf00      	nop
 800fcb4:	e000e400 	.word	0xe000e400
 800fcb8:	2000cc1c 	.word	0x2000cc1c
 800fcbc:	2000cc20 	.word	0x2000cc20
 800fcc0:	e000ed20 	.word	0xe000ed20
 800fcc4:	2000009c 	.word	0x2000009c
 800fcc8:	e000ef34 	.word	0xe000ef34

0800fccc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fccc:	b480      	push	{r7}
 800fcce:	b083      	sub	sp, #12
 800fcd0:	af00      	add	r7, sp, #0
	__asm volatile
 800fcd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcd6:	b672      	cpsid	i
 800fcd8:	f383 8811 	msr	BASEPRI, r3
 800fcdc:	f3bf 8f6f 	isb	sy
 800fce0:	f3bf 8f4f 	dsb	sy
 800fce4:	b662      	cpsie	i
 800fce6:	607b      	str	r3, [r7, #4]
}
 800fce8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fcea:	4b10      	ldr	r3, [pc, #64]	; (800fd2c <vPortEnterCritical+0x60>)
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	3301      	adds	r3, #1
 800fcf0:	4a0e      	ldr	r2, [pc, #56]	; (800fd2c <vPortEnterCritical+0x60>)
 800fcf2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fcf4:	4b0d      	ldr	r3, [pc, #52]	; (800fd2c <vPortEnterCritical+0x60>)
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	2b01      	cmp	r3, #1
 800fcfa:	d111      	bne.n	800fd20 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fcfc:	4b0c      	ldr	r3, [pc, #48]	; (800fd30 <vPortEnterCritical+0x64>)
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	b2db      	uxtb	r3, r3
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d00c      	beq.n	800fd20 <vPortEnterCritical+0x54>
	__asm volatile
 800fd06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd0a:	b672      	cpsid	i
 800fd0c:	f383 8811 	msr	BASEPRI, r3
 800fd10:	f3bf 8f6f 	isb	sy
 800fd14:	f3bf 8f4f 	dsb	sy
 800fd18:	b662      	cpsie	i
 800fd1a:	603b      	str	r3, [r7, #0]
}
 800fd1c:	bf00      	nop
 800fd1e:	e7fe      	b.n	800fd1e <vPortEnterCritical+0x52>
	}
}
 800fd20:	bf00      	nop
 800fd22:	370c      	adds	r7, #12
 800fd24:	46bd      	mov	sp, r7
 800fd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd2a:	4770      	bx	lr
 800fd2c:	2000009c 	.word	0x2000009c
 800fd30:	e000ed04 	.word	0xe000ed04

0800fd34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fd34:	b480      	push	{r7}
 800fd36:	b083      	sub	sp, #12
 800fd38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fd3a:	4b13      	ldr	r3, [pc, #76]	; (800fd88 <vPortExitCritical+0x54>)
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d10c      	bne.n	800fd5c <vPortExitCritical+0x28>
	__asm volatile
 800fd42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd46:	b672      	cpsid	i
 800fd48:	f383 8811 	msr	BASEPRI, r3
 800fd4c:	f3bf 8f6f 	isb	sy
 800fd50:	f3bf 8f4f 	dsb	sy
 800fd54:	b662      	cpsie	i
 800fd56:	607b      	str	r3, [r7, #4]
}
 800fd58:	bf00      	nop
 800fd5a:	e7fe      	b.n	800fd5a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800fd5c:	4b0a      	ldr	r3, [pc, #40]	; (800fd88 <vPortExitCritical+0x54>)
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	3b01      	subs	r3, #1
 800fd62:	4a09      	ldr	r2, [pc, #36]	; (800fd88 <vPortExitCritical+0x54>)
 800fd64:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fd66:	4b08      	ldr	r3, [pc, #32]	; (800fd88 <vPortExitCritical+0x54>)
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d105      	bne.n	800fd7a <vPortExitCritical+0x46>
 800fd6e:	2300      	movs	r3, #0
 800fd70:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	f383 8811 	msr	BASEPRI, r3
}
 800fd78:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fd7a:	bf00      	nop
 800fd7c:	370c      	adds	r7, #12
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd84:	4770      	bx	lr
 800fd86:	bf00      	nop
 800fd88:	2000009c 	.word	0x2000009c
 800fd8c:	00000000 	.word	0x00000000

0800fd90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fd90:	f3ef 8009 	mrs	r0, PSP
 800fd94:	f3bf 8f6f 	isb	sy
 800fd98:	4b15      	ldr	r3, [pc, #84]	; (800fdf0 <pxCurrentTCBConst>)
 800fd9a:	681a      	ldr	r2, [r3, #0]
 800fd9c:	f01e 0f10 	tst.w	lr, #16
 800fda0:	bf08      	it	eq
 800fda2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fda6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdaa:	6010      	str	r0, [r2, #0]
 800fdac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fdb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800fdb4:	b672      	cpsid	i
 800fdb6:	f380 8811 	msr	BASEPRI, r0
 800fdba:	f3bf 8f4f 	dsb	sy
 800fdbe:	f3bf 8f6f 	isb	sy
 800fdc2:	b662      	cpsie	i
 800fdc4:	f7fe ff96 	bl	800ecf4 <vTaskSwitchContext>
 800fdc8:	f04f 0000 	mov.w	r0, #0
 800fdcc:	f380 8811 	msr	BASEPRI, r0
 800fdd0:	bc09      	pop	{r0, r3}
 800fdd2:	6819      	ldr	r1, [r3, #0]
 800fdd4:	6808      	ldr	r0, [r1, #0]
 800fdd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdda:	f01e 0f10 	tst.w	lr, #16
 800fdde:	bf08      	it	eq
 800fde0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fde4:	f380 8809 	msr	PSP, r0
 800fde8:	f3bf 8f6f 	isb	sy
 800fdec:	4770      	bx	lr
 800fdee:	bf00      	nop

0800fdf0 <pxCurrentTCBConst>:
 800fdf0:	2000c5f0 	.word	0x2000c5f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fdf4:	bf00      	nop
 800fdf6:	bf00      	nop

0800fdf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b082      	sub	sp, #8
 800fdfc:	af00      	add	r7, sp, #0
	__asm volatile
 800fdfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe02:	b672      	cpsid	i
 800fe04:	f383 8811 	msr	BASEPRI, r3
 800fe08:	f3bf 8f6f 	isb	sy
 800fe0c:	f3bf 8f4f 	dsb	sy
 800fe10:	b662      	cpsie	i
 800fe12:	607b      	str	r3, [r7, #4]
}
 800fe14:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fe16:	f7fe feb1 	bl	800eb7c <xTaskIncrementTick>
 800fe1a:	4603      	mov	r3, r0
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d003      	beq.n	800fe28 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fe20:	4b06      	ldr	r3, [pc, #24]	; (800fe3c <SysTick_Handler+0x44>)
 800fe22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe26:	601a      	str	r2, [r3, #0]
 800fe28:	2300      	movs	r3, #0
 800fe2a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fe2c:	683b      	ldr	r3, [r7, #0]
 800fe2e:	f383 8811 	msr	BASEPRI, r3
}
 800fe32:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fe34:	bf00      	nop
 800fe36:	3708      	adds	r7, #8
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	bd80      	pop	{r7, pc}
 800fe3c:	e000ed04 	.word	0xe000ed04

0800fe40 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fe40:	b480      	push	{r7}
 800fe42:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fe44:	4b0b      	ldr	r3, [pc, #44]	; (800fe74 <vPortSetupTimerInterrupt+0x34>)
 800fe46:	2200      	movs	r2, #0
 800fe48:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fe4a:	4b0b      	ldr	r3, [pc, #44]	; (800fe78 <vPortSetupTimerInterrupt+0x38>)
 800fe4c:	2200      	movs	r2, #0
 800fe4e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fe50:	4b0a      	ldr	r3, [pc, #40]	; (800fe7c <vPortSetupTimerInterrupt+0x3c>)
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	4a0a      	ldr	r2, [pc, #40]	; (800fe80 <vPortSetupTimerInterrupt+0x40>)
 800fe56:	fba2 2303 	umull	r2, r3, r2, r3
 800fe5a:	099b      	lsrs	r3, r3, #6
 800fe5c:	4a09      	ldr	r2, [pc, #36]	; (800fe84 <vPortSetupTimerInterrupt+0x44>)
 800fe5e:	3b01      	subs	r3, #1
 800fe60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fe62:	4b04      	ldr	r3, [pc, #16]	; (800fe74 <vPortSetupTimerInterrupt+0x34>)
 800fe64:	2207      	movs	r2, #7
 800fe66:	601a      	str	r2, [r3, #0]
}
 800fe68:	bf00      	nop
 800fe6a:	46bd      	mov	sp, r7
 800fe6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe70:	4770      	bx	lr
 800fe72:	bf00      	nop
 800fe74:	e000e010 	.word	0xe000e010
 800fe78:	e000e018 	.word	0xe000e018
 800fe7c:	20000004 	.word	0x20000004
 800fe80:	10624dd3 	.word	0x10624dd3
 800fe84:	e000e014 	.word	0xe000e014

0800fe88 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fe88:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fe98 <vPortEnableVFP+0x10>
 800fe8c:	6801      	ldr	r1, [r0, #0]
 800fe8e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fe92:	6001      	str	r1, [r0, #0]
 800fe94:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fe96:	bf00      	nop
 800fe98:	e000ed88 	.word	0xe000ed88

0800fe9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fe9c:	b480      	push	{r7}
 800fe9e:	b085      	sub	sp, #20
 800fea0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fea2:	f3ef 8305 	mrs	r3, IPSR
 800fea6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	2b0f      	cmp	r3, #15
 800feac:	d916      	bls.n	800fedc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800feae:	4a19      	ldr	r2, [pc, #100]	; (800ff14 <vPortValidateInterruptPriority+0x78>)
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	4413      	add	r3, r2
 800feb4:	781b      	ldrb	r3, [r3, #0]
 800feb6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800feb8:	4b17      	ldr	r3, [pc, #92]	; (800ff18 <vPortValidateInterruptPriority+0x7c>)
 800feba:	781b      	ldrb	r3, [r3, #0]
 800febc:	7afa      	ldrb	r2, [r7, #11]
 800febe:	429a      	cmp	r2, r3
 800fec0:	d20c      	bcs.n	800fedc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800fec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fec6:	b672      	cpsid	i
 800fec8:	f383 8811 	msr	BASEPRI, r3
 800fecc:	f3bf 8f6f 	isb	sy
 800fed0:	f3bf 8f4f 	dsb	sy
 800fed4:	b662      	cpsie	i
 800fed6:	607b      	str	r3, [r7, #4]
}
 800fed8:	bf00      	nop
 800feda:	e7fe      	b.n	800feda <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fedc:	4b0f      	ldr	r3, [pc, #60]	; (800ff1c <vPortValidateInterruptPriority+0x80>)
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800fee4:	4b0e      	ldr	r3, [pc, #56]	; (800ff20 <vPortValidateInterruptPriority+0x84>)
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	429a      	cmp	r2, r3
 800feea:	d90c      	bls.n	800ff06 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800feec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fef0:	b672      	cpsid	i
 800fef2:	f383 8811 	msr	BASEPRI, r3
 800fef6:	f3bf 8f6f 	isb	sy
 800fefa:	f3bf 8f4f 	dsb	sy
 800fefe:	b662      	cpsie	i
 800ff00:	603b      	str	r3, [r7, #0]
}
 800ff02:	bf00      	nop
 800ff04:	e7fe      	b.n	800ff04 <vPortValidateInterruptPriority+0x68>
	}
 800ff06:	bf00      	nop
 800ff08:	3714      	adds	r7, #20
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff10:	4770      	bx	lr
 800ff12:	bf00      	nop
 800ff14:	e000e3f0 	.word	0xe000e3f0
 800ff18:	2000cc1c 	.word	0x2000cc1c
 800ff1c:	e000ed0c 	.word	0xe000ed0c
 800ff20:	2000cc20 	.word	0x2000cc20

0800ff24 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b08a      	sub	sp, #40	; 0x28
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ff30:	f7fe fd66 	bl	800ea00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ff34:	4b5b      	ldr	r3, [pc, #364]	; (80100a4 <pvPortMalloc+0x180>)
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d101      	bne.n	800ff40 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ff3c:	f000 f91a 	bl	8010174 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ff40:	4b59      	ldr	r3, [pc, #356]	; (80100a8 <pvPortMalloc+0x184>)
 800ff42:	681a      	ldr	r2, [r3, #0]
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	4013      	ands	r3, r2
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	f040 8092 	bne.w	8010072 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d01f      	beq.n	800ff94 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800ff54:	2208      	movs	r2, #8
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	4413      	add	r3, r2
 800ff5a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	f003 0307 	and.w	r3, r3, #7
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d016      	beq.n	800ff94 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	f023 0307 	bic.w	r3, r3, #7
 800ff6c:	3308      	adds	r3, #8
 800ff6e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	f003 0307 	and.w	r3, r3, #7
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d00c      	beq.n	800ff94 <pvPortMalloc+0x70>
	__asm volatile
 800ff7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff7e:	b672      	cpsid	i
 800ff80:	f383 8811 	msr	BASEPRI, r3
 800ff84:	f3bf 8f6f 	isb	sy
 800ff88:	f3bf 8f4f 	dsb	sy
 800ff8c:	b662      	cpsie	i
 800ff8e:	617b      	str	r3, [r7, #20]
}
 800ff90:	bf00      	nop
 800ff92:	e7fe      	b.n	800ff92 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d06b      	beq.n	8010072 <pvPortMalloc+0x14e>
 800ff9a:	4b44      	ldr	r3, [pc, #272]	; (80100ac <pvPortMalloc+0x188>)
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	687a      	ldr	r2, [r7, #4]
 800ffa0:	429a      	cmp	r2, r3
 800ffa2:	d866      	bhi.n	8010072 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ffa4:	4b42      	ldr	r3, [pc, #264]	; (80100b0 <pvPortMalloc+0x18c>)
 800ffa6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ffa8:	4b41      	ldr	r3, [pc, #260]	; (80100b0 <pvPortMalloc+0x18c>)
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ffae:	e004      	b.n	800ffba <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800ffb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ffb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ffba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffbc:	685b      	ldr	r3, [r3, #4]
 800ffbe:	687a      	ldr	r2, [r7, #4]
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	d903      	bls.n	800ffcc <pvPortMalloc+0xa8>
 800ffc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d1f1      	bne.n	800ffb0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ffcc:	4b35      	ldr	r3, [pc, #212]	; (80100a4 <pvPortMalloc+0x180>)
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ffd2:	429a      	cmp	r2, r3
 800ffd4:	d04d      	beq.n	8010072 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ffd6:	6a3b      	ldr	r3, [r7, #32]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	2208      	movs	r2, #8
 800ffdc:	4413      	add	r3, r2
 800ffde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ffe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffe2:	681a      	ldr	r2, [r3, #0]
 800ffe4:	6a3b      	ldr	r3, [r7, #32]
 800ffe6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ffe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffea:	685a      	ldr	r2, [r3, #4]
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	1ad2      	subs	r2, r2, r3
 800fff0:	2308      	movs	r3, #8
 800fff2:	005b      	lsls	r3, r3, #1
 800fff4:	429a      	cmp	r2, r3
 800fff6:	d921      	bls.n	801003c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	4413      	add	r3, r2
 800fffe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010000:	69bb      	ldr	r3, [r7, #24]
 8010002:	f003 0307 	and.w	r3, r3, #7
 8010006:	2b00      	cmp	r3, #0
 8010008:	d00c      	beq.n	8010024 <pvPortMalloc+0x100>
	__asm volatile
 801000a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801000e:	b672      	cpsid	i
 8010010:	f383 8811 	msr	BASEPRI, r3
 8010014:	f3bf 8f6f 	isb	sy
 8010018:	f3bf 8f4f 	dsb	sy
 801001c:	b662      	cpsie	i
 801001e:	613b      	str	r3, [r7, #16]
}
 8010020:	bf00      	nop
 8010022:	e7fe      	b.n	8010022 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010026:	685a      	ldr	r2, [r3, #4]
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	1ad2      	subs	r2, r2, r3
 801002c:	69bb      	ldr	r3, [r7, #24]
 801002e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010032:	687a      	ldr	r2, [r7, #4]
 8010034:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010036:	69b8      	ldr	r0, [r7, #24]
 8010038:	f000 f8fe 	bl	8010238 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801003c:	4b1b      	ldr	r3, [pc, #108]	; (80100ac <pvPortMalloc+0x188>)
 801003e:	681a      	ldr	r2, [r3, #0]
 8010040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010042:	685b      	ldr	r3, [r3, #4]
 8010044:	1ad3      	subs	r3, r2, r3
 8010046:	4a19      	ldr	r2, [pc, #100]	; (80100ac <pvPortMalloc+0x188>)
 8010048:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801004a:	4b18      	ldr	r3, [pc, #96]	; (80100ac <pvPortMalloc+0x188>)
 801004c:	681a      	ldr	r2, [r3, #0]
 801004e:	4b19      	ldr	r3, [pc, #100]	; (80100b4 <pvPortMalloc+0x190>)
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	429a      	cmp	r2, r3
 8010054:	d203      	bcs.n	801005e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010056:	4b15      	ldr	r3, [pc, #84]	; (80100ac <pvPortMalloc+0x188>)
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	4a16      	ldr	r2, [pc, #88]	; (80100b4 <pvPortMalloc+0x190>)
 801005c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801005e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010060:	685a      	ldr	r2, [r3, #4]
 8010062:	4b11      	ldr	r3, [pc, #68]	; (80100a8 <pvPortMalloc+0x184>)
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	431a      	orrs	r2, r3
 8010068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801006a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801006c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801006e:	2200      	movs	r2, #0
 8010070:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010072:	f7fe fcd3 	bl	800ea1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010076:	69fb      	ldr	r3, [r7, #28]
 8010078:	f003 0307 	and.w	r3, r3, #7
 801007c:	2b00      	cmp	r3, #0
 801007e:	d00c      	beq.n	801009a <pvPortMalloc+0x176>
	__asm volatile
 8010080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010084:	b672      	cpsid	i
 8010086:	f383 8811 	msr	BASEPRI, r3
 801008a:	f3bf 8f6f 	isb	sy
 801008e:	f3bf 8f4f 	dsb	sy
 8010092:	b662      	cpsie	i
 8010094:	60fb      	str	r3, [r7, #12]
}
 8010096:	bf00      	nop
 8010098:	e7fe      	b.n	8010098 <pvPortMalloc+0x174>
	return pvReturn;
 801009a:	69fb      	ldr	r3, [r7, #28]
}
 801009c:	4618      	mov	r0, r3
 801009e:	3728      	adds	r7, #40	; 0x28
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bd80      	pop	{r7, pc}
 80100a4:	2001082c 	.word	0x2001082c
 80100a8:	20010838 	.word	0x20010838
 80100ac:	20010830 	.word	0x20010830
 80100b0:	20010824 	.word	0x20010824
 80100b4:	20010834 	.word	0x20010834

080100b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b086      	sub	sp, #24
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d04c      	beq.n	8010164 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80100ca:	2308      	movs	r3, #8
 80100cc:	425b      	negs	r3, r3
 80100ce:	697a      	ldr	r2, [r7, #20]
 80100d0:	4413      	add	r3, r2
 80100d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80100d4:	697b      	ldr	r3, [r7, #20]
 80100d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80100d8:	693b      	ldr	r3, [r7, #16]
 80100da:	685a      	ldr	r2, [r3, #4]
 80100dc:	4b23      	ldr	r3, [pc, #140]	; (801016c <vPortFree+0xb4>)
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	4013      	ands	r3, r2
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d10c      	bne.n	8010100 <vPortFree+0x48>
	__asm volatile
 80100e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100ea:	b672      	cpsid	i
 80100ec:	f383 8811 	msr	BASEPRI, r3
 80100f0:	f3bf 8f6f 	isb	sy
 80100f4:	f3bf 8f4f 	dsb	sy
 80100f8:	b662      	cpsie	i
 80100fa:	60fb      	str	r3, [r7, #12]
}
 80100fc:	bf00      	nop
 80100fe:	e7fe      	b.n	80100fe <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010100:	693b      	ldr	r3, [r7, #16]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d00c      	beq.n	8010122 <vPortFree+0x6a>
	__asm volatile
 8010108:	f04f 0350 	mov.w	r3, #80	; 0x50
 801010c:	b672      	cpsid	i
 801010e:	f383 8811 	msr	BASEPRI, r3
 8010112:	f3bf 8f6f 	isb	sy
 8010116:	f3bf 8f4f 	dsb	sy
 801011a:	b662      	cpsie	i
 801011c:	60bb      	str	r3, [r7, #8]
}
 801011e:	bf00      	nop
 8010120:	e7fe      	b.n	8010120 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010122:	693b      	ldr	r3, [r7, #16]
 8010124:	685a      	ldr	r2, [r3, #4]
 8010126:	4b11      	ldr	r3, [pc, #68]	; (801016c <vPortFree+0xb4>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	4013      	ands	r3, r2
 801012c:	2b00      	cmp	r3, #0
 801012e:	d019      	beq.n	8010164 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010130:	693b      	ldr	r3, [r7, #16]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d115      	bne.n	8010164 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010138:	693b      	ldr	r3, [r7, #16]
 801013a:	685a      	ldr	r2, [r3, #4]
 801013c:	4b0b      	ldr	r3, [pc, #44]	; (801016c <vPortFree+0xb4>)
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	43db      	mvns	r3, r3
 8010142:	401a      	ands	r2, r3
 8010144:	693b      	ldr	r3, [r7, #16]
 8010146:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010148:	f7fe fc5a 	bl	800ea00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801014c:	693b      	ldr	r3, [r7, #16]
 801014e:	685a      	ldr	r2, [r3, #4]
 8010150:	4b07      	ldr	r3, [pc, #28]	; (8010170 <vPortFree+0xb8>)
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	4413      	add	r3, r2
 8010156:	4a06      	ldr	r2, [pc, #24]	; (8010170 <vPortFree+0xb8>)
 8010158:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801015a:	6938      	ldr	r0, [r7, #16]
 801015c:	f000 f86c 	bl	8010238 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8010160:	f7fe fc5c 	bl	800ea1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010164:	bf00      	nop
 8010166:	3718      	adds	r7, #24
 8010168:	46bd      	mov	sp, r7
 801016a:	bd80      	pop	{r7, pc}
 801016c:	20010838 	.word	0x20010838
 8010170:	20010830 	.word	0x20010830

08010174 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010174:	b480      	push	{r7}
 8010176:	b085      	sub	sp, #20
 8010178:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801017a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801017e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010180:	4b27      	ldr	r3, [pc, #156]	; (8010220 <prvHeapInit+0xac>)
 8010182:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	f003 0307 	and.w	r3, r3, #7
 801018a:	2b00      	cmp	r3, #0
 801018c:	d00c      	beq.n	80101a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	3307      	adds	r3, #7
 8010192:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	f023 0307 	bic.w	r3, r3, #7
 801019a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801019c:	68ba      	ldr	r2, [r7, #8]
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	1ad3      	subs	r3, r2, r3
 80101a2:	4a1f      	ldr	r2, [pc, #124]	; (8010220 <prvHeapInit+0xac>)
 80101a4:	4413      	add	r3, r2
 80101a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80101ac:	4a1d      	ldr	r2, [pc, #116]	; (8010224 <prvHeapInit+0xb0>)
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80101b2:	4b1c      	ldr	r3, [pc, #112]	; (8010224 <prvHeapInit+0xb0>)
 80101b4:	2200      	movs	r2, #0
 80101b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	68ba      	ldr	r2, [r7, #8]
 80101bc:	4413      	add	r3, r2
 80101be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80101c0:	2208      	movs	r2, #8
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	1a9b      	subs	r3, r3, r2
 80101c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	f023 0307 	bic.w	r3, r3, #7
 80101ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	4a15      	ldr	r2, [pc, #84]	; (8010228 <prvHeapInit+0xb4>)
 80101d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80101d6:	4b14      	ldr	r3, [pc, #80]	; (8010228 <prvHeapInit+0xb4>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	2200      	movs	r2, #0
 80101dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80101de:	4b12      	ldr	r3, [pc, #72]	; (8010228 <prvHeapInit+0xb4>)
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	2200      	movs	r2, #0
 80101e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	68fa      	ldr	r2, [r7, #12]
 80101ee:	1ad2      	subs	r2, r2, r3
 80101f0:	683b      	ldr	r3, [r7, #0]
 80101f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80101f4:	4b0c      	ldr	r3, [pc, #48]	; (8010228 <prvHeapInit+0xb4>)
 80101f6:	681a      	ldr	r2, [r3, #0]
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80101fc:	683b      	ldr	r3, [r7, #0]
 80101fe:	685b      	ldr	r3, [r3, #4]
 8010200:	4a0a      	ldr	r2, [pc, #40]	; (801022c <prvHeapInit+0xb8>)
 8010202:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010204:	683b      	ldr	r3, [r7, #0]
 8010206:	685b      	ldr	r3, [r3, #4]
 8010208:	4a09      	ldr	r2, [pc, #36]	; (8010230 <prvHeapInit+0xbc>)
 801020a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801020c:	4b09      	ldr	r3, [pc, #36]	; (8010234 <prvHeapInit+0xc0>)
 801020e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010212:	601a      	str	r2, [r3, #0]
}
 8010214:	bf00      	nop
 8010216:	3714      	adds	r7, #20
 8010218:	46bd      	mov	sp, r7
 801021a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801021e:	4770      	bx	lr
 8010220:	2000cc24 	.word	0x2000cc24
 8010224:	20010824 	.word	0x20010824
 8010228:	2001082c 	.word	0x2001082c
 801022c:	20010834 	.word	0x20010834
 8010230:	20010830 	.word	0x20010830
 8010234:	20010838 	.word	0x20010838

08010238 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010238:	b480      	push	{r7}
 801023a:	b085      	sub	sp, #20
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010240:	4b28      	ldr	r3, [pc, #160]	; (80102e4 <prvInsertBlockIntoFreeList+0xac>)
 8010242:	60fb      	str	r3, [r7, #12]
 8010244:	e002      	b.n	801024c <prvInsertBlockIntoFreeList+0x14>
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	60fb      	str	r3, [r7, #12]
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	687a      	ldr	r2, [r7, #4]
 8010252:	429a      	cmp	r2, r3
 8010254:	d8f7      	bhi.n	8010246 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	685b      	ldr	r3, [r3, #4]
 801025e:	68ba      	ldr	r2, [r7, #8]
 8010260:	4413      	add	r3, r2
 8010262:	687a      	ldr	r2, [r7, #4]
 8010264:	429a      	cmp	r2, r3
 8010266:	d108      	bne.n	801027a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	685a      	ldr	r2, [r3, #4]
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	685b      	ldr	r3, [r3, #4]
 8010270:	441a      	add	r2, r3
 8010272:	68fb      	ldr	r3, [r7, #12]
 8010274:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	685b      	ldr	r3, [r3, #4]
 8010282:	68ba      	ldr	r2, [r7, #8]
 8010284:	441a      	add	r2, r3
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	429a      	cmp	r2, r3
 801028c:	d118      	bne.n	80102c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	681a      	ldr	r2, [r3, #0]
 8010292:	4b15      	ldr	r3, [pc, #84]	; (80102e8 <prvInsertBlockIntoFreeList+0xb0>)
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	429a      	cmp	r2, r3
 8010298:	d00d      	beq.n	80102b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	685a      	ldr	r2, [r3, #4]
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	685b      	ldr	r3, [r3, #4]
 80102a4:	441a      	add	r2, r3
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	681a      	ldr	r2, [r3, #0]
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	601a      	str	r2, [r3, #0]
 80102b4:	e008      	b.n	80102c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80102b6:	4b0c      	ldr	r3, [pc, #48]	; (80102e8 <prvInsertBlockIntoFreeList+0xb0>)
 80102b8:	681a      	ldr	r2, [r3, #0]
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	601a      	str	r2, [r3, #0]
 80102be:	e003      	b.n	80102c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	681a      	ldr	r2, [r3, #0]
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80102c8:	68fa      	ldr	r2, [r7, #12]
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	429a      	cmp	r2, r3
 80102ce:	d002      	beq.n	80102d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	687a      	ldr	r2, [r7, #4]
 80102d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80102d6:	bf00      	nop
 80102d8:	3714      	adds	r7, #20
 80102da:	46bd      	mov	sp, r7
 80102dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e0:	4770      	bx	lr
 80102e2:	bf00      	nop
 80102e4:	20010824 	.word	0x20010824
 80102e8:	2001082c 	.word	0x2001082c

080102ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80102ec:	b580      	push	{r7, lr}
 80102ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80102f0:	2200      	movs	r2, #0
 80102f2:	4912      	ldr	r1, [pc, #72]	; (801033c <MX_USB_DEVICE_Init+0x50>)
 80102f4:	4812      	ldr	r0, [pc, #72]	; (8010340 <MX_USB_DEVICE_Init+0x54>)
 80102f6:	f7fb fee5 	bl	800c0c4 <USBD_Init>
 80102fa:	4603      	mov	r3, r0
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d001      	beq.n	8010304 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010300:	f7f2 fe75 	bl	8002fee <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010304:	490f      	ldr	r1, [pc, #60]	; (8010344 <MX_USB_DEVICE_Init+0x58>)
 8010306:	480e      	ldr	r0, [pc, #56]	; (8010340 <MX_USB_DEVICE_Init+0x54>)
 8010308:	f7fb ff0c 	bl	800c124 <USBD_RegisterClass>
 801030c:	4603      	mov	r3, r0
 801030e:	2b00      	cmp	r3, #0
 8010310:	d001      	beq.n	8010316 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010312:	f7f2 fe6c 	bl	8002fee <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010316:	490c      	ldr	r1, [pc, #48]	; (8010348 <MX_USB_DEVICE_Init+0x5c>)
 8010318:	4809      	ldr	r0, [pc, #36]	; (8010340 <MX_USB_DEVICE_Init+0x54>)
 801031a:	f7fb fe43 	bl	800bfa4 <USBD_CDC_RegisterInterface>
 801031e:	4603      	mov	r3, r0
 8010320:	2b00      	cmp	r3, #0
 8010322:	d001      	beq.n	8010328 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010324:	f7f2 fe63 	bl	8002fee <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010328:	4805      	ldr	r0, [pc, #20]	; (8010340 <MX_USB_DEVICE_Init+0x54>)
 801032a:	f7fb ff31 	bl	800c190 <USBD_Start>
 801032e:	4603      	mov	r3, r0
 8010330:	2b00      	cmp	r3, #0
 8010332:	d001      	beq.n	8010338 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010334:	f7f2 fe5b 	bl	8002fee <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010338:	bf00      	nop
 801033a:	bd80      	pop	{r7, pc}
 801033c:	200000b4 	.word	0x200000b4
 8010340:	2001083c 	.word	0x2001083c
 8010344:	2000001c 	.word	0x2000001c
 8010348:	200000a0 	.word	0x200000a0

0801034c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801034c:	b580      	push	{r7, lr}
 801034e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010350:	2200      	movs	r2, #0
 8010352:	4905      	ldr	r1, [pc, #20]	; (8010368 <CDC_Init_FS+0x1c>)
 8010354:	4805      	ldr	r0, [pc, #20]	; (801036c <CDC_Init_FS+0x20>)
 8010356:	f7fb fe3f 	bl	800bfd8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801035a:	4905      	ldr	r1, [pc, #20]	; (8010370 <CDC_Init_FS+0x24>)
 801035c:	4803      	ldr	r0, [pc, #12]	; (801036c <CDC_Init_FS+0x20>)
 801035e:	f7fb fe5d 	bl	800c01c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010362:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010364:	4618      	mov	r0, r3
 8010366:	bd80      	pop	{r7, pc}
 8010368:	20011318 	.word	0x20011318
 801036c:	2001083c 	.word	0x2001083c
 8010370:	20010b18 	.word	0x20010b18

08010374 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010374:	b480      	push	{r7}
 8010376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010378:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801037a:	4618      	mov	r0, r3
 801037c:	46bd      	mov	sp, r7
 801037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010382:	4770      	bx	lr

08010384 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010384:	b480      	push	{r7}
 8010386:	b083      	sub	sp, #12
 8010388:	af00      	add	r7, sp, #0
 801038a:	4603      	mov	r3, r0
 801038c:	6039      	str	r1, [r7, #0]
 801038e:	71fb      	strb	r3, [r7, #7]
 8010390:	4613      	mov	r3, r2
 8010392:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010394:	79fb      	ldrb	r3, [r7, #7]
 8010396:	2b23      	cmp	r3, #35	; 0x23
 8010398:	d84a      	bhi.n	8010430 <CDC_Control_FS+0xac>
 801039a:	a201      	add	r2, pc, #4	; (adr r2, 80103a0 <CDC_Control_FS+0x1c>)
 801039c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103a0:	08010431 	.word	0x08010431
 80103a4:	08010431 	.word	0x08010431
 80103a8:	08010431 	.word	0x08010431
 80103ac:	08010431 	.word	0x08010431
 80103b0:	08010431 	.word	0x08010431
 80103b4:	08010431 	.word	0x08010431
 80103b8:	08010431 	.word	0x08010431
 80103bc:	08010431 	.word	0x08010431
 80103c0:	08010431 	.word	0x08010431
 80103c4:	08010431 	.word	0x08010431
 80103c8:	08010431 	.word	0x08010431
 80103cc:	08010431 	.word	0x08010431
 80103d0:	08010431 	.word	0x08010431
 80103d4:	08010431 	.word	0x08010431
 80103d8:	08010431 	.word	0x08010431
 80103dc:	08010431 	.word	0x08010431
 80103e0:	08010431 	.word	0x08010431
 80103e4:	08010431 	.word	0x08010431
 80103e8:	08010431 	.word	0x08010431
 80103ec:	08010431 	.word	0x08010431
 80103f0:	08010431 	.word	0x08010431
 80103f4:	08010431 	.word	0x08010431
 80103f8:	08010431 	.word	0x08010431
 80103fc:	08010431 	.word	0x08010431
 8010400:	08010431 	.word	0x08010431
 8010404:	08010431 	.word	0x08010431
 8010408:	08010431 	.word	0x08010431
 801040c:	08010431 	.word	0x08010431
 8010410:	08010431 	.word	0x08010431
 8010414:	08010431 	.word	0x08010431
 8010418:	08010431 	.word	0x08010431
 801041c:	08010431 	.word	0x08010431
 8010420:	08010431 	.word	0x08010431
 8010424:	08010431 	.word	0x08010431
 8010428:	08010431 	.word	0x08010431
 801042c:	08010431 	.word	0x08010431
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010430:	bf00      	nop
  }

  return (USBD_OK);
 8010432:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010434:	4618      	mov	r0, r3
 8010436:	370c      	adds	r7, #12
 8010438:	46bd      	mov	sp, r7
 801043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801043e:	4770      	bx	lr

08010440 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010440:	b580      	push	{r7, lr}
 8010442:	b082      	sub	sp, #8
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
 8010448:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801044a:	6879      	ldr	r1, [r7, #4]
 801044c:	4805      	ldr	r0, [pc, #20]	; (8010464 <CDC_Receive_FS+0x24>)
 801044e:	f7fb fde5 	bl	800c01c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010452:	4804      	ldr	r0, [pc, #16]	; (8010464 <CDC_Receive_FS+0x24>)
 8010454:	f7fb fe00 	bl	800c058 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8010458:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801045a:	4618      	mov	r0, r3
 801045c:	3708      	adds	r7, #8
 801045e:	46bd      	mov	sp, r7
 8010460:	bd80      	pop	{r7, pc}
 8010462:	bf00      	nop
 8010464:	2001083c 	.word	0x2001083c

08010468 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010468:	b480      	push	{r7}
 801046a:	b087      	sub	sp, #28
 801046c:	af00      	add	r7, sp, #0
 801046e:	60f8      	str	r0, [r7, #12]
 8010470:	60b9      	str	r1, [r7, #8]
 8010472:	4613      	mov	r3, r2
 8010474:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010476:	2300      	movs	r3, #0
 8010478:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801047a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801047e:	4618      	mov	r0, r3
 8010480:	371c      	adds	r7, #28
 8010482:	46bd      	mov	sp, r7
 8010484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010488:	4770      	bx	lr
	...

0801048c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801048c:	b480      	push	{r7}
 801048e:	b083      	sub	sp, #12
 8010490:	af00      	add	r7, sp, #0
 8010492:	4603      	mov	r3, r0
 8010494:	6039      	str	r1, [r7, #0]
 8010496:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	2212      	movs	r2, #18
 801049c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801049e:	4b03      	ldr	r3, [pc, #12]	; (80104ac <USBD_FS_DeviceDescriptor+0x20>)
}
 80104a0:	4618      	mov	r0, r3
 80104a2:	370c      	adds	r7, #12
 80104a4:	46bd      	mov	sp, r7
 80104a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104aa:	4770      	bx	lr
 80104ac:	200000d4 	.word	0x200000d4

080104b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104b0:	b480      	push	{r7}
 80104b2:	b083      	sub	sp, #12
 80104b4:	af00      	add	r7, sp, #0
 80104b6:	4603      	mov	r3, r0
 80104b8:	6039      	str	r1, [r7, #0]
 80104ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80104bc:	683b      	ldr	r3, [r7, #0]
 80104be:	2204      	movs	r2, #4
 80104c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80104c2:	4b03      	ldr	r3, [pc, #12]	; (80104d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80104c4:	4618      	mov	r0, r3
 80104c6:	370c      	adds	r7, #12
 80104c8:	46bd      	mov	sp, r7
 80104ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ce:	4770      	bx	lr
 80104d0:	200000f4 	.word	0x200000f4

080104d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b082      	sub	sp, #8
 80104d8:	af00      	add	r7, sp, #0
 80104da:	4603      	mov	r3, r0
 80104dc:	6039      	str	r1, [r7, #0]
 80104de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80104e0:	79fb      	ldrb	r3, [r7, #7]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d105      	bne.n	80104f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80104e6:	683a      	ldr	r2, [r7, #0]
 80104e8:	4907      	ldr	r1, [pc, #28]	; (8010508 <USBD_FS_ProductStrDescriptor+0x34>)
 80104ea:	4808      	ldr	r0, [pc, #32]	; (801050c <USBD_FS_ProductStrDescriptor+0x38>)
 80104ec:	f7fd f826 	bl	800d53c <USBD_GetString>
 80104f0:	e004      	b.n	80104fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80104f2:	683a      	ldr	r2, [r7, #0]
 80104f4:	4904      	ldr	r1, [pc, #16]	; (8010508 <USBD_FS_ProductStrDescriptor+0x34>)
 80104f6:	4805      	ldr	r0, [pc, #20]	; (801050c <USBD_FS_ProductStrDescriptor+0x38>)
 80104f8:	f7fd f820 	bl	800d53c <USBD_GetString>
  }
  return USBD_StrDesc;
 80104fc:	4b02      	ldr	r3, [pc, #8]	; (8010508 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80104fe:	4618      	mov	r0, r3
 8010500:	3708      	adds	r7, #8
 8010502:	46bd      	mov	sp, r7
 8010504:	bd80      	pop	{r7, pc}
 8010506:	bf00      	nop
 8010508:	20011b18 	.word	0x20011b18
 801050c:	08023e54 	.word	0x08023e54

08010510 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b082      	sub	sp, #8
 8010514:	af00      	add	r7, sp, #0
 8010516:	4603      	mov	r3, r0
 8010518:	6039      	str	r1, [r7, #0]
 801051a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801051c:	683a      	ldr	r2, [r7, #0]
 801051e:	4904      	ldr	r1, [pc, #16]	; (8010530 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010520:	4804      	ldr	r0, [pc, #16]	; (8010534 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010522:	f7fd f80b 	bl	800d53c <USBD_GetString>
  return USBD_StrDesc;
 8010526:	4b02      	ldr	r3, [pc, #8]	; (8010530 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010528:	4618      	mov	r0, r3
 801052a:	3708      	adds	r7, #8
 801052c:	46bd      	mov	sp, r7
 801052e:	bd80      	pop	{r7, pc}
 8010530:	20011b18 	.word	0x20011b18
 8010534:	08023e6c 	.word	0x08023e6c

08010538 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b082      	sub	sp, #8
 801053c:	af00      	add	r7, sp, #0
 801053e:	4603      	mov	r3, r0
 8010540:	6039      	str	r1, [r7, #0]
 8010542:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010544:	683b      	ldr	r3, [r7, #0]
 8010546:	221a      	movs	r2, #26
 8010548:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801054a:	f000 f855 	bl	80105f8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801054e:	4b02      	ldr	r3, [pc, #8]	; (8010558 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010550:	4618      	mov	r0, r3
 8010552:	3708      	adds	r7, #8
 8010554:	46bd      	mov	sp, r7
 8010556:	bd80      	pop	{r7, pc}
 8010558:	200000f8 	.word	0x200000f8

0801055c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b082      	sub	sp, #8
 8010560:	af00      	add	r7, sp, #0
 8010562:	4603      	mov	r3, r0
 8010564:	6039      	str	r1, [r7, #0]
 8010566:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010568:	79fb      	ldrb	r3, [r7, #7]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d105      	bne.n	801057a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801056e:	683a      	ldr	r2, [r7, #0]
 8010570:	4907      	ldr	r1, [pc, #28]	; (8010590 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010572:	4808      	ldr	r0, [pc, #32]	; (8010594 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010574:	f7fc ffe2 	bl	800d53c <USBD_GetString>
 8010578:	e004      	b.n	8010584 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801057a:	683a      	ldr	r2, [r7, #0]
 801057c:	4904      	ldr	r1, [pc, #16]	; (8010590 <USBD_FS_ConfigStrDescriptor+0x34>)
 801057e:	4805      	ldr	r0, [pc, #20]	; (8010594 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010580:	f7fc ffdc 	bl	800d53c <USBD_GetString>
  }
  return USBD_StrDesc;
 8010584:	4b02      	ldr	r3, [pc, #8]	; (8010590 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010586:	4618      	mov	r0, r3
 8010588:	3708      	adds	r7, #8
 801058a:	46bd      	mov	sp, r7
 801058c:	bd80      	pop	{r7, pc}
 801058e:	bf00      	nop
 8010590:	20011b18 	.word	0x20011b18
 8010594:	08023e80 	.word	0x08023e80

08010598 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010598:	b580      	push	{r7, lr}
 801059a:	b082      	sub	sp, #8
 801059c:	af00      	add	r7, sp, #0
 801059e:	4603      	mov	r3, r0
 80105a0:	6039      	str	r1, [r7, #0]
 80105a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80105a4:	79fb      	ldrb	r3, [r7, #7]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d105      	bne.n	80105b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80105aa:	683a      	ldr	r2, [r7, #0]
 80105ac:	4907      	ldr	r1, [pc, #28]	; (80105cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80105ae:	4808      	ldr	r0, [pc, #32]	; (80105d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80105b0:	f7fc ffc4 	bl	800d53c <USBD_GetString>
 80105b4:	e004      	b.n	80105c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80105b6:	683a      	ldr	r2, [r7, #0]
 80105b8:	4904      	ldr	r1, [pc, #16]	; (80105cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80105ba:	4805      	ldr	r0, [pc, #20]	; (80105d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80105bc:	f7fc ffbe 	bl	800d53c <USBD_GetString>
  }
  return USBD_StrDesc;
 80105c0:	4b02      	ldr	r3, [pc, #8]	; (80105cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80105c2:	4618      	mov	r0, r3
 80105c4:	3708      	adds	r7, #8
 80105c6:	46bd      	mov	sp, r7
 80105c8:	bd80      	pop	{r7, pc}
 80105ca:	bf00      	nop
 80105cc:	20011b18 	.word	0x20011b18
 80105d0:	08023e8c 	.word	0x08023e8c

080105d4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80105d4:	b480      	push	{r7}
 80105d6:	b083      	sub	sp, #12
 80105d8:	af00      	add	r7, sp, #0
 80105da:	4603      	mov	r3, r0
 80105dc:	6039      	str	r1, [r7, #0]
 80105de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80105e0:	683b      	ldr	r3, [r7, #0]
 80105e2:	220c      	movs	r2, #12
 80105e4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80105e6:	4b03      	ldr	r3, [pc, #12]	; (80105f4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80105e8:	4618      	mov	r0, r3
 80105ea:	370c      	adds	r7, #12
 80105ec:	46bd      	mov	sp, r7
 80105ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f2:	4770      	bx	lr
 80105f4:	200000e8 	.word	0x200000e8

080105f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b084      	sub	sp, #16
 80105fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80105fe:	4b0f      	ldr	r3, [pc, #60]	; (801063c <Get_SerialNum+0x44>)
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010604:	4b0e      	ldr	r3, [pc, #56]	; (8010640 <Get_SerialNum+0x48>)
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801060a:	4b0e      	ldr	r3, [pc, #56]	; (8010644 <Get_SerialNum+0x4c>)
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010610:	68fa      	ldr	r2, [r7, #12]
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	4413      	add	r3, r2
 8010616:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	2b00      	cmp	r3, #0
 801061c:	d009      	beq.n	8010632 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801061e:	2208      	movs	r2, #8
 8010620:	4909      	ldr	r1, [pc, #36]	; (8010648 <Get_SerialNum+0x50>)
 8010622:	68f8      	ldr	r0, [r7, #12]
 8010624:	f000 f814 	bl	8010650 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010628:	2204      	movs	r2, #4
 801062a:	4908      	ldr	r1, [pc, #32]	; (801064c <Get_SerialNum+0x54>)
 801062c:	68b8      	ldr	r0, [r7, #8]
 801062e:	f000 f80f 	bl	8010650 <IntToUnicode>
  }
}
 8010632:	bf00      	nop
 8010634:	3710      	adds	r7, #16
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}
 801063a:	bf00      	nop
 801063c:	1ff0f420 	.word	0x1ff0f420
 8010640:	1ff0f424 	.word	0x1ff0f424
 8010644:	1ff0f428 	.word	0x1ff0f428
 8010648:	200000fa 	.word	0x200000fa
 801064c:	2000010a 	.word	0x2000010a

08010650 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010650:	b480      	push	{r7}
 8010652:	b087      	sub	sp, #28
 8010654:	af00      	add	r7, sp, #0
 8010656:	60f8      	str	r0, [r7, #12]
 8010658:	60b9      	str	r1, [r7, #8]
 801065a:	4613      	mov	r3, r2
 801065c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801065e:	2300      	movs	r3, #0
 8010660:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010662:	2300      	movs	r3, #0
 8010664:	75fb      	strb	r3, [r7, #23]
 8010666:	e027      	b.n	80106b8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	0f1b      	lsrs	r3, r3, #28
 801066c:	2b09      	cmp	r3, #9
 801066e:	d80b      	bhi.n	8010688 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	0f1b      	lsrs	r3, r3, #28
 8010674:	b2da      	uxtb	r2, r3
 8010676:	7dfb      	ldrb	r3, [r7, #23]
 8010678:	005b      	lsls	r3, r3, #1
 801067a:	4619      	mov	r1, r3
 801067c:	68bb      	ldr	r3, [r7, #8]
 801067e:	440b      	add	r3, r1
 8010680:	3230      	adds	r2, #48	; 0x30
 8010682:	b2d2      	uxtb	r2, r2
 8010684:	701a      	strb	r2, [r3, #0]
 8010686:	e00a      	b.n	801069e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	0f1b      	lsrs	r3, r3, #28
 801068c:	b2da      	uxtb	r2, r3
 801068e:	7dfb      	ldrb	r3, [r7, #23]
 8010690:	005b      	lsls	r3, r3, #1
 8010692:	4619      	mov	r1, r3
 8010694:	68bb      	ldr	r3, [r7, #8]
 8010696:	440b      	add	r3, r1
 8010698:	3237      	adds	r2, #55	; 0x37
 801069a:	b2d2      	uxtb	r2, r2
 801069c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	011b      	lsls	r3, r3, #4
 80106a2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80106a4:	7dfb      	ldrb	r3, [r7, #23]
 80106a6:	005b      	lsls	r3, r3, #1
 80106a8:	3301      	adds	r3, #1
 80106aa:	68ba      	ldr	r2, [r7, #8]
 80106ac:	4413      	add	r3, r2
 80106ae:	2200      	movs	r2, #0
 80106b0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80106b2:	7dfb      	ldrb	r3, [r7, #23]
 80106b4:	3301      	adds	r3, #1
 80106b6:	75fb      	strb	r3, [r7, #23]
 80106b8:	7dfa      	ldrb	r2, [r7, #23]
 80106ba:	79fb      	ldrb	r3, [r7, #7]
 80106bc:	429a      	cmp	r2, r3
 80106be:	d3d3      	bcc.n	8010668 <IntToUnicode+0x18>
  }
}
 80106c0:	bf00      	nop
 80106c2:	bf00      	nop
 80106c4:	371c      	adds	r7, #28
 80106c6:	46bd      	mov	sp, r7
 80106c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106cc:	4770      	bx	lr
	...

080106d0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b0ae      	sub	sp, #184	; 0xb8
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80106d8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80106dc:	2200      	movs	r2, #0
 80106de:	601a      	str	r2, [r3, #0]
 80106e0:	605a      	str	r2, [r3, #4]
 80106e2:	609a      	str	r2, [r3, #8]
 80106e4:	60da      	str	r2, [r3, #12]
 80106e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80106e8:	f107 0314 	add.w	r3, r7, #20
 80106ec:	2290      	movs	r2, #144	; 0x90
 80106ee:	2100      	movs	r1, #0
 80106f0:	4618      	mov	r0, r3
 80106f2:	f010 f82b 	bl	802074c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80106fe:	d151      	bne.n	80107a4 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8010700:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010704:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8010706:	2300      	movs	r3, #0
 8010708:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801070c:	f107 0314 	add.w	r3, r7, #20
 8010710:	4618      	mov	r0, r3
 8010712:	f7f6 ff9b 	bl	800764c <HAL_RCCEx_PeriphCLKConfig>
 8010716:	4603      	mov	r3, r0
 8010718:	2b00      	cmp	r3, #0
 801071a:	d001      	beq.n	8010720 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 801071c:	f7f2 fc67 	bl	8002fee <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010720:	4b22      	ldr	r3, [pc, #136]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 8010722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010724:	4a21      	ldr	r2, [pc, #132]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 8010726:	f043 0301 	orr.w	r3, r3, #1
 801072a:	6313      	str	r3, [r2, #48]	; 0x30
 801072c:	4b1f      	ldr	r3, [pc, #124]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 801072e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010730:	f003 0301 	and.w	r3, r3, #1
 8010734:	613b      	str	r3, [r7, #16]
 8010736:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010738:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 801073c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010740:	2302      	movs	r3, #2
 8010742:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010746:	2300      	movs	r3, #0
 8010748:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801074c:	2303      	movs	r3, #3
 801074e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010752:	230a      	movs	r3, #10
 8010754:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010758:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 801075c:	4619      	mov	r1, r3
 801075e:	4814      	ldr	r0, [pc, #80]	; (80107b0 <HAL_PCD_MspInit+0xe0>)
 8010760:	f7f4 fd86 	bl	8005270 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010764:	4b11      	ldr	r3, [pc, #68]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 8010766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010768:	4a10      	ldr	r2, [pc, #64]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 801076a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801076e:	6353      	str	r3, [r2, #52]	; 0x34
 8010770:	4b0e      	ldr	r3, [pc, #56]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 8010772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010778:	60fb      	str	r3, [r7, #12]
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	4b0b      	ldr	r3, [pc, #44]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 801077e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010780:	4a0a      	ldr	r2, [pc, #40]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 8010782:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010786:	6453      	str	r3, [r2, #68]	; 0x44
 8010788:	4b08      	ldr	r3, [pc, #32]	; (80107ac <HAL_PCD_MspInit+0xdc>)
 801078a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801078c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010790:	60bb      	str	r3, [r7, #8]
 8010792:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8010794:	2200      	movs	r2, #0
 8010796:	2105      	movs	r1, #5
 8010798:	2043      	movs	r0, #67	; 0x43
 801079a:	f7f4 f929 	bl	80049f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801079e:	2043      	movs	r0, #67	; 0x43
 80107a0:	f7f4 f942 	bl	8004a28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80107a4:	bf00      	nop
 80107a6:	37b8      	adds	r7, #184	; 0xb8
 80107a8:	46bd      	mov	sp, r7
 80107aa:	bd80      	pop	{r7, pc}
 80107ac:	40023800 	.word	0x40023800
 80107b0:	40020000 	.word	0x40020000

080107b4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b082      	sub	sp, #8
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80107c8:	4619      	mov	r1, r3
 80107ca:	4610      	mov	r0, r2
 80107cc:	f7fb fd2d 	bl	800c22a <USBD_LL_SetupStage>
}
 80107d0:	bf00      	nop
 80107d2:	3708      	adds	r7, #8
 80107d4:	46bd      	mov	sp, r7
 80107d6:	bd80      	pop	{r7, pc}

080107d8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b082      	sub	sp, #8
 80107dc:	af00      	add	r7, sp, #0
 80107de:	6078      	str	r0, [r7, #4]
 80107e0:	460b      	mov	r3, r1
 80107e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 80107ea:	78fa      	ldrb	r2, [r7, #3]
 80107ec:	6879      	ldr	r1, [r7, #4]
 80107ee:	4613      	mov	r3, r2
 80107f0:	00db      	lsls	r3, r3, #3
 80107f2:	4413      	add	r3, r2
 80107f4:	009b      	lsls	r3, r3, #2
 80107f6:	440b      	add	r3, r1
 80107f8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80107fc:	681a      	ldr	r2, [r3, #0]
 80107fe:	78fb      	ldrb	r3, [r7, #3]
 8010800:	4619      	mov	r1, r3
 8010802:	f7fb fd67 	bl	800c2d4 <USBD_LL_DataOutStage>
}
 8010806:	bf00      	nop
 8010808:	3708      	adds	r7, #8
 801080a:	46bd      	mov	sp, r7
 801080c:	bd80      	pop	{r7, pc}

0801080e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801080e:	b580      	push	{r7, lr}
 8010810:	b082      	sub	sp, #8
 8010812:	af00      	add	r7, sp, #0
 8010814:	6078      	str	r0, [r7, #4]
 8010816:	460b      	mov	r3, r1
 8010818:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 8010820:	78fa      	ldrb	r2, [r7, #3]
 8010822:	6879      	ldr	r1, [r7, #4]
 8010824:	4613      	mov	r3, r2
 8010826:	00db      	lsls	r3, r3, #3
 8010828:	4413      	add	r3, r2
 801082a:	009b      	lsls	r3, r3, #2
 801082c:	440b      	add	r3, r1
 801082e:	334c      	adds	r3, #76	; 0x4c
 8010830:	681a      	ldr	r2, [r3, #0]
 8010832:	78fb      	ldrb	r3, [r7, #3]
 8010834:	4619      	mov	r1, r3
 8010836:	f7fb fe00 	bl	800c43a <USBD_LL_DataInStage>
}
 801083a:	bf00      	nop
 801083c:	3708      	adds	r7, #8
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}

08010842 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010842:	b580      	push	{r7, lr}
 8010844:	b082      	sub	sp, #8
 8010846:	af00      	add	r7, sp, #0
 8010848:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010850:	4618      	mov	r0, r3
 8010852:	f7fb ff34 	bl	800c6be <USBD_LL_SOF>
}
 8010856:	bf00      	nop
 8010858:	3708      	adds	r7, #8
 801085a:	46bd      	mov	sp, r7
 801085c:	bd80      	pop	{r7, pc}

0801085e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801085e:	b580      	push	{r7, lr}
 8010860:	b084      	sub	sp, #16
 8010862:	af00      	add	r7, sp, #0
 8010864:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010866:	2301      	movs	r3, #1
 8010868:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	68db      	ldr	r3, [r3, #12]
 801086e:	2b00      	cmp	r3, #0
 8010870:	d102      	bne.n	8010878 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010872:	2300      	movs	r3, #0
 8010874:	73fb      	strb	r3, [r7, #15]
 8010876:	e008      	b.n	801088a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	68db      	ldr	r3, [r3, #12]
 801087c:	2b02      	cmp	r3, #2
 801087e:	d102      	bne.n	8010886 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010880:	2301      	movs	r3, #1
 8010882:	73fb      	strb	r3, [r7, #15]
 8010884:	e001      	b.n	801088a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010886:	f7f2 fbb2 	bl	8002fee <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010890:	7bfa      	ldrb	r2, [r7, #15]
 8010892:	4611      	mov	r1, r2
 8010894:	4618      	mov	r0, r3
 8010896:	f7fb fed4 	bl	800c642 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80108a0:	4618      	mov	r0, r3
 80108a2:	f7fb fe7c 	bl	800c59e <USBD_LL_Reset>
}
 80108a6:	bf00      	nop
 80108a8:	3710      	adds	r7, #16
 80108aa:	46bd      	mov	sp, r7
 80108ac:	bd80      	pop	{r7, pc}
	...

080108b0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b082      	sub	sp, #8
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80108be:	4618      	mov	r0, r3
 80108c0:	f7fb fecf 	bl	800c662 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	687a      	ldr	r2, [r7, #4]
 80108d0:	6812      	ldr	r2, [r2, #0]
 80108d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80108d6:	f043 0301 	orr.w	r3, r3, #1
 80108da:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	6a1b      	ldr	r3, [r3, #32]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d005      	beq.n	80108f0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80108e4:	4b04      	ldr	r3, [pc, #16]	; (80108f8 <HAL_PCD_SuspendCallback+0x48>)
 80108e6:	691b      	ldr	r3, [r3, #16]
 80108e8:	4a03      	ldr	r2, [pc, #12]	; (80108f8 <HAL_PCD_SuspendCallback+0x48>)
 80108ea:	f043 0306 	orr.w	r3, r3, #6
 80108ee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80108f0:	bf00      	nop
 80108f2:	3708      	adds	r7, #8
 80108f4:	46bd      	mov	sp, r7
 80108f6:	bd80      	pop	{r7, pc}
 80108f8:	e000ed00 	.word	0xe000ed00

080108fc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108fc:	b580      	push	{r7, lr}
 80108fe:	b082      	sub	sp, #8
 8010900:	af00      	add	r7, sp, #0
 8010902:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801090a:	4618      	mov	r0, r3
 801090c:	f7fb febf 	bl	800c68e <USBD_LL_Resume>
}
 8010910:	bf00      	nop
 8010912:	3708      	adds	r7, #8
 8010914:	46bd      	mov	sp, r7
 8010916:	bd80      	pop	{r7, pc}

08010918 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010918:	b580      	push	{r7, lr}
 801091a:	b082      	sub	sp, #8
 801091c:	af00      	add	r7, sp, #0
 801091e:	6078      	str	r0, [r7, #4]
 8010920:	460b      	mov	r3, r1
 8010922:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801092a:	78fa      	ldrb	r2, [r7, #3]
 801092c:	4611      	mov	r1, r2
 801092e:	4618      	mov	r0, r3
 8010930:	f7fb ff17 	bl	800c762 <USBD_LL_IsoOUTIncomplete>
}
 8010934:	bf00      	nop
 8010936:	3708      	adds	r7, #8
 8010938:	46bd      	mov	sp, r7
 801093a:	bd80      	pop	{r7, pc}

0801093c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801093c:	b580      	push	{r7, lr}
 801093e:	b082      	sub	sp, #8
 8010940:	af00      	add	r7, sp, #0
 8010942:	6078      	str	r0, [r7, #4]
 8010944:	460b      	mov	r3, r1
 8010946:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801094e:	78fa      	ldrb	r2, [r7, #3]
 8010950:	4611      	mov	r1, r2
 8010952:	4618      	mov	r0, r3
 8010954:	f7fb fed3 	bl	800c6fe <USBD_LL_IsoINIncomplete>
}
 8010958:	bf00      	nop
 801095a:	3708      	adds	r7, #8
 801095c:	46bd      	mov	sp, r7
 801095e:	bd80      	pop	{r7, pc}

08010960 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b082      	sub	sp, #8
 8010964:	af00      	add	r7, sp, #0
 8010966:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801096e:	4618      	mov	r0, r3
 8010970:	f7fb ff29 	bl	800c7c6 <USBD_LL_DevConnected>
}
 8010974:	bf00      	nop
 8010976:	3708      	adds	r7, #8
 8010978:	46bd      	mov	sp, r7
 801097a:	bd80      	pop	{r7, pc}

0801097c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801097c:	b580      	push	{r7, lr}
 801097e:	b082      	sub	sp, #8
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801098a:	4618      	mov	r0, r3
 801098c:	f7fb ff26 	bl	800c7dc <USBD_LL_DevDisconnected>
}
 8010990:	bf00      	nop
 8010992:	3708      	adds	r7, #8
 8010994:	46bd      	mov	sp, r7
 8010996:	bd80      	pop	{r7, pc}

08010998 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b082      	sub	sp, #8
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	781b      	ldrb	r3, [r3, #0]
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d13c      	bne.n	8010a22 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80109a8:	4a20      	ldr	r2, [pc, #128]	; (8010a2c <USBD_LL_Init+0x94>)
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	4a1e      	ldr	r2, [pc, #120]	; (8010a2c <USBD_LL_Init+0x94>)
 80109b4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80109b8:	4b1c      	ldr	r3, [pc, #112]	; (8010a2c <USBD_LL_Init+0x94>)
 80109ba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80109be:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80109c0:	4b1a      	ldr	r3, [pc, #104]	; (8010a2c <USBD_LL_Init+0x94>)
 80109c2:	2206      	movs	r2, #6
 80109c4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80109c6:	4b19      	ldr	r3, [pc, #100]	; (8010a2c <USBD_LL_Init+0x94>)
 80109c8:	2202      	movs	r2, #2
 80109ca:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80109cc:	4b17      	ldr	r3, [pc, #92]	; (8010a2c <USBD_LL_Init+0x94>)
 80109ce:	2200      	movs	r2, #0
 80109d0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80109d2:	4b16      	ldr	r3, [pc, #88]	; (8010a2c <USBD_LL_Init+0x94>)
 80109d4:	2202      	movs	r2, #2
 80109d6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80109d8:	4b14      	ldr	r3, [pc, #80]	; (8010a2c <USBD_LL_Init+0x94>)
 80109da:	2200      	movs	r2, #0
 80109dc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80109de:	4b13      	ldr	r3, [pc, #76]	; (8010a2c <USBD_LL_Init+0x94>)
 80109e0:	2200      	movs	r2, #0
 80109e2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80109e4:	4b11      	ldr	r3, [pc, #68]	; (8010a2c <USBD_LL_Init+0x94>)
 80109e6:	2200      	movs	r2, #0
 80109e8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80109ea:	4b10      	ldr	r3, [pc, #64]	; (8010a2c <USBD_LL_Init+0x94>)
 80109ec:	2200      	movs	r2, #0
 80109ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80109f0:	4b0e      	ldr	r3, [pc, #56]	; (8010a2c <USBD_LL_Init+0x94>)
 80109f2:	2200      	movs	r2, #0
 80109f4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80109f6:	480d      	ldr	r0, [pc, #52]	; (8010a2c <USBD_LL_Init+0x94>)
 80109f8:	f7f4 fe19 	bl	800562e <HAL_PCD_Init>
 80109fc:	4603      	mov	r3, r0
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d001      	beq.n	8010a06 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8010a02:	f7f2 faf4 	bl	8002fee <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010a06:	2180      	movs	r1, #128	; 0x80
 8010a08:	4808      	ldr	r0, [pc, #32]	; (8010a2c <USBD_LL_Init+0x94>)
 8010a0a:	f7f6 f894 	bl	8006b36 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010a0e:	2240      	movs	r2, #64	; 0x40
 8010a10:	2100      	movs	r1, #0
 8010a12:	4806      	ldr	r0, [pc, #24]	; (8010a2c <USBD_LL_Init+0x94>)
 8010a14:	f7f6 f848 	bl	8006aa8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010a18:	2280      	movs	r2, #128	; 0x80
 8010a1a:	2101      	movs	r1, #1
 8010a1c:	4803      	ldr	r0, [pc, #12]	; (8010a2c <USBD_LL_Init+0x94>)
 8010a1e:	f7f6 f843 	bl	8006aa8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8010a22:	2300      	movs	r3, #0
}
 8010a24:	4618      	mov	r0, r3
 8010a26:	3708      	adds	r7, #8
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	bd80      	pop	{r7, pc}
 8010a2c:	20011d18 	.word	0x20011d18

08010a30 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b084      	sub	sp, #16
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a38:	2300      	movs	r3, #0
 8010a3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010a46:	4618      	mov	r0, r3
 8010a48:	f7f4 ff15 	bl	8005876 <HAL_PCD_Start>
 8010a4c:	4603      	mov	r3, r0
 8010a4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a50:	7bfb      	ldrb	r3, [r7, #15]
 8010a52:	4618      	mov	r0, r3
 8010a54:	f000 f97e 	bl	8010d54 <USBD_Get_USB_Status>
 8010a58:	4603      	mov	r3, r0
 8010a5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a5e:	4618      	mov	r0, r3
 8010a60:	3710      	adds	r7, #16
 8010a62:	46bd      	mov	sp, r7
 8010a64:	bd80      	pop	{r7, pc}

08010a66 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010a66:	b580      	push	{r7, lr}
 8010a68:	b084      	sub	sp, #16
 8010a6a:	af00      	add	r7, sp, #0
 8010a6c:	6078      	str	r0, [r7, #4]
 8010a6e:	4608      	mov	r0, r1
 8010a70:	4611      	mov	r1, r2
 8010a72:	461a      	mov	r2, r3
 8010a74:	4603      	mov	r3, r0
 8010a76:	70fb      	strb	r3, [r7, #3]
 8010a78:	460b      	mov	r3, r1
 8010a7a:	70bb      	strb	r3, [r7, #2]
 8010a7c:	4613      	mov	r3, r2
 8010a7e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a80:	2300      	movs	r3, #0
 8010a82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a84:	2300      	movs	r3, #0
 8010a86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8010a8e:	78bb      	ldrb	r3, [r7, #2]
 8010a90:	883a      	ldrh	r2, [r7, #0]
 8010a92:	78f9      	ldrb	r1, [r7, #3]
 8010a94:	f7f5 fc02 	bl	800629c <HAL_PCD_EP_Open>
 8010a98:	4603      	mov	r3, r0
 8010a9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a9c:	7bfb      	ldrb	r3, [r7, #15]
 8010a9e:	4618      	mov	r0, r3
 8010aa0:	f000 f958 	bl	8010d54 <USBD_Get_USB_Status>
 8010aa4:	4603      	mov	r3, r0
 8010aa6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010aa8:	7bbb      	ldrb	r3, [r7, #14]
}
 8010aaa:	4618      	mov	r0, r3
 8010aac:	3710      	adds	r7, #16
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	bd80      	pop	{r7, pc}

08010ab2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010ab2:	b580      	push	{r7, lr}
 8010ab4:	b084      	sub	sp, #16
 8010ab6:	af00      	add	r7, sp, #0
 8010ab8:	6078      	str	r0, [r7, #4]
 8010aba:	460b      	mov	r3, r1
 8010abc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010abe:	2300      	movs	r3, #0
 8010ac0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010acc:	78fa      	ldrb	r2, [r7, #3]
 8010ace:	4611      	mov	r1, r2
 8010ad0:	4618      	mov	r0, r3
 8010ad2:	f7f5 fc4b 	bl	800636c <HAL_PCD_EP_Close>
 8010ad6:	4603      	mov	r3, r0
 8010ad8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ada:	7bfb      	ldrb	r3, [r7, #15]
 8010adc:	4618      	mov	r0, r3
 8010ade:	f000 f939 	bl	8010d54 <USBD_Get_USB_Status>
 8010ae2:	4603      	mov	r3, r0
 8010ae4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010ae6:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	3710      	adds	r7, #16
 8010aec:	46bd      	mov	sp, r7
 8010aee:	bd80      	pop	{r7, pc}

08010af0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b084      	sub	sp, #16
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
 8010af8:	460b      	mov	r3, r1
 8010afa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010afc:	2300      	movs	r3, #0
 8010afe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b00:	2300      	movs	r3, #0
 8010b02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010b0a:	78fa      	ldrb	r2, [r7, #3]
 8010b0c:	4611      	mov	r1, r2
 8010b0e:	4618      	mov	r0, r3
 8010b10:	f7f5 fd23 	bl	800655a <HAL_PCD_EP_SetStall>
 8010b14:	4603      	mov	r3, r0
 8010b16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b18:	7bfb      	ldrb	r3, [r7, #15]
 8010b1a:	4618      	mov	r0, r3
 8010b1c:	f000 f91a 	bl	8010d54 <USBD_Get_USB_Status>
 8010b20:	4603      	mov	r3, r0
 8010b22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b24:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b26:	4618      	mov	r0, r3
 8010b28:	3710      	adds	r7, #16
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bd80      	pop	{r7, pc}

08010b2e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010b2e:	b580      	push	{r7, lr}
 8010b30:	b084      	sub	sp, #16
 8010b32:	af00      	add	r7, sp, #0
 8010b34:	6078      	str	r0, [r7, #4]
 8010b36:	460b      	mov	r3, r1
 8010b38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b3e:	2300      	movs	r3, #0
 8010b40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010b48:	78fa      	ldrb	r2, [r7, #3]
 8010b4a:	4611      	mov	r1, r2
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	f7f5 fd68 	bl	8006622 <HAL_PCD_EP_ClrStall>
 8010b52:	4603      	mov	r3, r0
 8010b54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b56:	7bfb      	ldrb	r3, [r7, #15]
 8010b58:	4618      	mov	r0, r3
 8010b5a:	f000 f8fb 	bl	8010d54 <USBD_Get_USB_Status>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b62:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b64:	4618      	mov	r0, r3
 8010b66:	3710      	adds	r7, #16
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}

08010b6c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010b6c:	b480      	push	{r7}
 8010b6e:	b085      	sub	sp, #20
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	6078      	str	r0, [r7, #4]
 8010b74:	460b      	mov	r3, r1
 8010b76:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010b7e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010b80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	da0b      	bge.n	8010ba0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010b88:	78fb      	ldrb	r3, [r7, #3]
 8010b8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010b8e:	68f9      	ldr	r1, [r7, #12]
 8010b90:	4613      	mov	r3, r2
 8010b92:	00db      	lsls	r3, r3, #3
 8010b94:	4413      	add	r3, r2
 8010b96:	009b      	lsls	r3, r3, #2
 8010b98:	440b      	add	r3, r1
 8010b9a:	333e      	adds	r3, #62	; 0x3e
 8010b9c:	781b      	ldrb	r3, [r3, #0]
 8010b9e:	e00b      	b.n	8010bb8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010ba0:	78fb      	ldrb	r3, [r7, #3]
 8010ba2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010ba6:	68f9      	ldr	r1, [r7, #12]
 8010ba8:	4613      	mov	r3, r2
 8010baa:	00db      	lsls	r3, r3, #3
 8010bac:	4413      	add	r3, r2
 8010bae:	009b      	lsls	r3, r3, #2
 8010bb0:	440b      	add	r3, r1
 8010bb2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8010bb6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010bb8:	4618      	mov	r0, r3
 8010bba:	3714      	adds	r7, #20
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc2:	4770      	bx	lr

08010bc4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	b084      	sub	sp, #16
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	6078      	str	r0, [r7, #4]
 8010bcc:	460b      	mov	r3, r1
 8010bce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010bd4:	2300      	movs	r3, #0
 8010bd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010bde:	78fa      	ldrb	r2, [r7, #3]
 8010be0:	4611      	mov	r1, r2
 8010be2:	4618      	mov	r0, r3
 8010be4:	f7f5 fb35 	bl	8006252 <HAL_PCD_SetAddress>
 8010be8:	4603      	mov	r3, r0
 8010bea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010bec:	7bfb      	ldrb	r3, [r7, #15]
 8010bee:	4618      	mov	r0, r3
 8010bf0:	f000 f8b0 	bl	8010d54 <USBD_Get_USB_Status>
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010bf8:	7bbb      	ldrb	r3, [r7, #14]
}
 8010bfa:	4618      	mov	r0, r3
 8010bfc:	3710      	adds	r7, #16
 8010bfe:	46bd      	mov	sp, r7
 8010c00:	bd80      	pop	{r7, pc}

08010c02 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010c02:	b580      	push	{r7, lr}
 8010c04:	b086      	sub	sp, #24
 8010c06:	af00      	add	r7, sp, #0
 8010c08:	60f8      	str	r0, [r7, #12]
 8010c0a:	607a      	str	r2, [r7, #4]
 8010c0c:	603b      	str	r3, [r7, #0]
 8010c0e:	460b      	mov	r3, r1
 8010c10:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c12:	2300      	movs	r3, #0
 8010c14:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c16:	2300      	movs	r3, #0
 8010c18:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8010c20:	7af9      	ldrb	r1, [r7, #11]
 8010c22:	683b      	ldr	r3, [r7, #0]
 8010c24:	687a      	ldr	r2, [r7, #4]
 8010c26:	f7f5 fc4e 	bl	80064c6 <HAL_PCD_EP_Transmit>
 8010c2a:	4603      	mov	r3, r0
 8010c2c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c2e:	7dfb      	ldrb	r3, [r7, #23]
 8010c30:	4618      	mov	r0, r3
 8010c32:	f000 f88f 	bl	8010d54 <USBD_Get_USB_Status>
 8010c36:	4603      	mov	r3, r0
 8010c38:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010c3a:	7dbb      	ldrb	r3, [r7, #22]
}
 8010c3c:	4618      	mov	r0, r3
 8010c3e:	3718      	adds	r7, #24
 8010c40:	46bd      	mov	sp, r7
 8010c42:	bd80      	pop	{r7, pc}

08010c44 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b086      	sub	sp, #24
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	60f8      	str	r0, [r7, #12]
 8010c4c:	607a      	str	r2, [r7, #4]
 8010c4e:	603b      	str	r3, [r7, #0]
 8010c50:	460b      	mov	r3, r1
 8010c52:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c54:	2300      	movs	r3, #0
 8010c56:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8010c62:	7af9      	ldrb	r1, [r7, #11]
 8010c64:	683b      	ldr	r3, [r7, #0]
 8010c66:	687a      	ldr	r2, [r7, #4]
 8010c68:	f7f5 fbca 	bl	8006400 <HAL_PCD_EP_Receive>
 8010c6c:	4603      	mov	r3, r0
 8010c6e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c70:	7dfb      	ldrb	r3, [r7, #23]
 8010c72:	4618      	mov	r0, r3
 8010c74:	f000 f86e 	bl	8010d54 <USBD_Get_USB_Status>
 8010c78:	4603      	mov	r3, r0
 8010c7a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010c7c:	7dbb      	ldrb	r3, [r7, #22]
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	3718      	adds	r7, #24
 8010c82:	46bd      	mov	sp, r7
 8010c84:	bd80      	pop	{r7, pc}

08010c86 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010c86:	b580      	push	{r7, lr}
 8010c88:	b082      	sub	sp, #8
 8010c8a:	af00      	add	r7, sp, #0
 8010c8c:	6078      	str	r0, [r7, #4]
 8010c8e:	460b      	mov	r3, r1
 8010c90:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010c98:	78fa      	ldrb	r2, [r7, #3]
 8010c9a:	4611      	mov	r1, r2
 8010c9c:	4618      	mov	r0, r3
 8010c9e:	f7f5 fbfa 	bl	8006496 <HAL_PCD_EP_GetRxCount>
 8010ca2:	4603      	mov	r3, r0
}
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	3708      	adds	r7, #8
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}

08010cac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	b082      	sub	sp, #8
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
 8010cb4:	460b      	mov	r3, r1
 8010cb6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8010cb8:	78fb      	ldrb	r3, [r7, #3]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d002      	beq.n	8010cc4 <HAL_PCDEx_LPM_Callback+0x18>
 8010cbe:	2b01      	cmp	r3, #1
 8010cc0:	d01f      	beq.n	8010d02 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8010cc2:	e03b      	b.n	8010d3c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	6a1b      	ldr	r3, [r3, #32]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d007      	beq.n	8010cdc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8010ccc:	f000 f83c 	bl	8010d48 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010cd0:	4b1c      	ldr	r3, [pc, #112]	; (8010d44 <HAL_PCDEx_LPM_Callback+0x98>)
 8010cd2:	691b      	ldr	r3, [r3, #16]
 8010cd4:	4a1b      	ldr	r2, [pc, #108]	; (8010d44 <HAL_PCDEx_LPM_Callback+0x98>)
 8010cd6:	f023 0306 	bic.w	r3, r3, #6
 8010cda:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	687a      	ldr	r2, [r7, #4]
 8010ce8:	6812      	ldr	r2, [r2, #0]
 8010cea:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010cee:	f023 0301 	bic.w	r3, r3, #1
 8010cf2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	f7fb fcc7 	bl	800c68e <USBD_LL_Resume>
    break;
 8010d00:	e01c      	b.n	8010d3c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	687a      	ldr	r2, [r7, #4]
 8010d0e:	6812      	ldr	r2, [r2, #0]
 8010d10:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010d14:	f043 0301 	orr.w	r3, r3, #1
 8010d18:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010d20:	4618      	mov	r0, r3
 8010d22:	f7fb fc9e 	bl	800c662 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	6a1b      	ldr	r3, [r3, #32]
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d005      	beq.n	8010d3a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010d2e:	4b05      	ldr	r3, [pc, #20]	; (8010d44 <HAL_PCDEx_LPM_Callback+0x98>)
 8010d30:	691b      	ldr	r3, [r3, #16]
 8010d32:	4a04      	ldr	r2, [pc, #16]	; (8010d44 <HAL_PCDEx_LPM_Callback+0x98>)
 8010d34:	f043 0306 	orr.w	r3, r3, #6
 8010d38:	6113      	str	r3, [r2, #16]
    break;
 8010d3a:	bf00      	nop
}
 8010d3c:	bf00      	nop
 8010d3e:	3708      	adds	r7, #8
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bd80      	pop	{r7, pc}
 8010d44:	e000ed00 	.word	0xe000ed00

08010d48 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010d4c:	f7f2 f8d0 	bl	8002ef0 <SystemClock_Config>
}
 8010d50:	bf00      	nop
 8010d52:	bd80      	pop	{r7, pc}

08010d54 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010d54:	b480      	push	{r7}
 8010d56:	b085      	sub	sp, #20
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d5e:	2300      	movs	r3, #0
 8010d60:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010d62:	79fb      	ldrb	r3, [r7, #7]
 8010d64:	2b03      	cmp	r3, #3
 8010d66:	d817      	bhi.n	8010d98 <USBD_Get_USB_Status+0x44>
 8010d68:	a201      	add	r2, pc, #4	; (adr r2, 8010d70 <USBD_Get_USB_Status+0x1c>)
 8010d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d6e:	bf00      	nop
 8010d70:	08010d81 	.word	0x08010d81
 8010d74:	08010d87 	.word	0x08010d87
 8010d78:	08010d8d 	.word	0x08010d8d
 8010d7c:	08010d93 	.word	0x08010d93
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010d80:	2300      	movs	r3, #0
 8010d82:	73fb      	strb	r3, [r7, #15]
    break;
 8010d84:	e00b      	b.n	8010d9e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010d86:	2303      	movs	r3, #3
 8010d88:	73fb      	strb	r3, [r7, #15]
    break;
 8010d8a:	e008      	b.n	8010d9e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010d8c:	2301      	movs	r3, #1
 8010d8e:	73fb      	strb	r3, [r7, #15]
    break;
 8010d90:	e005      	b.n	8010d9e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010d92:	2303      	movs	r3, #3
 8010d94:	73fb      	strb	r3, [r7, #15]
    break;
 8010d96:	e002      	b.n	8010d9e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010d98:	2303      	movs	r3, #3
 8010d9a:	73fb      	strb	r3, [r7, #15]
    break;
 8010d9c:	bf00      	nop
  }
  return usb_status;
 8010d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010da0:	4618      	mov	r0, r3
 8010da2:	3714      	adds	r7, #20
 8010da4:	46bd      	mov	sp, r7
 8010da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010daa:	4770      	bx	lr

08010dac <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 8010dac:	4b04      	ldr	r3, [pc, #16]	; (8010dc0 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 8010dae:	681a      	ldr	r2, [r3, #0]
 8010db0:	b10a      	cbz	r2, 8010db6 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xa>
 8010db2:	4803      	ldr	r0, [pc, #12]	; (8010dc0 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 8010db4:	4770      	bx	lr
 8010db6:	4a03      	ldr	r2, [pc, #12]	; (8010dc4 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x18>)
 8010db8:	4801      	ldr	r0, [pc, #4]	; (8010dc0 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 8010dba:	6812      	ldr	r2, [r2, #0]
 8010dbc:	601a      	str	r2, [r3, #0]
 8010dbe:	4770      	bx	lr
 8010dc0:	2000011c 	.word	0x2000011c
 8010dc4:	200008f4 	.word	0x200008f4

08010dc8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 8010dc8:	4b04      	ldr	r3, [pc, #16]	; (8010ddc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 8010dca:	4805      	ldr	r0, [pc, #20]	; (8010de0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	4905      	ldr	r1, [pc, #20]	; (8010de4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x1c>)
 8010dd0:	4a05      	ldr	r2, [pc, #20]	; (8010de8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x20>)
 8010dd2:	6003      	str	r3, [r0, #0]
 8010dd4:	600b      	str	r3, [r1, #0]
 8010dd6:	6013      	str	r3, [r2, #0]
 8010dd8:	4770      	bx	lr
 8010dda:	bf00      	nop
 8010ddc:	200008f4 	.word	0x200008f4
 8010de0:	20000138 	.word	0x20000138
 8010de4:	20000144 	.word	0x20000144
 8010de8:	2000011c 	.word	0x2000011c

08010dec <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_init_function>:
 8010dec:	f006 b894 	b.w	8016f18 <custom_test_msgs__srv__AddThreeInts_Request__init>

08010df0 <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_fini_function>:
 8010df0:	f006 b896 	b.w	8016f20 <custom_test_msgs__srv__AddThreeInts_Request__fini>

08010df4 <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_init_function>:
 8010df4:	f006 b896 	b.w	8016f24 <custom_test_msgs__srv__AddThreeInts_Response__init>

08010df8 <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_fini_function>:
 8010df8:	f006 b898 	b.w	8016f2c <custom_test_msgs__srv__AddThreeInts_Response__fini>

08010dfc <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 8010dfc:	4b04      	ldr	r3, [pc, #16]	; (8010e10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 8010dfe:	681a      	ldr	r2, [r3, #0]
 8010e00:	b10a      	cbz	r2, 8010e06 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0xa>
 8010e02:	4803      	ldr	r0, [pc, #12]	; (8010e10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 8010e04:	4770      	bx	lr
 8010e06:	4a03      	ldr	r2, [pc, #12]	; (8010e14 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 8010e08:	4801      	ldr	r0, [pc, #4]	; (8010e10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 8010e0a:	6812      	ldr	r2, [r2, #0]
 8010e0c:	601a      	str	r2, [r3, #0]
 8010e0e:	4770      	bx	lr
 8010e10:	20000204 	.word	0x20000204
 8010e14:	200008f8 	.word	0x200008f8

08010e18 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 8010e18:	4b04      	ldr	r3, [pc, #16]	; (8010e2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 8010e1a:	681a      	ldr	r2, [r3, #0]
 8010e1c:	b10a      	cbz	r2, 8010e22 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0xa>
 8010e1e:	4803      	ldr	r0, [pc, #12]	; (8010e2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 8010e20:	4770      	bx	lr
 8010e22:	4a03      	ldr	r2, [pc, #12]	; (8010e30 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x18>)
 8010e24:	4801      	ldr	r0, [pc, #4]	; (8010e2c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 8010e26:	6812      	ldr	r2, [r2, #0]
 8010e28:	601a      	str	r2, [r3, #0]
 8010e2a:	4770      	bx	lr
 8010e2c:	2000024c 	.word	0x2000024c
 8010e30:	200008f8 	.word	0x200008f8

08010e34 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 8010e34:	4b13      	ldr	r3, [pc, #76]	; (8010e84 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 8010e36:	681a      	ldr	r2, [r3, #0]
 8010e38:	b132      	cbz	r2, 8010e48 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>
 8010e3a:	685b      	ldr	r3, [r3, #4]
 8010e3c:	689a      	ldr	r2, [r3, #8]
 8010e3e:	b152      	cbz	r2, 8010e56 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x22>
 8010e40:	68da      	ldr	r2, [r3, #12]
 8010e42:	b182      	cbz	r2, 8010e66 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x32>
 8010e44:	480f      	ldr	r0, [pc, #60]	; (8010e84 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 8010e46:	4770      	bx	lr
 8010e48:	4a0f      	ldr	r2, [pc, #60]	; (8010e88 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 8010e4a:	6812      	ldr	r2, [r2, #0]
 8010e4c:	601a      	str	r2, [r3, #0]
 8010e4e:	685b      	ldr	r3, [r3, #4]
 8010e50:	689a      	ldr	r2, [r3, #8]
 8010e52:	2a00      	cmp	r2, #0
 8010e54:	d1f4      	bne.n	8010e40 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xc>
 8010e56:	4a0d      	ldr	r2, [pc, #52]	; (8010e8c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x58>)
 8010e58:	6811      	ldr	r1, [r2, #0]
 8010e5a:	b179      	cbz	r1, 8010e7c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x48>
 8010e5c:	6852      	ldr	r2, [r2, #4]
 8010e5e:	609a      	str	r2, [r3, #8]
 8010e60:	68da      	ldr	r2, [r3, #12]
 8010e62:	2a00      	cmp	r2, #0
 8010e64:	d1ee      	bne.n	8010e44 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x10>
 8010e66:	4a0a      	ldr	r2, [pc, #40]	; (8010e90 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x5c>)
 8010e68:	6811      	ldr	r1, [r2, #0]
 8010e6a:	b119      	cbz	r1, 8010e74 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x40>
 8010e6c:	6852      	ldr	r2, [r2, #4]
 8010e6e:	4805      	ldr	r0, [pc, #20]	; (8010e84 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 8010e70:	60da      	str	r2, [r3, #12]
 8010e72:	4770      	bx	lr
 8010e74:	4904      	ldr	r1, [pc, #16]	; (8010e88 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 8010e76:	6809      	ldr	r1, [r1, #0]
 8010e78:	6011      	str	r1, [r2, #0]
 8010e7a:	e7f7      	b.n	8010e6c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x38>
 8010e7c:	4902      	ldr	r1, [pc, #8]	; (8010e88 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 8010e7e:	6809      	ldr	r1, [r1, #0]
 8010e80:	6011      	str	r1, [r2, #0]
 8010e82:	e7eb      	b.n	8010e5c <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x28>
 8010e84:	20000268 	.word	0x20000268
 8010e88:	200008f8 	.word	0x200008f8
 8010e8c:	20000204 	.word	0x20000204
 8010e90:	2000024c 	.word	0x2000024c

08010e94 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 8010e94:	4800      	ldr	r0, [pc, #0]	; (8010e98 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x4>)
 8010e96:	4770      	bx	lr
 8010e98:	20000290 	.word	0x20000290

08010e9c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 8010e9c:	4800      	ldr	r0, [pc, #0]	; (8010ea0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x4>)
 8010e9e:	4770      	bx	lr
 8010ea0:	2000029c 	.word	0x2000029c

08010ea4 <_AddThreeInts_Response__max_serialized_size>:
 8010ea4:	2108      	movs	r1, #8
 8010ea6:	2000      	movs	r0, #0
 8010ea8:	b508      	push	{r3, lr}
 8010eaa:	f001 fee9 	bl	8012c80 <ucdr_alignment>
 8010eae:	3008      	adds	r0, #8
 8010eb0:	bd08      	pop	{r3, pc}
 8010eb2:	bf00      	nop

08010eb4 <_AddThreeInts_Response__cdr_deserialize>:
 8010eb4:	b109      	cbz	r1, 8010eba <_AddThreeInts_Response__cdr_deserialize+0x6>
 8010eb6:	f001 bc2f 	b.w	8012718 <ucdr_deserialize_int64_t>
 8010eba:	4608      	mov	r0, r1
 8010ebc:	4770      	bx	lr
 8010ebe:	bf00      	nop

08010ec0 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request>:
 8010ec0:	b1b8      	cbz	r0, 8010ef2 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request+0x32>
 8010ec2:	b538      	push	{r3, r4, r5, lr}
 8010ec4:	460d      	mov	r5, r1
 8010ec6:	2108      	movs	r1, #8
 8010ec8:	4628      	mov	r0, r5
 8010eca:	f001 fed9 	bl	8012c80 <ucdr_alignment>
 8010ece:	f105 0308 	add.w	r3, r5, #8
 8010ed2:	2108      	movs	r1, #8
 8010ed4:	f1c5 0508 	rsb	r5, r5, #8
 8010ed8:	181c      	adds	r4, r3, r0
 8010eda:	4620      	mov	r0, r4
 8010edc:	f001 fed0 	bl	8012c80 <ucdr_alignment>
 8010ee0:	2108      	movs	r1, #8
 8010ee2:	4408      	add	r0, r1
 8010ee4:	4404      	add	r4, r0
 8010ee6:	4620      	mov	r0, r4
 8010ee8:	f001 feca 	bl	8012c80 <ucdr_alignment>
 8010eec:	4428      	add	r0, r5
 8010eee:	4420      	add	r0, r4
 8010ef0:	bd38      	pop	{r3, r4, r5, pc}
 8010ef2:	4770      	bx	lr

08010ef4 <_AddThreeInts_Response__get_serialized_size>:
 8010ef4:	b130      	cbz	r0, 8010f04 <_AddThreeInts_Response__get_serialized_size+0x10>
 8010ef6:	2108      	movs	r1, #8
 8010ef8:	2000      	movs	r0, #0
 8010efa:	b508      	push	{r3, lr}
 8010efc:	f001 fec0 	bl	8012c80 <ucdr_alignment>
 8010f00:	3008      	adds	r0, #8
 8010f02:	bd08      	pop	{r3, pc}
 8010f04:	4770      	bx	lr
 8010f06:	bf00      	nop

08010f08 <_AddThreeInts_Request__cdr_deserialize>:
 8010f08:	b538      	push	{r3, r4, r5, lr}
 8010f0a:	460c      	mov	r4, r1
 8010f0c:	b171      	cbz	r1, 8010f2c <_AddThreeInts_Request__cdr_deserialize+0x24>
 8010f0e:	4605      	mov	r5, r0
 8010f10:	f001 fc02 	bl	8012718 <ucdr_deserialize_int64_t>
 8010f14:	f104 0108 	add.w	r1, r4, #8
 8010f18:	4628      	mov	r0, r5
 8010f1a:	f001 fbfd 	bl	8012718 <ucdr_deserialize_int64_t>
 8010f1e:	f104 0110 	add.w	r1, r4, #16
 8010f22:	4628      	mov	r0, r5
 8010f24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f28:	f001 bbf6 	b.w	8012718 <ucdr_deserialize_int64_t>
 8010f2c:	4608      	mov	r0, r1
 8010f2e:	bd38      	pop	{r3, r4, r5, pc}

08010f30 <_AddThreeInts_Request__cdr_serialize>:
 8010f30:	b198      	cbz	r0, 8010f5a <_AddThreeInts_Request__cdr_serialize+0x2a>
 8010f32:	b570      	push	{r4, r5, r6, lr}
 8010f34:	460d      	mov	r5, r1
 8010f36:	4604      	mov	r4, r0
 8010f38:	e9d0 2300 	ldrd	r2, r3, [r0]
 8010f3c:	4608      	mov	r0, r1
 8010f3e:	f001 fb1b 	bl	8012578 <ucdr_serialize_int64_t>
 8010f42:	4628      	mov	r0, r5
 8010f44:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8010f48:	f001 fb16 	bl	8012578 <ucdr_serialize_int64_t>
 8010f4c:	4628      	mov	r0, r5
 8010f4e:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8010f52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010f56:	f001 bb0f 	b.w	8012578 <ucdr_serialize_int64_t>
 8010f5a:	4770      	bx	lr

08010f5c <_AddThreeInts_Response__cdr_serialize>:
 8010f5c:	b120      	cbz	r0, 8010f68 <_AddThreeInts_Response__cdr_serialize+0xc>
 8010f5e:	e9d0 2300 	ldrd	r2, r3, [r0]
 8010f62:	4608      	mov	r0, r1
 8010f64:	f001 bb08 	b.w	8012578 <ucdr_serialize_int64_t>
 8010f68:	4770      	bx	lr
 8010f6a:	bf00      	nop

08010f6c <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response>:
 8010f6c:	b138      	cbz	r0, 8010f7e <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response+0x12>
 8010f6e:	b508      	push	{r3, lr}
 8010f70:	460b      	mov	r3, r1
 8010f72:	2108      	movs	r1, #8
 8010f74:	4618      	mov	r0, r3
 8010f76:	f001 fe83 	bl	8012c80 <ucdr_alignment>
 8010f7a:	3008      	adds	r0, #8
 8010f7c:	bd08      	pop	{r3, pc}
 8010f7e:	4770      	bx	lr

08010f80 <_AddThreeInts_Request__get_serialized_size>:
 8010f80:	b190      	cbz	r0, 8010fa8 <_AddThreeInts_Request__get_serialized_size+0x28>
 8010f82:	2108      	movs	r1, #8
 8010f84:	2000      	movs	r0, #0
 8010f86:	b510      	push	{r4, lr}
 8010f88:	f001 fe7a 	bl	8012c80 <ucdr_alignment>
 8010f8c:	2108      	movs	r1, #8
 8010f8e:	1844      	adds	r4, r0, r1
 8010f90:	4620      	mov	r0, r4
 8010f92:	f001 fe75 	bl	8012c80 <ucdr_alignment>
 8010f96:	2108      	movs	r1, #8
 8010f98:	4408      	add	r0, r1
 8010f9a:	4404      	add	r4, r0
 8010f9c:	4620      	mov	r0, r4
 8010f9e:	f001 fe6f 	bl	8012c80 <ucdr_alignment>
 8010fa2:	3008      	adds	r0, #8
 8010fa4:	4420      	add	r0, r4
 8010fa6:	bd10      	pop	{r4, pc}
 8010fa8:	4770      	bx	lr
 8010faa:	bf00      	nop

08010fac <_AddThreeInts_Request__max_serialized_size>:
 8010fac:	b538      	push	{r3, r4, r5, lr}
 8010fae:	2108      	movs	r1, #8
 8010fb0:	2000      	movs	r0, #0
 8010fb2:	f001 fe65 	bl	8012c80 <ucdr_alignment>
 8010fb6:	2108      	movs	r1, #8
 8010fb8:	1845      	adds	r5, r0, r1
 8010fba:	4628      	mov	r0, r5
 8010fbc:	f001 fe60 	bl	8012c80 <ucdr_alignment>
 8010fc0:	2108      	movs	r1, #8
 8010fc2:	1844      	adds	r4, r0, r1
 8010fc4:	442c      	add	r4, r5
 8010fc6:	4620      	mov	r0, r4
 8010fc8:	f001 fe5a 	bl	8012c80 <ucdr_alignment>
 8010fcc:	3008      	adds	r0, #8
 8010fce:	4420      	add	r0, r4
 8010fd0:	bd38      	pop	{r3, r4, r5, pc}
 8010fd2:	bf00      	nop

08010fd4 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 8010fd4:	4800      	ldr	r0, [pc, #0]	; (8010fd8 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x4>)
 8010fd6:	4770      	bx	lr
 8010fd8:	20000284 	.word	0x20000284

08010fdc <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni>:
 8010fdc:	4b04      	ldr	r3, [pc, #16]	; (8010ff0 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 8010fde:	681a      	ldr	r2, [r3, #0]
 8010fe0:	b10a      	cbz	r2, 8010fe6 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0xa>
 8010fe2:	4803      	ldr	r0, [pc, #12]	; (8010ff0 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 8010fe4:	4770      	bx	lr
 8010fe6:	4a03      	ldr	r2, [pc, #12]	; (8010ff4 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x18>)
 8010fe8:	4801      	ldr	r0, [pc, #4]	; (8010ff0 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 8010fea:	6812      	ldr	r2, [r2, #0]
 8010fec:	601a      	str	r2, [r3, #0]
 8010fee:	4770      	bx	lr
 8010ff0:	200002e8 	.word	0x200002e8
 8010ff4:	200008f4 	.word	0x200008f4

08010ff8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni>:
 8010ff8:	4a02      	ldr	r2, [pc, #8]	; (8011004 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0xc>)
 8010ffa:	4b03      	ldr	r3, [pc, #12]	; (8011008 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x10>)
 8010ffc:	6812      	ldr	r2, [r2, #0]
 8010ffe:	601a      	str	r2, [r3, #0]
 8011000:	4770      	bx	lr
 8011002:	bf00      	nop
 8011004:	200008f4 	.word	0x200008f4
 8011008:	200002e8 	.word	0x200002e8

0801100c <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>:
 801100c:	4b04      	ldr	r3, [pc, #16]	; (8011020 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 801100e:	681a      	ldr	r2, [r3, #0]
 8011010:	b10a      	cbz	r2, 8011016 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0xa>
 8011012:	4803      	ldr	r0, [pc, #12]	; (8011020 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 8011014:	4770      	bx	lr
 8011016:	4a03      	ldr	r2, [pc, #12]	; (8011024 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x18>)
 8011018:	4801      	ldr	r0, [pc, #4]	; (8011020 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 801101a:	6812      	ldr	r2, [r2, #0]
 801101c:	601a      	str	r2, [r3, #0]
 801101e:	4770      	bx	lr
 8011020:	200002fc 	.word	0x200002fc
 8011024:	200008f4 	.word	0x200008f4

08011028 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>:
 8011028:	4a02      	ldr	r2, [pc, #8]	; (8011034 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0xc>)
 801102a:	4b03      	ldr	r3, [pc, #12]	; (8011038 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x10>)
 801102c:	6812      	ldr	r2, [r2, #0]
 801102e:	601a      	str	r2, [r3, #0]
 8011030:	4770      	bx	lr
 8011032:	bf00      	nop
 8011034:	200008f4 	.word	0x200008f4
 8011038:	200002fc 	.word	0x200002fc

0801103c <drive_msgs__msg__Omni__rosidl_typesupport_introspection_c__Omni_init_function>:
 801103c:	f005 bf78 	b.w	8016f30 <drive_msgs__msg__Omni__init>

08011040 <drive_msgs__msg__Omni__rosidl_typesupport_introspection_c__Omni_fini_function>:
 8011040:	f005 bf88 	b.w	8016f54 <drive_msgs__msg__Omni__fini>

08011044 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni>:
 8011044:	4b04      	ldr	r3, [pc, #16]	; (8011058 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 8011046:	681a      	ldr	r2, [r3, #0]
 8011048:	b10a      	cbz	r2, 801104e <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0xa>
 801104a:	4803      	ldr	r0, [pc, #12]	; (8011058 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 801104c:	4770      	bx	lr
 801104e:	4a03      	ldr	r2, [pc, #12]	; (801105c <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x18>)
 8011050:	4801      	ldr	r0, [pc, #4]	; (8011058 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 8011052:	6812      	ldr	r2, [r2, #0]
 8011054:	601a      	str	r2, [r3, #0]
 8011056:	4770      	bx	lr
 8011058:	20000434 	.word	0x20000434
 801105c:	200008f8 	.word	0x200008f8

08011060 <drive_msgs__msg__OmniEnc__rosidl_typesupport_introspection_c__OmniEnc_init_function>:
 8011060:	f005 bf7c 	b.w	8016f5c <drive_msgs__msg__OmniEnc__init>

08011064 <drive_msgs__msg__OmniEnc__rosidl_typesupport_introspection_c__OmniEnc_fini_function>:
 8011064:	f005 bf8c 	b.w	8016f80 <drive_msgs__msg__OmniEnc__fini>

08011068 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>:
 8011068:	4b04      	ldr	r3, [pc, #16]	; (801107c <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 801106a:	681a      	ldr	r2, [r3, #0]
 801106c:	b10a      	cbz	r2, 8011072 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0xa>
 801106e:	4803      	ldr	r0, [pc, #12]	; (801107c <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 8011070:	4770      	bx	lr
 8011072:	4a03      	ldr	r2, [pc, #12]	; (8011080 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x18>)
 8011074:	4801      	ldr	r0, [pc, #4]	; (801107c <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 8011076:	6812      	ldr	r2, [r2, #0]
 8011078:	601a      	str	r2, [r3, #0]
 801107a:	4770      	bx	lr
 801107c:	20000620 	.word	0x20000620
 8011080:	200008f8 	.word	0x200008f8

08011084 <_Omni__cdr_serialize>:
 8011084:	b330      	cbz	r0, 80110d4 <_Omni__cdr_serialize+0x50>
 8011086:	b570      	push	{r4, r5, r6, lr}
 8011088:	6806      	ldr	r6, [r0, #0]
 801108a:	4604      	mov	r4, r0
 801108c:	460d      	mov	r5, r1
 801108e:	b1f6      	cbz	r6, 80110ce <_Omni__cdr_serialize+0x4a>
 8011090:	4630      	mov	r0, r6
 8011092:	f7ef f935 	bl	8000300 <strlen>
 8011096:	1c42      	adds	r2, r0, #1
 8011098:	4631      	mov	r1, r6
 801109a:	6060      	str	r0, [r4, #4]
 801109c:	4628      	mov	r0, r5
 801109e:	f001 fe5f 	bl	8012d60 <ucdr_serialize_sequence_char>
 80110a2:	4628      	mov	r0, r5
 80110a4:	ed94 0b04 	vldr	d0, [r4, #16]
 80110a8:	f001 fbfc 	bl	80128a4 <ucdr_serialize_double>
 80110ac:	4628      	mov	r0, r5
 80110ae:	ed94 0b06 	vldr	d0, [r4, #24]
 80110b2:	f001 fbf7 	bl	80128a4 <ucdr_serialize_double>
 80110b6:	4628      	mov	r0, r5
 80110b8:	ed94 0b08 	vldr	d0, [r4, #32]
 80110bc:	f001 fbf2 	bl	80128a4 <ucdr_serialize_double>
 80110c0:	4628      	mov	r0, r5
 80110c2:	ed94 0b0a 	vldr	d0, [r4, #40]	; 0x28
 80110c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80110ca:	f001 bbeb 	b.w	80128a4 <ucdr_serialize_double>
 80110ce:	4632      	mov	r2, r6
 80110d0:	4630      	mov	r0, r6
 80110d2:	e7e1      	b.n	8011098 <_Omni__cdr_serialize+0x14>
 80110d4:	4770      	bx	lr
 80110d6:	bf00      	nop

080110d8 <get_serialized_size_drive_msgs__msg__Omni>:
 80110d8:	b570      	push	{r4, r5, r6, lr}
 80110da:	4604      	mov	r4, r0
 80110dc:	b310      	cbz	r0, 8011124 <get_serialized_size_drive_msgs__msg__Omni+0x4c>
 80110de:	460d      	mov	r5, r1
 80110e0:	2104      	movs	r1, #4
 80110e2:	4628      	mov	r0, r5
 80110e4:	f001 fdcc 	bl	8012c80 <ucdr_alignment>
 80110e8:	6866      	ldr	r6, [r4, #4]
 80110ea:	1d6b      	adds	r3, r5, #5
 80110ec:	2108      	movs	r1, #8
 80110ee:	f1c5 0508 	rsb	r5, r5, #8
 80110f2:	4433      	add	r3, r6
 80110f4:	181e      	adds	r6, r3, r0
 80110f6:	4630      	mov	r0, r6
 80110f8:	f001 fdc2 	bl	8012c80 <ucdr_alignment>
 80110fc:	2108      	movs	r1, #8
 80110fe:	1844      	adds	r4, r0, r1
 8011100:	4426      	add	r6, r4
 8011102:	4630      	mov	r0, r6
 8011104:	f001 fdbc 	bl	8012c80 <ucdr_alignment>
 8011108:	2108      	movs	r1, #8
 801110a:	1844      	adds	r4, r0, r1
 801110c:	4434      	add	r4, r6
 801110e:	4620      	mov	r0, r4
 8011110:	f001 fdb6 	bl	8012c80 <ucdr_alignment>
 8011114:	2108      	movs	r1, #8
 8011116:	4408      	add	r0, r1
 8011118:	4404      	add	r4, r0
 801111a:	4620      	mov	r0, r4
 801111c:	f001 fdb0 	bl	8012c80 <ucdr_alignment>
 8011120:	4428      	add	r0, r5
 8011122:	4420      	add	r0, r4
 8011124:	bd70      	pop	{r4, r5, r6, pc}
 8011126:	bf00      	nop

08011128 <_Omni__cdr_deserialize>:
 8011128:	b570      	push	{r4, r5, r6, lr}
 801112a:	460c      	mov	r4, r1
 801112c:	b082      	sub	sp, #8
 801112e:	b329      	cbz	r1, 801117c <_Omni__cdr_deserialize+0x54>
 8011130:	688e      	ldr	r6, [r1, #8]
 8011132:	ab01      	add	r3, sp, #4
 8011134:	6809      	ldr	r1, [r1, #0]
 8011136:	4605      	mov	r5, r0
 8011138:	4632      	mov	r2, r6
 801113a:	f001 fe23 	bl	8012d84 <ucdr_deserialize_sequence_char>
 801113e:	9b01      	ldr	r3, [sp, #4]
 8011140:	b9c0      	cbnz	r0, 8011174 <_Omni__cdr_deserialize+0x4c>
 8011142:	429e      	cmp	r6, r3
 8011144:	d31d      	bcc.n	8011182 <_Omni__cdr_deserialize+0x5a>
 8011146:	f104 0110 	add.w	r1, r4, #16
 801114a:	4628      	mov	r0, r5
 801114c:	f001 fc7a 	bl	8012a44 <ucdr_deserialize_double>
 8011150:	f104 0118 	add.w	r1, r4, #24
 8011154:	4628      	mov	r0, r5
 8011156:	f001 fc75 	bl	8012a44 <ucdr_deserialize_double>
 801115a:	f104 0120 	add.w	r1, r4, #32
 801115e:	4628      	mov	r0, r5
 8011160:	f001 fc70 	bl	8012a44 <ucdr_deserialize_double>
 8011164:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8011168:	4628      	mov	r0, r5
 801116a:	b002      	add	sp, #8
 801116c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011170:	f001 bc68 	b.w	8012a44 <ucdr_deserialize_double>
 8011174:	b103      	cbz	r3, 8011178 <_Omni__cdr_deserialize+0x50>
 8011176:	3b01      	subs	r3, #1
 8011178:	6063      	str	r3, [r4, #4]
 801117a:	e7e4      	b.n	8011146 <_Omni__cdr_deserialize+0x1e>
 801117c:	4608      	mov	r0, r1
 801117e:	b002      	add	sp, #8
 8011180:	bd70      	pop	{r4, r5, r6, pc}
 8011182:	2101      	movs	r1, #1
 8011184:	75a8      	strb	r0, [r5, #22]
 8011186:	7569      	strb	r1, [r5, #21]
 8011188:	6060      	str	r0, [r4, #4]
 801118a:	4628      	mov	r0, r5
 801118c:	f001 fd90 	bl	8012cb0 <ucdr_align_to>
 8011190:	9901      	ldr	r1, [sp, #4]
 8011192:	4628      	mov	r0, r5
 8011194:	f001 fdc4 	bl	8012d20 <ucdr_advance_buffer>
 8011198:	e7d5      	b.n	8011146 <_Omni__cdr_deserialize+0x1e>
 801119a:	bf00      	nop

0801119c <_Omni__max_serialized_size>:
 801119c:	b538      	push	{r3, r4, r5, lr}
 801119e:	2108      	movs	r1, #8
 80111a0:	2000      	movs	r0, #0
 80111a2:	f001 fd6d 	bl	8012c80 <ucdr_alignment>
 80111a6:	2108      	movs	r1, #8
 80111a8:	1845      	adds	r5, r0, r1
 80111aa:	4628      	mov	r0, r5
 80111ac:	f001 fd68 	bl	8012c80 <ucdr_alignment>
 80111b0:	2108      	movs	r1, #8
 80111b2:	1844      	adds	r4, r0, r1
 80111b4:	442c      	add	r4, r5
 80111b6:	4620      	mov	r0, r4
 80111b8:	f001 fd62 	bl	8012c80 <ucdr_alignment>
 80111bc:	2108      	movs	r1, #8
 80111be:	4408      	add	r0, r1
 80111c0:	4404      	add	r4, r0
 80111c2:	4620      	mov	r0, r4
 80111c4:	f001 fd5c 	bl	8012c80 <ucdr_alignment>
 80111c8:	3008      	adds	r0, #8
 80111ca:	4420      	add	r0, r4
 80111cc:	bd38      	pop	{r3, r4, r5, pc}
 80111ce:	bf00      	nop

080111d0 <_Omni__get_serialized_size>:
 80111d0:	b538      	push	{r3, r4, r5, lr}
 80111d2:	4604      	mov	r4, r0
 80111d4:	b1f0      	cbz	r0, 8011214 <_Omni__get_serialized_size+0x44>
 80111d6:	2104      	movs	r1, #4
 80111d8:	2000      	movs	r0, #0
 80111da:	f001 fd51 	bl	8012c80 <ucdr_alignment>
 80111de:	6863      	ldr	r3, [r4, #4]
 80111e0:	2108      	movs	r1, #8
 80111e2:	3305      	adds	r3, #5
 80111e4:	181d      	adds	r5, r3, r0
 80111e6:	4628      	mov	r0, r5
 80111e8:	f001 fd4a 	bl	8012c80 <ucdr_alignment>
 80111ec:	2108      	movs	r1, #8
 80111ee:	1844      	adds	r4, r0, r1
 80111f0:	4425      	add	r5, r4
 80111f2:	4628      	mov	r0, r5
 80111f4:	f001 fd44 	bl	8012c80 <ucdr_alignment>
 80111f8:	2108      	movs	r1, #8
 80111fa:	1844      	adds	r4, r0, r1
 80111fc:	442c      	add	r4, r5
 80111fe:	4620      	mov	r0, r4
 8011200:	f001 fd3e 	bl	8012c80 <ucdr_alignment>
 8011204:	2108      	movs	r1, #8
 8011206:	4408      	add	r0, r1
 8011208:	4404      	add	r4, r0
 801120a:	4620      	mov	r0, r4
 801120c:	f001 fd38 	bl	8012c80 <ucdr_alignment>
 8011210:	3008      	adds	r0, #8
 8011212:	4420      	add	r0, r4
 8011214:	bd38      	pop	{r3, r4, r5, pc}
 8011216:	bf00      	nop

08011218 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__Omni>:
 8011218:	4800      	ldr	r0, [pc, #0]	; (801121c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x4>)
 801121a:	4770      	bx	lr
 801121c:	2000062c 	.word	0x2000062c

08011220 <_OmniEnc__cdr_serialize>:
 8011220:	b3a8      	cbz	r0, 801128e <_OmniEnc__cdr_serialize+0x6e>
 8011222:	b570      	push	{r4, r5, r6, lr}
 8011224:	6806      	ldr	r6, [r0, #0]
 8011226:	4604      	mov	r4, r0
 8011228:	460d      	mov	r5, r1
 801122a:	b36e      	cbz	r6, 8011288 <_OmniEnc__cdr_serialize+0x68>
 801122c:	4630      	mov	r0, r6
 801122e:	f7ef f867 	bl	8000300 <strlen>
 8011232:	1c42      	adds	r2, r0, #1
 8011234:	4631      	mov	r1, r6
 8011236:	6060      	str	r0, [r4, #4]
 8011238:	4628      	mov	r0, r5
 801123a:	f001 fd91 	bl	8012d60 <ucdr_serialize_sequence_char>
 801123e:	4628      	mov	r0, r5
 8011240:	ed94 0b04 	vldr	d0, [r4, #16]
 8011244:	f001 fb2e 	bl	80128a4 <ucdr_serialize_double>
 8011248:	4628      	mov	r0, r5
 801124a:	ed94 0b06 	vldr	d0, [r4, #24]
 801124e:	f001 fb29 	bl	80128a4 <ucdr_serialize_double>
 8011252:	4628      	mov	r0, r5
 8011254:	ed94 0b08 	vldr	d0, [r4, #32]
 8011258:	f001 fb24 	bl	80128a4 <ucdr_serialize_double>
 801125c:	4628      	mov	r0, r5
 801125e:	ed94 0b0a 	vldr	d0, [r4, #40]	; 0x28
 8011262:	f001 fb1f 	bl	80128a4 <ucdr_serialize_double>
 8011266:	4628      	mov	r0, r5
 8011268:	ed94 0b0c 	vldr	d0, [r4, #48]	; 0x30
 801126c:	f001 fb1a 	bl	80128a4 <ucdr_serialize_double>
 8011270:	4628      	mov	r0, r5
 8011272:	ed94 0b0e 	vldr	d0, [r4, #56]	; 0x38
 8011276:	f001 fb15 	bl	80128a4 <ucdr_serialize_double>
 801127a:	4628      	mov	r0, r5
 801127c:	ed94 0b10 	vldr	d0, [r4, #64]	; 0x40
 8011280:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011284:	f001 bb0e 	b.w	80128a4 <ucdr_serialize_double>
 8011288:	4632      	mov	r2, r6
 801128a:	4630      	mov	r0, r6
 801128c:	e7d2      	b.n	8011234 <_OmniEnc__cdr_serialize+0x14>
 801128e:	4770      	bx	lr

08011290 <get_serialized_size_drive_msgs__msg__OmniEnc.part.0>:
 8011290:	b570      	push	{r4, r5, r6, lr}
 8011292:	460c      	mov	r4, r1
 8011294:	4605      	mov	r5, r0
 8011296:	2104      	movs	r1, #4
 8011298:	4620      	mov	r0, r4
 801129a:	f001 fcf1 	bl	8012c80 <ucdr_alignment>
 801129e:	686b      	ldr	r3, [r5, #4]
 80112a0:	2108      	movs	r1, #8
 80112a2:	4423      	add	r3, r4
 80112a4:	f1c4 0408 	rsb	r4, r4, #8
 80112a8:	3305      	adds	r3, #5
 80112aa:	18c6      	adds	r6, r0, r3
 80112ac:	4630      	mov	r0, r6
 80112ae:	f001 fce7 	bl	8012c80 <ucdr_alignment>
 80112b2:	2108      	movs	r1, #8
 80112b4:	1845      	adds	r5, r0, r1
 80112b6:	442e      	add	r6, r5
 80112b8:	4630      	mov	r0, r6
 80112ba:	f001 fce1 	bl	8012c80 <ucdr_alignment>
 80112be:	2108      	movs	r1, #8
 80112c0:	1845      	adds	r5, r0, r1
 80112c2:	4435      	add	r5, r6
 80112c4:	4628      	mov	r0, r5
 80112c6:	f001 fcdb 	bl	8012c80 <ucdr_alignment>
 80112ca:	2108      	movs	r1, #8
 80112cc:	4408      	add	r0, r1
 80112ce:	4405      	add	r5, r0
 80112d0:	4628      	mov	r0, r5
 80112d2:	f001 fcd5 	bl	8012c80 <ucdr_alignment>
 80112d6:	2108      	movs	r1, #8
 80112d8:	4408      	add	r0, r1
 80112da:	1946      	adds	r6, r0, r5
 80112dc:	4630      	mov	r0, r6
 80112de:	f001 fccf 	bl	8012c80 <ucdr_alignment>
 80112e2:	2108      	movs	r1, #8
 80112e4:	1845      	adds	r5, r0, r1
 80112e6:	4435      	add	r5, r6
 80112e8:	4628      	mov	r0, r5
 80112ea:	f001 fcc9 	bl	8012c80 <ucdr_alignment>
 80112ee:	2108      	movs	r1, #8
 80112f0:	4408      	add	r0, r1
 80112f2:	4405      	add	r5, r0
 80112f4:	4628      	mov	r0, r5
 80112f6:	f001 fcc3 	bl	8012c80 <ucdr_alignment>
 80112fa:	4420      	add	r0, r4
 80112fc:	4428      	add	r0, r5
 80112fe:	bd70      	pop	{r4, r5, r6, pc}

08011300 <get_serialized_size_drive_msgs__msg__OmniEnc>:
 8011300:	b108      	cbz	r0, 8011306 <get_serialized_size_drive_msgs__msg__OmniEnc+0x6>
 8011302:	f7ff bfc5 	b.w	8011290 <get_serialized_size_drive_msgs__msg__OmniEnc.part.0>
 8011306:	4770      	bx	lr

08011308 <_OmniEnc__get_serialized_size>:
 8011308:	b110      	cbz	r0, 8011310 <_OmniEnc__get_serialized_size+0x8>
 801130a:	2100      	movs	r1, #0
 801130c:	f7ff bfc0 	b.w	8011290 <get_serialized_size_drive_msgs__msg__OmniEnc.part.0>
 8011310:	4770      	bx	lr
 8011312:	bf00      	nop

08011314 <_OmniEnc__cdr_deserialize>:
 8011314:	b570      	push	{r4, r5, r6, lr}
 8011316:	460c      	mov	r4, r1
 8011318:	b082      	sub	sp, #8
 801131a:	b3a1      	cbz	r1, 8011386 <_OmniEnc__cdr_deserialize+0x72>
 801131c:	688e      	ldr	r6, [r1, #8]
 801131e:	ab01      	add	r3, sp, #4
 8011320:	6809      	ldr	r1, [r1, #0]
 8011322:	4605      	mov	r5, r0
 8011324:	4632      	mov	r2, r6
 8011326:	f001 fd2d 	bl	8012d84 <ucdr_deserialize_sequence_char>
 801132a:	9b01      	ldr	r3, [sp, #4]
 801132c:	bb38      	cbnz	r0, 801137e <_OmniEnc__cdr_deserialize+0x6a>
 801132e:	429e      	cmp	r6, r3
 8011330:	d32c      	bcc.n	801138c <_OmniEnc__cdr_deserialize+0x78>
 8011332:	f104 0110 	add.w	r1, r4, #16
 8011336:	4628      	mov	r0, r5
 8011338:	f001 fb84 	bl	8012a44 <ucdr_deserialize_double>
 801133c:	f104 0118 	add.w	r1, r4, #24
 8011340:	4628      	mov	r0, r5
 8011342:	f001 fb7f 	bl	8012a44 <ucdr_deserialize_double>
 8011346:	f104 0120 	add.w	r1, r4, #32
 801134a:	4628      	mov	r0, r5
 801134c:	f001 fb7a 	bl	8012a44 <ucdr_deserialize_double>
 8011350:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8011354:	4628      	mov	r0, r5
 8011356:	f001 fb75 	bl	8012a44 <ucdr_deserialize_double>
 801135a:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801135e:	4628      	mov	r0, r5
 8011360:	f001 fb70 	bl	8012a44 <ucdr_deserialize_double>
 8011364:	f104 0138 	add.w	r1, r4, #56	; 0x38
 8011368:	4628      	mov	r0, r5
 801136a:	f001 fb6b 	bl	8012a44 <ucdr_deserialize_double>
 801136e:	f104 0140 	add.w	r1, r4, #64	; 0x40
 8011372:	4628      	mov	r0, r5
 8011374:	b002      	add	sp, #8
 8011376:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801137a:	f001 bb63 	b.w	8012a44 <ucdr_deserialize_double>
 801137e:	b103      	cbz	r3, 8011382 <_OmniEnc__cdr_deserialize+0x6e>
 8011380:	3b01      	subs	r3, #1
 8011382:	6063      	str	r3, [r4, #4]
 8011384:	e7d5      	b.n	8011332 <_OmniEnc__cdr_deserialize+0x1e>
 8011386:	4608      	mov	r0, r1
 8011388:	b002      	add	sp, #8
 801138a:	bd70      	pop	{r4, r5, r6, pc}
 801138c:	2101      	movs	r1, #1
 801138e:	75a8      	strb	r0, [r5, #22]
 8011390:	7569      	strb	r1, [r5, #21]
 8011392:	6060      	str	r0, [r4, #4]
 8011394:	4628      	mov	r0, r5
 8011396:	f001 fc8b 	bl	8012cb0 <ucdr_align_to>
 801139a:	9901      	ldr	r1, [sp, #4]
 801139c:	4628      	mov	r0, r5
 801139e:	f001 fcbf 	bl	8012d20 <ucdr_advance_buffer>
 80113a2:	e7c6      	b.n	8011332 <_OmniEnc__cdr_deserialize+0x1e>

080113a4 <max_serialized_size_drive_msgs__msg__OmniEnc>:
 80113a4:	b570      	push	{r4, r5, r6, lr}
 80113a6:	460c      	mov	r4, r1
 80113a8:	4603      	mov	r3, r0
 80113aa:	2200      	movs	r2, #0
 80113ac:	2108      	movs	r1, #8
 80113ae:	f104 0508 	add.w	r5, r4, #8
 80113b2:	4620      	mov	r0, r4
 80113b4:	701a      	strb	r2, [r3, #0]
 80113b6:	f1c4 0408 	rsb	r4, r4, #8
 80113ba:	f001 fc61 	bl	8012c80 <ucdr_alignment>
 80113be:	4405      	add	r5, r0
 80113c0:	2108      	movs	r1, #8
 80113c2:	4628      	mov	r0, r5
 80113c4:	f001 fc5c 	bl	8012c80 <ucdr_alignment>
 80113c8:	2108      	movs	r1, #8
 80113ca:	1846      	adds	r6, r0, r1
 80113cc:	442e      	add	r6, r5
 80113ce:	4630      	mov	r0, r6
 80113d0:	f001 fc56 	bl	8012c80 <ucdr_alignment>
 80113d4:	2108      	movs	r1, #8
 80113d6:	1845      	adds	r5, r0, r1
 80113d8:	442e      	add	r6, r5
 80113da:	4630      	mov	r0, r6
 80113dc:	f001 fc50 	bl	8012c80 <ucdr_alignment>
 80113e0:	2108      	movs	r1, #8
 80113e2:	4408      	add	r0, r1
 80113e4:	4406      	add	r6, r0
 80113e6:	4630      	mov	r0, r6
 80113e8:	f001 fc4a 	bl	8012c80 <ucdr_alignment>
 80113ec:	2108      	movs	r1, #8
 80113ee:	1845      	adds	r5, r0, r1
 80113f0:	4435      	add	r5, r6
 80113f2:	4628      	mov	r0, r5
 80113f4:	f001 fc44 	bl	8012c80 <ucdr_alignment>
 80113f8:	2108      	movs	r1, #8
 80113fa:	4408      	add	r0, r1
 80113fc:	4405      	add	r5, r0
 80113fe:	4628      	mov	r0, r5
 8011400:	f001 fc3e 	bl	8012c80 <ucdr_alignment>
 8011404:	4420      	add	r0, r4
 8011406:	4428      	add	r0, r5
 8011408:	bd70      	pop	{r4, r5, r6, pc}
 801140a:	bf00      	nop

0801140c <_OmniEnc__max_serialized_size>:
 801140c:	b500      	push	{lr}
 801140e:	b083      	sub	sp, #12
 8011410:	2100      	movs	r1, #0
 8011412:	f10d 0007 	add.w	r0, sp, #7
 8011416:	f7ff ffc5 	bl	80113a4 <max_serialized_size_drive_msgs__msg__OmniEnc>
 801141a:	b003      	add	sp, #12
 801141c:	f85d fb04 	ldr.w	pc, [sp], #4

08011420 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>:
 8011420:	4800      	ldr	r0, [pc, #0]	; (8011424 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x4>)
 8011422:	4770      	bx	lr
 8011424:	20000654 	.word	0x20000654

08011428 <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd>:
 8011428:	4b04      	ldr	r3, [pc, #16]	; (801143c <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 801142a:	681a      	ldr	r2, [r3, #0]
 801142c:	b10a      	cbz	r2, 8011432 <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0xa>
 801142e:	4803      	ldr	r0, [pc, #12]	; (801143c <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 8011430:	4770      	bx	lr
 8011432:	4a03      	ldr	r2, [pc, #12]	; (8011440 <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x18>)
 8011434:	4801      	ldr	r0, [pc, #4]	; (801143c <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 8011436:	6812      	ldr	r2, [r2, #0]
 8011438:	601a      	str	r2, [r3, #0]
 801143a:	4770      	bx	lr
 801143c:	20000684 	.word	0x20000684
 8011440:	200008f4 	.word	0x200008f4

08011444 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd>:
 8011444:	4a02      	ldr	r2, [pc, #8]	; (8011450 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0xc>)
 8011446:	4b03      	ldr	r3, [pc, #12]	; (8011454 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x10>)
 8011448:	6812      	ldr	r2, [r2, #0]
 801144a:	601a      	str	r2, [r3, #0]
 801144c:	4770      	bx	lr
 801144e:	bf00      	nop
 8011450:	200008f4 	.word	0x200008f4
 8011454:	20000684 	.word	0x20000684

08011458 <manip_msgs__msg__Cmd__rosidl_typesupport_introspection_c__Cmd_init_function>:
 8011458:	f005 bd96 	b.w	8016f88 <manip_msgs__msg__Cmd__init>

0801145c <manip_msgs__msg__Cmd__rosidl_typesupport_introspection_c__Cmd_fini_function>:
 801145c:	f005 bd98 	b.w	8016f90 <manip_msgs__msg__Cmd__fini>

08011460 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd>:
 8011460:	4b04      	ldr	r3, [pc, #16]	; (8011474 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 8011462:	681a      	ldr	r2, [r3, #0]
 8011464:	b10a      	cbz	r2, 801146a <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0xa>
 8011466:	4803      	ldr	r0, [pc, #12]	; (8011474 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 8011468:	4770      	bx	lr
 801146a:	4a03      	ldr	r2, [pc, #12]	; (8011478 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x18>)
 801146c:	4801      	ldr	r0, [pc, #4]	; (8011474 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 801146e:	6812      	ldr	r2, [r2, #0]
 8011470:	601a      	str	r2, [r3, #0]
 8011472:	4770      	bx	lr
 8011474:	200008ac 	.word	0x200008ac
 8011478:	200008f8 	.word	0x200008f8

0801147c <get_serialized_size_manip_msgs__msg__Cmd.part.0>:
 801147c:	b570      	push	{r4, r5, r6, lr}
 801147e:	2108      	movs	r1, #8
 8011480:	4604      	mov	r4, r0
 8011482:	f001 fbfd 	bl	8012c80 <ucdr_alignment>
 8011486:	2108      	movs	r1, #8
 8011488:	1866      	adds	r6, r4, r1
 801148a:	f1c4 0408 	rsb	r4, r4, #8
 801148e:	1985      	adds	r5, r0, r6
 8011490:	4628      	mov	r0, r5
 8011492:	f001 fbf5 	bl	8012c80 <ucdr_alignment>
 8011496:	2108      	movs	r1, #8
 8011498:	1846      	adds	r6, r0, r1
 801149a:	442e      	add	r6, r5
 801149c:	4630      	mov	r0, r6
 801149e:	f001 fbef 	bl	8012c80 <ucdr_alignment>
 80114a2:	2108      	movs	r1, #8
 80114a4:	1845      	adds	r5, r0, r1
 80114a6:	442e      	add	r6, r5
 80114a8:	4630      	mov	r0, r6
 80114aa:	f001 fbe9 	bl	8012c80 <ucdr_alignment>
 80114ae:	2108      	movs	r1, #8
 80114b0:	1845      	adds	r5, r0, r1
 80114b2:	4435      	add	r5, r6
 80114b4:	4628      	mov	r0, r5
 80114b6:	f001 fbe3 	bl	8012c80 <ucdr_alignment>
 80114ba:	2108      	movs	r1, #8
 80114bc:	4408      	add	r0, r1
 80114be:	4405      	add	r5, r0
 80114c0:	4628      	mov	r0, r5
 80114c2:	f001 fbdd 	bl	8012c80 <ucdr_alignment>
 80114c6:	2108      	movs	r1, #8
 80114c8:	4408      	add	r0, r1
 80114ca:	1946      	adds	r6, r0, r5
 80114cc:	4630      	mov	r0, r6
 80114ce:	f001 fbd7 	bl	8012c80 <ucdr_alignment>
 80114d2:	2108      	movs	r1, #8
 80114d4:	1845      	adds	r5, r0, r1
 80114d6:	4435      	add	r5, r6
 80114d8:	4628      	mov	r0, r5
 80114da:	f001 fbd1 	bl	8012c80 <ucdr_alignment>
 80114de:	2108      	movs	r1, #8
 80114e0:	4408      	add	r0, r1
 80114e2:	4405      	add	r5, r0
 80114e4:	4628      	mov	r0, r5
 80114e6:	f001 fbcb 	bl	8012c80 <ucdr_alignment>
 80114ea:	4420      	add	r0, r4
 80114ec:	4428      	add	r0, r5
 80114ee:	bd70      	pop	{r4, r5, r6, pc}

080114f0 <get_serialized_size_manip_msgs__msg__Cmd>:
 80114f0:	b110      	cbz	r0, 80114f8 <get_serialized_size_manip_msgs__msg__Cmd+0x8>
 80114f2:	4608      	mov	r0, r1
 80114f4:	f7ff bfc2 	b.w	801147c <get_serialized_size_manip_msgs__msg__Cmd.part.0>
 80114f8:	4770      	bx	lr
 80114fa:	bf00      	nop

080114fc <_Cmd__get_serialized_size>:
 80114fc:	b110      	cbz	r0, 8011504 <_Cmd__get_serialized_size+0x8>
 80114fe:	2000      	movs	r0, #0
 8011500:	f7ff bfbc 	b.w	801147c <get_serialized_size_manip_msgs__msg__Cmd.part.0>
 8011504:	4770      	bx	lr
 8011506:	bf00      	nop

08011508 <_Cmd__cdr_deserialize>:
 8011508:	b538      	push	{r3, r4, r5, lr}
 801150a:	460c      	mov	r4, r1
 801150c:	b361      	cbz	r1, 8011568 <_Cmd__cdr_deserialize+0x60>
 801150e:	4605      	mov	r5, r0
 8011510:	f001 f902 	bl	8012718 <ucdr_deserialize_int64_t>
 8011514:	f104 0108 	add.w	r1, r4, #8
 8011518:	4628      	mov	r0, r5
 801151a:	f001 f8fd 	bl	8012718 <ucdr_deserialize_int64_t>
 801151e:	f104 0110 	add.w	r1, r4, #16
 8011522:	4628      	mov	r0, r5
 8011524:	f001 f8f8 	bl	8012718 <ucdr_deserialize_int64_t>
 8011528:	f104 0118 	add.w	r1, r4, #24
 801152c:	4628      	mov	r0, r5
 801152e:	f001 f8f3 	bl	8012718 <ucdr_deserialize_int64_t>
 8011532:	f104 0120 	add.w	r1, r4, #32
 8011536:	4628      	mov	r0, r5
 8011538:	f001 f8ee 	bl	8012718 <ucdr_deserialize_int64_t>
 801153c:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8011540:	4628      	mov	r0, r5
 8011542:	f001 f8e9 	bl	8012718 <ucdr_deserialize_int64_t>
 8011546:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801154a:	4628      	mov	r0, r5
 801154c:	f001 f8e4 	bl	8012718 <ucdr_deserialize_int64_t>
 8011550:	f104 0138 	add.w	r1, r4, #56	; 0x38
 8011554:	4628      	mov	r0, r5
 8011556:	f001 f8df 	bl	8012718 <ucdr_deserialize_int64_t>
 801155a:	f104 0140 	add.w	r1, r4, #64	; 0x40
 801155e:	4628      	mov	r0, r5
 8011560:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011564:	f001 b8d8 	b.w	8012718 <ucdr_deserialize_int64_t>
 8011568:	4608      	mov	r0, r1
 801156a:	bd38      	pop	{r3, r4, r5, pc}

0801156c <_Cmd__cdr_serialize>:
 801156c:	b388      	cbz	r0, 80115d2 <_Cmd__cdr_serialize+0x66>
 801156e:	b570      	push	{r4, r5, r6, lr}
 8011570:	460d      	mov	r5, r1
 8011572:	4604      	mov	r4, r0
 8011574:	e9d0 2300 	ldrd	r2, r3, [r0]
 8011578:	4608      	mov	r0, r1
 801157a:	f000 fffd 	bl	8012578 <ucdr_serialize_int64_t>
 801157e:	4628      	mov	r0, r5
 8011580:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8011584:	f000 fff8 	bl	8012578 <ucdr_serialize_int64_t>
 8011588:	4628      	mov	r0, r5
 801158a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 801158e:	f000 fff3 	bl	8012578 <ucdr_serialize_int64_t>
 8011592:	4628      	mov	r0, r5
 8011594:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8011598:	f000 ffee 	bl	8012578 <ucdr_serialize_int64_t>
 801159c:	4628      	mov	r0, r5
 801159e:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 80115a2:	f000 ffe9 	bl	8012578 <ucdr_serialize_int64_t>
 80115a6:	4628      	mov	r0, r5
 80115a8:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 80115ac:	f000 ffe4 	bl	8012578 <ucdr_serialize_int64_t>
 80115b0:	4628      	mov	r0, r5
 80115b2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 80115b6:	f000 ffdf 	bl	8012578 <ucdr_serialize_int64_t>
 80115ba:	4628      	mov	r0, r5
 80115bc:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 80115c0:	f000 ffda 	bl	8012578 <ucdr_serialize_int64_t>
 80115c4:	4628      	mov	r0, r5
 80115c6:	e9d4 2310 	ldrd	r2, r3, [r4, #64]	; 0x40
 80115ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80115ce:	f000 bfd3 	b.w	8012578 <ucdr_serialize_int64_t>
 80115d2:	4770      	bx	lr

080115d4 <max_serialized_size_manip_msgs__msg__Cmd>:
 80115d4:	b570      	push	{r4, r5, r6, lr}
 80115d6:	460c      	mov	r4, r1
 80115d8:	2301      	movs	r3, #1
 80115da:	2108      	movs	r1, #8
 80115dc:	f104 0608 	add.w	r6, r4, #8
 80115e0:	7003      	strb	r3, [r0, #0]
 80115e2:	4620      	mov	r0, r4
 80115e4:	f1c4 0408 	rsb	r4, r4, #8
 80115e8:	f001 fb4a 	bl	8012c80 <ucdr_alignment>
 80115ec:	1985      	adds	r5, r0, r6
 80115ee:	2108      	movs	r1, #8
 80115f0:	4628      	mov	r0, r5
 80115f2:	f001 fb45 	bl	8012c80 <ucdr_alignment>
 80115f6:	2108      	movs	r1, #8
 80115f8:	1846      	adds	r6, r0, r1
 80115fa:	442e      	add	r6, r5
 80115fc:	4630      	mov	r0, r6
 80115fe:	f001 fb3f 	bl	8012c80 <ucdr_alignment>
 8011602:	2108      	movs	r1, #8
 8011604:	1845      	adds	r5, r0, r1
 8011606:	442e      	add	r6, r5
 8011608:	4630      	mov	r0, r6
 801160a:	f001 fb39 	bl	8012c80 <ucdr_alignment>
 801160e:	2108      	movs	r1, #8
 8011610:	1845      	adds	r5, r0, r1
 8011612:	4435      	add	r5, r6
 8011614:	4628      	mov	r0, r5
 8011616:	f001 fb33 	bl	8012c80 <ucdr_alignment>
 801161a:	2108      	movs	r1, #8
 801161c:	4408      	add	r0, r1
 801161e:	4405      	add	r5, r0
 8011620:	4628      	mov	r0, r5
 8011622:	f001 fb2d 	bl	8012c80 <ucdr_alignment>
 8011626:	2108      	movs	r1, #8
 8011628:	4408      	add	r0, r1
 801162a:	1946      	adds	r6, r0, r5
 801162c:	4630      	mov	r0, r6
 801162e:	f001 fb27 	bl	8012c80 <ucdr_alignment>
 8011632:	2108      	movs	r1, #8
 8011634:	1845      	adds	r5, r0, r1
 8011636:	4435      	add	r5, r6
 8011638:	4628      	mov	r0, r5
 801163a:	f001 fb21 	bl	8012c80 <ucdr_alignment>
 801163e:	2108      	movs	r1, #8
 8011640:	4408      	add	r0, r1
 8011642:	4405      	add	r5, r0
 8011644:	4628      	mov	r0, r5
 8011646:	f001 fb1b 	bl	8012c80 <ucdr_alignment>
 801164a:	4420      	add	r0, r4
 801164c:	4428      	add	r0, r5
 801164e:	bd70      	pop	{r4, r5, r6, pc}

08011650 <_Cmd__max_serialized_size>:
 8011650:	b500      	push	{lr}
 8011652:	b083      	sub	sp, #12
 8011654:	2100      	movs	r1, #0
 8011656:	f10d 0007 	add.w	r0, sp, #7
 801165a:	f7ff ffbb 	bl	80115d4 <max_serialized_size_manip_msgs__msg__Cmd>
 801165e:	b003      	add	sp, #12
 8011660:	f85d fb04 	ldr.w	pc, [sp], #4

08011664 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__manip_msgs__msg__Cmd>:
 8011664:	4800      	ldr	r0, [pc, #0]	; (8011668 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x4>)
 8011666:	4770      	bx	lr
 8011668:	200008b8 	.word	0x200008b8

0801166c <ucdr_serialize_bool>:
 801166c:	b538      	push	{r3, r4, r5, lr}
 801166e:	460d      	mov	r5, r1
 8011670:	2101      	movs	r1, #1
 8011672:	4604      	mov	r4, r0
 8011674:	f001 fab8 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011678:	b148      	cbz	r0, 801168e <ucdr_serialize_bool+0x22>
 801167a:	68a3      	ldr	r3, [r4, #8]
 801167c:	2101      	movs	r1, #1
 801167e:	701d      	strb	r5, [r3, #0]
 8011680:	68a2      	ldr	r2, [r4, #8]
 8011682:	6923      	ldr	r3, [r4, #16]
 8011684:	440a      	add	r2, r1
 8011686:	7561      	strb	r1, [r4, #21]
 8011688:	440b      	add	r3, r1
 801168a:	60a2      	str	r2, [r4, #8]
 801168c:	6123      	str	r3, [r4, #16]
 801168e:	7da0      	ldrb	r0, [r4, #22]
 8011690:	f080 0001 	eor.w	r0, r0, #1
 8011694:	bd38      	pop	{r3, r4, r5, pc}
 8011696:	bf00      	nop

08011698 <ucdr_deserialize_bool>:
 8011698:	b538      	push	{r3, r4, r5, lr}
 801169a:	460d      	mov	r5, r1
 801169c:	2101      	movs	r1, #1
 801169e:	4604      	mov	r4, r0
 80116a0:	f001 faa2 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80116a4:	b160      	cbz	r0, 80116c0 <ucdr_deserialize_bool+0x28>
 80116a6:	68a2      	ldr	r2, [r4, #8]
 80116a8:	2101      	movs	r1, #1
 80116aa:	6923      	ldr	r3, [r4, #16]
 80116ac:	f812 0b01 	ldrb.w	r0, [r2], #1
 80116b0:	440b      	add	r3, r1
 80116b2:	3800      	subs	r0, #0
 80116b4:	bf18      	it	ne
 80116b6:	2001      	movne	r0, #1
 80116b8:	7028      	strb	r0, [r5, #0]
 80116ba:	60a2      	str	r2, [r4, #8]
 80116bc:	6123      	str	r3, [r4, #16]
 80116be:	7561      	strb	r1, [r4, #21]
 80116c0:	7da0      	ldrb	r0, [r4, #22]
 80116c2:	f080 0001 	eor.w	r0, r0, #1
 80116c6:	bd38      	pop	{r3, r4, r5, pc}

080116c8 <ucdr_serialize_uint8_t>:
 80116c8:	b538      	push	{r3, r4, r5, lr}
 80116ca:	460d      	mov	r5, r1
 80116cc:	2101      	movs	r1, #1
 80116ce:	4604      	mov	r4, r0
 80116d0:	f001 fa8a 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80116d4:	b148      	cbz	r0, 80116ea <ucdr_serialize_uint8_t+0x22>
 80116d6:	68a3      	ldr	r3, [r4, #8]
 80116d8:	2101      	movs	r1, #1
 80116da:	701d      	strb	r5, [r3, #0]
 80116dc:	68a2      	ldr	r2, [r4, #8]
 80116de:	6923      	ldr	r3, [r4, #16]
 80116e0:	440a      	add	r2, r1
 80116e2:	7561      	strb	r1, [r4, #21]
 80116e4:	440b      	add	r3, r1
 80116e6:	60a2      	str	r2, [r4, #8]
 80116e8:	6123      	str	r3, [r4, #16]
 80116ea:	7da0      	ldrb	r0, [r4, #22]
 80116ec:	f080 0001 	eor.w	r0, r0, #1
 80116f0:	bd38      	pop	{r3, r4, r5, pc}
 80116f2:	bf00      	nop

080116f4 <ucdr_deserialize_uint8_t>:
 80116f4:	b538      	push	{r3, r4, r5, lr}
 80116f6:	460d      	mov	r5, r1
 80116f8:	2101      	movs	r1, #1
 80116fa:	4604      	mov	r4, r0
 80116fc:	f001 fa74 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011700:	b150      	cbz	r0, 8011718 <ucdr_deserialize_uint8_t+0x24>
 8011702:	68a3      	ldr	r3, [r4, #8]
 8011704:	2101      	movs	r1, #1
 8011706:	781b      	ldrb	r3, [r3, #0]
 8011708:	702b      	strb	r3, [r5, #0]
 801170a:	68a2      	ldr	r2, [r4, #8]
 801170c:	6923      	ldr	r3, [r4, #16]
 801170e:	440a      	add	r2, r1
 8011710:	7561      	strb	r1, [r4, #21]
 8011712:	440b      	add	r3, r1
 8011714:	60a2      	str	r2, [r4, #8]
 8011716:	6123      	str	r3, [r4, #16]
 8011718:	7da0      	ldrb	r0, [r4, #22]
 801171a:	f080 0001 	eor.w	r0, r0, #1
 801171e:	bd38      	pop	{r3, r4, r5, pc}

08011720 <ucdr_serialize_uint16_t>:
 8011720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011724:	460b      	mov	r3, r1
 8011726:	b082      	sub	sp, #8
 8011728:	4604      	mov	r4, r0
 801172a:	2102      	movs	r1, #2
 801172c:	f8ad 3006 	strh.w	r3, [sp, #6]
 8011730:	f001 faae 	bl	8012c90 <ucdr_buffer_alignment>
 8011734:	4601      	mov	r1, r0
 8011736:	4620      	mov	r0, r4
 8011738:	7d67      	ldrb	r7, [r4, #21]
 801173a:	f001 faf1 	bl	8012d20 <ucdr_advance_buffer>
 801173e:	2102      	movs	r1, #2
 8011740:	4620      	mov	r0, r4
 8011742:	f001 fa45 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011746:	bb78      	cbnz	r0, 80117a8 <ucdr_serialize_uint16_t+0x88>
 8011748:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 801174c:	42ab      	cmp	r3, r5
 801174e:	d926      	bls.n	801179e <ucdr_serialize_uint16_t+0x7e>
 8011750:	1b5e      	subs	r6, r3, r5
 8011752:	60a3      	str	r3, [r4, #8]
 8011754:	6923      	ldr	r3, [r4, #16]
 8011756:	4620      	mov	r0, r4
 8011758:	f1c6 0802 	rsb	r8, r6, #2
 801175c:	4433      	add	r3, r6
 801175e:	4641      	mov	r1, r8
 8011760:	6123      	str	r3, [r4, #16]
 8011762:	f001 fa41 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011766:	2800      	cmp	r0, #0
 8011768:	d03b      	beq.n	80117e2 <ucdr_serialize_uint16_t+0xc2>
 801176a:	7d23      	ldrb	r3, [r4, #20]
 801176c:	2b01      	cmp	r3, #1
 801176e:	d04a      	beq.n	8011806 <ucdr_serialize_uint16_t+0xe6>
 8011770:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011774:	702b      	strb	r3, [r5, #0]
 8011776:	2e00      	cmp	r6, #0
 8011778:	d040      	beq.n	80117fc <ucdr_serialize_uint16_t+0xdc>
 801177a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801177e:	706b      	strb	r3, [r5, #1]
 8011780:	6923      	ldr	r3, [r4, #16]
 8011782:	2102      	movs	r1, #2
 8011784:	68a2      	ldr	r2, [r4, #8]
 8011786:	3302      	adds	r3, #2
 8011788:	7da0      	ldrb	r0, [r4, #22]
 801178a:	4442      	add	r2, r8
 801178c:	7561      	strb	r1, [r4, #21]
 801178e:	1b9e      	subs	r6, r3, r6
 8011790:	f080 0001 	eor.w	r0, r0, #1
 8011794:	60a2      	str	r2, [r4, #8]
 8011796:	6126      	str	r6, [r4, #16]
 8011798:	b002      	add	sp, #8
 801179a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801179e:	2102      	movs	r1, #2
 80117a0:	4620      	mov	r0, r4
 80117a2:	f001 fa21 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80117a6:	b190      	cbz	r0, 80117ce <ucdr_serialize_uint16_t+0xae>
 80117a8:	7d23      	ldrb	r3, [r4, #20]
 80117aa:	2b01      	cmp	r3, #1
 80117ac:	68a3      	ldr	r3, [r4, #8]
 80117ae:	d014      	beq.n	80117da <ucdr_serialize_uint16_t+0xba>
 80117b0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80117b4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80117b8:	7019      	strb	r1, [r3, #0]
 80117ba:	68a3      	ldr	r3, [r4, #8]
 80117bc:	705a      	strb	r2, [r3, #1]
 80117be:	2102      	movs	r1, #2
 80117c0:	68a2      	ldr	r2, [r4, #8]
 80117c2:	6923      	ldr	r3, [r4, #16]
 80117c4:	440a      	add	r2, r1
 80117c6:	7561      	strb	r1, [r4, #21]
 80117c8:	440b      	add	r3, r1
 80117ca:	60a2      	str	r2, [r4, #8]
 80117cc:	6123      	str	r3, [r4, #16]
 80117ce:	7da0      	ldrb	r0, [r4, #22]
 80117d0:	f080 0001 	eor.w	r0, r0, #1
 80117d4:	b002      	add	sp, #8
 80117d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117da:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80117de:	801a      	strh	r2, [r3, #0]
 80117e0:	e7ed      	b.n	80117be <ucdr_serialize_uint16_t+0x9e>
 80117e2:	68a2      	ldr	r2, [r4, #8]
 80117e4:	6923      	ldr	r3, [r4, #16]
 80117e6:	7da0      	ldrb	r0, [r4, #22]
 80117e8:	1b92      	subs	r2, r2, r6
 80117ea:	1b9b      	subs	r3, r3, r6
 80117ec:	7567      	strb	r7, [r4, #21]
 80117ee:	f080 0001 	eor.w	r0, r0, #1
 80117f2:	60a2      	str	r2, [r4, #8]
 80117f4:	6123      	str	r3, [r4, #16]
 80117f6:	b002      	add	sp, #8
 80117f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117fc:	68a3      	ldr	r3, [r4, #8]
 80117fe:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011802:	701a      	strb	r2, [r3, #0]
 8011804:	e7bc      	b.n	8011780 <ucdr_serialize_uint16_t+0x60>
 8011806:	4628      	mov	r0, r5
 8011808:	f10d 0506 	add.w	r5, sp, #6
 801180c:	4632      	mov	r2, r6
 801180e:	4629      	mov	r1, r5
 8011810:	f00f f869 	bl	80208e6 <memcpy>
 8011814:	4642      	mov	r2, r8
 8011816:	19a9      	adds	r1, r5, r6
 8011818:	68a0      	ldr	r0, [r4, #8]
 801181a:	f00f f864 	bl	80208e6 <memcpy>
 801181e:	e7af      	b.n	8011780 <ucdr_serialize_uint16_t+0x60>

08011820 <ucdr_serialize_endian_uint16_t>:
 8011820:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011824:	4604      	mov	r4, r0
 8011826:	b083      	sub	sp, #12
 8011828:	460d      	mov	r5, r1
 801182a:	2102      	movs	r1, #2
 801182c:	f8ad 2006 	strh.w	r2, [sp, #6]
 8011830:	f001 fa2e 	bl	8012c90 <ucdr_buffer_alignment>
 8011834:	4601      	mov	r1, r0
 8011836:	4620      	mov	r0, r4
 8011838:	f894 8015 	ldrb.w	r8, [r4, #21]
 801183c:	f001 fa70 	bl	8012d20 <ucdr_advance_buffer>
 8011840:	2102      	movs	r1, #2
 8011842:	4620      	mov	r0, r4
 8011844:	f001 f9c4 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011848:	bb70      	cbnz	r0, 80118a8 <ucdr_serialize_endian_uint16_t+0x88>
 801184a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 801184e:	42be      	cmp	r6, r7
 8011850:	d925      	bls.n	801189e <ucdr_serialize_endian_uint16_t+0x7e>
 8011852:	6923      	ldr	r3, [r4, #16]
 8011854:	4620      	mov	r0, r4
 8011856:	60a6      	str	r6, [r4, #8]
 8011858:	1bf6      	subs	r6, r6, r7
 801185a:	4433      	add	r3, r6
 801185c:	f1c6 0902 	rsb	r9, r6, #2
 8011860:	6123      	str	r3, [r4, #16]
 8011862:	4649      	mov	r1, r9
 8011864:	f001 f9c0 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011868:	2800      	cmp	r0, #0
 801186a:	d039      	beq.n	80118e0 <ucdr_serialize_endian_uint16_t+0xc0>
 801186c:	2d01      	cmp	r5, #1
 801186e:	d04a      	beq.n	8011906 <ucdr_serialize_endian_uint16_t+0xe6>
 8011870:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011874:	703b      	strb	r3, [r7, #0]
 8011876:	2e00      	cmp	r6, #0
 8011878:	d040      	beq.n	80118fc <ucdr_serialize_endian_uint16_t+0xdc>
 801187a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801187e:	707b      	strb	r3, [r7, #1]
 8011880:	6923      	ldr	r3, [r4, #16]
 8011882:	2102      	movs	r1, #2
 8011884:	68a2      	ldr	r2, [r4, #8]
 8011886:	7da0      	ldrb	r0, [r4, #22]
 8011888:	3302      	adds	r3, #2
 801188a:	444a      	add	r2, r9
 801188c:	7561      	strb	r1, [r4, #21]
 801188e:	1b9b      	subs	r3, r3, r6
 8011890:	f080 0001 	eor.w	r0, r0, #1
 8011894:	60a2      	str	r2, [r4, #8]
 8011896:	6123      	str	r3, [r4, #16]
 8011898:	b003      	add	sp, #12
 801189a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801189e:	2102      	movs	r1, #2
 80118a0:	4620      	mov	r0, r4
 80118a2:	f001 f9a1 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80118a6:	b188      	cbz	r0, 80118cc <ucdr_serialize_endian_uint16_t+0xac>
 80118a8:	2d01      	cmp	r5, #1
 80118aa:	68a3      	ldr	r3, [r4, #8]
 80118ac:	d014      	beq.n	80118d8 <ucdr_serialize_endian_uint16_t+0xb8>
 80118ae:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80118b2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80118b6:	7019      	strb	r1, [r3, #0]
 80118b8:	68a3      	ldr	r3, [r4, #8]
 80118ba:	705a      	strb	r2, [r3, #1]
 80118bc:	2102      	movs	r1, #2
 80118be:	68a2      	ldr	r2, [r4, #8]
 80118c0:	6923      	ldr	r3, [r4, #16]
 80118c2:	440a      	add	r2, r1
 80118c4:	7561      	strb	r1, [r4, #21]
 80118c6:	440b      	add	r3, r1
 80118c8:	60a2      	str	r2, [r4, #8]
 80118ca:	6123      	str	r3, [r4, #16]
 80118cc:	7da0      	ldrb	r0, [r4, #22]
 80118ce:	f080 0001 	eor.w	r0, r0, #1
 80118d2:	b003      	add	sp, #12
 80118d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118d8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80118dc:	801a      	strh	r2, [r3, #0]
 80118de:	e7ed      	b.n	80118bc <ucdr_serialize_endian_uint16_t+0x9c>
 80118e0:	68a2      	ldr	r2, [r4, #8]
 80118e2:	6923      	ldr	r3, [r4, #16]
 80118e4:	7da0      	ldrb	r0, [r4, #22]
 80118e6:	1b92      	subs	r2, r2, r6
 80118e8:	1b9b      	subs	r3, r3, r6
 80118ea:	f884 8015 	strb.w	r8, [r4, #21]
 80118ee:	f080 0001 	eor.w	r0, r0, #1
 80118f2:	60a2      	str	r2, [r4, #8]
 80118f4:	6123      	str	r3, [r4, #16]
 80118f6:	b003      	add	sp, #12
 80118f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118fc:	68a3      	ldr	r3, [r4, #8]
 80118fe:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011902:	701a      	strb	r2, [r3, #0]
 8011904:	e7bc      	b.n	8011880 <ucdr_serialize_endian_uint16_t+0x60>
 8011906:	f10d 0506 	add.w	r5, sp, #6
 801190a:	4632      	mov	r2, r6
 801190c:	4638      	mov	r0, r7
 801190e:	4629      	mov	r1, r5
 8011910:	f00e ffe9 	bl	80208e6 <memcpy>
 8011914:	464a      	mov	r2, r9
 8011916:	19a9      	adds	r1, r5, r6
 8011918:	68a0      	ldr	r0, [r4, #8]
 801191a:	f00e ffe4 	bl	80208e6 <memcpy>
 801191e:	e7af      	b.n	8011880 <ucdr_serialize_endian_uint16_t+0x60>

08011920 <ucdr_deserialize_uint16_t>:
 8011920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011924:	4604      	mov	r4, r0
 8011926:	460d      	mov	r5, r1
 8011928:	2102      	movs	r1, #2
 801192a:	f001 f9b1 	bl	8012c90 <ucdr_buffer_alignment>
 801192e:	4601      	mov	r1, r0
 8011930:	4620      	mov	r0, r4
 8011932:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011936:	f001 f9f3 	bl	8012d20 <ucdr_advance_buffer>
 801193a:	2102      	movs	r1, #2
 801193c:	4620      	mov	r0, r4
 801193e:	f001 f947 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011942:	bb60      	cbnz	r0, 801199e <ucdr_deserialize_uint16_t+0x7e>
 8011944:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8011948:	42be      	cmp	r6, r7
 801194a:	d923      	bls.n	8011994 <ucdr_deserialize_uint16_t+0x74>
 801194c:	6923      	ldr	r3, [r4, #16]
 801194e:	4620      	mov	r0, r4
 8011950:	60a6      	str	r6, [r4, #8]
 8011952:	1bf6      	subs	r6, r6, r7
 8011954:	4433      	add	r3, r6
 8011956:	f1c6 0902 	rsb	r9, r6, #2
 801195a:	6123      	str	r3, [r4, #16]
 801195c:	4649      	mov	r1, r9
 801195e:	f001 f943 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011962:	2800      	cmp	r0, #0
 8011964:	d034      	beq.n	80119d0 <ucdr_deserialize_uint16_t+0xb0>
 8011966:	7d23      	ldrb	r3, [r4, #20]
 8011968:	2b01      	cmp	r3, #1
 801196a:	d042      	beq.n	80119f2 <ucdr_deserialize_uint16_t+0xd2>
 801196c:	787b      	ldrb	r3, [r7, #1]
 801196e:	702b      	strb	r3, [r5, #0]
 8011970:	2e00      	cmp	r6, #0
 8011972:	d03a      	beq.n	80119ea <ucdr_deserialize_uint16_t+0xca>
 8011974:	783b      	ldrb	r3, [r7, #0]
 8011976:	706b      	strb	r3, [r5, #1]
 8011978:	6923      	ldr	r3, [r4, #16]
 801197a:	2102      	movs	r1, #2
 801197c:	68a2      	ldr	r2, [r4, #8]
 801197e:	3302      	adds	r3, #2
 8011980:	7da0      	ldrb	r0, [r4, #22]
 8011982:	444a      	add	r2, r9
 8011984:	7561      	strb	r1, [r4, #21]
 8011986:	1b9b      	subs	r3, r3, r6
 8011988:	f080 0001 	eor.w	r0, r0, #1
 801198c:	60a2      	str	r2, [r4, #8]
 801198e:	6123      	str	r3, [r4, #16]
 8011990:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011994:	2102      	movs	r1, #2
 8011996:	4620      	mov	r0, r4
 8011998:	f001 f926 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 801199c:	b180      	cbz	r0, 80119c0 <ucdr_deserialize_uint16_t+0xa0>
 801199e:	7d23      	ldrb	r3, [r4, #20]
 80119a0:	2b01      	cmp	r3, #1
 80119a2:	68a3      	ldr	r3, [r4, #8]
 80119a4:	d011      	beq.n	80119ca <ucdr_deserialize_uint16_t+0xaa>
 80119a6:	785b      	ldrb	r3, [r3, #1]
 80119a8:	702b      	strb	r3, [r5, #0]
 80119aa:	68a3      	ldr	r3, [r4, #8]
 80119ac:	781b      	ldrb	r3, [r3, #0]
 80119ae:	706b      	strb	r3, [r5, #1]
 80119b0:	2102      	movs	r1, #2
 80119b2:	68a2      	ldr	r2, [r4, #8]
 80119b4:	6923      	ldr	r3, [r4, #16]
 80119b6:	440a      	add	r2, r1
 80119b8:	7561      	strb	r1, [r4, #21]
 80119ba:	440b      	add	r3, r1
 80119bc:	60a2      	str	r2, [r4, #8]
 80119be:	6123      	str	r3, [r4, #16]
 80119c0:	7da0      	ldrb	r0, [r4, #22]
 80119c2:	f080 0001 	eor.w	r0, r0, #1
 80119c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119ca:	881b      	ldrh	r3, [r3, #0]
 80119cc:	802b      	strh	r3, [r5, #0]
 80119ce:	e7ef      	b.n	80119b0 <ucdr_deserialize_uint16_t+0x90>
 80119d0:	68a2      	ldr	r2, [r4, #8]
 80119d2:	6923      	ldr	r3, [r4, #16]
 80119d4:	1b92      	subs	r2, r2, r6
 80119d6:	7da0      	ldrb	r0, [r4, #22]
 80119d8:	1b9b      	subs	r3, r3, r6
 80119da:	f884 8015 	strb.w	r8, [r4, #21]
 80119de:	f080 0001 	eor.w	r0, r0, #1
 80119e2:	60a2      	str	r2, [r4, #8]
 80119e4:	6123      	str	r3, [r4, #16]
 80119e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119ea:	68a3      	ldr	r3, [r4, #8]
 80119ec:	781b      	ldrb	r3, [r3, #0]
 80119ee:	706b      	strb	r3, [r5, #1]
 80119f0:	e7c2      	b.n	8011978 <ucdr_deserialize_uint16_t+0x58>
 80119f2:	4639      	mov	r1, r7
 80119f4:	4632      	mov	r2, r6
 80119f6:	4628      	mov	r0, r5
 80119f8:	f00e ff75 	bl	80208e6 <memcpy>
 80119fc:	464a      	mov	r2, r9
 80119fe:	19a8      	adds	r0, r5, r6
 8011a00:	68a1      	ldr	r1, [r4, #8]
 8011a02:	f00e ff70 	bl	80208e6 <memcpy>
 8011a06:	e7b7      	b.n	8011978 <ucdr_deserialize_uint16_t+0x58>

08011a08 <ucdr_deserialize_endian_uint16_t>:
 8011a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a0c:	4604      	mov	r4, r0
 8011a0e:	460e      	mov	r6, r1
 8011a10:	2102      	movs	r1, #2
 8011a12:	4615      	mov	r5, r2
 8011a14:	f001 f93c 	bl	8012c90 <ucdr_buffer_alignment>
 8011a18:	4601      	mov	r1, r0
 8011a1a:	4620      	mov	r0, r4
 8011a1c:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011a20:	f001 f97e 	bl	8012d20 <ucdr_advance_buffer>
 8011a24:	2102      	movs	r1, #2
 8011a26:	4620      	mov	r0, r4
 8011a28:	f001 f8d2 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011a2c:	bb70      	cbnz	r0, 8011a8c <ucdr_deserialize_endian_uint16_t+0x84>
 8011a2e:	e9d4 7901 	ldrd	r7, r9, [r4, #4]
 8011a32:	454f      	cmp	r7, r9
 8011a34:	d925      	bls.n	8011a82 <ucdr_deserialize_endian_uint16_t+0x7a>
 8011a36:	6923      	ldr	r3, [r4, #16]
 8011a38:	4620      	mov	r0, r4
 8011a3a:	60a7      	str	r7, [r4, #8]
 8011a3c:	eba7 0709 	sub.w	r7, r7, r9
 8011a40:	443b      	add	r3, r7
 8011a42:	f1c7 0a02 	rsb	sl, r7, #2
 8011a46:	6123      	str	r3, [r4, #16]
 8011a48:	4651      	mov	r1, sl
 8011a4a:	f001 f8cd 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011a4e:	2800      	cmp	r0, #0
 8011a50:	d034      	beq.n	8011abc <ucdr_deserialize_endian_uint16_t+0xb4>
 8011a52:	2e01      	cmp	r6, #1
 8011a54:	d043      	beq.n	8011ade <ucdr_deserialize_endian_uint16_t+0xd6>
 8011a56:	f899 3001 	ldrb.w	r3, [r9, #1]
 8011a5a:	702b      	strb	r3, [r5, #0]
 8011a5c:	2f00      	cmp	r7, #0
 8011a5e:	d03a      	beq.n	8011ad6 <ucdr_deserialize_endian_uint16_t+0xce>
 8011a60:	f899 3000 	ldrb.w	r3, [r9]
 8011a64:	706b      	strb	r3, [r5, #1]
 8011a66:	6923      	ldr	r3, [r4, #16]
 8011a68:	2102      	movs	r1, #2
 8011a6a:	68a2      	ldr	r2, [r4, #8]
 8011a6c:	3302      	adds	r3, #2
 8011a6e:	7da0      	ldrb	r0, [r4, #22]
 8011a70:	4452      	add	r2, sl
 8011a72:	7561      	strb	r1, [r4, #21]
 8011a74:	1bdb      	subs	r3, r3, r7
 8011a76:	f080 0001 	eor.w	r0, r0, #1
 8011a7a:	60a2      	str	r2, [r4, #8]
 8011a7c:	6123      	str	r3, [r4, #16]
 8011a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a82:	2102      	movs	r1, #2
 8011a84:	4620      	mov	r0, r4
 8011a86:	f001 f8af 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011a8a:	b178      	cbz	r0, 8011aac <ucdr_deserialize_endian_uint16_t+0xa4>
 8011a8c:	2e01      	cmp	r6, #1
 8011a8e:	68a3      	ldr	r3, [r4, #8]
 8011a90:	d011      	beq.n	8011ab6 <ucdr_deserialize_endian_uint16_t+0xae>
 8011a92:	785b      	ldrb	r3, [r3, #1]
 8011a94:	702b      	strb	r3, [r5, #0]
 8011a96:	68a3      	ldr	r3, [r4, #8]
 8011a98:	781b      	ldrb	r3, [r3, #0]
 8011a9a:	706b      	strb	r3, [r5, #1]
 8011a9c:	2102      	movs	r1, #2
 8011a9e:	68a2      	ldr	r2, [r4, #8]
 8011aa0:	6923      	ldr	r3, [r4, #16]
 8011aa2:	440a      	add	r2, r1
 8011aa4:	7561      	strb	r1, [r4, #21]
 8011aa6:	440b      	add	r3, r1
 8011aa8:	60a2      	str	r2, [r4, #8]
 8011aaa:	6123      	str	r3, [r4, #16]
 8011aac:	7da0      	ldrb	r0, [r4, #22]
 8011aae:	f080 0001 	eor.w	r0, r0, #1
 8011ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ab6:	881b      	ldrh	r3, [r3, #0]
 8011ab8:	802b      	strh	r3, [r5, #0]
 8011aba:	e7ef      	b.n	8011a9c <ucdr_deserialize_endian_uint16_t+0x94>
 8011abc:	68a2      	ldr	r2, [r4, #8]
 8011abe:	6923      	ldr	r3, [r4, #16]
 8011ac0:	1bd2      	subs	r2, r2, r7
 8011ac2:	7da0      	ldrb	r0, [r4, #22]
 8011ac4:	1bdb      	subs	r3, r3, r7
 8011ac6:	f884 8015 	strb.w	r8, [r4, #21]
 8011aca:	f080 0001 	eor.w	r0, r0, #1
 8011ace:	60a2      	str	r2, [r4, #8]
 8011ad0:	6123      	str	r3, [r4, #16]
 8011ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ad6:	68a3      	ldr	r3, [r4, #8]
 8011ad8:	781b      	ldrb	r3, [r3, #0]
 8011ada:	706b      	strb	r3, [r5, #1]
 8011adc:	e7c3      	b.n	8011a66 <ucdr_deserialize_endian_uint16_t+0x5e>
 8011ade:	4649      	mov	r1, r9
 8011ae0:	463a      	mov	r2, r7
 8011ae2:	4628      	mov	r0, r5
 8011ae4:	f00e feff 	bl	80208e6 <memcpy>
 8011ae8:	4652      	mov	r2, sl
 8011aea:	19e8      	adds	r0, r5, r7
 8011aec:	68a1      	ldr	r1, [r4, #8]
 8011aee:	f00e fefa 	bl	80208e6 <memcpy>
 8011af2:	e7b8      	b.n	8011a66 <ucdr_deserialize_endian_uint16_t+0x5e>

08011af4 <ucdr_serialize_uint32_t>:
 8011af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011af8:	b082      	sub	sp, #8
 8011afa:	4604      	mov	r4, r0
 8011afc:	9101      	str	r1, [sp, #4]
 8011afe:	2104      	movs	r1, #4
 8011b00:	f001 f8c6 	bl	8012c90 <ucdr_buffer_alignment>
 8011b04:	4601      	mov	r1, r0
 8011b06:	4620      	mov	r0, r4
 8011b08:	7d67      	ldrb	r7, [r4, #21]
 8011b0a:	f001 f909 	bl	8012d20 <ucdr_advance_buffer>
 8011b0e:	2104      	movs	r1, #4
 8011b10:	4620      	mov	r0, r4
 8011b12:	f001 f85d 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011b16:	2800      	cmp	r0, #0
 8011b18:	d139      	bne.n	8011b8e <ucdr_serialize_uint32_t+0x9a>
 8011b1a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011b1e:	42ab      	cmp	r3, r5
 8011b20:	d930      	bls.n	8011b84 <ucdr_serialize_uint32_t+0x90>
 8011b22:	1b5e      	subs	r6, r3, r5
 8011b24:	60a3      	str	r3, [r4, #8]
 8011b26:	6923      	ldr	r3, [r4, #16]
 8011b28:	4620      	mov	r0, r4
 8011b2a:	f1c6 0804 	rsb	r8, r6, #4
 8011b2e:	4433      	add	r3, r6
 8011b30:	4641      	mov	r1, r8
 8011b32:	6123      	str	r3, [r4, #16]
 8011b34:	f001 f858 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011b38:	2800      	cmp	r0, #0
 8011b3a:	d04c      	beq.n	8011bd6 <ucdr_serialize_uint32_t+0xe2>
 8011b3c:	7d23      	ldrb	r3, [r4, #20]
 8011b3e:	2b01      	cmp	r3, #1
 8011b40:	d063      	beq.n	8011c0a <ucdr_serialize_uint32_t+0x116>
 8011b42:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011b46:	702b      	strb	r3, [r5, #0]
 8011b48:	2e00      	cmp	r6, #0
 8011b4a:	d051      	beq.n	8011bf0 <ucdr_serialize_uint32_t+0xfc>
 8011b4c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011b50:	2e01      	cmp	r6, #1
 8011b52:	706b      	strb	r3, [r5, #1]
 8011b54:	d050      	beq.n	8011bf8 <ucdr_serialize_uint32_t+0x104>
 8011b56:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8011b5a:	2e02      	cmp	r6, #2
 8011b5c:	70ab      	strb	r3, [r5, #2]
 8011b5e:	d04f      	beq.n	8011c00 <ucdr_serialize_uint32_t+0x10c>
 8011b60:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011b64:	70eb      	strb	r3, [r5, #3]
 8011b66:	6923      	ldr	r3, [r4, #16]
 8011b68:	2104      	movs	r1, #4
 8011b6a:	68a2      	ldr	r2, [r4, #8]
 8011b6c:	3304      	adds	r3, #4
 8011b6e:	7da0      	ldrb	r0, [r4, #22]
 8011b70:	4442      	add	r2, r8
 8011b72:	7561      	strb	r1, [r4, #21]
 8011b74:	1b9e      	subs	r6, r3, r6
 8011b76:	f080 0001 	eor.w	r0, r0, #1
 8011b7a:	60a2      	str	r2, [r4, #8]
 8011b7c:	6126      	str	r6, [r4, #16]
 8011b7e:	b002      	add	sp, #8
 8011b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b84:	2104      	movs	r1, #4
 8011b86:	4620      	mov	r0, r4
 8011b88:	f001 f82e 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011b8c:	b1d0      	cbz	r0, 8011bc4 <ucdr_serialize_uint32_t+0xd0>
 8011b8e:	7d23      	ldrb	r3, [r4, #20]
 8011b90:	2b01      	cmp	r3, #1
 8011b92:	68a3      	ldr	r3, [r4, #8]
 8011b94:	d01c      	beq.n	8011bd0 <ucdr_serialize_uint32_t+0xdc>
 8011b96:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8011b9a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011b9e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8011ba2:	7018      	strb	r0, [r3, #0]
 8011ba4:	68a3      	ldr	r3, [r4, #8]
 8011ba6:	705a      	strb	r2, [r3, #1]
 8011ba8:	68a3      	ldr	r3, [r4, #8]
 8011baa:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011bae:	7099      	strb	r1, [r3, #2]
 8011bb0:	68a3      	ldr	r3, [r4, #8]
 8011bb2:	70da      	strb	r2, [r3, #3]
 8011bb4:	2104      	movs	r1, #4
 8011bb6:	68a2      	ldr	r2, [r4, #8]
 8011bb8:	6923      	ldr	r3, [r4, #16]
 8011bba:	440a      	add	r2, r1
 8011bbc:	7561      	strb	r1, [r4, #21]
 8011bbe:	440b      	add	r3, r1
 8011bc0:	60a2      	str	r2, [r4, #8]
 8011bc2:	6123      	str	r3, [r4, #16]
 8011bc4:	7da0      	ldrb	r0, [r4, #22]
 8011bc6:	f080 0001 	eor.w	r0, r0, #1
 8011bca:	b002      	add	sp, #8
 8011bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bd0:	9a01      	ldr	r2, [sp, #4]
 8011bd2:	601a      	str	r2, [r3, #0]
 8011bd4:	e7ee      	b.n	8011bb4 <ucdr_serialize_uint32_t+0xc0>
 8011bd6:	68a2      	ldr	r2, [r4, #8]
 8011bd8:	6923      	ldr	r3, [r4, #16]
 8011bda:	7da0      	ldrb	r0, [r4, #22]
 8011bdc:	1b92      	subs	r2, r2, r6
 8011bde:	1b9b      	subs	r3, r3, r6
 8011be0:	7567      	strb	r7, [r4, #21]
 8011be2:	f080 0001 	eor.w	r0, r0, #1
 8011be6:	60a2      	str	r2, [r4, #8]
 8011be8:	6123      	str	r3, [r4, #16]
 8011bea:	b002      	add	sp, #8
 8011bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bf0:	68a3      	ldr	r3, [r4, #8]
 8011bf2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011bf6:	701a      	strb	r2, [r3, #0]
 8011bf8:	68a3      	ldr	r3, [r4, #8]
 8011bfa:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011bfe:	701a      	strb	r2, [r3, #0]
 8011c00:	68a3      	ldr	r3, [r4, #8]
 8011c02:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011c06:	701a      	strb	r2, [r3, #0]
 8011c08:	e7ad      	b.n	8011b66 <ucdr_serialize_uint32_t+0x72>
 8011c0a:	4628      	mov	r0, r5
 8011c0c:	ad01      	add	r5, sp, #4
 8011c0e:	4632      	mov	r2, r6
 8011c10:	4629      	mov	r1, r5
 8011c12:	f00e fe68 	bl	80208e6 <memcpy>
 8011c16:	4642      	mov	r2, r8
 8011c18:	19a9      	adds	r1, r5, r6
 8011c1a:	68a0      	ldr	r0, [r4, #8]
 8011c1c:	f00e fe63 	bl	80208e6 <memcpy>
 8011c20:	e7a1      	b.n	8011b66 <ucdr_serialize_uint32_t+0x72>
 8011c22:	bf00      	nop

08011c24 <ucdr_serialize_endian_uint32_t>:
 8011c24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011c28:	4604      	mov	r4, r0
 8011c2a:	b083      	sub	sp, #12
 8011c2c:	460d      	mov	r5, r1
 8011c2e:	2104      	movs	r1, #4
 8011c30:	9201      	str	r2, [sp, #4]
 8011c32:	f001 f82d 	bl	8012c90 <ucdr_buffer_alignment>
 8011c36:	4601      	mov	r1, r0
 8011c38:	4620      	mov	r0, r4
 8011c3a:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011c3e:	f001 f86f 	bl	8012d20 <ucdr_advance_buffer>
 8011c42:	2104      	movs	r1, #4
 8011c44:	4620      	mov	r0, r4
 8011c46:	f000 ffc3 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011c4a:	2800      	cmp	r0, #0
 8011c4c:	d138      	bne.n	8011cc0 <ucdr_serialize_endian_uint32_t+0x9c>
 8011c4e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8011c52:	42b7      	cmp	r7, r6
 8011c54:	d92f      	bls.n	8011cb6 <ucdr_serialize_endian_uint32_t+0x92>
 8011c56:	6923      	ldr	r3, [r4, #16]
 8011c58:	4620      	mov	r0, r4
 8011c5a:	60a7      	str	r7, [r4, #8]
 8011c5c:	1bbf      	subs	r7, r7, r6
 8011c5e:	443b      	add	r3, r7
 8011c60:	f1c7 0904 	rsb	r9, r7, #4
 8011c64:	6123      	str	r3, [r4, #16]
 8011c66:	4649      	mov	r1, r9
 8011c68:	f000 ffbe 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011c6c:	2800      	cmp	r0, #0
 8011c6e:	d04a      	beq.n	8011d06 <ucdr_serialize_endian_uint32_t+0xe2>
 8011c70:	2d01      	cmp	r5, #1
 8011c72:	d063      	beq.n	8011d3c <ucdr_serialize_endian_uint32_t+0x118>
 8011c74:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011c78:	7033      	strb	r3, [r6, #0]
 8011c7a:	2f00      	cmp	r7, #0
 8011c7c:	d051      	beq.n	8011d22 <ucdr_serialize_endian_uint32_t+0xfe>
 8011c7e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011c82:	2f01      	cmp	r7, #1
 8011c84:	7073      	strb	r3, [r6, #1]
 8011c86:	d050      	beq.n	8011d2a <ucdr_serialize_endian_uint32_t+0x106>
 8011c88:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8011c8c:	2f02      	cmp	r7, #2
 8011c8e:	70b3      	strb	r3, [r6, #2]
 8011c90:	d04f      	beq.n	8011d32 <ucdr_serialize_endian_uint32_t+0x10e>
 8011c92:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011c96:	70f3      	strb	r3, [r6, #3]
 8011c98:	6923      	ldr	r3, [r4, #16]
 8011c9a:	2104      	movs	r1, #4
 8011c9c:	68a2      	ldr	r2, [r4, #8]
 8011c9e:	7da0      	ldrb	r0, [r4, #22]
 8011ca0:	3304      	adds	r3, #4
 8011ca2:	444a      	add	r2, r9
 8011ca4:	7561      	strb	r1, [r4, #21]
 8011ca6:	1bdb      	subs	r3, r3, r7
 8011ca8:	f080 0001 	eor.w	r0, r0, #1
 8011cac:	60a2      	str	r2, [r4, #8]
 8011cae:	6123      	str	r3, [r4, #16]
 8011cb0:	b003      	add	sp, #12
 8011cb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011cb6:	2104      	movs	r1, #4
 8011cb8:	4620      	mov	r0, r4
 8011cba:	f000 ff95 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011cbe:	b1c8      	cbz	r0, 8011cf4 <ucdr_serialize_endian_uint32_t+0xd0>
 8011cc0:	2d01      	cmp	r5, #1
 8011cc2:	68a3      	ldr	r3, [r4, #8]
 8011cc4:	d01c      	beq.n	8011d00 <ucdr_serialize_endian_uint32_t+0xdc>
 8011cc6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8011cca:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011cce:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8011cd2:	7018      	strb	r0, [r3, #0]
 8011cd4:	68a3      	ldr	r3, [r4, #8]
 8011cd6:	705a      	strb	r2, [r3, #1]
 8011cd8:	68a3      	ldr	r3, [r4, #8]
 8011cda:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011cde:	7099      	strb	r1, [r3, #2]
 8011ce0:	68a3      	ldr	r3, [r4, #8]
 8011ce2:	70da      	strb	r2, [r3, #3]
 8011ce4:	2104      	movs	r1, #4
 8011ce6:	68a2      	ldr	r2, [r4, #8]
 8011ce8:	6923      	ldr	r3, [r4, #16]
 8011cea:	440a      	add	r2, r1
 8011cec:	7561      	strb	r1, [r4, #21]
 8011cee:	440b      	add	r3, r1
 8011cf0:	60a2      	str	r2, [r4, #8]
 8011cf2:	6123      	str	r3, [r4, #16]
 8011cf4:	7da0      	ldrb	r0, [r4, #22]
 8011cf6:	f080 0001 	eor.w	r0, r0, #1
 8011cfa:	b003      	add	sp, #12
 8011cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d00:	9a01      	ldr	r2, [sp, #4]
 8011d02:	601a      	str	r2, [r3, #0]
 8011d04:	e7ee      	b.n	8011ce4 <ucdr_serialize_endian_uint32_t+0xc0>
 8011d06:	68a2      	ldr	r2, [r4, #8]
 8011d08:	6923      	ldr	r3, [r4, #16]
 8011d0a:	7da0      	ldrb	r0, [r4, #22]
 8011d0c:	1bd2      	subs	r2, r2, r7
 8011d0e:	1bdb      	subs	r3, r3, r7
 8011d10:	f884 8015 	strb.w	r8, [r4, #21]
 8011d14:	f080 0001 	eor.w	r0, r0, #1
 8011d18:	60a2      	str	r2, [r4, #8]
 8011d1a:	6123      	str	r3, [r4, #16]
 8011d1c:	b003      	add	sp, #12
 8011d1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d22:	68a3      	ldr	r3, [r4, #8]
 8011d24:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011d28:	701a      	strb	r2, [r3, #0]
 8011d2a:	68a3      	ldr	r3, [r4, #8]
 8011d2c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011d30:	701a      	strb	r2, [r3, #0]
 8011d32:	68a3      	ldr	r3, [r4, #8]
 8011d34:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011d38:	701a      	strb	r2, [r3, #0]
 8011d3a:	e7ad      	b.n	8011c98 <ucdr_serialize_endian_uint32_t+0x74>
 8011d3c:	ad01      	add	r5, sp, #4
 8011d3e:	463a      	mov	r2, r7
 8011d40:	4630      	mov	r0, r6
 8011d42:	4629      	mov	r1, r5
 8011d44:	f00e fdcf 	bl	80208e6 <memcpy>
 8011d48:	464a      	mov	r2, r9
 8011d4a:	19e9      	adds	r1, r5, r7
 8011d4c:	68a0      	ldr	r0, [r4, #8]
 8011d4e:	f00e fdca 	bl	80208e6 <memcpy>
 8011d52:	e7a1      	b.n	8011c98 <ucdr_serialize_endian_uint32_t+0x74>

08011d54 <ucdr_deserialize_uint32_t>:
 8011d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d58:	4604      	mov	r4, r0
 8011d5a:	460d      	mov	r5, r1
 8011d5c:	2104      	movs	r1, #4
 8011d5e:	f000 ff97 	bl	8012c90 <ucdr_buffer_alignment>
 8011d62:	4601      	mov	r1, r0
 8011d64:	4620      	mov	r0, r4
 8011d66:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011d6a:	f000 ffd9 	bl	8012d20 <ucdr_advance_buffer>
 8011d6e:	2104      	movs	r1, #4
 8011d70:	4620      	mov	r0, r4
 8011d72:	f000 ff2d 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011d76:	2800      	cmp	r0, #0
 8011d78:	d138      	bne.n	8011dec <ucdr_deserialize_uint32_t+0x98>
 8011d7a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8011d7e:	42b7      	cmp	r7, r6
 8011d80:	d92f      	bls.n	8011de2 <ucdr_deserialize_uint32_t+0x8e>
 8011d82:	6923      	ldr	r3, [r4, #16]
 8011d84:	4620      	mov	r0, r4
 8011d86:	60a7      	str	r7, [r4, #8]
 8011d88:	1bbf      	subs	r7, r7, r6
 8011d8a:	443b      	add	r3, r7
 8011d8c:	f1c7 0904 	rsb	r9, r7, #4
 8011d90:	6123      	str	r3, [r4, #16]
 8011d92:	4649      	mov	r1, r9
 8011d94:	f000 ff28 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011d98:	2800      	cmp	r0, #0
 8011d9a:	d046      	beq.n	8011e2a <ucdr_deserialize_uint32_t+0xd6>
 8011d9c:	7d23      	ldrb	r3, [r4, #20]
 8011d9e:	2b01      	cmp	r3, #1
 8011da0:	d05c      	beq.n	8011e5c <ucdr_deserialize_uint32_t+0x108>
 8011da2:	78f3      	ldrb	r3, [r6, #3]
 8011da4:	702b      	strb	r3, [r5, #0]
 8011da6:	2f00      	cmp	r7, #0
 8011da8:	d04c      	beq.n	8011e44 <ucdr_deserialize_uint32_t+0xf0>
 8011daa:	78b3      	ldrb	r3, [r6, #2]
 8011dac:	2f01      	cmp	r7, #1
 8011dae:	706b      	strb	r3, [r5, #1]
 8011db0:	f105 0302 	add.w	r3, r5, #2
 8011db4:	d04a      	beq.n	8011e4c <ucdr_deserialize_uint32_t+0xf8>
 8011db6:	7873      	ldrb	r3, [r6, #1]
 8011db8:	2f02      	cmp	r7, #2
 8011dba:	70ab      	strb	r3, [r5, #2]
 8011dbc:	f105 0303 	add.w	r3, r5, #3
 8011dc0:	d048      	beq.n	8011e54 <ucdr_deserialize_uint32_t+0x100>
 8011dc2:	7833      	ldrb	r3, [r6, #0]
 8011dc4:	70eb      	strb	r3, [r5, #3]
 8011dc6:	6923      	ldr	r3, [r4, #16]
 8011dc8:	2104      	movs	r1, #4
 8011dca:	68a2      	ldr	r2, [r4, #8]
 8011dcc:	3304      	adds	r3, #4
 8011dce:	7da0      	ldrb	r0, [r4, #22]
 8011dd0:	444a      	add	r2, r9
 8011dd2:	7561      	strb	r1, [r4, #21]
 8011dd4:	1bdb      	subs	r3, r3, r7
 8011dd6:	f080 0001 	eor.w	r0, r0, #1
 8011dda:	60a2      	str	r2, [r4, #8]
 8011ddc:	6123      	str	r3, [r4, #16]
 8011dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011de2:	2104      	movs	r1, #4
 8011de4:	4620      	mov	r0, r4
 8011de6:	f000 feff 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011dea:	b1b0      	cbz	r0, 8011e1a <ucdr_deserialize_uint32_t+0xc6>
 8011dec:	7d23      	ldrb	r3, [r4, #20]
 8011dee:	2b01      	cmp	r3, #1
 8011df0:	68a3      	ldr	r3, [r4, #8]
 8011df2:	d017      	beq.n	8011e24 <ucdr_deserialize_uint32_t+0xd0>
 8011df4:	78db      	ldrb	r3, [r3, #3]
 8011df6:	702b      	strb	r3, [r5, #0]
 8011df8:	68a3      	ldr	r3, [r4, #8]
 8011dfa:	789b      	ldrb	r3, [r3, #2]
 8011dfc:	706b      	strb	r3, [r5, #1]
 8011dfe:	68a3      	ldr	r3, [r4, #8]
 8011e00:	785b      	ldrb	r3, [r3, #1]
 8011e02:	70ab      	strb	r3, [r5, #2]
 8011e04:	68a3      	ldr	r3, [r4, #8]
 8011e06:	781b      	ldrb	r3, [r3, #0]
 8011e08:	70eb      	strb	r3, [r5, #3]
 8011e0a:	2104      	movs	r1, #4
 8011e0c:	68a2      	ldr	r2, [r4, #8]
 8011e0e:	6923      	ldr	r3, [r4, #16]
 8011e10:	440a      	add	r2, r1
 8011e12:	7561      	strb	r1, [r4, #21]
 8011e14:	440b      	add	r3, r1
 8011e16:	60a2      	str	r2, [r4, #8]
 8011e18:	6123      	str	r3, [r4, #16]
 8011e1a:	7da0      	ldrb	r0, [r4, #22]
 8011e1c:	f080 0001 	eor.w	r0, r0, #1
 8011e20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	602b      	str	r3, [r5, #0]
 8011e28:	e7ef      	b.n	8011e0a <ucdr_deserialize_uint32_t+0xb6>
 8011e2a:	68a2      	ldr	r2, [r4, #8]
 8011e2c:	6923      	ldr	r3, [r4, #16]
 8011e2e:	1bd2      	subs	r2, r2, r7
 8011e30:	7da0      	ldrb	r0, [r4, #22]
 8011e32:	1bdb      	subs	r3, r3, r7
 8011e34:	f884 8015 	strb.w	r8, [r4, #21]
 8011e38:	f080 0001 	eor.w	r0, r0, #1
 8011e3c:	60a2      	str	r2, [r4, #8]
 8011e3e:	6123      	str	r3, [r4, #16]
 8011e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e44:	68a3      	ldr	r3, [r4, #8]
 8011e46:	789b      	ldrb	r3, [r3, #2]
 8011e48:	706b      	strb	r3, [r5, #1]
 8011e4a:	1cab      	adds	r3, r5, #2
 8011e4c:	68a2      	ldr	r2, [r4, #8]
 8011e4e:	7852      	ldrb	r2, [r2, #1]
 8011e50:	f803 2b01 	strb.w	r2, [r3], #1
 8011e54:	68a2      	ldr	r2, [r4, #8]
 8011e56:	7812      	ldrb	r2, [r2, #0]
 8011e58:	701a      	strb	r2, [r3, #0]
 8011e5a:	e7b4      	b.n	8011dc6 <ucdr_deserialize_uint32_t+0x72>
 8011e5c:	4631      	mov	r1, r6
 8011e5e:	463a      	mov	r2, r7
 8011e60:	4628      	mov	r0, r5
 8011e62:	f00e fd40 	bl	80208e6 <memcpy>
 8011e66:	464a      	mov	r2, r9
 8011e68:	19e8      	adds	r0, r5, r7
 8011e6a:	68a1      	ldr	r1, [r4, #8]
 8011e6c:	f00e fd3b 	bl	80208e6 <memcpy>
 8011e70:	e7a9      	b.n	8011dc6 <ucdr_deserialize_uint32_t+0x72>
 8011e72:	bf00      	nop

08011e74 <ucdr_deserialize_endian_uint32_t>:
 8011e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e78:	4604      	mov	r4, r0
 8011e7a:	460e      	mov	r6, r1
 8011e7c:	2104      	movs	r1, #4
 8011e7e:	4615      	mov	r5, r2
 8011e80:	f000 ff06 	bl	8012c90 <ucdr_buffer_alignment>
 8011e84:	4601      	mov	r1, r0
 8011e86:	4620      	mov	r0, r4
 8011e88:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011e8c:	f000 ff48 	bl	8012d20 <ucdr_advance_buffer>
 8011e90:	2104      	movs	r1, #4
 8011e92:	4620      	mov	r0, r4
 8011e94:	f000 fe9c 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011e98:	2800      	cmp	r0, #0
 8011e9a:	d13c      	bne.n	8011f16 <ucdr_deserialize_endian_uint32_t+0xa2>
 8011e9c:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 8011ea0:	42bb      	cmp	r3, r7
 8011ea2:	d933      	bls.n	8011f0c <ucdr_deserialize_endian_uint32_t+0x98>
 8011ea4:	eba3 0907 	sub.w	r9, r3, r7
 8011ea8:	60a3      	str	r3, [r4, #8]
 8011eaa:	6923      	ldr	r3, [r4, #16]
 8011eac:	4620      	mov	r0, r4
 8011eae:	f1c9 0a04 	rsb	sl, r9, #4
 8011eb2:	444b      	add	r3, r9
 8011eb4:	4651      	mov	r1, sl
 8011eb6:	6123      	str	r3, [r4, #16]
 8011eb8:	f000 fe96 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011ebc:	2800      	cmp	r0, #0
 8011ebe:	d048      	beq.n	8011f52 <ucdr_deserialize_endian_uint32_t+0xde>
 8011ec0:	2e01      	cmp	r6, #1
 8011ec2:	d061      	beq.n	8011f88 <ucdr_deserialize_endian_uint32_t+0x114>
 8011ec4:	78fb      	ldrb	r3, [r7, #3]
 8011ec6:	702b      	strb	r3, [r5, #0]
 8011ec8:	f1b9 0f00 	cmp.w	r9, #0
 8011ecc:	d050      	beq.n	8011f70 <ucdr_deserialize_endian_uint32_t+0xfc>
 8011ece:	78bb      	ldrb	r3, [r7, #2]
 8011ed0:	f1b9 0f01 	cmp.w	r9, #1
 8011ed4:	706b      	strb	r3, [r5, #1]
 8011ed6:	f105 0302 	add.w	r3, r5, #2
 8011eda:	d04d      	beq.n	8011f78 <ucdr_deserialize_endian_uint32_t+0x104>
 8011edc:	787b      	ldrb	r3, [r7, #1]
 8011ede:	f1b9 0f02 	cmp.w	r9, #2
 8011ee2:	70ab      	strb	r3, [r5, #2]
 8011ee4:	f105 0303 	add.w	r3, r5, #3
 8011ee8:	d04a      	beq.n	8011f80 <ucdr_deserialize_endian_uint32_t+0x10c>
 8011eea:	783b      	ldrb	r3, [r7, #0]
 8011eec:	70eb      	strb	r3, [r5, #3]
 8011eee:	6923      	ldr	r3, [r4, #16]
 8011ef0:	2104      	movs	r1, #4
 8011ef2:	68a2      	ldr	r2, [r4, #8]
 8011ef4:	3304      	adds	r3, #4
 8011ef6:	7da0      	ldrb	r0, [r4, #22]
 8011ef8:	4452      	add	r2, sl
 8011efa:	7561      	strb	r1, [r4, #21]
 8011efc:	eba3 0309 	sub.w	r3, r3, r9
 8011f00:	f080 0001 	eor.w	r0, r0, #1
 8011f04:	60a2      	str	r2, [r4, #8]
 8011f06:	6123      	str	r3, [r4, #16]
 8011f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f0c:	2104      	movs	r1, #4
 8011f0e:	4620      	mov	r0, r4
 8011f10:	f000 fe6a 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011f14:	b1a8      	cbz	r0, 8011f42 <ucdr_deserialize_endian_uint32_t+0xce>
 8011f16:	2e01      	cmp	r6, #1
 8011f18:	68a3      	ldr	r3, [r4, #8]
 8011f1a:	d017      	beq.n	8011f4c <ucdr_deserialize_endian_uint32_t+0xd8>
 8011f1c:	78db      	ldrb	r3, [r3, #3]
 8011f1e:	702b      	strb	r3, [r5, #0]
 8011f20:	68a3      	ldr	r3, [r4, #8]
 8011f22:	789b      	ldrb	r3, [r3, #2]
 8011f24:	706b      	strb	r3, [r5, #1]
 8011f26:	68a3      	ldr	r3, [r4, #8]
 8011f28:	785b      	ldrb	r3, [r3, #1]
 8011f2a:	70ab      	strb	r3, [r5, #2]
 8011f2c:	68a3      	ldr	r3, [r4, #8]
 8011f2e:	781b      	ldrb	r3, [r3, #0]
 8011f30:	70eb      	strb	r3, [r5, #3]
 8011f32:	2104      	movs	r1, #4
 8011f34:	68a2      	ldr	r2, [r4, #8]
 8011f36:	6923      	ldr	r3, [r4, #16]
 8011f38:	440a      	add	r2, r1
 8011f3a:	7561      	strb	r1, [r4, #21]
 8011f3c:	440b      	add	r3, r1
 8011f3e:	60a2      	str	r2, [r4, #8]
 8011f40:	6123      	str	r3, [r4, #16]
 8011f42:	7da0      	ldrb	r0, [r4, #22]
 8011f44:	f080 0001 	eor.w	r0, r0, #1
 8011f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	602b      	str	r3, [r5, #0]
 8011f50:	e7ef      	b.n	8011f32 <ucdr_deserialize_endian_uint32_t+0xbe>
 8011f52:	68a2      	ldr	r2, [r4, #8]
 8011f54:	6923      	ldr	r3, [r4, #16]
 8011f56:	eba2 0209 	sub.w	r2, r2, r9
 8011f5a:	7da0      	ldrb	r0, [r4, #22]
 8011f5c:	eba3 0309 	sub.w	r3, r3, r9
 8011f60:	f884 8015 	strb.w	r8, [r4, #21]
 8011f64:	f080 0001 	eor.w	r0, r0, #1
 8011f68:	60a2      	str	r2, [r4, #8]
 8011f6a:	6123      	str	r3, [r4, #16]
 8011f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f70:	68a3      	ldr	r3, [r4, #8]
 8011f72:	789b      	ldrb	r3, [r3, #2]
 8011f74:	706b      	strb	r3, [r5, #1]
 8011f76:	1cab      	adds	r3, r5, #2
 8011f78:	68a2      	ldr	r2, [r4, #8]
 8011f7a:	7852      	ldrb	r2, [r2, #1]
 8011f7c:	f803 2b01 	strb.w	r2, [r3], #1
 8011f80:	68a2      	ldr	r2, [r4, #8]
 8011f82:	7812      	ldrb	r2, [r2, #0]
 8011f84:	701a      	strb	r2, [r3, #0]
 8011f86:	e7b2      	b.n	8011eee <ucdr_deserialize_endian_uint32_t+0x7a>
 8011f88:	4639      	mov	r1, r7
 8011f8a:	464a      	mov	r2, r9
 8011f8c:	4628      	mov	r0, r5
 8011f8e:	f00e fcaa 	bl	80208e6 <memcpy>
 8011f92:	4652      	mov	r2, sl
 8011f94:	eb05 0009 	add.w	r0, r5, r9
 8011f98:	68a1      	ldr	r1, [r4, #8]
 8011f9a:	f00e fca4 	bl	80208e6 <memcpy>
 8011f9e:	e7a6      	b.n	8011eee <ucdr_deserialize_endian_uint32_t+0x7a>

08011fa0 <ucdr_serialize_uint64_t>:
 8011fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fa4:	4604      	mov	r4, r0
 8011fa6:	b082      	sub	sp, #8
 8011fa8:	2108      	movs	r1, #8
 8011faa:	e9cd 2300 	strd	r2, r3, [sp]
 8011fae:	f000 fe6f 	bl	8012c90 <ucdr_buffer_alignment>
 8011fb2:	4601      	mov	r1, r0
 8011fb4:	4620      	mov	r0, r4
 8011fb6:	7d67      	ldrb	r7, [r4, #21]
 8011fb8:	f000 feb2 	bl	8012d20 <ucdr_advance_buffer>
 8011fbc:	2108      	movs	r1, #8
 8011fbe:	4620      	mov	r0, r4
 8011fc0:	f000 fe06 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8011fc4:	2800      	cmp	r0, #0
 8011fc6:	d14e      	bne.n	8012066 <ucdr_serialize_uint64_t+0xc6>
 8011fc8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011fcc:	42ab      	cmp	r3, r5
 8011fce:	d945      	bls.n	801205c <ucdr_serialize_uint64_t+0xbc>
 8011fd0:	1b5e      	subs	r6, r3, r5
 8011fd2:	60a3      	str	r3, [r4, #8]
 8011fd4:	6923      	ldr	r3, [r4, #16]
 8011fd6:	4620      	mov	r0, r4
 8011fd8:	f1c6 0808 	rsb	r8, r6, #8
 8011fdc:	4433      	add	r3, r6
 8011fde:	4641      	mov	r1, r8
 8011fe0:	6123      	str	r3, [r4, #16]
 8011fe2:	f000 fe01 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8011fe6:	2800      	cmp	r0, #0
 8011fe8:	d074      	beq.n	80120d4 <ucdr_serialize_uint64_t+0x134>
 8011fea:	7d23      	ldrb	r3, [r4, #20]
 8011fec:	2b01      	cmp	r3, #1
 8011fee:	f000 809b 	beq.w	8012128 <ucdr_serialize_uint64_t+0x188>
 8011ff2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011ff6:	702b      	strb	r3, [r5, #0]
 8011ff8:	2e00      	cmp	r6, #0
 8011ffa:	d078      	beq.n	80120ee <ucdr_serialize_uint64_t+0x14e>
 8011ffc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012000:	2e01      	cmp	r6, #1
 8012002:	706b      	strb	r3, [r5, #1]
 8012004:	d077      	beq.n	80120f6 <ucdr_serialize_uint64_t+0x156>
 8012006:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801200a:	2e02      	cmp	r6, #2
 801200c:	70ab      	strb	r3, [r5, #2]
 801200e:	d076      	beq.n	80120fe <ucdr_serialize_uint64_t+0x15e>
 8012010:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012014:	2e03      	cmp	r6, #3
 8012016:	70eb      	strb	r3, [r5, #3]
 8012018:	d075      	beq.n	8012106 <ucdr_serialize_uint64_t+0x166>
 801201a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 801201e:	2e04      	cmp	r6, #4
 8012020:	712b      	strb	r3, [r5, #4]
 8012022:	d074      	beq.n	801210e <ucdr_serialize_uint64_t+0x16e>
 8012024:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8012028:	2e05      	cmp	r6, #5
 801202a:	716b      	strb	r3, [r5, #5]
 801202c:	d073      	beq.n	8012116 <ucdr_serialize_uint64_t+0x176>
 801202e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8012032:	2e06      	cmp	r6, #6
 8012034:	71ab      	strb	r3, [r5, #6]
 8012036:	d072      	beq.n	801211e <ucdr_serialize_uint64_t+0x17e>
 8012038:	f89d 3000 	ldrb.w	r3, [sp]
 801203c:	71eb      	strb	r3, [r5, #7]
 801203e:	6923      	ldr	r3, [r4, #16]
 8012040:	2108      	movs	r1, #8
 8012042:	68a2      	ldr	r2, [r4, #8]
 8012044:	3308      	adds	r3, #8
 8012046:	7da0      	ldrb	r0, [r4, #22]
 8012048:	4442      	add	r2, r8
 801204a:	7561      	strb	r1, [r4, #21]
 801204c:	1b9e      	subs	r6, r3, r6
 801204e:	f080 0001 	eor.w	r0, r0, #1
 8012052:	60a2      	str	r2, [r4, #8]
 8012054:	6126      	str	r6, [r4, #16]
 8012056:	b002      	add	sp, #8
 8012058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801205c:	2108      	movs	r1, #8
 801205e:	4620      	mov	r0, r4
 8012060:	f000 fdc2 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8012064:	b350      	cbz	r0, 80120bc <ucdr_serialize_uint64_t+0x11c>
 8012066:	7d23      	ldrb	r3, [r4, #20]
 8012068:	2b01      	cmp	r3, #1
 801206a:	d02d      	beq.n	80120c8 <ucdr_serialize_uint64_t+0x128>
 801206c:	68a3      	ldr	r3, [r4, #8]
 801206e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012072:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012076:	f89d 1005 	ldrb.w	r1, [sp, #5]
 801207a:	7018      	strb	r0, [r3, #0]
 801207c:	68a3      	ldr	r3, [r4, #8]
 801207e:	705a      	strb	r2, [r3, #1]
 8012080:	68a3      	ldr	r3, [r4, #8]
 8012082:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012086:	f89d 0003 	ldrb.w	r0, [sp, #3]
 801208a:	7099      	strb	r1, [r3, #2]
 801208c:	68a3      	ldr	r3, [r4, #8]
 801208e:	70da      	strb	r2, [r3, #3]
 8012090:	68a3      	ldr	r3, [r4, #8]
 8012092:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012096:	f89d 1001 	ldrb.w	r1, [sp, #1]
 801209a:	7118      	strb	r0, [r3, #4]
 801209c:	68a3      	ldr	r3, [r4, #8]
 801209e:	715a      	strb	r2, [r3, #5]
 80120a0:	68a3      	ldr	r3, [r4, #8]
 80120a2:	f89d 2000 	ldrb.w	r2, [sp]
 80120a6:	7199      	strb	r1, [r3, #6]
 80120a8:	68a3      	ldr	r3, [r4, #8]
 80120aa:	71da      	strb	r2, [r3, #7]
 80120ac:	2108      	movs	r1, #8
 80120ae:	68a2      	ldr	r2, [r4, #8]
 80120b0:	6923      	ldr	r3, [r4, #16]
 80120b2:	440a      	add	r2, r1
 80120b4:	7561      	strb	r1, [r4, #21]
 80120b6:	440b      	add	r3, r1
 80120b8:	60a2      	str	r2, [r4, #8]
 80120ba:	6123      	str	r3, [r4, #16]
 80120bc:	7da0      	ldrb	r0, [r4, #22]
 80120be:	f080 0001 	eor.w	r0, r0, #1
 80120c2:	b002      	add	sp, #8
 80120c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120c8:	466b      	mov	r3, sp
 80120ca:	68a2      	ldr	r2, [r4, #8]
 80120cc:	cb03      	ldmia	r3!, {r0, r1}
 80120ce:	6010      	str	r0, [r2, #0]
 80120d0:	6051      	str	r1, [r2, #4]
 80120d2:	e7eb      	b.n	80120ac <ucdr_serialize_uint64_t+0x10c>
 80120d4:	68a2      	ldr	r2, [r4, #8]
 80120d6:	6923      	ldr	r3, [r4, #16]
 80120d8:	7da0      	ldrb	r0, [r4, #22]
 80120da:	1b92      	subs	r2, r2, r6
 80120dc:	1b9b      	subs	r3, r3, r6
 80120de:	7567      	strb	r7, [r4, #21]
 80120e0:	f080 0001 	eor.w	r0, r0, #1
 80120e4:	60a2      	str	r2, [r4, #8]
 80120e6:	6123      	str	r3, [r4, #16]
 80120e8:	b002      	add	sp, #8
 80120ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120ee:	68a3      	ldr	r3, [r4, #8]
 80120f0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80120f4:	701a      	strb	r2, [r3, #0]
 80120f6:	68a3      	ldr	r3, [r4, #8]
 80120f8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80120fc:	701a      	strb	r2, [r3, #0]
 80120fe:	68a3      	ldr	r3, [r4, #8]
 8012100:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012104:	701a      	strb	r2, [r3, #0]
 8012106:	68a3      	ldr	r3, [r4, #8]
 8012108:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801210c:	701a      	strb	r2, [r3, #0]
 801210e:	68a3      	ldr	r3, [r4, #8]
 8012110:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012114:	701a      	strb	r2, [r3, #0]
 8012116:	68a3      	ldr	r3, [r4, #8]
 8012118:	f89d 2001 	ldrb.w	r2, [sp, #1]
 801211c:	701a      	strb	r2, [r3, #0]
 801211e:	68a3      	ldr	r3, [r4, #8]
 8012120:	f89d 2000 	ldrb.w	r2, [sp]
 8012124:	701a      	strb	r2, [r3, #0]
 8012126:	e78a      	b.n	801203e <ucdr_serialize_uint64_t+0x9e>
 8012128:	4628      	mov	r0, r5
 801212a:	466d      	mov	r5, sp
 801212c:	4632      	mov	r2, r6
 801212e:	4629      	mov	r1, r5
 8012130:	f00e fbd9 	bl	80208e6 <memcpy>
 8012134:	4642      	mov	r2, r8
 8012136:	19a9      	adds	r1, r5, r6
 8012138:	68a0      	ldr	r0, [r4, #8]
 801213a:	f00e fbd4 	bl	80208e6 <memcpy>
 801213e:	e77e      	b.n	801203e <ucdr_serialize_uint64_t+0x9e>

08012140 <ucdr_serialize_int16_t>:
 8012140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012144:	460b      	mov	r3, r1
 8012146:	b082      	sub	sp, #8
 8012148:	4604      	mov	r4, r0
 801214a:	2102      	movs	r1, #2
 801214c:	f8ad 3006 	strh.w	r3, [sp, #6]
 8012150:	f000 fd9e 	bl	8012c90 <ucdr_buffer_alignment>
 8012154:	4601      	mov	r1, r0
 8012156:	4620      	mov	r0, r4
 8012158:	7d67      	ldrb	r7, [r4, #21]
 801215a:	f000 fde1 	bl	8012d20 <ucdr_advance_buffer>
 801215e:	2102      	movs	r1, #2
 8012160:	4620      	mov	r0, r4
 8012162:	f000 fd35 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8012166:	bb78      	cbnz	r0, 80121c8 <ucdr_serialize_int16_t+0x88>
 8012168:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 801216c:	42ab      	cmp	r3, r5
 801216e:	d926      	bls.n	80121be <ucdr_serialize_int16_t+0x7e>
 8012170:	1b5e      	subs	r6, r3, r5
 8012172:	60a3      	str	r3, [r4, #8]
 8012174:	6923      	ldr	r3, [r4, #16]
 8012176:	4620      	mov	r0, r4
 8012178:	f1c6 0802 	rsb	r8, r6, #2
 801217c:	4433      	add	r3, r6
 801217e:	4641      	mov	r1, r8
 8012180:	6123      	str	r3, [r4, #16]
 8012182:	f000 fd31 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8012186:	2800      	cmp	r0, #0
 8012188:	d03b      	beq.n	8012202 <ucdr_serialize_int16_t+0xc2>
 801218a:	7d23      	ldrb	r3, [r4, #20]
 801218c:	2b01      	cmp	r3, #1
 801218e:	d04a      	beq.n	8012226 <ucdr_serialize_int16_t+0xe6>
 8012190:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012194:	702b      	strb	r3, [r5, #0]
 8012196:	2e00      	cmp	r6, #0
 8012198:	d040      	beq.n	801221c <ucdr_serialize_int16_t+0xdc>
 801219a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801219e:	706b      	strb	r3, [r5, #1]
 80121a0:	6923      	ldr	r3, [r4, #16]
 80121a2:	2102      	movs	r1, #2
 80121a4:	68a2      	ldr	r2, [r4, #8]
 80121a6:	3302      	adds	r3, #2
 80121a8:	7da0      	ldrb	r0, [r4, #22]
 80121aa:	4442      	add	r2, r8
 80121ac:	7561      	strb	r1, [r4, #21]
 80121ae:	1b9e      	subs	r6, r3, r6
 80121b0:	f080 0001 	eor.w	r0, r0, #1
 80121b4:	60a2      	str	r2, [r4, #8]
 80121b6:	6126      	str	r6, [r4, #16]
 80121b8:	b002      	add	sp, #8
 80121ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121be:	2102      	movs	r1, #2
 80121c0:	4620      	mov	r0, r4
 80121c2:	f000 fd11 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80121c6:	b190      	cbz	r0, 80121ee <ucdr_serialize_int16_t+0xae>
 80121c8:	7d23      	ldrb	r3, [r4, #20]
 80121ca:	2b01      	cmp	r3, #1
 80121cc:	68a3      	ldr	r3, [r4, #8]
 80121ce:	d014      	beq.n	80121fa <ucdr_serialize_int16_t+0xba>
 80121d0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80121d4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80121d8:	7019      	strb	r1, [r3, #0]
 80121da:	68a3      	ldr	r3, [r4, #8]
 80121dc:	705a      	strb	r2, [r3, #1]
 80121de:	2102      	movs	r1, #2
 80121e0:	68a2      	ldr	r2, [r4, #8]
 80121e2:	6923      	ldr	r3, [r4, #16]
 80121e4:	440a      	add	r2, r1
 80121e6:	7561      	strb	r1, [r4, #21]
 80121e8:	440b      	add	r3, r1
 80121ea:	60a2      	str	r2, [r4, #8]
 80121ec:	6123      	str	r3, [r4, #16]
 80121ee:	7da0      	ldrb	r0, [r4, #22]
 80121f0:	f080 0001 	eor.w	r0, r0, #1
 80121f4:	b002      	add	sp, #8
 80121f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121fa:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80121fe:	801a      	strh	r2, [r3, #0]
 8012200:	e7ed      	b.n	80121de <ucdr_serialize_int16_t+0x9e>
 8012202:	68a2      	ldr	r2, [r4, #8]
 8012204:	6923      	ldr	r3, [r4, #16]
 8012206:	7da0      	ldrb	r0, [r4, #22]
 8012208:	1b92      	subs	r2, r2, r6
 801220a:	1b9b      	subs	r3, r3, r6
 801220c:	7567      	strb	r7, [r4, #21]
 801220e:	f080 0001 	eor.w	r0, r0, #1
 8012212:	60a2      	str	r2, [r4, #8]
 8012214:	6123      	str	r3, [r4, #16]
 8012216:	b002      	add	sp, #8
 8012218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801221c:	68a3      	ldr	r3, [r4, #8]
 801221e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012222:	701a      	strb	r2, [r3, #0]
 8012224:	e7bc      	b.n	80121a0 <ucdr_serialize_int16_t+0x60>
 8012226:	4628      	mov	r0, r5
 8012228:	f10d 0506 	add.w	r5, sp, #6
 801222c:	4632      	mov	r2, r6
 801222e:	4629      	mov	r1, r5
 8012230:	f00e fb59 	bl	80208e6 <memcpy>
 8012234:	4642      	mov	r2, r8
 8012236:	19a9      	adds	r1, r5, r6
 8012238:	68a0      	ldr	r0, [r4, #8]
 801223a:	f00e fb54 	bl	80208e6 <memcpy>
 801223e:	e7af      	b.n	80121a0 <ucdr_serialize_int16_t+0x60>

08012240 <ucdr_deserialize_int16_t>:
 8012240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012244:	4604      	mov	r4, r0
 8012246:	460d      	mov	r5, r1
 8012248:	2102      	movs	r1, #2
 801224a:	f000 fd21 	bl	8012c90 <ucdr_buffer_alignment>
 801224e:	4601      	mov	r1, r0
 8012250:	4620      	mov	r0, r4
 8012252:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012256:	f000 fd63 	bl	8012d20 <ucdr_advance_buffer>
 801225a:	2102      	movs	r1, #2
 801225c:	4620      	mov	r0, r4
 801225e:	f000 fcb7 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8012262:	bb60      	cbnz	r0, 80122be <ucdr_deserialize_int16_t+0x7e>
 8012264:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012268:	42be      	cmp	r6, r7
 801226a:	d923      	bls.n	80122b4 <ucdr_deserialize_int16_t+0x74>
 801226c:	6923      	ldr	r3, [r4, #16]
 801226e:	4620      	mov	r0, r4
 8012270:	60a6      	str	r6, [r4, #8]
 8012272:	1bf6      	subs	r6, r6, r7
 8012274:	4433      	add	r3, r6
 8012276:	f1c6 0902 	rsb	r9, r6, #2
 801227a:	6123      	str	r3, [r4, #16]
 801227c:	4649      	mov	r1, r9
 801227e:	f000 fcb3 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8012282:	2800      	cmp	r0, #0
 8012284:	d034      	beq.n	80122f0 <ucdr_deserialize_int16_t+0xb0>
 8012286:	7d23      	ldrb	r3, [r4, #20]
 8012288:	2b01      	cmp	r3, #1
 801228a:	d042      	beq.n	8012312 <ucdr_deserialize_int16_t+0xd2>
 801228c:	787b      	ldrb	r3, [r7, #1]
 801228e:	702b      	strb	r3, [r5, #0]
 8012290:	2e00      	cmp	r6, #0
 8012292:	d03a      	beq.n	801230a <ucdr_deserialize_int16_t+0xca>
 8012294:	783b      	ldrb	r3, [r7, #0]
 8012296:	706b      	strb	r3, [r5, #1]
 8012298:	6923      	ldr	r3, [r4, #16]
 801229a:	2102      	movs	r1, #2
 801229c:	68a2      	ldr	r2, [r4, #8]
 801229e:	3302      	adds	r3, #2
 80122a0:	7da0      	ldrb	r0, [r4, #22]
 80122a2:	444a      	add	r2, r9
 80122a4:	7561      	strb	r1, [r4, #21]
 80122a6:	1b9b      	subs	r3, r3, r6
 80122a8:	f080 0001 	eor.w	r0, r0, #1
 80122ac:	60a2      	str	r2, [r4, #8]
 80122ae:	6123      	str	r3, [r4, #16]
 80122b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122b4:	2102      	movs	r1, #2
 80122b6:	4620      	mov	r0, r4
 80122b8:	f000 fc96 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80122bc:	b180      	cbz	r0, 80122e0 <ucdr_deserialize_int16_t+0xa0>
 80122be:	7d23      	ldrb	r3, [r4, #20]
 80122c0:	2b01      	cmp	r3, #1
 80122c2:	68a3      	ldr	r3, [r4, #8]
 80122c4:	d011      	beq.n	80122ea <ucdr_deserialize_int16_t+0xaa>
 80122c6:	785b      	ldrb	r3, [r3, #1]
 80122c8:	702b      	strb	r3, [r5, #0]
 80122ca:	68a3      	ldr	r3, [r4, #8]
 80122cc:	781b      	ldrb	r3, [r3, #0]
 80122ce:	706b      	strb	r3, [r5, #1]
 80122d0:	2102      	movs	r1, #2
 80122d2:	68a2      	ldr	r2, [r4, #8]
 80122d4:	6923      	ldr	r3, [r4, #16]
 80122d6:	440a      	add	r2, r1
 80122d8:	7561      	strb	r1, [r4, #21]
 80122da:	440b      	add	r3, r1
 80122dc:	60a2      	str	r2, [r4, #8]
 80122de:	6123      	str	r3, [r4, #16]
 80122e0:	7da0      	ldrb	r0, [r4, #22]
 80122e2:	f080 0001 	eor.w	r0, r0, #1
 80122e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122ea:	881b      	ldrh	r3, [r3, #0]
 80122ec:	802b      	strh	r3, [r5, #0]
 80122ee:	e7ef      	b.n	80122d0 <ucdr_deserialize_int16_t+0x90>
 80122f0:	68a2      	ldr	r2, [r4, #8]
 80122f2:	6923      	ldr	r3, [r4, #16]
 80122f4:	1b92      	subs	r2, r2, r6
 80122f6:	7da0      	ldrb	r0, [r4, #22]
 80122f8:	1b9b      	subs	r3, r3, r6
 80122fa:	f884 8015 	strb.w	r8, [r4, #21]
 80122fe:	f080 0001 	eor.w	r0, r0, #1
 8012302:	60a2      	str	r2, [r4, #8]
 8012304:	6123      	str	r3, [r4, #16]
 8012306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801230a:	68a3      	ldr	r3, [r4, #8]
 801230c:	781b      	ldrb	r3, [r3, #0]
 801230e:	706b      	strb	r3, [r5, #1]
 8012310:	e7c2      	b.n	8012298 <ucdr_deserialize_int16_t+0x58>
 8012312:	4639      	mov	r1, r7
 8012314:	4632      	mov	r2, r6
 8012316:	4628      	mov	r0, r5
 8012318:	f00e fae5 	bl	80208e6 <memcpy>
 801231c:	464a      	mov	r2, r9
 801231e:	19a8      	adds	r0, r5, r6
 8012320:	68a1      	ldr	r1, [r4, #8]
 8012322:	f00e fae0 	bl	80208e6 <memcpy>
 8012326:	e7b7      	b.n	8012298 <ucdr_deserialize_int16_t+0x58>

08012328 <ucdr_serialize_int32_t>:
 8012328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801232c:	b082      	sub	sp, #8
 801232e:	4604      	mov	r4, r0
 8012330:	9101      	str	r1, [sp, #4]
 8012332:	2104      	movs	r1, #4
 8012334:	f000 fcac 	bl	8012c90 <ucdr_buffer_alignment>
 8012338:	4601      	mov	r1, r0
 801233a:	4620      	mov	r0, r4
 801233c:	7d67      	ldrb	r7, [r4, #21]
 801233e:	f000 fcef 	bl	8012d20 <ucdr_advance_buffer>
 8012342:	2104      	movs	r1, #4
 8012344:	4620      	mov	r0, r4
 8012346:	f000 fc43 	bl	8012bd0 <ucdr_check_buffer_available_for>
 801234a:	2800      	cmp	r0, #0
 801234c:	d139      	bne.n	80123c2 <ucdr_serialize_int32_t+0x9a>
 801234e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012352:	42ab      	cmp	r3, r5
 8012354:	d930      	bls.n	80123b8 <ucdr_serialize_int32_t+0x90>
 8012356:	1b5e      	subs	r6, r3, r5
 8012358:	60a3      	str	r3, [r4, #8]
 801235a:	6923      	ldr	r3, [r4, #16]
 801235c:	4620      	mov	r0, r4
 801235e:	f1c6 0804 	rsb	r8, r6, #4
 8012362:	4433      	add	r3, r6
 8012364:	4641      	mov	r1, r8
 8012366:	6123      	str	r3, [r4, #16]
 8012368:	f000 fc3e 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 801236c:	2800      	cmp	r0, #0
 801236e:	d04c      	beq.n	801240a <ucdr_serialize_int32_t+0xe2>
 8012370:	7d23      	ldrb	r3, [r4, #20]
 8012372:	2b01      	cmp	r3, #1
 8012374:	d063      	beq.n	801243e <ucdr_serialize_int32_t+0x116>
 8012376:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801237a:	702b      	strb	r3, [r5, #0]
 801237c:	2e00      	cmp	r6, #0
 801237e:	d051      	beq.n	8012424 <ucdr_serialize_int32_t+0xfc>
 8012380:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012384:	2e01      	cmp	r6, #1
 8012386:	706b      	strb	r3, [r5, #1]
 8012388:	d050      	beq.n	801242c <ucdr_serialize_int32_t+0x104>
 801238a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801238e:	2e02      	cmp	r6, #2
 8012390:	70ab      	strb	r3, [r5, #2]
 8012392:	d04f      	beq.n	8012434 <ucdr_serialize_int32_t+0x10c>
 8012394:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012398:	70eb      	strb	r3, [r5, #3]
 801239a:	6923      	ldr	r3, [r4, #16]
 801239c:	2104      	movs	r1, #4
 801239e:	68a2      	ldr	r2, [r4, #8]
 80123a0:	3304      	adds	r3, #4
 80123a2:	7da0      	ldrb	r0, [r4, #22]
 80123a4:	4442      	add	r2, r8
 80123a6:	7561      	strb	r1, [r4, #21]
 80123a8:	1b9e      	subs	r6, r3, r6
 80123aa:	f080 0001 	eor.w	r0, r0, #1
 80123ae:	60a2      	str	r2, [r4, #8]
 80123b0:	6126      	str	r6, [r4, #16]
 80123b2:	b002      	add	sp, #8
 80123b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123b8:	2104      	movs	r1, #4
 80123ba:	4620      	mov	r0, r4
 80123bc:	f000 fc14 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80123c0:	b1d0      	cbz	r0, 80123f8 <ucdr_serialize_int32_t+0xd0>
 80123c2:	7d23      	ldrb	r3, [r4, #20]
 80123c4:	2b01      	cmp	r3, #1
 80123c6:	68a3      	ldr	r3, [r4, #8]
 80123c8:	d01c      	beq.n	8012404 <ucdr_serialize_int32_t+0xdc>
 80123ca:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80123ce:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80123d2:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80123d6:	7018      	strb	r0, [r3, #0]
 80123d8:	68a3      	ldr	r3, [r4, #8]
 80123da:	705a      	strb	r2, [r3, #1]
 80123dc:	68a3      	ldr	r3, [r4, #8]
 80123de:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80123e2:	7099      	strb	r1, [r3, #2]
 80123e4:	68a3      	ldr	r3, [r4, #8]
 80123e6:	70da      	strb	r2, [r3, #3]
 80123e8:	2104      	movs	r1, #4
 80123ea:	68a2      	ldr	r2, [r4, #8]
 80123ec:	6923      	ldr	r3, [r4, #16]
 80123ee:	440a      	add	r2, r1
 80123f0:	7561      	strb	r1, [r4, #21]
 80123f2:	440b      	add	r3, r1
 80123f4:	60a2      	str	r2, [r4, #8]
 80123f6:	6123      	str	r3, [r4, #16]
 80123f8:	7da0      	ldrb	r0, [r4, #22]
 80123fa:	f080 0001 	eor.w	r0, r0, #1
 80123fe:	b002      	add	sp, #8
 8012400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012404:	9a01      	ldr	r2, [sp, #4]
 8012406:	601a      	str	r2, [r3, #0]
 8012408:	e7ee      	b.n	80123e8 <ucdr_serialize_int32_t+0xc0>
 801240a:	68a2      	ldr	r2, [r4, #8]
 801240c:	6923      	ldr	r3, [r4, #16]
 801240e:	7da0      	ldrb	r0, [r4, #22]
 8012410:	1b92      	subs	r2, r2, r6
 8012412:	1b9b      	subs	r3, r3, r6
 8012414:	7567      	strb	r7, [r4, #21]
 8012416:	f080 0001 	eor.w	r0, r0, #1
 801241a:	60a2      	str	r2, [r4, #8]
 801241c:	6123      	str	r3, [r4, #16]
 801241e:	b002      	add	sp, #8
 8012420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012424:	68a3      	ldr	r3, [r4, #8]
 8012426:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801242a:	701a      	strb	r2, [r3, #0]
 801242c:	68a3      	ldr	r3, [r4, #8]
 801242e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012432:	701a      	strb	r2, [r3, #0]
 8012434:	68a3      	ldr	r3, [r4, #8]
 8012436:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801243a:	701a      	strb	r2, [r3, #0]
 801243c:	e7ad      	b.n	801239a <ucdr_serialize_int32_t+0x72>
 801243e:	4628      	mov	r0, r5
 8012440:	ad01      	add	r5, sp, #4
 8012442:	4632      	mov	r2, r6
 8012444:	4629      	mov	r1, r5
 8012446:	f00e fa4e 	bl	80208e6 <memcpy>
 801244a:	4642      	mov	r2, r8
 801244c:	19a9      	adds	r1, r5, r6
 801244e:	68a0      	ldr	r0, [r4, #8]
 8012450:	f00e fa49 	bl	80208e6 <memcpy>
 8012454:	e7a1      	b.n	801239a <ucdr_serialize_int32_t+0x72>
 8012456:	bf00      	nop

08012458 <ucdr_deserialize_int32_t>:
 8012458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801245c:	4604      	mov	r4, r0
 801245e:	460d      	mov	r5, r1
 8012460:	2104      	movs	r1, #4
 8012462:	f000 fc15 	bl	8012c90 <ucdr_buffer_alignment>
 8012466:	4601      	mov	r1, r0
 8012468:	4620      	mov	r0, r4
 801246a:	f894 8015 	ldrb.w	r8, [r4, #21]
 801246e:	f000 fc57 	bl	8012d20 <ucdr_advance_buffer>
 8012472:	2104      	movs	r1, #4
 8012474:	4620      	mov	r0, r4
 8012476:	f000 fbab 	bl	8012bd0 <ucdr_check_buffer_available_for>
 801247a:	2800      	cmp	r0, #0
 801247c:	d138      	bne.n	80124f0 <ucdr_deserialize_int32_t+0x98>
 801247e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8012482:	42b7      	cmp	r7, r6
 8012484:	d92f      	bls.n	80124e6 <ucdr_deserialize_int32_t+0x8e>
 8012486:	6923      	ldr	r3, [r4, #16]
 8012488:	4620      	mov	r0, r4
 801248a:	60a7      	str	r7, [r4, #8]
 801248c:	1bbf      	subs	r7, r7, r6
 801248e:	443b      	add	r3, r7
 8012490:	f1c7 0904 	rsb	r9, r7, #4
 8012494:	6123      	str	r3, [r4, #16]
 8012496:	4649      	mov	r1, r9
 8012498:	f000 fba6 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 801249c:	2800      	cmp	r0, #0
 801249e:	d046      	beq.n	801252e <ucdr_deserialize_int32_t+0xd6>
 80124a0:	7d23      	ldrb	r3, [r4, #20]
 80124a2:	2b01      	cmp	r3, #1
 80124a4:	d05c      	beq.n	8012560 <ucdr_deserialize_int32_t+0x108>
 80124a6:	78f3      	ldrb	r3, [r6, #3]
 80124a8:	702b      	strb	r3, [r5, #0]
 80124aa:	2f00      	cmp	r7, #0
 80124ac:	d04c      	beq.n	8012548 <ucdr_deserialize_int32_t+0xf0>
 80124ae:	78b3      	ldrb	r3, [r6, #2]
 80124b0:	2f01      	cmp	r7, #1
 80124b2:	706b      	strb	r3, [r5, #1]
 80124b4:	f105 0302 	add.w	r3, r5, #2
 80124b8:	d04a      	beq.n	8012550 <ucdr_deserialize_int32_t+0xf8>
 80124ba:	7873      	ldrb	r3, [r6, #1]
 80124bc:	2f02      	cmp	r7, #2
 80124be:	70ab      	strb	r3, [r5, #2]
 80124c0:	f105 0303 	add.w	r3, r5, #3
 80124c4:	d048      	beq.n	8012558 <ucdr_deserialize_int32_t+0x100>
 80124c6:	7833      	ldrb	r3, [r6, #0]
 80124c8:	70eb      	strb	r3, [r5, #3]
 80124ca:	6923      	ldr	r3, [r4, #16]
 80124cc:	2104      	movs	r1, #4
 80124ce:	68a2      	ldr	r2, [r4, #8]
 80124d0:	3304      	adds	r3, #4
 80124d2:	7da0      	ldrb	r0, [r4, #22]
 80124d4:	444a      	add	r2, r9
 80124d6:	7561      	strb	r1, [r4, #21]
 80124d8:	1bdb      	subs	r3, r3, r7
 80124da:	f080 0001 	eor.w	r0, r0, #1
 80124de:	60a2      	str	r2, [r4, #8]
 80124e0:	6123      	str	r3, [r4, #16]
 80124e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124e6:	2104      	movs	r1, #4
 80124e8:	4620      	mov	r0, r4
 80124ea:	f000 fb7d 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80124ee:	b1b0      	cbz	r0, 801251e <ucdr_deserialize_int32_t+0xc6>
 80124f0:	7d23      	ldrb	r3, [r4, #20]
 80124f2:	2b01      	cmp	r3, #1
 80124f4:	68a3      	ldr	r3, [r4, #8]
 80124f6:	d017      	beq.n	8012528 <ucdr_deserialize_int32_t+0xd0>
 80124f8:	78db      	ldrb	r3, [r3, #3]
 80124fa:	702b      	strb	r3, [r5, #0]
 80124fc:	68a3      	ldr	r3, [r4, #8]
 80124fe:	789b      	ldrb	r3, [r3, #2]
 8012500:	706b      	strb	r3, [r5, #1]
 8012502:	68a3      	ldr	r3, [r4, #8]
 8012504:	785b      	ldrb	r3, [r3, #1]
 8012506:	70ab      	strb	r3, [r5, #2]
 8012508:	68a3      	ldr	r3, [r4, #8]
 801250a:	781b      	ldrb	r3, [r3, #0]
 801250c:	70eb      	strb	r3, [r5, #3]
 801250e:	2104      	movs	r1, #4
 8012510:	68a2      	ldr	r2, [r4, #8]
 8012512:	6923      	ldr	r3, [r4, #16]
 8012514:	440a      	add	r2, r1
 8012516:	7561      	strb	r1, [r4, #21]
 8012518:	440b      	add	r3, r1
 801251a:	60a2      	str	r2, [r4, #8]
 801251c:	6123      	str	r3, [r4, #16]
 801251e:	7da0      	ldrb	r0, [r4, #22]
 8012520:	f080 0001 	eor.w	r0, r0, #1
 8012524:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	602b      	str	r3, [r5, #0]
 801252c:	e7ef      	b.n	801250e <ucdr_deserialize_int32_t+0xb6>
 801252e:	68a2      	ldr	r2, [r4, #8]
 8012530:	6923      	ldr	r3, [r4, #16]
 8012532:	1bd2      	subs	r2, r2, r7
 8012534:	7da0      	ldrb	r0, [r4, #22]
 8012536:	1bdb      	subs	r3, r3, r7
 8012538:	f884 8015 	strb.w	r8, [r4, #21]
 801253c:	f080 0001 	eor.w	r0, r0, #1
 8012540:	60a2      	str	r2, [r4, #8]
 8012542:	6123      	str	r3, [r4, #16]
 8012544:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012548:	68a3      	ldr	r3, [r4, #8]
 801254a:	789b      	ldrb	r3, [r3, #2]
 801254c:	706b      	strb	r3, [r5, #1]
 801254e:	1cab      	adds	r3, r5, #2
 8012550:	68a2      	ldr	r2, [r4, #8]
 8012552:	7852      	ldrb	r2, [r2, #1]
 8012554:	f803 2b01 	strb.w	r2, [r3], #1
 8012558:	68a2      	ldr	r2, [r4, #8]
 801255a:	7812      	ldrb	r2, [r2, #0]
 801255c:	701a      	strb	r2, [r3, #0]
 801255e:	e7b4      	b.n	80124ca <ucdr_deserialize_int32_t+0x72>
 8012560:	4631      	mov	r1, r6
 8012562:	463a      	mov	r2, r7
 8012564:	4628      	mov	r0, r5
 8012566:	f00e f9be 	bl	80208e6 <memcpy>
 801256a:	464a      	mov	r2, r9
 801256c:	19e8      	adds	r0, r5, r7
 801256e:	68a1      	ldr	r1, [r4, #8]
 8012570:	f00e f9b9 	bl	80208e6 <memcpy>
 8012574:	e7a9      	b.n	80124ca <ucdr_deserialize_int32_t+0x72>
 8012576:	bf00      	nop

08012578 <ucdr_serialize_int64_t>:
 8012578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801257c:	4604      	mov	r4, r0
 801257e:	b082      	sub	sp, #8
 8012580:	2108      	movs	r1, #8
 8012582:	e9cd 2300 	strd	r2, r3, [sp]
 8012586:	f000 fb83 	bl	8012c90 <ucdr_buffer_alignment>
 801258a:	4601      	mov	r1, r0
 801258c:	4620      	mov	r0, r4
 801258e:	7d67      	ldrb	r7, [r4, #21]
 8012590:	f000 fbc6 	bl	8012d20 <ucdr_advance_buffer>
 8012594:	2108      	movs	r1, #8
 8012596:	4620      	mov	r0, r4
 8012598:	f000 fb1a 	bl	8012bd0 <ucdr_check_buffer_available_for>
 801259c:	2800      	cmp	r0, #0
 801259e:	d14e      	bne.n	801263e <ucdr_serialize_int64_t+0xc6>
 80125a0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80125a4:	42ab      	cmp	r3, r5
 80125a6:	d945      	bls.n	8012634 <ucdr_serialize_int64_t+0xbc>
 80125a8:	1b5e      	subs	r6, r3, r5
 80125aa:	60a3      	str	r3, [r4, #8]
 80125ac:	6923      	ldr	r3, [r4, #16]
 80125ae:	4620      	mov	r0, r4
 80125b0:	f1c6 0808 	rsb	r8, r6, #8
 80125b4:	4433      	add	r3, r6
 80125b6:	4641      	mov	r1, r8
 80125b8:	6123      	str	r3, [r4, #16]
 80125ba:	f000 fb15 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80125be:	2800      	cmp	r0, #0
 80125c0:	d074      	beq.n	80126ac <ucdr_serialize_int64_t+0x134>
 80125c2:	7d23      	ldrb	r3, [r4, #20]
 80125c4:	2b01      	cmp	r3, #1
 80125c6:	f000 809b 	beq.w	8012700 <ucdr_serialize_int64_t+0x188>
 80125ca:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80125ce:	702b      	strb	r3, [r5, #0]
 80125d0:	2e00      	cmp	r6, #0
 80125d2:	d078      	beq.n	80126c6 <ucdr_serialize_int64_t+0x14e>
 80125d4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80125d8:	2e01      	cmp	r6, #1
 80125da:	706b      	strb	r3, [r5, #1]
 80125dc:	d077      	beq.n	80126ce <ucdr_serialize_int64_t+0x156>
 80125de:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80125e2:	2e02      	cmp	r6, #2
 80125e4:	70ab      	strb	r3, [r5, #2]
 80125e6:	d076      	beq.n	80126d6 <ucdr_serialize_int64_t+0x15e>
 80125e8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80125ec:	2e03      	cmp	r6, #3
 80125ee:	70eb      	strb	r3, [r5, #3]
 80125f0:	d075      	beq.n	80126de <ucdr_serialize_int64_t+0x166>
 80125f2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80125f6:	2e04      	cmp	r6, #4
 80125f8:	712b      	strb	r3, [r5, #4]
 80125fa:	d074      	beq.n	80126e6 <ucdr_serialize_int64_t+0x16e>
 80125fc:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8012600:	2e05      	cmp	r6, #5
 8012602:	716b      	strb	r3, [r5, #5]
 8012604:	d073      	beq.n	80126ee <ucdr_serialize_int64_t+0x176>
 8012606:	f89d 3001 	ldrb.w	r3, [sp, #1]
 801260a:	2e06      	cmp	r6, #6
 801260c:	71ab      	strb	r3, [r5, #6]
 801260e:	d072      	beq.n	80126f6 <ucdr_serialize_int64_t+0x17e>
 8012610:	f89d 3000 	ldrb.w	r3, [sp]
 8012614:	71eb      	strb	r3, [r5, #7]
 8012616:	6923      	ldr	r3, [r4, #16]
 8012618:	2108      	movs	r1, #8
 801261a:	68a2      	ldr	r2, [r4, #8]
 801261c:	3308      	adds	r3, #8
 801261e:	7da0      	ldrb	r0, [r4, #22]
 8012620:	4442      	add	r2, r8
 8012622:	7561      	strb	r1, [r4, #21]
 8012624:	1b9e      	subs	r6, r3, r6
 8012626:	f080 0001 	eor.w	r0, r0, #1
 801262a:	60a2      	str	r2, [r4, #8]
 801262c:	6126      	str	r6, [r4, #16]
 801262e:	b002      	add	sp, #8
 8012630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012634:	2108      	movs	r1, #8
 8012636:	4620      	mov	r0, r4
 8012638:	f000 fad6 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 801263c:	b350      	cbz	r0, 8012694 <ucdr_serialize_int64_t+0x11c>
 801263e:	7d23      	ldrb	r3, [r4, #20]
 8012640:	2b01      	cmp	r3, #1
 8012642:	d02d      	beq.n	80126a0 <ucdr_serialize_int64_t+0x128>
 8012644:	68a3      	ldr	r3, [r4, #8]
 8012646:	f89d 0007 	ldrb.w	r0, [sp, #7]
 801264a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801264e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8012652:	7018      	strb	r0, [r3, #0]
 8012654:	68a3      	ldr	r3, [r4, #8]
 8012656:	705a      	strb	r2, [r3, #1]
 8012658:	68a3      	ldr	r3, [r4, #8]
 801265a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801265e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8012662:	7099      	strb	r1, [r3, #2]
 8012664:	68a3      	ldr	r3, [r4, #8]
 8012666:	70da      	strb	r2, [r3, #3]
 8012668:	68a3      	ldr	r3, [r4, #8]
 801266a:	f89d 2002 	ldrb.w	r2, [sp, #2]
 801266e:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8012672:	7118      	strb	r0, [r3, #4]
 8012674:	68a3      	ldr	r3, [r4, #8]
 8012676:	715a      	strb	r2, [r3, #5]
 8012678:	68a3      	ldr	r3, [r4, #8]
 801267a:	f89d 2000 	ldrb.w	r2, [sp]
 801267e:	7199      	strb	r1, [r3, #6]
 8012680:	68a3      	ldr	r3, [r4, #8]
 8012682:	71da      	strb	r2, [r3, #7]
 8012684:	2108      	movs	r1, #8
 8012686:	68a2      	ldr	r2, [r4, #8]
 8012688:	6923      	ldr	r3, [r4, #16]
 801268a:	440a      	add	r2, r1
 801268c:	7561      	strb	r1, [r4, #21]
 801268e:	440b      	add	r3, r1
 8012690:	60a2      	str	r2, [r4, #8]
 8012692:	6123      	str	r3, [r4, #16]
 8012694:	7da0      	ldrb	r0, [r4, #22]
 8012696:	f080 0001 	eor.w	r0, r0, #1
 801269a:	b002      	add	sp, #8
 801269c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126a0:	466b      	mov	r3, sp
 80126a2:	68a2      	ldr	r2, [r4, #8]
 80126a4:	cb03      	ldmia	r3!, {r0, r1}
 80126a6:	6010      	str	r0, [r2, #0]
 80126a8:	6051      	str	r1, [r2, #4]
 80126aa:	e7eb      	b.n	8012684 <ucdr_serialize_int64_t+0x10c>
 80126ac:	68a2      	ldr	r2, [r4, #8]
 80126ae:	6923      	ldr	r3, [r4, #16]
 80126b0:	7da0      	ldrb	r0, [r4, #22]
 80126b2:	1b92      	subs	r2, r2, r6
 80126b4:	1b9b      	subs	r3, r3, r6
 80126b6:	7567      	strb	r7, [r4, #21]
 80126b8:	f080 0001 	eor.w	r0, r0, #1
 80126bc:	60a2      	str	r2, [r4, #8]
 80126be:	6123      	str	r3, [r4, #16]
 80126c0:	b002      	add	sp, #8
 80126c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126c6:	68a3      	ldr	r3, [r4, #8]
 80126c8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80126cc:	701a      	strb	r2, [r3, #0]
 80126ce:	68a3      	ldr	r3, [r4, #8]
 80126d0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80126d4:	701a      	strb	r2, [r3, #0]
 80126d6:	68a3      	ldr	r3, [r4, #8]
 80126d8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80126dc:	701a      	strb	r2, [r3, #0]
 80126de:	68a3      	ldr	r3, [r4, #8]
 80126e0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80126e4:	701a      	strb	r2, [r3, #0]
 80126e6:	68a3      	ldr	r3, [r4, #8]
 80126e8:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80126ec:	701a      	strb	r2, [r3, #0]
 80126ee:	68a3      	ldr	r3, [r4, #8]
 80126f0:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80126f4:	701a      	strb	r2, [r3, #0]
 80126f6:	68a3      	ldr	r3, [r4, #8]
 80126f8:	f89d 2000 	ldrb.w	r2, [sp]
 80126fc:	701a      	strb	r2, [r3, #0]
 80126fe:	e78a      	b.n	8012616 <ucdr_serialize_int64_t+0x9e>
 8012700:	4628      	mov	r0, r5
 8012702:	466d      	mov	r5, sp
 8012704:	4632      	mov	r2, r6
 8012706:	4629      	mov	r1, r5
 8012708:	f00e f8ed 	bl	80208e6 <memcpy>
 801270c:	4642      	mov	r2, r8
 801270e:	19a9      	adds	r1, r5, r6
 8012710:	68a0      	ldr	r0, [r4, #8]
 8012712:	f00e f8e8 	bl	80208e6 <memcpy>
 8012716:	e77e      	b.n	8012616 <ucdr_serialize_int64_t+0x9e>

08012718 <ucdr_deserialize_int64_t>:
 8012718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801271c:	4604      	mov	r4, r0
 801271e:	460d      	mov	r5, r1
 8012720:	2108      	movs	r1, #8
 8012722:	f000 fab5 	bl	8012c90 <ucdr_buffer_alignment>
 8012726:	4601      	mov	r1, r0
 8012728:	4620      	mov	r0, r4
 801272a:	f894 8015 	ldrb.w	r8, [r4, #21]
 801272e:	f000 faf7 	bl	8012d20 <ucdr_advance_buffer>
 8012732:	2108      	movs	r1, #8
 8012734:	4620      	mov	r0, r4
 8012736:	f000 fa4b 	bl	8012bd0 <ucdr_check_buffer_available_for>
 801273a:	2800      	cmp	r0, #0
 801273c:	d151      	bne.n	80127e2 <ucdr_deserialize_int64_t+0xca>
 801273e:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012742:	42be      	cmp	r6, r7
 8012744:	d948      	bls.n	80127d8 <ucdr_deserialize_int64_t+0xc0>
 8012746:	6923      	ldr	r3, [r4, #16]
 8012748:	4620      	mov	r0, r4
 801274a:	60a6      	str	r6, [r4, #8]
 801274c:	1bf6      	subs	r6, r6, r7
 801274e:	4433      	add	r3, r6
 8012750:	f1c6 0908 	rsb	r9, r6, #8
 8012754:	6123      	str	r3, [r4, #16]
 8012756:	4649      	mov	r1, r9
 8012758:	f000 fa46 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 801275c:	2800      	cmp	r0, #0
 801275e:	d06d      	beq.n	801283c <ucdr_deserialize_int64_t+0x124>
 8012760:	7d23      	ldrb	r3, [r4, #20]
 8012762:	2b01      	cmp	r3, #1
 8012764:	f000 8093 	beq.w	801288e <ucdr_deserialize_int64_t+0x176>
 8012768:	79fb      	ldrb	r3, [r7, #7]
 801276a:	702b      	strb	r3, [r5, #0]
 801276c:	2e00      	cmp	r6, #0
 801276e:	d072      	beq.n	8012856 <ucdr_deserialize_int64_t+0x13e>
 8012770:	79bb      	ldrb	r3, [r7, #6]
 8012772:	2e01      	cmp	r6, #1
 8012774:	706b      	strb	r3, [r5, #1]
 8012776:	f105 0302 	add.w	r3, r5, #2
 801277a:	d070      	beq.n	801285e <ucdr_deserialize_int64_t+0x146>
 801277c:	797b      	ldrb	r3, [r7, #5]
 801277e:	2e02      	cmp	r6, #2
 8012780:	70ab      	strb	r3, [r5, #2]
 8012782:	f105 0303 	add.w	r3, r5, #3
 8012786:	d06e      	beq.n	8012866 <ucdr_deserialize_int64_t+0x14e>
 8012788:	793b      	ldrb	r3, [r7, #4]
 801278a:	2e03      	cmp	r6, #3
 801278c:	70eb      	strb	r3, [r5, #3]
 801278e:	f105 0304 	add.w	r3, r5, #4
 8012792:	d06c      	beq.n	801286e <ucdr_deserialize_int64_t+0x156>
 8012794:	78fb      	ldrb	r3, [r7, #3]
 8012796:	2e04      	cmp	r6, #4
 8012798:	712b      	strb	r3, [r5, #4]
 801279a:	f105 0305 	add.w	r3, r5, #5
 801279e:	d06a      	beq.n	8012876 <ucdr_deserialize_int64_t+0x15e>
 80127a0:	78bb      	ldrb	r3, [r7, #2]
 80127a2:	2e05      	cmp	r6, #5
 80127a4:	716b      	strb	r3, [r5, #5]
 80127a6:	f105 0306 	add.w	r3, r5, #6
 80127aa:	d068      	beq.n	801287e <ucdr_deserialize_int64_t+0x166>
 80127ac:	787b      	ldrb	r3, [r7, #1]
 80127ae:	2e06      	cmp	r6, #6
 80127b0:	71ab      	strb	r3, [r5, #6]
 80127b2:	f105 0307 	add.w	r3, r5, #7
 80127b6:	d066      	beq.n	8012886 <ucdr_deserialize_int64_t+0x16e>
 80127b8:	783b      	ldrb	r3, [r7, #0]
 80127ba:	71eb      	strb	r3, [r5, #7]
 80127bc:	6923      	ldr	r3, [r4, #16]
 80127be:	2108      	movs	r1, #8
 80127c0:	68a2      	ldr	r2, [r4, #8]
 80127c2:	3308      	adds	r3, #8
 80127c4:	7da0      	ldrb	r0, [r4, #22]
 80127c6:	444a      	add	r2, r9
 80127c8:	7561      	strb	r1, [r4, #21]
 80127ca:	1b9e      	subs	r6, r3, r6
 80127cc:	f080 0001 	eor.w	r0, r0, #1
 80127d0:	60a2      	str	r2, [r4, #8]
 80127d2:	6126      	str	r6, [r4, #16]
 80127d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127d8:	2108      	movs	r1, #8
 80127da:	4620      	mov	r0, r4
 80127dc:	f000 fa04 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80127e0:	b310      	cbz	r0, 8012828 <ucdr_deserialize_int64_t+0x110>
 80127e2:	7d23      	ldrb	r3, [r4, #20]
 80127e4:	2b01      	cmp	r3, #1
 80127e6:	68a3      	ldr	r3, [r4, #8]
 80127e8:	d023      	beq.n	8012832 <ucdr_deserialize_int64_t+0x11a>
 80127ea:	79db      	ldrb	r3, [r3, #7]
 80127ec:	702b      	strb	r3, [r5, #0]
 80127ee:	68a3      	ldr	r3, [r4, #8]
 80127f0:	799b      	ldrb	r3, [r3, #6]
 80127f2:	706b      	strb	r3, [r5, #1]
 80127f4:	68a3      	ldr	r3, [r4, #8]
 80127f6:	795b      	ldrb	r3, [r3, #5]
 80127f8:	70ab      	strb	r3, [r5, #2]
 80127fa:	68a3      	ldr	r3, [r4, #8]
 80127fc:	791b      	ldrb	r3, [r3, #4]
 80127fe:	70eb      	strb	r3, [r5, #3]
 8012800:	68a3      	ldr	r3, [r4, #8]
 8012802:	78db      	ldrb	r3, [r3, #3]
 8012804:	712b      	strb	r3, [r5, #4]
 8012806:	68a3      	ldr	r3, [r4, #8]
 8012808:	789b      	ldrb	r3, [r3, #2]
 801280a:	716b      	strb	r3, [r5, #5]
 801280c:	68a3      	ldr	r3, [r4, #8]
 801280e:	785b      	ldrb	r3, [r3, #1]
 8012810:	71ab      	strb	r3, [r5, #6]
 8012812:	68a3      	ldr	r3, [r4, #8]
 8012814:	781b      	ldrb	r3, [r3, #0]
 8012816:	71eb      	strb	r3, [r5, #7]
 8012818:	2108      	movs	r1, #8
 801281a:	68a2      	ldr	r2, [r4, #8]
 801281c:	6923      	ldr	r3, [r4, #16]
 801281e:	440a      	add	r2, r1
 8012820:	7561      	strb	r1, [r4, #21]
 8012822:	440b      	add	r3, r1
 8012824:	60a2      	str	r2, [r4, #8]
 8012826:	6123      	str	r3, [r4, #16]
 8012828:	7da0      	ldrb	r0, [r4, #22]
 801282a:	f080 0001 	eor.w	r0, r0, #1
 801282e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012832:	681a      	ldr	r2, [r3, #0]
 8012834:	685b      	ldr	r3, [r3, #4]
 8012836:	602a      	str	r2, [r5, #0]
 8012838:	606b      	str	r3, [r5, #4]
 801283a:	e7ed      	b.n	8012818 <ucdr_deserialize_int64_t+0x100>
 801283c:	68a2      	ldr	r2, [r4, #8]
 801283e:	6923      	ldr	r3, [r4, #16]
 8012840:	1b92      	subs	r2, r2, r6
 8012842:	7da0      	ldrb	r0, [r4, #22]
 8012844:	1b9b      	subs	r3, r3, r6
 8012846:	f884 8015 	strb.w	r8, [r4, #21]
 801284a:	f080 0001 	eor.w	r0, r0, #1
 801284e:	60a2      	str	r2, [r4, #8]
 8012850:	6123      	str	r3, [r4, #16]
 8012852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012856:	68a3      	ldr	r3, [r4, #8]
 8012858:	799b      	ldrb	r3, [r3, #6]
 801285a:	706b      	strb	r3, [r5, #1]
 801285c:	1cab      	adds	r3, r5, #2
 801285e:	68a2      	ldr	r2, [r4, #8]
 8012860:	7952      	ldrb	r2, [r2, #5]
 8012862:	f803 2b01 	strb.w	r2, [r3], #1
 8012866:	68a2      	ldr	r2, [r4, #8]
 8012868:	7912      	ldrb	r2, [r2, #4]
 801286a:	f803 2b01 	strb.w	r2, [r3], #1
 801286e:	68a2      	ldr	r2, [r4, #8]
 8012870:	78d2      	ldrb	r2, [r2, #3]
 8012872:	f803 2b01 	strb.w	r2, [r3], #1
 8012876:	68a2      	ldr	r2, [r4, #8]
 8012878:	7892      	ldrb	r2, [r2, #2]
 801287a:	f803 2b01 	strb.w	r2, [r3], #1
 801287e:	68a2      	ldr	r2, [r4, #8]
 8012880:	7852      	ldrb	r2, [r2, #1]
 8012882:	f803 2b01 	strb.w	r2, [r3], #1
 8012886:	68a2      	ldr	r2, [r4, #8]
 8012888:	7812      	ldrb	r2, [r2, #0]
 801288a:	701a      	strb	r2, [r3, #0]
 801288c:	e796      	b.n	80127bc <ucdr_deserialize_int64_t+0xa4>
 801288e:	4639      	mov	r1, r7
 8012890:	4632      	mov	r2, r6
 8012892:	4628      	mov	r0, r5
 8012894:	f00e f827 	bl	80208e6 <memcpy>
 8012898:	464a      	mov	r2, r9
 801289a:	19a8      	adds	r0, r5, r6
 801289c:	68a1      	ldr	r1, [r4, #8]
 801289e:	f00e f822 	bl	80208e6 <memcpy>
 80128a2:	e78b      	b.n	80127bc <ucdr_deserialize_int64_t+0xa4>

080128a4 <ucdr_serialize_double>:
 80128a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128a8:	4604      	mov	r4, r0
 80128aa:	b082      	sub	sp, #8
 80128ac:	2108      	movs	r1, #8
 80128ae:	ed8d 0b00 	vstr	d0, [sp]
 80128b2:	f000 f9ed 	bl	8012c90 <ucdr_buffer_alignment>
 80128b6:	4601      	mov	r1, r0
 80128b8:	4620      	mov	r0, r4
 80128ba:	7d67      	ldrb	r7, [r4, #21]
 80128bc:	f000 fa30 	bl	8012d20 <ucdr_advance_buffer>
 80128c0:	2108      	movs	r1, #8
 80128c2:	4620      	mov	r0, r4
 80128c4:	f000 f984 	bl	8012bd0 <ucdr_check_buffer_available_for>
 80128c8:	2800      	cmp	r0, #0
 80128ca:	d14e      	bne.n	801296a <ucdr_serialize_double+0xc6>
 80128cc:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80128d0:	42ab      	cmp	r3, r5
 80128d2:	d945      	bls.n	8012960 <ucdr_serialize_double+0xbc>
 80128d4:	1b5e      	subs	r6, r3, r5
 80128d6:	60a3      	str	r3, [r4, #8]
 80128d8:	6923      	ldr	r3, [r4, #16]
 80128da:	4620      	mov	r0, r4
 80128dc:	f1c6 0808 	rsb	r8, r6, #8
 80128e0:	4433      	add	r3, r6
 80128e2:	4641      	mov	r1, r8
 80128e4:	6123      	str	r3, [r4, #16]
 80128e6:	f000 f97f 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 80128ea:	2800      	cmp	r0, #0
 80128ec:	d074      	beq.n	80129d8 <ucdr_serialize_double+0x134>
 80128ee:	7d23      	ldrb	r3, [r4, #20]
 80128f0:	2b01      	cmp	r3, #1
 80128f2:	f000 809b 	beq.w	8012a2c <ucdr_serialize_double+0x188>
 80128f6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80128fa:	702b      	strb	r3, [r5, #0]
 80128fc:	2e00      	cmp	r6, #0
 80128fe:	d078      	beq.n	80129f2 <ucdr_serialize_double+0x14e>
 8012900:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012904:	2e01      	cmp	r6, #1
 8012906:	706b      	strb	r3, [r5, #1]
 8012908:	d077      	beq.n	80129fa <ucdr_serialize_double+0x156>
 801290a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801290e:	2e02      	cmp	r6, #2
 8012910:	70ab      	strb	r3, [r5, #2]
 8012912:	d076      	beq.n	8012a02 <ucdr_serialize_double+0x15e>
 8012914:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012918:	2e03      	cmp	r6, #3
 801291a:	70eb      	strb	r3, [r5, #3]
 801291c:	d075      	beq.n	8012a0a <ucdr_serialize_double+0x166>
 801291e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8012922:	2e04      	cmp	r6, #4
 8012924:	712b      	strb	r3, [r5, #4]
 8012926:	d074      	beq.n	8012a12 <ucdr_serialize_double+0x16e>
 8012928:	f89d 3002 	ldrb.w	r3, [sp, #2]
 801292c:	2e05      	cmp	r6, #5
 801292e:	716b      	strb	r3, [r5, #5]
 8012930:	d073      	beq.n	8012a1a <ucdr_serialize_double+0x176>
 8012932:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8012936:	2e06      	cmp	r6, #6
 8012938:	71ab      	strb	r3, [r5, #6]
 801293a:	d072      	beq.n	8012a22 <ucdr_serialize_double+0x17e>
 801293c:	f89d 3000 	ldrb.w	r3, [sp]
 8012940:	71eb      	strb	r3, [r5, #7]
 8012942:	6923      	ldr	r3, [r4, #16]
 8012944:	2108      	movs	r1, #8
 8012946:	68a2      	ldr	r2, [r4, #8]
 8012948:	3308      	adds	r3, #8
 801294a:	7da0      	ldrb	r0, [r4, #22]
 801294c:	4442      	add	r2, r8
 801294e:	7561      	strb	r1, [r4, #21]
 8012950:	1b9e      	subs	r6, r3, r6
 8012952:	f080 0001 	eor.w	r0, r0, #1
 8012956:	60a2      	str	r2, [r4, #8]
 8012958:	6126      	str	r6, [r4, #16]
 801295a:	b002      	add	sp, #8
 801295c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012960:	2108      	movs	r1, #8
 8012962:	4620      	mov	r0, r4
 8012964:	f000 f940 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8012968:	b350      	cbz	r0, 80129c0 <ucdr_serialize_double+0x11c>
 801296a:	7d23      	ldrb	r3, [r4, #20]
 801296c:	2b01      	cmp	r3, #1
 801296e:	d02d      	beq.n	80129cc <ucdr_serialize_double+0x128>
 8012970:	68a3      	ldr	r3, [r4, #8]
 8012972:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012976:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801297a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 801297e:	7018      	strb	r0, [r3, #0]
 8012980:	68a3      	ldr	r3, [r4, #8]
 8012982:	705a      	strb	r2, [r3, #1]
 8012984:	68a3      	ldr	r3, [r4, #8]
 8012986:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801298a:	f89d 0003 	ldrb.w	r0, [sp, #3]
 801298e:	7099      	strb	r1, [r3, #2]
 8012990:	68a3      	ldr	r3, [r4, #8]
 8012992:	70da      	strb	r2, [r3, #3]
 8012994:	68a3      	ldr	r3, [r4, #8]
 8012996:	f89d 2002 	ldrb.w	r2, [sp, #2]
 801299a:	f89d 1001 	ldrb.w	r1, [sp, #1]
 801299e:	7118      	strb	r0, [r3, #4]
 80129a0:	68a3      	ldr	r3, [r4, #8]
 80129a2:	715a      	strb	r2, [r3, #5]
 80129a4:	68a3      	ldr	r3, [r4, #8]
 80129a6:	f89d 2000 	ldrb.w	r2, [sp]
 80129aa:	7199      	strb	r1, [r3, #6]
 80129ac:	68a3      	ldr	r3, [r4, #8]
 80129ae:	71da      	strb	r2, [r3, #7]
 80129b0:	2108      	movs	r1, #8
 80129b2:	68a2      	ldr	r2, [r4, #8]
 80129b4:	6923      	ldr	r3, [r4, #16]
 80129b6:	440a      	add	r2, r1
 80129b8:	7561      	strb	r1, [r4, #21]
 80129ba:	440b      	add	r3, r1
 80129bc:	60a2      	str	r2, [r4, #8]
 80129be:	6123      	str	r3, [r4, #16]
 80129c0:	7da0      	ldrb	r0, [r4, #22]
 80129c2:	f080 0001 	eor.w	r0, r0, #1
 80129c6:	b002      	add	sp, #8
 80129c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129cc:	466b      	mov	r3, sp
 80129ce:	68a2      	ldr	r2, [r4, #8]
 80129d0:	cb03      	ldmia	r3!, {r0, r1}
 80129d2:	6010      	str	r0, [r2, #0]
 80129d4:	6051      	str	r1, [r2, #4]
 80129d6:	e7eb      	b.n	80129b0 <ucdr_serialize_double+0x10c>
 80129d8:	68a2      	ldr	r2, [r4, #8]
 80129da:	6923      	ldr	r3, [r4, #16]
 80129dc:	7da0      	ldrb	r0, [r4, #22]
 80129de:	1b92      	subs	r2, r2, r6
 80129e0:	1b9b      	subs	r3, r3, r6
 80129e2:	7567      	strb	r7, [r4, #21]
 80129e4:	f080 0001 	eor.w	r0, r0, #1
 80129e8:	60a2      	str	r2, [r4, #8]
 80129ea:	6123      	str	r3, [r4, #16]
 80129ec:	b002      	add	sp, #8
 80129ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129f2:	68a3      	ldr	r3, [r4, #8]
 80129f4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80129f8:	701a      	strb	r2, [r3, #0]
 80129fa:	68a3      	ldr	r3, [r4, #8]
 80129fc:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012a00:	701a      	strb	r2, [r3, #0]
 8012a02:	68a3      	ldr	r3, [r4, #8]
 8012a04:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012a08:	701a      	strb	r2, [r3, #0]
 8012a0a:	68a3      	ldr	r3, [r4, #8]
 8012a0c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012a10:	701a      	strb	r2, [r3, #0]
 8012a12:	68a3      	ldr	r3, [r4, #8]
 8012a14:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012a18:	701a      	strb	r2, [r3, #0]
 8012a1a:	68a3      	ldr	r3, [r4, #8]
 8012a1c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8012a20:	701a      	strb	r2, [r3, #0]
 8012a22:	68a3      	ldr	r3, [r4, #8]
 8012a24:	f89d 2000 	ldrb.w	r2, [sp]
 8012a28:	701a      	strb	r2, [r3, #0]
 8012a2a:	e78a      	b.n	8012942 <ucdr_serialize_double+0x9e>
 8012a2c:	4628      	mov	r0, r5
 8012a2e:	466d      	mov	r5, sp
 8012a30:	4632      	mov	r2, r6
 8012a32:	4629      	mov	r1, r5
 8012a34:	f00d ff57 	bl	80208e6 <memcpy>
 8012a38:	4642      	mov	r2, r8
 8012a3a:	19a9      	adds	r1, r5, r6
 8012a3c:	68a0      	ldr	r0, [r4, #8]
 8012a3e:	f00d ff52 	bl	80208e6 <memcpy>
 8012a42:	e77e      	b.n	8012942 <ucdr_serialize_double+0x9e>

08012a44 <ucdr_deserialize_double>:
 8012a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a48:	4604      	mov	r4, r0
 8012a4a:	460d      	mov	r5, r1
 8012a4c:	2108      	movs	r1, #8
 8012a4e:	f000 f91f 	bl	8012c90 <ucdr_buffer_alignment>
 8012a52:	4601      	mov	r1, r0
 8012a54:	4620      	mov	r0, r4
 8012a56:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012a5a:	f000 f961 	bl	8012d20 <ucdr_advance_buffer>
 8012a5e:	2108      	movs	r1, #8
 8012a60:	4620      	mov	r0, r4
 8012a62:	f000 f8b5 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8012a66:	2800      	cmp	r0, #0
 8012a68:	d151      	bne.n	8012b0e <ucdr_deserialize_double+0xca>
 8012a6a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012a6e:	42be      	cmp	r6, r7
 8012a70:	d948      	bls.n	8012b04 <ucdr_deserialize_double+0xc0>
 8012a72:	6923      	ldr	r3, [r4, #16]
 8012a74:	4620      	mov	r0, r4
 8012a76:	60a6      	str	r6, [r4, #8]
 8012a78:	1bf6      	subs	r6, r6, r7
 8012a7a:	4433      	add	r3, r6
 8012a7c:	f1c6 0908 	rsb	r9, r6, #8
 8012a80:	6123      	str	r3, [r4, #16]
 8012a82:	4649      	mov	r1, r9
 8012a84:	f000 f8b0 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8012a88:	2800      	cmp	r0, #0
 8012a8a:	d06d      	beq.n	8012b68 <ucdr_deserialize_double+0x124>
 8012a8c:	7d23      	ldrb	r3, [r4, #20]
 8012a8e:	2b01      	cmp	r3, #1
 8012a90:	f000 8093 	beq.w	8012bba <ucdr_deserialize_double+0x176>
 8012a94:	79fb      	ldrb	r3, [r7, #7]
 8012a96:	702b      	strb	r3, [r5, #0]
 8012a98:	2e00      	cmp	r6, #0
 8012a9a:	d072      	beq.n	8012b82 <ucdr_deserialize_double+0x13e>
 8012a9c:	79bb      	ldrb	r3, [r7, #6]
 8012a9e:	2e01      	cmp	r6, #1
 8012aa0:	706b      	strb	r3, [r5, #1]
 8012aa2:	f105 0302 	add.w	r3, r5, #2
 8012aa6:	d070      	beq.n	8012b8a <ucdr_deserialize_double+0x146>
 8012aa8:	797b      	ldrb	r3, [r7, #5]
 8012aaa:	2e02      	cmp	r6, #2
 8012aac:	70ab      	strb	r3, [r5, #2]
 8012aae:	f105 0303 	add.w	r3, r5, #3
 8012ab2:	d06e      	beq.n	8012b92 <ucdr_deserialize_double+0x14e>
 8012ab4:	793b      	ldrb	r3, [r7, #4]
 8012ab6:	2e03      	cmp	r6, #3
 8012ab8:	70eb      	strb	r3, [r5, #3]
 8012aba:	f105 0304 	add.w	r3, r5, #4
 8012abe:	d06c      	beq.n	8012b9a <ucdr_deserialize_double+0x156>
 8012ac0:	78fb      	ldrb	r3, [r7, #3]
 8012ac2:	2e04      	cmp	r6, #4
 8012ac4:	712b      	strb	r3, [r5, #4]
 8012ac6:	f105 0305 	add.w	r3, r5, #5
 8012aca:	d06a      	beq.n	8012ba2 <ucdr_deserialize_double+0x15e>
 8012acc:	78bb      	ldrb	r3, [r7, #2]
 8012ace:	2e05      	cmp	r6, #5
 8012ad0:	716b      	strb	r3, [r5, #5]
 8012ad2:	f105 0306 	add.w	r3, r5, #6
 8012ad6:	d068      	beq.n	8012baa <ucdr_deserialize_double+0x166>
 8012ad8:	787b      	ldrb	r3, [r7, #1]
 8012ada:	2e06      	cmp	r6, #6
 8012adc:	71ab      	strb	r3, [r5, #6]
 8012ade:	f105 0307 	add.w	r3, r5, #7
 8012ae2:	d066      	beq.n	8012bb2 <ucdr_deserialize_double+0x16e>
 8012ae4:	783b      	ldrb	r3, [r7, #0]
 8012ae6:	71eb      	strb	r3, [r5, #7]
 8012ae8:	6923      	ldr	r3, [r4, #16]
 8012aea:	2108      	movs	r1, #8
 8012aec:	68a2      	ldr	r2, [r4, #8]
 8012aee:	3308      	adds	r3, #8
 8012af0:	7da0      	ldrb	r0, [r4, #22]
 8012af2:	444a      	add	r2, r9
 8012af4:	7561      	strb	r1, [r4, #21]
 8012af6:	1b9e      	subs	r6, r3, r6
 8012af8:	f080 0001 	eor.w	r0, r0, #1
 8012afc:	60a2      	str	r2, [r4, #8]
 8012afe:	6126      	str	r6, [r4, #16]
 8012b00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b04:	2108      	movs	r1, #8
 8012b06:	4620      	mov	r0, r4
 8012b08:	f000 f86e 	bl	8012be8 <ucdr_check_final_buffer_behavior>
 8012b0c:	b310      	cbz	r0, 8012b54 <ucdr_deserialize_double+0x110>
 8012b0e:	7d23      	ldrb	r3, [r4, #20]
 8012b10:	2b01      	cmp	r3, #1
 8012b12:	68a3      	ldr	r3, [r4, #8]
 8012b14:	d023      	beq.n	8012b5e <ucdr_deserialize_double+0x11a>
 8012b16:	79db      	ldrb	r3, [r3, #7]
 8012b18:	702b      	strb	r3, [r5, #0]
 8012b1a:	68a3      	ldr	r3, [r4, #8]
 8012b1c:	799b      	ldrb	r3, [r3, #6]
 8012b1e:	706b      	strb	r3, [r5, #1]
 8012b20:	68a3      	ldr	r3, [r4, #8]
 8012b22:	795b      	ldrb	r3, [r3, #5]
 8012b24:	70ab      	strb	r3, [r5, #2]
 8012b26:	68a3      	ldr	r3, [r4, #8]
 8012b28:	791b      	ldrb	r3, [r3, #4]
 8012b2a:	70eb      	strb	r3, [r5, #3]
 8012b2c:	68a3      	ldr	r3, [r4, #8]
 8012b2e:	78db      	ldrb	r3, [r3, #3]
 8012b30:	712b      	strb	r3, [r5, #4]
 8012b32:	68a3      	ldr	r3, [r4, #8]
 8012b34:	789b      	ldrb	r3, [r3, #2]
 8012b36:	716b      	strb	r3, [r5, #5]
 8012b38:	68a3      	ldr	r3, [r4, #8]
 8012b3a:	785b      	ldrb	r3, [r3, #1]
 8012b3c:	71ab      	strb	r3, [r5, #6]
 8012b3e:	68a3      	ldr	r3, [r4, #8]
 8012b40:	781b      	ldrb	r3, [r3, #0]
 8012b42:	71eb      	strb	r3, [r5, #7]
 8012b44:	2108      	movs	r1, #8
 8012b46:	68a2      	ldr	r2, [r4, #8]
 8012b48:	6923      	ldr	r3, [r4, #16]
 8012b4a:	440a      	add	r2, r1
 8012b4c:	7561      	strb	r1, [r4, #21]
 8012b4e:	440b      	add	r3, r1
 8012b50:	60a2      	str	r2, [r4, #8]
 8012b52:	6123      	str	r3, [r4, #16]
 8012b54:	7da0      	ldrb	r0, [r4, #22]
 8012b56:	f080 0001 	eor.w	r0, r0, #1
 8012b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b5e:	681a      	ldr	r2, [r3, #0]
 8012b60:	685b      	ldr	r3, [r3, #4]
 8012b62:	602a      	str	r2, [r5, #0]
 8012b64:	606b      	str	r3, [r5, #4]
 8012b66:	e7ed      	b.n	8012b44 <ucdr_deserialize_double+0x100>
 8012b68:	68a2      	ldr	r2, [r4, #8]
 8012b6a:	6923      	ldr	r3, [r4, #16]
 8012b6c:	1b92      	subs	r2, r2, r6
 8012b6e:	7da0      	ldrb	r0, [r4, #22]
 8012b70:	1b9b      	subs	r3, r3, r6
 8012b72:	f884 8015 	strb.w	r8, [r4, #21]
 8012b76:	f080 0001 	eor.w	r0, r0, #1
 8012b7a:	60a2      	str	r2, [r4, #8]
 8012b7c:	6123      	str	r3, [r4, #16]
 8012b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b82:	68a3      	ldr	r3, [r4, #8]
 8012b84:	799b      	ldrb	r3, [r3, #6]
 8012b86:	706b      	strb	r3, [r5, #1]
 8012b88:	1cab      	adds	r3, r5, #2
 8012b8a:	68a2      	ldr	r2, [r4, #8]
 8012b8c:	7952      	ldrb	r2, [r2, #5]
 8012b8e:	f803 2b01 	strb.w	r2, [r3], #1
 8012b92:	68a2      	ldr	r2, [r4, #8]
 8012b94:	7912      	ldrb	r2, [r2, #4]
 8012b96:	f803 2b01 	strb.w	r2, [r3], #1
 8012b9a:	68a2      	ldr	r2, [r4, #8]
 8012b9c:	78d2      	ldrb	r2, [r2, #3]
 8012b9e:	f803 2b01 	strb.w	r2, [r3], #1
 8012ba2:	68a2      	ldr	r2, [r4, #8]
 8012ba4:	7892      	ldrb	r2, [r2, #2]
 8012ba6:	f803 2b01 	strb.w	r2, [r3], #1
 8012baa:	68a2      	ldr	r2, [r4, #8]
 8012bac:	7852      	ldrb	r2, [r2, #1]
 8012bae:	f803 2b01 	strb.w	r2, [r3], #1
 8012bb2:	68a2      	ldr	r2, [r4, #8]
 8012bb4:	7812      	ldrb	r2, [r2, #0]
 8012bb6:	701a      	strb	r2, [r3, #0]
 8012bb8:	e796      	b.n	8012ae8 <ucdr_deserialize_double+0xa4>
 8012bba:	4639      	mov	r1, r7
 8012bbc:	4632      	mov	r2, r6
 8012bbe:	4628      	mov	r0, r5
 8012bc0:	f00d fe91 	bl	80208e6 <memcpy>
 8012bc4:	464a      	mov	r2, r9
 8012bc6:	19a8      	adds	r0, r5, r6
 8012bc8:	68a1      	ldr	r1, [r4, #8]
 8012bca:	f00d fe8c 	bl	80208e6 <memcpy>
 8012bce:	e78b      	b.n	8012ae8 <ucdr_deserialize_double+0xa4>

08012bd0 <ucdr_check_buffer_available_for>:
 8012bd0:	7d83      	ldrb	r3, [r0, #22]
 8012bd2:	b93b      	cbnz	r3, 8012be4 <ucdr_check_buffer_available_for+0x14>
 8012bd4:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8012bd8:	4419      	add	r1, r3
 8012bda:	4288      	cmp	r0, r1
 8012bdc:	bf34      	ite	cc
 8012bde:	2000      	movcc	r0, #0
 8012be0:	2001      	movcs	r0, #1
 8012be2:	4770      	bx	lr
 8012be4:	2000      	movs	r0, #0
 8012be6:	4770      	bx	lr

08012be8 <ucdr_check_final_buffer_behavior>:
 8012be8:	7d83      	ldrb	r3, [r0, #22]
 8012bea:	b943      	cbnz	r3, 8012bfe <ucdr_check_final_buffer_behavior+0x16>
 8012bec:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8012bf0:	b510      	push	{r4, lr}
 8012bf2:	4291      	cmp	r1, r2
 8012bf4:	4604      	mov	r4, r0
 8012bf6:	d205      	bcs.n	8012c04 <ucdr_check_final_buffer_behavior+0x1c>
 8012bf8:	2301      	movs	r3, #1
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	bd10      	pop	{r4, pc}
 8012bfe:	2300      	movs	r3, #0
 8012c00:	4618      	mov	r0, r3
 8012c02:	4770      	bx	lr
 8012c04:	6982      	ldr	r2, [r0, #24]
 8012c06:	b13a      	cbz	r2, 8012c18 <ucdr_check_final_buffer_behavior+0x30>
 8012c08:	69c1      	ldr	r1, [r0, #28]
 8012c0a:	4790      	blx	r2
 8012c0c:	f080 0301 	eor.w	r3, r0, #1
 8012c10:	75a0      	strb	r0, [r4, #22]
 8012c12:	b2db      	uxtb	r3, r3
 8012c14:	4618      	mov	r0, r3
 8012c16:	bd10      	pop	{r4, pc}
 8012c18:	2001      	movs	r0, #1
 8012c1a:	75a0      	strb	r0, [r4, #22]
 8012c1c:	e7fa      	b.n	8012c14 <ucdr_check_final_buffer_behavior+0x2c>
 8012c1e:	bf00      	nop

08012c20 <ucdr_set_on_full_buffer_callback>:
 8012c20:	e9c0 1206 	strd	r1, r2, [r0, #24]
 8012c24:	4770      	bx	lr
 8012c26:	bf00      	nop

08012c28 <ucdr_init_buffer_origin_offset_endian>:
 8012c28:	b410      	push	{r4}
 8012c2a:	9c01      	ldr	r4, [sp, #4]
 8012c2c:	440a      	add	r2, r1
 8012c2e:	6001      	str	r1, [r0, #0]
 8012c30:	6042      	str	r2, [r0, #4]
 8012c32:	190a      	adds	r2, r1, r4
 8012c34:	441c      	add	r4, r3
 8012c36:	6082      	str	r2, [r0, #8]
 8012c38:	2200      	movs	r2, #0
 8012c3a:	e9c0 3403 	strd	r3, r4, [r0, #12]
 8012c3e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8012c42:	7542      	strb	r2, [r0, #21]
 8012c44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012c48:	7582      	strb	r2, [r0, #22]
 8012c4a:	7503      	strb	r3, [r0, #20]
 8012c4c:	e9c0 2206 	strd	r2, r2, [r0, #24]
 8012c50:	4770      	bx	lr
 8012c52:	bf00      	nop

08012c54 <ucdr_init_buffer_origin_offset>:
 8012c54:	b510      	push	{r4, lr}
 8012c56:	b082      	sub	sp, #8
 8012c58:	9c04      	ldr	r4, [sp, #16]
 8012c5a:	9400      	str	r4, [sp, #0]
 8012c5c:	2401      	movs	r4, #1
 8012c5e:	9401      	str	r4, [sp, #4]
 8012c60:	f7ff ffe2 	bl	8012c28 <ucdr_init_buffer_origin_offset_endian>
 8012c64:	b002      	add	sp, #8
 8012c66:	bd10      	pop	{r4, pc}

08012c68 <ucdr_init_buffer_origin>:
 8012c68:	b510      	push	{r4, lr}
 8012c6a:	2400      	movs	r4, #0
 8012c6c:	b082      	sub	sp, #8
 8012c6e:	9400      	str	r4, [sp, #0]
 8012c70:	f7ff fff0 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 8012c74:	b002      	add	sp, #8
 8012c76:	bd10      	pop	{r4, pc}

08012c78 <ucdr_init_buffer>:
 8012c78:	2300      	movs	r3, #0
 8012c7a:	f7ff bff5 	b.w	8012c68 <ucdr_init_buffer_origin>
 8012c7e:	bf00      	nop

08012c80 <ucdr_alignment>:
 8012c80:	fbb0 f2f1 	udiv	r2, r0, r1
 8012c84:	fb02 0011 	mls	r0, r2, r1, r0
 8012c88:	1e4b      	subs	r3, r1, #1
 8012c8a:	1a08      	subs	r0, r1, r0
 8012c8c:	4018      	ands	r0, r3
 8012c8e:	4770      	bx	lr

08012c90 <ucdr_buffer_alignment>:
 8012c90:	7d43      	ldrb	r3, [r0, #21]
 8012c92:	428b      	cmp	r3, r1
 8012c94:	d209      	bcs.n	8012caa <ucdr_buffer_alignment+0x1a>
 8012c96:	6903      	ldr	r3, [r0, #16]
 8012c98:	1e4a      	subs	r2, r1, #1
 8012c9a:	fbb3 f0f1 	udiv	r0, r3, r1
 8012c9e:	fb01 3010 	mls	r0, r1, r0, r3
 8012ca2:	1a09      	subs	r1, r1, r0
 8012ca4:	ea01 0002 	and.w	r0, r1, r2
 8012ca8:	4770      	bx	lr
 8012caa:	2000      	movs	r0, #0
 8012cac:	4770      	bx	lr
 8012cae:	bf00      	nop

08012cb0 <ucdr_align_to>:
 8012cb0:	b538      	push	{r3, r4, r5, lr}
 8012cb2:	4604      	mov	r4, r0
 8012cb4:	460d      	mov	r5, r1
 8012cb6:	f7ff ffeb 	bl	8012c90 <ucdr_buffer_alignment>
 8012cba:	68a3      	ldr	r3, [r4, #8]
 8012cbc:	7565      	strb	r5, [r4, #21]
 8012cbe:	181a      	adds	r2, r3, r0
 8012cc0:	6923      	ldr	r3, [r4, #16]
 8012cc2:	4418      	add	r0, r3
 8012cc4:	6863      	ldr	r3, [r4, #4]
 8012cc6:	4293      	cmp	r3, r2
 8012cc8:	6120      	str	r0, [r4, #16]
 8012cca:	bf28      	it	cs
 8012ccc:	4613      	movcs	r3, r2
 8012cce:	60a3      	str	r3, [r4, #8]
 8012cd0:	bd38      	pop	{r3, r4, r5, pc}
 8012cd2:	bf00      	nop

08012cd4 <ucdr_buffer_length>:
 8012cd4:	6882      	ldr	r2, [r0, #8]
 8012cd6:	6800      	ldr	r0, [r0, #0]
 8012cd8:	1a10      	subs	r0, r2, r0
 8012cda:	4770      	bx	lr

08012cdc <ucdr_buffer_remaining>:
 8012cdc:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8012ce0:	1a10      	subs	r0, r2, r0
 8012ce2:	4770      	bx	lr

08012ce4 <ucdr_check_final_buffer_behavior_array>:
 8012ce4:	b538      	push	{r3, r4, r5, lr}
 8012ce6:	7d83      	ldrb	r3, [r0, #22]
 8012ce8:	b9a3      	cbnz	r3, 8012d14 <ucdr_check_final_buffer_behavior_array+0x30>
 8012cea:	4604      	mov	r4, r0
 8012cec:	460d      	mov	r5, r1
 8012cee:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 8012cf2:	429a      	cmp	r2, r3
 8012cf4:	d300      	bcc.n	8012cf8 <ucdr_check_final_buffer_behavior_array+0x14>
 8012cf6:	b931      	cbnz	r1, 8012d06 <ucdr_check_final_buffer_behavior_array+0x22>
 8012cf8:	4620      	mov	r0, r4
 8012cfa:	f7ff ffef 	bl	8012cdc <ucdr_buffer_remaining>
 8012cfe:	42a8      	cmp	r0, r5
 8012d00:	bf28      	it	cs
 8012d02:	4628      	movcs	r0, r5
 8012d04:	bd38      	pop	{r3, r4, r5, pc}
 8012d06:	6983      	ldr	r3, [r0, #24]
 8012d08:	b133      	cbz	r3, 8012d18 <ucdr_check_final_buffer_behavior_array+0x34>
 8012d0a:	69c1      	ldr	r1, [r0, #28]
 8012d0c:	4798      	blx	r3
 8012d0e:	75a0      	strb	r0, [r4, #22]
 8012d10:	2800      	cmp	r0, #0
 8012d12:	d0f1      	beq.n	8012cf8 <ucdr_check_final_buffer_behavior_array+0x14>
 8012d14:	2000      	movs	r0, #0
 8012d16:	bd38      	pop	{r3, r4, r5, pc}
 8012d18:	2301      	movs	r3, #1
 8012d1a:	7583      	strb	r3, [r0, #22]
 8012d1c:	e7fa      	b.n	8012d14 <ucdr_check_final_buffer_behavior_array+0x30>
 8012d1e:	bf00      	nop

08012d20 <ucdr_advance_buffer>:
 8012d20:	b538      	push	{r3, r4, r5, lr}
 8012d22:	4604      	mov	r4, r0
 8012d24:	460d      	mov	r5, r1
 8012d26:	f7ff ff53 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8012d2a:	b178      	cbz	r0, 8012d4c <ucdr_advance_buffer+0x2c>
 8012d2c:	6923      	ldr	r3, [r4, #16]
 8012d2e:	68a2      	ldr	r2, [r4, #8]
 8012d30:	442b      	add	r3, r5
 8012d32:	442a      	add	r2, r5
 8012d34:	6123      	str	r3, [r4, #16]
 8012d36:	2301      	movs	r3, #1
 8012d38:	60a2      	str	r2, [r4, #8]
 8012d3a:	7563      	strb	r3, [r4, #21]
 8012d3c:	bd38      	pop	{r3, r4, r5, pc}
 8012d3e:	68a2      	ldr	r2, [r4, #8]
 8012d40:	1a2d      	subs	r5, r5, r0
 8012d42:	6923      	ldr	r3, [r4, #16]
 8012d44:	4402      	add	r2, r0
 8012d46:	4418      	add	r0, r3
 8012d48:	60a2      	str	r2, [r4, #8]
 8012d4a:	6120      	str	r0, [r4, #16]
 8012d4c:	4629      	mov	r1, r5
 8012d4e:	2201      	movs	r2, #1
 8012d50:	4620      	mov	r0, r4
 8012d52:	f7ff ffc7 	bl	8012ce4 <ucdr_check_final_buffer_behavior_array>
 8012d56:	2800      	cmp	r0, #0
 8012d58:	d1f1      	bne.n	8012d3e <ucdr_advance_buffer+0x1e>
 8012d5a:	2301      	movs	r3, #1
 8012d5c:	7563      	strb	r3, [r4, #21]
 8012d5e:	bd38      	pop	{r3, r4, r5, pc}

08012d60 <ucdr_serialize_sequence_char>:
 8012d60:	b570      	push	{r4, r5, r6, lr}
 8012d62:	4615      	mov	r5, r2
 8012d64:	460e      	mov	r6, r1
 8012d66:	7d01      	ldrb	r1, [r0, #20]
 8012d68:	4604      	mov	r4, r0
 8012d6a:	f7fe ff5b 	bl	8011c24 <ucdr_serialize_endian_uint32_t>
 8012d6e:	b90d      	cbnz	r5, 8012d74 <ucdr_serialize_sequence_char+0x14>
 8012d70:	2001      	movs	r0, #1
 8012d72:	bd70      	pop	{r4, r5, r6, pc}
 8012d74:	462b      	mov	r3, r5
 8012d76:	4632      	mov	r2, r6
 8012d78:	7d21      	ldrb	r1, [r4, #20]
 8012d7a:	4620      	mov	r0, r4
 8012d7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012d80:	f004 b908 	b.w	8016f94 <ucdr_serialize_endian_array_char>

08012d84 <ucdr_deserialize_sequence_char>:
 8012d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d88:	461d      	mov	r5, r3
 8012d8a:	4616      	mov	r6, r2
 8012d8c:	460f      	mov	r7, r1
 8012d8e:	461a      	mov	r2, r3
 8012d90:	7d01      	ldrb	r1, [r0, #20]
 8012d92:	4604      	mov	r4, r0
 8012d94:	f7ff f86e 	bl	8011e74 <ucdr_deserialize_endian_uint32_t>
 8012d98:	682b      	ldr	r3, [r5, #0]
 8012d9a:	429e      	cmp	r6, r3
 8012d9c:	d201      	bcs.n	8012da2 <ucdr_deserialize_sequence_char+0x1e>
 8012d9e:	2201      	movs	r2, #1
 8012da0:	75a2      	strb	r2, [r4, #22]
 8012da2:	b913      	cbnz	r3, 8012daa <ucdr_deserialize_sequence_char+0x26>
 8012da4:	2001      	movs	r0, #1
 8012da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012daa:	463a      	mov	r2, r7
 8012dac:	7d21      	ldrb	r1, [r4, #20]
 8012dae:	4620      	mov	r0, r4
 8012db0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012db4:	f004 b920 	b.w	8016ff8 <ucdr_deserialize_endian_array_char>

08012db8 <ucdr_serialize_sequence_uint8_t>:
 8012db8:	b570      	push	{r4, r5, r6, lr}
 8012dba:	4615      	mov	r5, r2
 8012dbc:	460e      	mov	r6, r1
 8012dbe:	7d01      	ldrb	r1, [r0, #20]
 8012dc0:	4604      	mov	r4, r0
 8012dc2:	f7fe ff2f 	bl	8011c24 <ucdr_serialize_endian_uint32_t>
 8012dc6:	b90d      	cbnz	r5, 8012dcc <ucdr_serialize_sequence_uint8_t+0x14>
 8012dc8:	2001      	movs	r0, #1
 8012dca:	bd70      	pop	{r4, r5, r6, pc}
 8012dcc:	462b      	mov	r3, r5
 8012dce:	4632      	mov	r2, r6
 8012dd0:	7d21      	ldrb	r1, [r4, #20]
 8012dd2:	4620      	mov	r0, r4
 8012dd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012dd8:	f004 b974 	b.w	80170c4 <ucdr_serialize_endian_array_uint8_t>

08012ddc <ucdr_deserialize_sequence_uint8_t>:
 8012ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012de0:	461d      	mov	r5, r3
 8012de2:	4616      	mov	r6, r2
 8012de4:	460f      	mov	r7, r1
 8012de6:	461a      	mov	r2, r3
 8012de8:	7d01      	ldrb	r1, [r0, #20]
 8012dea:	4604      	mov	r4, r0
 8012dec:	f7ff f842 	bl	8011e74 <ucdr_deserialize_endian_uint32_t>
 8012df0:	682b      	ldr	r3, [r5, #0]
 8012df2:	429e      	cmp	r6, r3
 8012df4:	d201      	bcs.n	8012dfa <ucdr_deserialize_sequence_uint8_t+0x1e>
 8012df6:	2201      	movs	r2, #1
 8012df8:	75a2      	strb	r2, [r4, #22]
 8012dfa:	b913      	cbnz	r3, 8012e02 <ucdr_deserialize_sequence_uint8_t+0x26>
 8012dfc:	2001      	movs	r0, #1
 8012dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e02:	463a      	mov	r2, r7
 8012e04:	7d21      	ldrb	r1, [r4, #20]
 8012e06:	4620      	mov	r0, r4
 8012e08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012e0c:	f004 b9c0 	b.w	8017190 <ucdr_deserialize_endian_array_uint8_t>

08012e10 <rcl_get_zero_initialized_init_options>:
 8012e10:	2000      	movs	r0, #0
 8012e12:	4770      	bx	lr

08012e14 <rcl_init_options_init>:
 8012e14:	b084      	sub	sp, #16
 8012e16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012e18:	b097      	sub	sp, #92	; 0x5c
 8012e1a:	ae1d      	add	r6, sp, #116	; 0x74
 8012e1c:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 8012e20:	2800      	cmp	r0, #0
 8012e22:	d058      	beq.n	8012ed6 <rcl_init_options_init+0xc2>
 8012e24:	6803      	ldr	r3, [r0, #0]
 8012e26:	4605      	mov	r5, r0
 8012e28:	b133      	cbz	r3, 8012e38 <rcl_init_options_init+0x24>
 8012e2a:	2464      	movs	r4, #100	; 0x64
 8012e2c:	4620      	mov	r0, r4
 8012e2e:	b017      	add	sp, #92	; 0x5c
 8012e30:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012e34:	b004      	add	sp, #16
 8012e36:	4770      	bx	lr
 8012e38:	4630      	mov	r0, r6
 8012e3a:	f001 fdf3 	bl	8014a24 <rcutils_allocator_is_valid>
 8012e3e:	2800      	cmp	r0, #0
 8012e40:	d049      	beq.n	8012ed6 <rcl_init_options_init+0xc2>
 8012e42:	46b4      	mov	ip, r6
 8012e44:	ac11      	add	r4, sp, #68	; 0x44
 8012e46:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012e4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012e4c:	f8dc 3000 	ldr.w	r3, [ip]
 8012e50:	2050      	movs	r0, #80	; 0x50
 8012e52:	9921      	ldr	r1, [sp, #132]	; 0x84
 8012e54:	6023      	str	r3, [r4, #0]
 8012e56:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012e58:	4798      	blx	r3
 8012e5a:	4604      	mov	r4, r0
 8012e5c:	6028      	str	r0, [r5, #0]
 8012e5e:	2800      	cmp	r0, #0
 8012e60:	d03b      	beq.n	8012eda <rcl_init_options_init+0xc6>
 8012e62:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 8012e66:	4686      	mov	lr, r0
 8012e68:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012e6c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012e70:	f8dc 3000 	ldr.w	r3, [ip]
 8012e74:	a802      	add	r0, sp, #8
 8012e76:	f8ce 3000 	str.w	r3, [lr]
 8012e7a:	f001 fff1 	bl	8014e60 <rmw_get_zero_initialized_init_options>
 8012e7e:	f10d 0e08 	add.w	lr, sp, #8
 8012e82:	f104 0c18 	add.w	ip, r4, #24
 8012e86:	682f      	ldr	r7, [r5, #0]
 8012e88:	ac20      	add	r4, sp, #128	; 0x80
 8012e8a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012e8e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012e92:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012e96:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012e9a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012e9e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012ea2:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8012ea6:	e88c 0003 	stmia.w	ip, {r0, r1}
 8012eaa:	e894 0003 	ldmia.w	r4, {r0, r1}
 8012eae:	e88d 0003 	stmia.w	sp, {r0, r1}
 8012eb2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8012eb6:	f107 0018 	add.w	r0, r7, #24
 8012eba:	f002 f8f9 	bl	80150b0 <rmw_init_options_init>
 8012ebe:	4604      	mov	r4, r0
 8012ec0:	2800      	cmp	r0, #0
 8012ec2:	d0b3      	beq.n	8012e2c <rcl_init_options_init+0x18>
 8012ec4:	9921      	ldr	r1, [sp, #132]	; 0x84
 8012ec6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012ec8:	6828      	ldr	r0, [r5, #0]
 8012eca:	4798      	blx	r3
 8012ecc:	4620      	mov	r0, r4
 8012ece:	f007 ff8d 	bl	801adec <rcl_convert_rmw_ret_to_rcl_ret>
 8012ed2:	4604      	mov	r4, r0
 8012ed4:	e7aa      	b.n	8012e2c <rcl_init_options_init+0x18>
 8012ed6:	240b      	movs	r4, #11
 8012ed8:	e7a8      	b.n	8012e2c <rcl_init_options_init+0x18>
 8012eda:	240a      	movs	r4, #10
 8012edc:	e7a6      	b.n	8012e2c <rcl_init_options_init+0x18>
 8012ede:	bf00      	nop

08012ee0 <rcl_init_options_fini>:
 8012ee0:	b530      	push	{r4, r5, lr}
 8012ee2:	b087      	sub	sp, #28
 8012ee4:	b1f0      	cbz	r0, 8012f24 <rcl_init_options_fini+0x44>
 8012ee6:	6803      	ldr	r3, [r0, #0]
 8012ee8:	4604      	mov	r4, r0
 8012eea:	b1db      	cbz	r3, 8012f24 <rcl_init_options_fini+0x44>
 8012eec:	469c      	mov	ip, r3
 8012eee:	f10d 0e04 	add.w	lr, sp, #4
 8012ef2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012ef6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012efa:	f8dc 3000 	ldr.w	r3, [ip]
 8012efe:	a801      	add	r0, sp, #4
 8012f00:	f8ce 3000 	str.w	r3, [lr]
 8012f04:	f001 fd8e 	bl	8014a24 <rcutils_allocator_is_valid>
 8012f08:	b160      	cbz	r0, 8012f24 <rcl_init_options_fini+0x44>
 8012f0a:	6820      	ldr	r0, [r4, #0]
 8012f0c:	3018      	adds	r0, #24
 8012f0e:	f002 f989 	bl	8015224 <rmw_init_options_fini>
 8012f12:	4605      	mov	r5, r0
 8012f14:	b950      	cbnz	r0, 8012f2c <rcl_init_options_fini+0x4c>
 8012f16:	6820      	ldr	r0, [r4, #0]
 8012f18:	9b02      	ldr	r3, [sp, #8]
 8012f1a:	9905      	ldr	r1, [sp, #20]
 8012f1c:	4798      	blx	r3
 8012f1e:	4628      	mov	r0, r5
 8012f20:	b007      	add	sp, #28
 8012f22:	bd30      	pop	{r4, r5, pc}
 8012f24:	250b      	movs	r5, #11
 8012f26:	4628      	mov	r0, r5
 8012f28:	b007      	add	sp, #28
 8012f2a:	bd30      	pop	{r4, r5, pc}
 8012f2c:	f007 ff5e 	bl	801adec <rcl_convert_rmw_ret_to_rcl_ret>
 8012f30:	4605      	mov	r5, r0
 8012f32:	e7f8      	b.n	8012f26 <rcl_init_options_fini+0x46>

08012f34 <rcl_init_options_copy>:
 8012f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f38:	b094      	sub	sp, #80	; 0x50
 8012f3a:	2800      	cmp	r0, #0
 8012f3c:	d05b      	beq.n	8012ff6 <rcl_init_options_copy+0xc2>
 8012f3e:	4604      	mov	r4, r0
 8012f40:	6800      	ldr	r0, [r0, #0]
 8012f42:	2800      	cmp	r0, #0
 8012f44:	d057      	beq.n	8012ff6 <rcl_init_options_copy+0xc2>
 8012f46:	460e      	mov	r6, r1
 8012f48:	f001 fd6c 	bl	8014a24 <rcutils_allocator_is_valid>
 8012f4c:	2e00      	cmp	r6, #0
 8012f4e:	d052      	beq.n	8012ff6 <rcl_init_options_copy+0xc2>
 8012f50:	f080 0001 	eor.w	r0, r0, #1
 8012f54:	b2c0      	uxtb	r0, r0
 8012f56:	2800      	cmp	r0, #0
 8012f58:	d14d      	bne.n	8012ff6 <rcl_init_options_copy+0xc2>
 8012f5a:	6833      	ldr	r3, [r6, #0]
 8012f5c:	b123      	cbz	r3, 8012f68 <rcl_init_options_copy+0x34>
 8012f5e:	2464      	movs	r4, #100	; 0x64
 8012f60:	4620      	mov	r0, r4
 8012f62:	b014      	add	sp, #80	; 0x50
 8012f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f68:	6827      	ldr	r7, [r4, #0]
 8012f6a:	ad0f      	add	r5, sp, #60	; 0x3c
 8012f6c:	46bc      	mov	ip, r7
 8012f6e:	f8d7 8000 	ldr.w	r8, [r7]
 8012f72:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012f76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012f78:	f8dc 3000 	ldr.w	r3, [ip]
 8012f7c:	2050      	movs	r0, #80	; 0x50
 8012f7e:	4619      	mov	r1, r3
 8012f80:	602b      	str	r3, [r5, #0]
 8012f82:	47c0      	blx	r8
 8012f84:	4605      	mov	r5, r0
 8012f86:	6030      	str	r0, [r6, #0]
 8012f88:	b3d0      	cbz	r0, 8013000 <rcl_init_options_copy+0xcc>
 8012f8a:	f10d 0c3c 	add.w	ip, sp, #60	; 0x3c
 8012f8e:	4686      	mov	lr, r0
 8012f90:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012f94:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012f98:	f8dc 3000 	ldr.w	r3, [ip]
 8012f9c:	4668      	mov	r0, sp
 8012f9e:	f8ce 3000 	str.w	r3, [lr]
 8012fa2:	f001 ff5d 	bl	8014e60 <rmw_get_zero_initialized_init_options>
 8012fa6:	46ee      	mov	lr, sp
 8012fa8:	f105 0c18 	add.w	ip, r5, #24
 8012fac:	6824      	ldr	r4, [r4, #0]
 8012fae:	6835      	ldr	r5, [r6, #0]
 8012fb0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012fb4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012fb8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012fbc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012fc0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012fc4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012fc8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8012fcc:	e88c 0003 	stmia.w	ip, {r0, r1}
 8012fd0:	f104 0018 	add.w	r0, r4, #24
 8012fd4:	f105 0118 	add.w	r1, r5, #24
 8012fd8:	f002 f8d2 	bl	8015180 <rmw_init_options_copy>
 8012fdc:	4604      	mov	r4, r0
 8012fde:	2800      	cmp	r0, #0
 8012fe0:	d0be      	beq.n	8012f60 <rcl_init_options_copy+0x2c>
 8012fe2:	f001 fd45 	bl	8014a70 <rcutils_get_error_string>
 8012fe6:	f001 fd5b 	bl	8014aa0 <rcutils_reset_error>
 8012fea:	4630      	mov	r0, r6
 8012fec:	f7ff ff78 	bl	8012ee0 <rcl_init_options_fini>
 8012ff0:	b140      	cbz	r0, 8013004 <rcl_init_options_copy+0xd0>
 8012ff2:	4604      	mov	r4, r0
 8012ff4:	e7b4      	b.n	8012f60 <rcl_init_options_copy+0x2c>
 8012ff6:	240b      	movs	r4, #11
 8012ff8:	4620      	mov	r0, r4
 8012ffa:	b014      	add	sp, #80	; 0x50
 8012ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013000:	240a      	movs	r4, #10
 8013002:	e7ad      	b.n	8012f60 <rcl_init_options_copy+0x2c>
 8013004:	4620      	mov	r0, r4
 8013006:	b014      	add	sp, #80	; 0x50
 8013008:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801300c:	f007 beee 	b.w	801adec <rcl_convert_rmw_ret_to_rcl_ret>

08013010 <rcl_init_options_set_domain_id>:
 8013010:	b120      	cbz	r0, 801301c <rcl_init_options_set_domain_id+0xc>
 8013012:	6803      	ldr	r3, [r0, #0]
 8013014:	b113      	cbz	r3, 801301c <rcl_init_options_set_domain_id+0xc>
 8013016:	2000      	movs	r0, #0
 8013018:	6259      	str	r1, [r3, #36]	; 0x24
 801301a:	4770      	bx	lr
 801301c:	200b      	movs	r0, #11
 801301e:	4770      	bx	lr

08013020 <rcl_get_zero_initialized_node>:
 8013020:	4a03      	ldr	r2, [pc, #12]	; (8013030 <rcl_get_zero_initialized_node+0x10>)
 8013022:	4603      	mov	r3, r0
 8013024:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013028:	e883 0003 	stmia.w	r3, {r0, r1}
 801302c:	4618      	mov	r0, r3
 801302e:	4770      	bx	lr
 8013030:	080247d0 	.word	0x080247d0

08013034 <rcl_node_init>:
 8013034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013038:	b0a9      	sub	sp, #164	; 0xa4
 801303a:	4604      	mov	r4, r0
 801303c:	460e      	mov	r6, r1
 801303e:	4615      	mov	r5, r2
 8013040:	f8dd 80c8 	ldr.w	r8, [sp, #200]	; 0xc8
 8013044:	a823      	add	r0, sp, #140	; 0x8c
 8013046:	461f      	mov	r7, r3
 8013048:	f007 ffe0 	bl	801b00c <rcl_guard_condition_get_default_options>
 801304c:	f1b8 0f00 	cmp.w	r8, #0
 8013050:	f000 80f3 	beq.w	801323a <rcl_node_init+0x206>
 8013054:	4640      	mov	r0, r8
 8013056:	f001 fce5 	bl	8014a24 <rcutils_allocator_is_valid>
 801305a:	2d00      	cmp	r5, #0
 801305c:	bf18      	it	ne
 801305e:	2c00      	cmpne	r4, #0
 8013060:	f080 0001 	eor.w	r0, r0, #1
 8013064:	bf0c      	ite	eq
 8013066:	f04f 0c01 	moveq.w	ip, #1
 801306a:	f04f 0c00 	movne.w	ip, #0
 801306e:	2e00      	cmp	r6, #0
 8013070:	bf08      	it	eq
 8013072:	f04c 0c01 	orreq.w	ip, ip, #1
 8013076:	ea4c 0c00 	orr.w	ip, ip, r0
 801307a:	f01c 09ff 	ands.w	r9, ip, #255	; 0xff
 801307e:	f040 80dc 	bne.w	801323a <rcl_node_init+0x206>
 8013082:	f8d4 a004 	ldr.w	sl, [r4, #4]
 8013086:	f1ba 0f00 	cmp.w	sl, #0
 801308a:	f040 80fc 	bne.w	8013286 <rcl_node_init+0x252>
 801308e:	2f00      	cmp	r7, #0
 8013090:	f000 80d3 	beq.w	801323a <rcl_node_init+0x206>
 8013094:	4638      	mov	r0, r7
 8013096:	f007 fec7 	bl	801ae28 <rcl_context_is_valid>
 801309a:	4683      	mov	fp, r0
 801309c:	2800      	cmp	r0, #0
 801309e:	f000 80d2 	beq.w	8013246 <rcl_node_init+0x212>
 80130a2:	4652      	mov	r2, sl
 80130a4:	4630      	mov	r0, r6
 80130a6:	a922      	add	r1, sp, #136	; 0x88
 80130a8:	f8cd a088 	str.w	sl, [sp, #136]	; 0x88
 80130ac:	f001 ff8a 	bl	8014fc4 <rmw_validate_node_name>
 80130b0:	4682      	mov	sl, r0
 80130b2:	2800      	cmp	r0, #0
 80130b4:	f040 80c3 	bne.w	801323e <rcl_node_init+0x20a>
 80130b8:	9822      	ldr	r0, [sp, #136]	; 0x88
 80130ba:	2800      	cmp	r0, #0
 80130bc:	f040 80f1 	bne.w	80132a2 <rcl_node_init+0x26e>
 80130c0:	4628      	mov	r0, r5
 80130c2:	f7ed f91d 	bl	8000300 <strlen>
 80130c6:	2800      	cmp	r0, #0
 80130c8:	f040 80c0 	bne.w	801324c <rcl_node_init+0x218>
 80130cc:	4d79      	ldr	r5, [pc, #484]	; (80132b4 <rcl_node_init+0x280>)
 80130ce:	a922      	add	r1, sp, #136	; 0x88
 80130d0:	2200      	movs	r2, #0
 80130d2:	4628      	mov	r0, r5
 80130d4:	f001 ff58 	bl	8014f88 <rmw_validate_namespace>
 80130d8:	4682      	mov	sl, r0
 80130da:	2800      	cmp	r0, #0
 80130dc:	f040 80af 	bne.w	801323e <rcl_node_init+0x20a>
 80130e0:	9822      	ldr	r0, [sp, #136]	; 0x88
 80130e2:	2800      	cmp	r0, #0
 80130e4:	f040 80d5 	bne.w	8013292 <rcl_node_init+0x25e>
 80130e8:	f8d8 3000 	ldr.w	r3, [r8]
 80130ec:	2078      	movs	r0, #120	; 0x78
 80130ee:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80130f2:	4798      	blx	r3
 80130f4:	4682      	mov	sl, r0
 80130f6:	6060      	str	r0, [r4, #4]
 80130f8:	2800      	cmp	r0, #0
 80130fa:	f000 80cf 	beq.w	801329c <rcl_node_init+0x268>
 80130fe:	2200      	movs	r2, #0
 8013100:	2300      	movs	r3, #0
 8013102:	a808      	add	r0, sp, #32
 8013104:	e9ca 231a 	strd	r2, r3, [sl, #104]	; 0x68
 8013108:	e9ca 231c 	strd	r2, r3, [sl, #112]	; 0x70
 801310c:	f000 f902 	bl	8013314 <rcl_node_get_default_options>
 8013110:	a908      	add	r1, sp, #32
 8013112:	4650      	mov	r0, sl
 8013114:	2268      	movs	r2, #104	; 0x68
 8013116:	f00d fbe6 	bl	80208e6 <memcpy>
 801311a:	6861      	ldr	r1, [r4, #4]
 801311c:	4640      	mov	r0, r8
 801311e:	6027      	str	r7, [r4, #0]
 8013120:	f000 f906 	bl	8013330 <rcl_node_options_copy>
 8013124:	2800      	cmp	r0, #0
 8013126:	d158      	bne.n	80131da <rcl_node_init+0x1a6>
 8013128:	4628      	mov	r0, r5
 801312a:	f7ed f8e9 	bl	8000300 <strlen>
 801312e:	4428      	add	r0, r5
 8013130:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8013134:	e9cd 5603 	strd	r5, r6, [sp, #12]
 8013138:	2b2f      	cmp	r3, #47	; 0x2f
 801313a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801313e:	9300      	str	r3, [sp, #0]
 8013140:	bf0c      	ite	eq
 8013142:	4b5d      	ldreq	r3, [pc, #372]	; (80132b8 <rcl_node_init+0x284>)
 8013144:	4b5d      	ldrne	r3, [pc, #372]	; (80132bc <rcl_node_init+0x288>)
 8013146:	9302      	str	r3, [sp, #8]
 8013148:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801314c:	9301      	str	r3, [sp, #4]
 801314e:	f8d4 a004 	ldr.w	sl, [r4, #4]
 8013152:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8013156:	f001 fcbf 	bl	8014ad8 <rcutils_format_string_limit>
 801315a:	6823      	ldr	r3, [r4, #0]
 801315c:	f8ca 0074 	str.w	r0, [sl, #116]	; 0x74
 8013160:	4631      	mov	r1, r6
 8013162:	6818      	ldr	r0, [r3, #0]
 8013164:	462a      	mov	r2, r5
 8013166:	6866      	ldr	r6, [r4, #4]
 8013168:	3028      	adds	r0, #40	; 0x28
 801316a:	f002 fa87 	bl	801567c <rmw_create_node>
 801316e:	6863      	ldr	r3, [r4, #4]
 8013170:	66b0      	str	r0, [r6, #104]	; 0x68
 8013172:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8013174:	2800      	cmp	r0, #0
 8013176:	d032      	beq.n	80131de <rcl_node_init+0x1aa>
 8013178:	f002 fb10 	bl	801579c <rmw_node_get_graph_guard_condition>
 801317c:	4682      	mov	sl, r0
 801317e:	b360      	cbz	r0, 80131da <rcl_node_init+0x1a6>
 8013180:	f8d8 3000 	ldr.w	r3, [r8]
 8013184:	2008      	movs	r0, #8
 8013186:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801318a:	6866      	ldr	r6, [r4, #4]
 801318c:	4798      	blx	r3
 801318e:	6863      	ldr	r3, [r4, #4]
 8013190:	66f0      	str	r0, [r6, #108]	; 0x6c
 8013192:	f8d3 b06c 	ldr.w	fp, [r3, #108]	; 0x6c
 8013196:	f1bb 0f00 	cmp.w	fp, #0
 801319a:	d020      	beq.n	80131de <rcl_node_init+0x1aa>
 801319c:	a806      	add	r0, sp, #24
 801319e:	ae23      	add	r6, sp, #140	; 0x8c
 80131a0:	f007 fea8 	bl	801aef4 <rcl_get_zero_initialized_guard_condition>
 80131a4:	a806      	add	r0, sp, #24
 80131a6:	6863      	ldr	r3, [r4, #4]
 80131a8:	46c4      	mov	ip, r8
 80131aa:	c803      	ldmia	r0, {r0, r1}
 80131ac:	f8d3 e06c 	ldr.w	lr, [r3, #108]	; 0x6c
 80131b0:	e88b 0003 	stmia.w	fp, {r0, r1}
 80131b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80131b8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80131ba:	f8dc 3000 	ldr.w	r3, [ip]
 80131be:	6033      	str	r3, [r6, #0]
 80131c0:	ab28      	add	r3, sp, #160	; 0xa0
 80131c2:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 80131c6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80131ca:	4651      	mov	r1, sl
 80131cc:	463a      	mov	r2, r7
 80131ce:	4670      	mov	r0, lr
 80131d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80131d2:	f007 fe99 	bl	801af08 <rcl_guard_condition_init_from_rmw>
 80131d6:	4682      	mov	sl, r0
 80131d8:	b328      	cbz	r0, 8013226 <rcl_node_init+0x1f2>
 80131da:	6863      	ldr	r3, [r4, #4]
 80131dc:	b1f3      	cbz	r3, 801321c <rcl_node_init+0x1e8>
 80131de:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80131e0:	b128      	cbz	r0, 80131ee <rcl_node_init+0x1ba>
 80131e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80131e6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80131ea:	4798      	blx	r3
 80131ec:	6863      	ldr	r3, [r4, #4]
 80131ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80131f0:	b110      	cbz	r0, 80131f8 <rcl_node_init+0x1c4>
 80131f2:	f002 fa55 	bl	80156a0 <rmw_destroy_node>
 80131f6:	6863      	ldr	r3, [r4, #4]
 80131f8:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80131fa:	b148      	cbz	r0, 8013210 <rcl_node_init+0x1dc>
 80131fc:	f007 fee0 	bl	801afc0 <rcl_guard_condition_fini>
 8013200:	6863      	ldr	r3, [r4, #4]
 8013202:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013206:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8013208:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801320c:	4798      	blx	r3
 801320e:	6863      	ldr	r3, [r4, #4]
 8013210:	4618      	mov	r0, r3
 8013212:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013216:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801321a:	4798      	blx	r3
 801321c:	2300      	movs	r3, #0
 801321e:	f04f 0a01 	mov.w	sl, #1
 8013222:	e9c4 3300 	strd	r3, r3, [r4]
 8013226:	f1b9 0f00 	cmp.w	r9, #0
 801322a:	d008      	beq.n	801323e <rcl_node_init+0x20a>
 801322c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013230:	4628      	mov	r0, r5
 8013232:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013236:	4798      	blx	r3
 8013238:	e001      	b.n	801323e <rcl_node_init+0x20a>
 801323a:	f04f 0a0b 	mov.w	sl, #11
 801323e:	4650      	mov	r0, sl
 8013240:	b029      	add	sp, #164	; 0xa4
 8013242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013246:	f04f 0a65 	mov.w	sl, #101	; 0x65
 801324a:	e7f8      	b.n	801323e <rcl_node_init+0x20a>
 801324c:	782b      	ldrb	r3, [r5, #0]
 801324e:	2b2f      	cmp	r3, #47	; 0x2f
 8013250:	f43f af3d 	beq.w	80130ce <rcl_node_init+0x9a>
 8013254:	9503      	str	r5, [sp, #12]
 8013256:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801325a:	9300      	str	r3, [sp, #0]
 801325c:	4b18      	ldr	r3, [pc, #96]	; (80132c0 <rcl_node_init+0x28c>)
 801325e:	9302      	str	r3, [sp, #8]
 8013260:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013264:	9301      	str	r3, [sp, #4]
 8013266:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 801326a:	f001 fc35 	bl	8014ad8 <rcutils_format_string_limit>
 801326e:	4605      	mov	r5, r0
 8013270:	b1e0      	cbz	r0, 80132ac <rcl_node_init+0x278>
 8013272:	2200      	movs	r2, #0
 8013274:	a922      	add	r1, sp, #136	; 0x88
 8013276:	9222      	str	r2, [sp, #136]	; 0x88
 8013278:	f001 fe86 	bl	8014f88 <rmw_validate_namespace>
 801327c:	4682      	mov	sl, r0
 801327e:	2800      	cmp	r0, #0
 8013280:	d1d4      	bne.n	801322c <rcl_node_init+0x1f8>
 8013282:	46d9      	mov	r9, fp
 8013284:	e72c      	b.n	80130e0 <rcl_node_init+0xac>
 8013286:	f04f 0a64 	mov.w	sl, #100	; 0x64
 801328a:	4650      	mov	r0, sl
 801328c:	b029      	add	sp, #164	; 0xa4
 801328e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013292:	f04f 0aca 	mov.w	sl, #202	; 0xca
 8013296:	f001 fe89 	bl	8014fac <rmw_namespace_validation_result_string>
 801329a:	e7c4      	b.n	8013226 <rcl_node_init+0x1f2>
 801329c:	f04f 0a0a 	mov.w	sl, #10
 80132a0:	e7c1      	b.n	8013226 <rcl_node_init+0x1f2>
 80132a2:	f04f 0ac9 	mov.w	sl, #201	; 0xc9
 80132a6:	f001 fee1 	bl	801506c <rmw_node_name_validation_result_string>
 80132aa:	e7c8      	b.n	801323e <rcl_node_init+0x20a>
 80132ac:	f04f 0a0a 	mov.w	sl, #10
 80132b0:	e7c5      	b.n	801323e <rcl_node_init+0x20a>
 80132b2:	bf00      	nop
 80132b4:	080247b8 	.word	0x080247b8
 80132b8:	080247c0 	.word	0x080247c0
 80132bc:	080247c8 	.word	0x080247c8
 80132c0:	080247bc 	.word	0x080247bc

080132c4 <rcl_node_is_valid>:
 80132c4:	b130      	cbz	r0, 80132d4 <rcl_node_is_valid+0x10>
 80132c6:	6843      	ldr	r3, [r0, #4]
 80132c8:	b123      	cbz	r3, 80132d4 <rcl_node_is_valid+0x10>
 80132ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80132cc:	b113      	cbz	r3, 80132d4 <rcl_node_is_valid+0x10>
 80132ce:	6800      	ldr	r0, [r0, #0]
 80132d0:	f007 bdaa 	b.w	801ae28 <rcl_context_is_valid>
 80132d4:	2000      	movs	r0, #0
 80132d6:	4770      	bx	lr

080132d8 <rcl_node_get_name>:
 80132d8:	b120      	cbz	r0, 80132e4 <rcl_node_get_name+0xc>
 80132da:	6840      	ldr	r0, [r0, #4]
 80132dc:	b110      	cbz	r0, 80132e4 <rcl_node_get_name+0xc>
 80132de:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80132e0:	b100      	cbz	r0, 80132e4 <rcl_node_get_name+0xc>
 80132e2:	6880      	ldr	r0, [r0, #8]
 80132e4:	4770      	bx	lr
 80132e6:	bf00      	nop

080132e8 <rcl_node_get_namespace>:
 80132e8:	b120      	cbz	r0, 80132f4 <rcl_node_get_namespace+0xc>
 80132ea:	6840      	ldr	r0, [r0, #4]
 80132ec:	b110      	cbz	r0, 80132f4 <rcl_node_get_namespace+0xc>
 80132ee:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80132f0:	b100      	cbz	r0, 80132f4 <rcl_node_get_namespace+0xc>
 80132f2:	68c0      	ldr	r0, [r0, #12]
 80132f4:	4770      	bx	lr
 80132f6:	bf00      	nop

080132f8 <rcl_node_get_options>:
 80132f8:	b128      	cbz	r0, 8013306 <rcl_node_get_options+0xe>
 80132fa:	6840      	ldr	r0, [r0, #4]
 80132fc:	b118      	cbz	r0, 8013306 <rcl_node_get_options+0xe>
 80132fe:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8013300:	2b00      	cmp	r3, #0
 8013302:	bf08      	it	eq
 8013304:	2000      	moveq	r0, #0
 8013306:	4770      	bx	lr

08013308 <rcl_node_get_rmw_handle>:
 8013308:	b110      	cbz	r0, 8013310 <rcl_node_get_rmw_handle+0x8>
 801330a:	6840      	ldr	r0, [r0, #4]
 801330c:	b100      	cbz	r0, 8013310 <rcl_node_get_rmw_handle+0x8>
 801330e:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8013310:	4770      	bx	lr
 8013312:	bf00      	nop

08013314 <rcl_node_get_default_options>:
 8013314:	b510      	push	{r4, lr}
 8013316:	4604      	mov	r4, r0
 8013318:	2268      	movs	r2, #104	; 0x68
 801331a:	2100      	movs	r1, #0
 801331c:	f00d fa16 	bl	802074c <memset>
 8013320:	4620      	mov	r0, r4
 8013322:	f001 fb71 	bl	8014a08 <rcutils_get_default_allocator>
 8013326:	2301      	movs	r3, #1
 8013328:	4620      	mov	r0, r4
 801332a:	7523      	strb	r3, [r4, #20]
 801332c:	bd10      	pop	{r4, pc}
 801332e:	bf00      	nop

08013330 <rcl_node_options_copy>:
 8013330:	2800      	cmp	r0, #0
 8013332:	bf18      	it	ne
 8013334:	4288      	cmpne	r0, r1
 8013336:	d01b      	beq.n	8013370 <rcl_node_options_copy+0x40>
 8013338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801333a:	fab1 f681 	clz	r6, r1
 801333e:	460c      	mov	r4, r1
 8013340:	0976      	lsrs	r6, r6, #5
 8013342:	b199      	cbz	r1, 801336c <rcl_node_options_copy+0x3c>
 8013344:	4605      	mov	r5, r0
 8013346:	8a87      	ldrh	r7, [r0, #20]
 8013348:	4684      	mov	ip, r0
 801334a:	468e      	mov	lr, r1
 801334c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801334e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013352:	682b      	ldr	r3, [r5, #0]
 8013354:	2250      	movs	r2, #80	; 0x50
 8013356:	f10c 0118 	add.w	r1, ip, #24
 801335a:	f104 0018 	add.w	r0, r4, #24
 801335e:	f8ce 3000 	str.w	r3, [lr]
 8013362:	82a7      	strh	r7, [r4, #20]
 8013364:	f00d fabf 	bl	80208e6 <memcpy>
 8013368:	4630      	mov	r0, r6
 801336a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801336c:	200b      	movs	r0, #11
 801336e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013370:	200b      	movs	r0, #11
 8013372:	4770      	bx	lr

08013374 <rcl_get_zero_initialized_publisher>:
 8013374:	4b01      	ldr	r3, [pc, #4]	; (801337c <rcl_get_zero_initialized_publisher+0x8>)
 8013376:	6818      	ldr	r0, [r3, #0]
 8013378:	4770      	bx	lr
 801337a:	bf00      	nop
 801337c:	080247d8 	.word	0x080247d8

08013380 <rcl_publisher_init>:
 8013380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013384:	b088      	sub	sp, #32
 8013386:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8013388:	2e00      	cmp	r6, #0
 801338a:	d06b      	beq.n	8013464 <rcl_publisher_init+0xe4>
 801338c:	f106 0a50 	add.w	sl, r6, #80	; 0x50
 8013390:	4605      	mov	r5, r0
 8013392:	460f      	mov	r7, r1
 8013394:	4690      	mov	r8, r2
 8013396:	4650      	mov	r0, sl
 8013398:	4699      	mov	r9, r3
 801339a:	f001 fb43 	bl	8014a24 <rcutils_allocator_is_valid>
 801339e:	f080 0401 	eor.w	r4, r0, #1
 80133a2:	b2e4      	uxtb	r4, r4
 80133a4:	2c00      	cmp	r4, #0
 80133a6:	d15d      	bne.n	8013464 <rcl_publisher_init+0xe4>
 80133a8:	2d00      	cmp	r5, #0
 80133aa:	d05b      	beq.n	8013464 <rcl_publisher_init+0xe4>
 80133ac:	682b      	ldr	r3, [r5, #0]
 80133ae:	b123      	cbz	r3, 80133ba <rcl_publisher_init+0x3a>
 80133b0:	2464      	movs	r4, #100	; 0x64
 80133b2:	4620      	mov	r0, r4
 80133b4:	b008      	add	sp, #32
 80133b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133ba:	4638      	mov	r0, r7
 80133bc:	f7ff ff82 	bl	80132c4 <rcl_node_is_valid>
 80133c0:	2800      	cmp	r0, #0
 80133c2:	d054      	beq.n	801346e <rcl_publisher_init+0xee>
 80133c4:	f1b8 0f00 	cmp.w	r8, #0
 80133c8:	d04c      	beq.n	8013464 <rcl_publisher_init+0xe4>
 80133ca:	fab9 f389 	clz	r3, r9
 80133ce:	095b      	lsrs	r3, r3, #5
 80133d0:	f1b9 0f00 	cmp.w	r9, #0
 80133d4:	d046      	beq.n	8013464 <rcl_publisher_init+0xe4>
 80133d6:	aa07      	add	r2, sp, #28
 80133d8:	9307      	str	r3, [sp, #28]
 80133da:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80133de:	f106 0358 	add.w	r3, r6, #88	; 0x58
 80133e2:	9205      	str	r2, [sp, #20]
 80133e4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80133e8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80133ec:	4649      	mov	r1, r9
 80133ee:	4638      	mov	r0, r7
 80133f0:	e89a 000c 	ldmia.w	sl, {r2, r3}
 80133f4:	f007 ff54 	bl	801b2a0 <rcl_node_resolve_name>
 80133f8:	2800      	cmp	r0, #0
 80133fa:	d14f      	bne.n	801349c <rcl_publisher_init+0x11c>
 80133fc:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80133fe:	20c8      	movs	r0, #200	; 0xc8
 8013400:	6e31      	ldr	r1, [r6, #96]	; 0x60
 8013402:	4798      	blx	r3
 8013404:	6028      	str	r0, [r5, #0]
 8013406:	2800      	cmp	r0, #0
 8013408:	d050      	beq.n	80134ac <rcl_publisher_init+0x12c>
 801340a:	4638      	mov	r0, r7
 801340c:	f7ff ff7c 	bl	8013308 <rcl_node_get_rmw_handle>
 8013410:	f106 0364 	add.w	r3, r6, #100	; 0x64
 8013414:	4641      	mov	r1, r8
 8013416:	9a07      	ldr	r2, [sp, #28]
 8013418:	9300      	str	r3, [sp, #0]
 801341a:	4633      	mov	r3, r6
 801341c:	682c      	ldr	r4, [r5, #0]
 801341e:	f002 fa27 	bl	8015870 <rmw_create_publisher>
 8013422:	682b      	ldr	r3, [r5, #0]
 8013424:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
 8013428:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 801342c:	b370      	cbz	r0, 801348c <rcl_publisher_init+0x10c>
 801342e:	f103 0170 	add.w	r1, r3, #112	; 0x70
 8013432:	f002 fb01 	bl	8015a38 <rmw_publisher_get_actual_qos>
 8013436:	682b      	ldr	r3, [r5, #0]
 8013438:	4604      	mov	r4, r0
 801343a:	b9d0      	cbnz	r0, 8013472 <rcl_publisher_init+0xf2>
 801343c:	f896 2048 	ldrb.w	r2, [r6, #72]	; 0x48
 8013440:	4631      	mov	r1, r6
 8013442:	4618      	mov	r0, r3
 8013444:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8013448:	2270      	movs	r2, #112	; 0x70
 801344a:	f00d fa4c 	bl	80208e6 <memcpy>
 801344e:	683a      	ldr	r2, [r7, #0]
 8013450:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
 8013454:	9807      	ldr	r0, [sp, #28]
 8013456:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8013458:	6e31      	ldr	r1, [r6, #96]	; 0x60
 801345a:	4798      	blx	r3
 801345c:	4620      	mov	r0, r4
 801345e:	b008      	add	sp, #32
 8013460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013464:	240b      	movs	r4, #11
 8013466:	4620      	mov	r0, r4
 8013468:	b008      	add	sp, #32
 801346a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801346e:	24c8      	movs	r4, #200	; 0xc8
 8013470:	e79f      	b.n	80133b2 <rcl_publisher_init+0x32>
 8013472:	b1cb      	cbz	r3, 80134a8 <rcl_publisher_init+0x128>
 8013474:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8013478:	b142      	cbz	r2, 801348c <rcl_publisher_init+0x10c>
 801347a:	4638      	mov	r0, r7
 801347c:	f7ff ff44 	bl	8013308 <rcl_node_get_rmw_handle>
 8013480:	682b      	ldr	r3, [r5, #0]
 8013482:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 8013486:	f002 faeb 	bl	8015a60 <rmw_destroy_publisher>
 801348a:	682b      	ldr	r3, [r5, #0]
 801348c:	4618      	mov	r0, r3
 801348e:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8013490:	6e31      	ldr	r1, [r6, #96]	; 0x60
 8013492:	2401      	movs	r4, #1
 8013494:	4790      	blx	r2
 8013496:	2300      	movs	r3, #0
 8013498:	602b      	str	r3, [r5, #0]
 801349a:	e7db      	b.n	8013454 <rcl_publisher_init+0xd4>
 801349c:	2867      	cmp	r0, #103	; 0x67
 801349e:	d007      	beq.n	80134b0 <rcl_publisher_init+0x130>
 80134a0:	2869      	cmp	r0, #105	; 0x69
 80134a2:	d005      	beq.n	80134b0 <rcl_publisher_init+0x130>
 80134a4:	280a      	cmp	r0, #10
 80134a6:	d001      	beq.n	80134ac <rcl_publisher_init+0x12c>
 80134a8:	2401      	movs	r4, #1
 80134aa:	e7d3      	b.n	8013454 <rcl_publisher_init+0xd4>
 80134ac:	240a      	movs	r4, #10
 80134ae:	e7d1      	b.n	8013454 <rcl_publisher_init+0xd4>
 80134b0:	2467      	movs	r4, #103	; 0x67
 80134b2:	e7cf      	b.n	8013454 <rcl_publisher_init+0xd4>

080134b4 <rcl_publisher_get_default_options>:
 80134b4:	b570      	push	{r4, r5, r6, lr}
 80134b6:	4d14      	ldr	r5, [pc, #80]	; (8013508 <rcl_publisher_get_default_options+0x54>)
 80134b8:	b088      	sub	sp, #32
 80134ba:	4604      	mov	r4, r0
 80134bc:	2250      	movs	r2, #80	; 0x50
 80134be:	4913      	ldr	r1, [pc, #76]	; (801350c <rcl_publisher_get_default_options+0x58>)
 80134c0:	4628      	mov	r0, r5
 80134c2:	f00d fa10 	bl	80208e6 <memcpy>
 80134c6:	a802      	add	r0, sp, #8
 80134c8:	f001 fa9e 	bl	8014a08 <rcutils_get_default_allocator>
 80134cc:	f10d 0c08 	add.w	ip, sp, #8
 80134d0:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 80134d4:	466e      	mov	r6, sp
 80134d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80134da:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80134de:	f8dc 3000 	ldr.w	r3, [ip]
 80134e2:	4630      	mov	r0, r6
 80134e4:	f8ce 3000 	str.w	r3, [lr]
 80134e8:	f001 fcca 	bl	8014e80 <rmw_get_default_publisher_options>
 80134ec:	f105 0364 	add.w	r3, r5, #100	; 0x64
 80134f0:	2270      	movs	r2, #112	; 0x70
 80134f2:	e896 0003 	ldmia.w	r6, {r0, r1}
 80134f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80134fa:	4629      	mov	r1, r5
 80134fc:	4620      	mov	r0, r4
 80134fe:	f00d f9f2 	bl	80208e6 <memcpy>
 8013502:	4620      	mov	r0, r4
 8013504:	b008      	add	sp, #32
 8013506:	bd70      	pop	{r4, r5, r6, pc}
 8013508:	20012220 	.word	0x20012220
 801350c:	080247e0 	.word	0x080247e0

08013510 <rcl_publish>:
 8013510:	b1f8      	cbz	r0, 8013552 <rcl_publish+0x42>
 8013512:	6803      	ldr	r3, [r0, #0]
 8013514:	b570      	push	{r4, r5, r6, lr}
 8013516:	4604      	mov	r4, r0
 8013518:	b1b3      	cbz	r3, 8013548 <rcl_publish+0x38>
 801351a:	4616      	mov	r6, r2
 801351c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8013520:	b192      	cbz	r2, 8013548 <rcl_publish+0x38>
 8013522:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8013526:	460d      	mov	r5, r1
 8013528:	f007 fc7e 	bl	801ae28 <rcl_context_is_valid>
 801352c:	b160      	cbz	r0, 8013548 <rcl_publish+0x38>
 801352e:	6823      	ldr	r3, [r4, #0]
 8013530:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8013534:	b140      	cbz	r0, 8013548 <rcl_publish+0x38>
 8013536:	b155      	cbz	r5, 801354e <rcl_publish+0x3e>
 8013538:	4632      	mov	r2, r6
 801353a:	4629      	mov	r1, r5
 801353c:	f002 f938 	bl	80157b0 <rmw_publish>
 8013540:	3800      	subs	r0, #0
 8013542:	bf18      	it	ne
 8013544:	2001      	movne	r0, #1
 8013546:	bd70      	pop	{r4, r5, r6, pc}
 8013548:	f44f 7096 	mov.w	r0, #300	; 0x12c
 801354c:	bd70      	pop	{r4, r5, r6, pc}
 801354e:	200b      	movs	r0, #11
 8013550:	bd70      	pop	{r4, r5, r6, pc}
 8013552:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8013556:	4770      	bx	lr

08013558 <rcl_publisher_is_valid>:
 8013558:	b1a0      	cbz	r0, 8013584 <rcl_publisher_is_valid+0x2c>
 801355a:	6803      	ldr	r3, [r0, #0]
 801355c:	b510      	push	{r4, lr}
 801355e:	4604      	mov	r4, r0
 8013560:	b173      	cbz	r3, 8013580 <rcl_publisher_is_valid+0x28>
 8013562:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8013566:	b15a      	cbz	r2, 8013580 <rcl_publisher_is_valid+0x28>
 8013568:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 801356c:	f007 fc5c 	bl	801ae28 <rcl_context_is_valid>
 8013570:	b130      	cbz	r0, 8013580 <rcl_publisher_is_valid+0x28>
 8013572:	6823      	ldr	r3, [r4, #0]
 8013574:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8013578:	3800      	subs	r0, #0
 801357a:	bf18      	it	ne
 801357c:	2001      	movne	r0, #1
 801357e:	bd10      	pop	{r4, pc}
 8013580:	2000      	movs	r0, #0
 8013582:	bd10      	pop	{r4, pc}
 8013584:	2000      	movs	r0, #0
 8013586:	4770      	bx	lr

08013588 <rcl_publisher_is_valid_except_context>:
 8013588:	b130      	cbz	r0, 8013598 <rcl_publisher_is_valid_except_context+0x10>
 801358a:	6800      	ldr	r0, [r0, #0]
 801358c:	b120      	cbz	r0, 8013598 <rcl_publisher_is_valid_except_context+0x10>
 801358e:	f8d0 00c4 	ldr.w	r0, [r0, #196]	; 0xc4
 8013592:	3800      	subs	r0, #0
 8013594:	bf18      	it	ne
 8013596:	2001      	movne	r0, #1
 8013598:	4770      	bx	lr
 801359a:	bf00      	nop

0801359c <rcl_get_zero_initialized_service>:
 801359c:	4b01      	ldr	r3, [pc, #4]	; (80135a4 <rcl_get_zero_initialized_service+0x8>)
 801359e:	6818      	ldr	r0, [r3, #0]
 80135a0:	4770      	bx	lr
 80135a2:	bf00      	nop
 80135a4:	08024830 	.word	0x08024830

080135a8 <rcl_service_init>:
 80135a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80135ac:	b088      	sub	sp, #32
 80135ae:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80135b0:	b1ff      	cbz	r7, 80135f2 <rcl_service_init+0x4a>
 80135b2:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 80135b6:	4605      	mov	r5, r0
 80135b8:	460e      	mov	r6, r1
 80135ba:	4691      	mov	r9, r2
 80135bc:	4650      	mov	r0, sl
 80135be:	4698      	mov	r8, r3
 80135c0:	f001 fa30 	bl	8014a24 <rcutils_allocator_is_valid>
 80135c4:	f080 0401 	eor.w	r4, r0, #1
 80135c8:	b2e4      	uxtb	r4, r4
 80135ca:	b994      	cbnz	r4, 80135f2 <rcl_service_init+0x4a>
 80135cc:	b18d      	cbz	r5, 80135f2 <rcl_service_init+0x4a>
 80135ce:	4630      	mov	r0, r6
 80135d0:	f7ff fe78 	bl	80132c4 <rcl_node_is_valid>
 80135d4:	2800      	cmp	r0, #0
 80135d6:	d05d      	beq.n	8013694 <rcl_service_init+0xec>
 80135d8:	f1b8 0f00 	cmp.w	r8, #0
 80135dc:	d009      	beq.n	80135f2 <rcl_service_init+0x4a>
 80135de:	f1b9 0f00 	cmp.w	r9, #0
 80135e2:	d006      	beq.n	80135f2 <rcl_service_init+0x4a>
 80135e4:	682b      	ldr	r3, [r5, #0]
 80135e6:	b14b      	cbz	r3, 80135fc <rcl_service_init+0x54>
 80135e8:	2464      	movs	r4, #100	; 0x64
 80135ea:	4620      	mov	r0, r4
 80135ec:	b008      	add	sp, #32
 80135ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80135f2:	240b      	movs	r4, #11
 80135f4:	4620      	mov	r0, r4
 80135f6:	b008      	add	sp, #32
 80135f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80135fc:	aa07      	add	r2, sp, #28
 80135fe:	9304      	str	r3, [sp, #16]
 8013600:	9307      	str	r3, [sp, #28]
 8013602:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8013606:	9205      	str	r2, [sp, #20]
 8013608:	2201      	movs	r2, #1
 801360a:	9203      	str	r2, [sp, #12]
 801360c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013610:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8013614:	4641      	mov	r1, r8
 8013616:	4630      	mov	r0, r6
 8013618:	e89a 000c 	ldmia.w	sl, {r2, r3}
 801361c:	f007 fe40 	bl	801b2a0 <rcl_node_resolve_name>
 8013620:	2800      	cmp	r0, #0
 8013622:	d146      	bne.n	80136b2 <rcl_service_init+0x10a>
 8013624:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013626:	f44f 7088 	mov.w	r0, #272	; 0x110
 801362a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801362c:	4798      	blx	r3
 801362e:	6028      	str	r0, [r5, #0]
 8013630:	2800      	cmp	r0, #0
 8013632:	d046      	beq.n	80136c2 <rcl_service_init+0x11a>
 8013634:	4630      	mov	r0, r6
 8013636:	f7ff fe67 	bl	8013308 <rcl_node_get_rmw_handle>
 801363a:	463b      	mov	r3, r7
 801363c:	4649      	mov	r1, r9
 801363e:	9a07      	ldr	r2, [sp, #28]
 8013640:	682c      	ldr	r4, [r5, #0]
 8013642:	f002 fbb1 	bl	8015da8 <rmw_create_service>
 8013646:	682b      	ldr	r3, [r5, #0]
 8013648:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 801364c:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8013650:	b338      	cbz	r0, 80136a2 <rcl_service_init+0xfa>
 8013652:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8013656:	f002 fcd9 	bl	801600c <rmw_service_request_subscription_get_actual_qos>
 801365a:	bb00      	cbnz	r0, 801369e <rcl_service_init+0xf6>
 801365c:	682b      	ldr	r3, [r5, #0]
 801365e:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 8013662:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8013666:	f002 fcbd 	bl	8015fe4 <rmw_service_response_publisher_get_actual_qos>
 801366a:	4604      	mov	r4, r0
 801366c:	b9b8      	cbnz	r0, 801369e <rcl_service_init+0xf6>
 801366e:	6828      	ldr	r0, [r5, #0]
 8013670:	2268      	movs	r2, #104	; 0x68
 8013672:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8013676:	4639      	mov	r1, r7
 8013678:	f880 30b0 	strb.w	r3, [r0, #176]	; 0xb0
 801367c:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
 8013680:	f00d f931 	bl	80208e6 <memcpy>
 8013684:	9807      	ldr	r0, [sp, #28]
 8013686:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013688:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801368a:	4798      	blx	r3
 801368c:	4620      	mov	r0, r4
 801368e:	b008      	add	sp, #32
 8013690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013694:	24c8      	movs	r4, #200	; 0xc8
 8013696:	4620      	mov	r0, r4
 8013698:	b008      	add	sp, #32
 801369a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801369e:	682b      	ldr	r3, [r5, #0]
 80136a0:	b16b      	cbz	r3, 80136be <rcl_service_init+0x116>
 80136a2:	4618      	mov	r0, r3
 80136a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80136a6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80136a8:	2401      	movs	r4, #1
 80136aa:	4790      	blx	r2
 80136ac:	2300      	movs	r3, #0
 80136ae:	602b      	str	r3, [r5, #0]
 80136b0:	e7e8      	b.n	8013684 <rcl_service_init+0xdc>
 80136b2:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 80136b6:	2b01      	cmp	r3, #1
 80136b8:	d905      	bls.n	80136c6 <rcl_service_init+0x11e>
 80136ba:	280a      	cmp	r0, #10
 80136bc:	d001      	beq.n	80136c2 <rcl_service_init+0x11a>
 80136be:	2401      	movs	r4, #1
 80136c0:	e7e0      	b.n	8013684 <rcl_service_init+0xdc>
 80136c2:	240a      	movs	r4, #10
 80136c4:	e7de      	b.n	8013684 <rcl_service_init+0xdc>
 80136c6:	2468      	movs	r4, #104	; 0x68
 80136c8:	e7dc      	b.n	8013684 <rcl_service_init+0xdc>
 80136ca:	bf00      	nop

080136cc <rcl_service_get_default_options>:
 80136cc:	b530      	push	{r4, r5, lr}
 80136ce:	4d0f      	ldr	r5, [pc, #60]	; (801370c <rcl_service_get_default_options+0x40>)
 80136d0:	b087      	sub	sp, #28
 80136d2:	4604      	mov	r4, r0
 80136d4:	2250      	movs	r2, #80	; 0x50
 80136d6:	490e      	ldr	r1, [pc, #56]	; (8013710 <rcl_service_get_default_options+0x44>)
 80136d8:	4628      	mov	r0, r5
 80136da:	f00d f904 	bl	80208e6 <memcpy>
 80136de:	4668      	mov	r0, sp
 80136e0:	f001 f992 	bl	8014a08 <rcutils_get_default_allocator>
 80136e4:	46ec      	mov	ip, sp
 80136e6:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 80136ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80136ee:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80136f2:	f8dc 3000 	ldr.w	r3, [ip]
 80136f6:	2268      	movs	r2, #104	; 0x68
 80136f8:	4629      	mov	r1, r5
 80136fa:	4620      	mov	r0, r4
 80136fc:	f8ce 3000 	str.w	r3, [lr]
 8013700:	f00d f8f1 	bl	80208e6 <memcpy>
 8013704:	4620      	mov	r0, r4
 8013706:	b007      	add	sp, #28
 8013708:	bd30      	pop	{r4, r5, pc}
 801370a:	bf00      	nop
 801370c:	20012290 	.word	0x20012290
 8013710:	08024838 	.word	0x08024838

08013714 <rcl_service_get_rmw_handle>:
 8013714:	b118      	cbz	r0, 801371e <rcl_service_get_rmw_handle+0xa>
 8013716:	6800      	ldr	r0, [r0, #0]
 8013718:	b108      	cbz	r0, 801371e <rcl_service_get_rmw_handle+0xa>
 801371a:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 801371e:	4770      	bx	lr

08013720 <rcl_take_request>:
 8013720:	b570      	push	{r4, r5, r6, lr}
 8013722:	468e      	mov	lr, r1
 8013724:	b08c      	sub	sp, #48	; 0x30
 8013726:	460c      	mov	r4, r1
 8013728:	4616      	mov	r6, r2
 801372a:	f10d 0c18 	add.w	ip, sp, #24
 801372e:	4605      	mov	r5, r0
 8013730:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013734:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013738:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801373c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013740:	b30d      	cbz	r5, 8013786 <rcl_take_request+0x66>
 8013742:	682b      	ldr	r3, [r5, #0]
 8013744:	b1fb      	cbz	r3, 8013786 <rcl_take_request+0x66>
 8013746:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 801374a:	b1e0      	cbz	r0, 8013786 <rcl_take_request+0x66>
 801374c:	b336      	cbz	r6, 801379c <rcl_take_request+0x7c>
 801374e:	2300      	movs	r3, #0
 8013750:	4632      	mov	r2, r6
 8013752:	a902      	add	r1, sp, #8
 8013754:	f88d 3007 	strb.w	r3, [sp, #7]
 8013758:	f10d 0307 	add.w	r3, sp, #7
 801375c:	f002 fa22 	bl	8015ba4 <rmw_take_request>
 8013760:	4605      	mov	r5, r0
 8013762:	b198      	cbz	r0, 801378c <rcl_take_request+0x6c>
 8013764:	280a      	cmp	r0, #10
 8013766:	bf18      	it	ne
 8013768:	2501      	movne	r5, #1
 801376a:	f10d 0e18 	add.w	lr, sp, #24
 801376e:	46a4      	mov	ip, r4
 8013770:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013774:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013778:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801377c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013780:	4628      	mov	r0, r5
 8013782:	b00c      	add	sp, #48	; 0x30
 8013784:	bd70      	pop	{r4, r5, r6, pc}
 8013786:	f44f 7516 	mov.w	r5, #600	; 0x258
 801378a:	e7ee      	b.n	801376a <rcl_take_request+0x4a>
 801378c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013790:	f240 2359 	movw	r3, #601	; 0x259
 8013794:	2a00      	cmp	r2, #0
 8013796:	bf08      	it	eq
 8013798:	461d      	moveq	r5, r3
 801379a:	e7e6      	b.n	801376a <rcl_take_request+0x4a>
 801379c:	250b      	movs	r5, #11
 801379e:	e7e4      	b.n	801376a <rcl_take_request+0x4a>

080137a0 <rcl_send_response>:
 80137a0:	b170      	cbz	r0, 80137c0 <rcl_send_response+0x20>
 80137a2:	6800      	ldr	r0, [r0, #0]
 80137a4:	b160      	cbz	r0, 80137c0 <rcl_send_response+0x20>
 80137a6:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 80137aa:	b148      	cbz	r0, 80137c0 <rcl_send_response+0x20>
 80137ac:	b169      	cbz	r1, 80137ca <rcl_send_response+0x2a>
 80137ae:	b510      	push	{r4, lr}
 80137b0:	b14a      	cbz	r2, 80137c6 <rcl_send_response+0x26>
 80137b2:	f002 fa55 	bl	8015c60 <rmw_send_response>
 80137b6:	b110      	cbz	r0, 80137be <rcl_send_response+0x1e>
 80137b8:	2802      	cmp	r0, #2
 80137ba:	bf18      	it	ne
 80137bc:	2001      	movne	r0, #1
 80137be:	bd10      	pop	{r4, pc}
 80137c0:	f44f 7016 	mov.w	r0, #600	; 0x258
 80137c4:	4770      	bx	lr
 80137c6:	200b      	movs	r0, #11
 80137c8:	bd10      	pop	{r4, pc}
 80137ca:	200b      	movs	r0, #11
 80137cc:	4770      	bx	lr
 80137ce:	bf00      	nop

080137d0 <rcl_service_is_valid>:
 80137d0:	b130      	cbz	r0, 80137e0 <rcl_service_is_valid+0x10>
 80137d2:	6800      	ldr	r0, [r0, #0]
 80137d4:	b120      	cbz	r0, 80137e0 <rcl_service_is_valid+0x10>
 80137d6:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 80137da:	3800      	subs	r0, #0
 80137dc:	bf18      	it	ne
 80137de:	2001      	movne	r0, #1
 80137e0:	4770      	bx	lr
 80137e2:	bf00      	nop

080137e4 <rcl_get_zero_initialized_subscription>:
 80137e4:	4b01      	ldr	r3, [pc, #4]	; (80137ec <rcl_get_zero_initialized_subscription+0x8>)
 80137e6:	6818      	ldr	r0, [r3, #0]
 80137e8:	4770      	bx	lr
 80137ea:	bf00      	nop
 80137ec:	08024888 	.word	0x08024888

080137f0 <rcl_subscription_init>:
 80137f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80137f4:	b088      	sub	sp, #32
 80137f6:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80137f8:	b1ff      	cbz	r7, 801383a <rcl_subscription_init+0x4a>
 80137fa:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 80137fe:	4605      	mov	r5, r0
 8013800:	460e      	mov	r6, r1
 8013802:	4691      	mov	r9, r2
 8013804:	4650      	mov	r0, sl
 8013806:	4698      	mov	r8, r3
 8013808:	f001 f90c 	bl	8014a24 <rcutils_allocator_is_valid>
 801380c:	f080 0401 	eor.w	r4, r0, #1
 8013810:	b2e4      	uxtb	r4, r4
 8013812:	b994      	cbnz	r4, 801383a <rcl_subscription_init+0x4a>
 8013814:	b18d      	cbz	r5, 801383a <rcl_subscription_init+0x4a>
 8013816:	4630      	mov	r0, r6
 8013818:	f7ff fd54 	bl	80132c4 <rcl_node_is_valid>
 801381c:	2800      	cmp	r0, #0
 801381e:	d055      	beq.n	80138cc <rcl_subscription_init+0xdc>
 8013820:	f1b9 0f00 	cmp.w	r9, #0
 8013824:	d009      	beq.n	801383a <rcl_subscription_init+0x4a>
 8013826:	f1b8 0f00 	cmp.w	r8, #0
 801382a:	d006      	beq.n	801383a <rcl_subscription_init+0x4a>
 801382c:	682b      	ldr	r3, [r5, #0]
 801382e:	b14b      	cbz	r3, 8013844 <rcl_subscription_init+0x54>
 8013830:	2464      	movs	r4, #100	; 0x64
 8013832:	4620      	mov	r0, r4
 8013834:	b008      	add	sp, #32
 8013836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801383a:	240b      	movs	r4, #11
 801383c:	4620      	mov	r0, r4
 801383e:	b008      	add	sp, #32
 8013840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013844:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8013848:	aa07      	add	r2, sp, #28
 801384a:	9307      	str	r3, [sp, #28]
 801384c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8013850:	9205      	str	r2, [sp, #20]
 8013852:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013856:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801385a:	4641      	mov	r1, r8
 801385c:	4630      	mov	r0, r6
 801385e:	e89a 000c 	ldmia.w	sl, {r2, r3}
 8013862:	f007 fd1d 	bl	801b2a0 <rcl_node_resolve_name>
 8013866:	2800      	cmp	r0, #0
 8013868:	d15f      	bne.n	801392a <rcl_subscription_init+0x13a>
 801386a:	21c8      	movs	r1, #200	; 0xc8
 801386c:	2001      	movs	r0, #1
 801386e:	e9d7 3217 	ldrd	r3, r2, [r7, #92]	; 0x5c
 8013872:	4798      	blx	r3
 8013874:	6028      	str	r0, [r5, #0]
 8013876:	2800      	cmp	r0, #0
 8013878:	d05f      	beq.n	801393a <rcl_subscription_init+0x14a>
 801387a:	4630      	mov	r0, r6
 801387c:	f7ff fd44 	bl	8013308 <rcl_node_get_rmw_handle>
 8013880:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8013884:	4649      	mov	r1, r9
 8013886:	9a07      	ldr	r2, [sp, #28]
 8013888:	9300      	str	r3, [sp, #0]
 801388a:	463b      	mov	r3, r7
 801388c:	682c      	ldr	r4, [r5, #0]
 801388e:	f002 fbd1 	bl	8016034 <rmw_create_subscription>
 8013892:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
 8013896:	682c      	ldr	r4, [r5, #0]
 8013898:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
 801389c:	b348      	cbz	r0, 80138f2 <rcl_subscription_init+0x102>
 801389e:	f104 0170 	add.w	r1, r4, #112	; 0x70
 80138a2:	f002 fcbd 	bl	8016220 <rmw_subscription_get_actual_qos>
 80138a6:	4604      	mov	r4, r0
 80138a8:	b9a8      	cbnz	r0, 80138d6 <rcl_subscription_init+0xe6>
 80138aa:	6828      	ldr	r0, [r5, #0]
 80138ac:	2270      	movs	r2, #112	; 0x70
 80138ae:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80138b2:	4639      	mov	r1, r7
 80138b4:	f880 30b8 	strb.w	r3, [r0, #184]	; 0xb8
 80138b8:	f00d f815 	bl	80208e6 <memcpy>
 80138bc:	9807      	ldr	r0, [sp, #28]
 80138be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80138c0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80138c2:	4798      	blx	r3
 80138c4:	4620      	mov	r0, r4
 80138c6:	b008      	add	sp, #32
 80138c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138cc:	24c8      	movs	r4, #200	; 0xc8
 80138ce:	4620      	mov	r0, r4
 80138d0:	b008      	add	sp, #32
 80138d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138d6:	682c      	ldr	r4, [r5, #0]
 80138d8:	b36c      	cbz	r4, 8013936 <rcl_subscription_init+0x146>
 80138da:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 80138de:	b14b      	cbz	r3, 80138f4 <rcl_subscription_init+0x104>
 80138e0:	4630      	mov	r0, r6
 80138e2:	f7ff fd11 	bl	8013308 <rcl_node_get_rmw_handle>
 80138e6:	682b      	ldr	r3, [r5, #0]
 80138e8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80138ec:	f002 fcac 	bl	8016248 <rmw_destroy_subscription>
 80138f0:	682c      	ldr	r4, [r5, #0]
 80138f2:	b194      	cbz	r4, 801391a <rcl_subscription_init+0x12a>
 80138f4:	f104 0650 	add.w	r6, r4, #80	; 0x50
 80138f8:	4630      	mov	r0, r6
 80138fa:	f001 f893 	bl	8014a24 <rcutils_allocator_is_valid>
 80138fe:	b158      	cbz	r0, 8013918 <rcl_subscription_init+0x128>
 8013900:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8013902:	b148      	cbz	r0, 8013918 <rcl_subscription_init+0x128>
 8013904:	4631      	mov	r1, r6
 8013906:	f001 fac3 	bl	8014e90 <rmw_subscription_content_filter_options_fini>
 801390a:	4606      	mov	r6, r0
 801390c:	b9c8      	cbnz	r0, 8013942 <rcl_subscription_init+0x152>
 801390e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8013910:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8013912:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8013914:	4798      	blx	r3
 8013916:	66e6      	str	r6, [r4, #108]	; 0x6c
 8013918:	682c      	ldr	r4, [r5, #0]
 801391a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801391c:	4620      	mov	r0, r4
 801391e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013920:	2401      	movs	r4, #1
 8013922:	4798      	blx	r3
 8013924:	2300      	movs	r3, #0
 8013926:	602b      	str	r3, [r5, #0]
 8013928:	e7c8      	b.n	80138bc <rcl_subscription_init+0xcc>
 801392a:	2867      	cmp	r0, #103	; 0x67
 801392c:	d007      	beq.n	801393e <rcl_subscription_init+0x14e>
 801392e:	2869      	cmp	r0, #105	; 0x69
 8013930:	d005      	beq.n	801393e <rcl_subscription_init+0x14e>
 8013932:	280a      	cmp	r0, #10
 8013934:	d001      	beq.n	801393a <rcl_subscription_init+0x14a>
 8013936:	2401      	movs	r4, #1
 8013938:	e7c0      	b.n	80138bc <rcl_subscription_init+0xcc>
 801393a:	240a      	movs	r4, #10
 801393c:	e7be      	b.n	80138bc <rcl_subscription_init+0xcc>
 801393e:	2467      	movs	r4, #103	; 0x67
 8013940:	e7bc      	b.n	80138bc <rcl_subscription_init+0xcc>
 8013942:	f007 fa53 	bl	801adec <rcl_convert_rmw_ret_to_rcl_ret>
 8013946:	682c      	ldr	r4, [r5, #0]
 8013948:	e7e7      	b.n	801391a <rcl_subscription_init+0x12a>
 801394a:	bf00      	nop

0801394c <rcl_subscription_get_default_options>:
 801394c:	b570      	push	{r4, r5, r6, lr}
 801394e:	4d14      	ldr	r5, [pc, #80]	; (80139a0 <rcl_subscription_get_default_options+0x54>)
 8013950:	b08a      	sub	sp, #40	; 0x28
 8013952:	4604      	mov	r4, r0
 8013954:	2250      	movs	r2, #80	; 0x50
 8013956:	4913      	ldr	r1, [pc, #76]	; (80139a4 <rcl_subscription_get_default_options+0x58>)
 8013958:	4628      	mov	r0, r5
 801395a:	f00c ffc4 	bl	80208e6 <memcpy>
 801395e:	a804      	add	r0, sp, #16
 8013960:	f001 f852 	bl	8014a08 <rcutils_get_default_allocator>
 8013964:	f10d 0c10 	add.w	ip, sp, #16
 8013968:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 801396c:	466e      	mov	r6, sp
 801396e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013972:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013976:	f8dc 3000 	ldr.w	r3, [ip]
 801397a:	4630      	mov	r0, r6
 801397c:	f8ce 3000 	str.w	r3, [lr]
 8013980:	f001 faa0 	bl	8014ec4 <rmw_get_default_subscription_options>
 8013984:	f105 0364 	add.w	r3, r5, #100	; 0x64
 8013988:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 801398c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013990:	2270      	movs	r2, #112	; 0x70
 8013992:	4629      	mov	r1, r5
 8013994:	4620      	mov	r0, r4
 8013996:	f00c ffa6 	bl	80208e6 <memcpy>
 801399a:	4620      	mov	r0, r4
 801399c:	b00a      	add	sp, #40	; 0x28
 801399e:	bd70      	pop	{r4, r5, r6, pc}
 80139a0:	200122f8 	.word	0x200122f8
 80139a4:	08024890 	.word	0x08024890

080139a8 <rcl_take>:
 80139a8:	2800      	cmp	r0, #0
 80139aa:	d049      	beq.n	8013a40 <rcl_take+0x98>
 80139ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139b0:	4615      	mov	r5, r2
 80139b2:	6802      	ldr	r2, [r0, #0]
 80139b4:	b0a4      	sub	sp, #144	; 0x90
 80139b6:	4604      	mov	r4, r0
 80139b8:	2a00      	cmp	r2, #0
 80139ba:	d039      	beq.n	8013a30 <rcl_take+0x88>
 80139bc:	461f      	mov	r7, r3
 80139be:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80139c2:	b3ab      	cbz	r3, 8013a30 <rcl_take+0x88>
 80139c4:	460e      	mov	r6, r1
 80139c6:	2900      	cmp	r1, #0
 80139c8:	d038      	beq.n	8013a3c <rcl_take+0x94>
 80139ca:	2d00      	cmp	r5, #0
 80139cc:	d03c      	beq.n	8013a48 <rcl_take+0xa0>
 80139ce:	a802      	add	r0, sp, #8
 80139d0:	f04f 0800 	mov.w	r8, #0
 80139d4:	f001 fa7c 	bl	8014ed0 <rmw_get_zero_initialized_message_info>
 80139d8:	f10d 0c08 	add.w	ip, sp, #8
 80139dc:	46ae      	mov	lr, r5
 80139de:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80139e2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80139e6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80139ea:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80139ee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80139f2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80139f6:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80139fa:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 80139fe:	f88d 804f 	strb.w	r8, [sp, #79]	; 0x4f
 8013a02:	462b      	mov	r3, r5
 8013a04:	6820      	ldr	r0, [r4, #0]
 8013a06:	f10d 024f 	add.w	r2, sp, #79	; 0x4f
 8013a0a:	4631      	mov	r1, r6
 8013a0c:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 8013a10:	9700      	str	r7, [sp, #0]
 8013a12:	f002 fc7b 	bl	801630c <rmw_take_with_info>
 8013a16:	4603      	mov	r3, r0
 8013a18:	b9c0      	cbnz	r0, 8013a4c <rcl_take+0xa4>
 8013a1a:	f89d 104f 	ldrb.w	r1, [sp, #79]	; 0x4f
 8013a1e:	f240 1291 	movw	r2, #401	; 0x191
 8013a22:	2900      	cmp	r1, #0
 8013a24:	bf08      	it	eq
 8013a26:	4613      	moveq	r3, r2
 8013a28:	4618      	mov	r0, r3
 8013a2a:	b024      	add	sp, #144	; 0x90
 8013a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a30:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8013a34:	4618      	mov	r0, r3
 8013a36:	b024      	add	sp, #144	; 0x90
 8013a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a3c:	230b      	movs	r3, #11
 8013a3e:	e7f3      	b.n	8013a28 <rcl_take+0x80>
 8013a40:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8013a44:	4618      	mov	r0, r3
 8013a46:	4770      	bx	lr
 8013a48:	ad14      	add	r5, sp, #80	; 0x50
 8013a4a:	e7c0      	b.n	80139ce <rcl_take+0x26>
 8013a4c:	f007 f9ce 	bl	801adec <rcl_convert_rmw_ret_to_rcl_ret>
 8013a50:	4603      	mov	r3, r0
 8013a52:	e7e9      	b.n	8013a28 <rcl_take+0x80>

08013a54 <rcl_subscription_get_rmw_handle>:
 8013a54:	b118      	cbz	r0, 8013a5e <rcl_subscription_get_rmw_handle+0xa>
 8013a56:	6800      	ldr	r0, [r0, #0]
 8013a58:	b108      	cbz	r0, 8013a5e <rcl_subscription_get_rmw_handle+0xa>
 8013a5a:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 8013a5e:	4770      	bx	lr

08013a60 <rcl_subscription_is_valid>:
 8013a60:	b130      	cbz	r0, 8013a70 <rcl_subscription_is_valid+0x10>
 8013a62:	6800      	ldr	r0, [r0, #0]
 8013a64:	b120      	cbz	r0, 8013a70 <rcl_subscription_is_valid+0x10>
 8013a66:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 8013a6a:	3800      	subs	r0, #0
 8013a6c:	bf18      	it	ne
 8013a6e:	2001      	movne	r0, #1
 8013a70:	4770      	bx	lr
 8013a72:	bf00      	nop

08013a74 <_rclc_check_for_new_data>:
 8013a74:	2800      	cmp	r0, #0
 8013a76:	d046      	beq.n	8013b06 <_rclc_check_for_new_data+0x92>
 8013a78:	4603      	mov	r3, r0
 8013a7a:	b530      	push	{r4, r5, lr}
 8013a7c:	7802      	ldrb	r2, [r0, #0]
 8013a7e:	b085      	sub	sp, #20
 8013a80:	2a0a      	cmp	r2, #10
 8013a82:	d842      	bhi.n	8013b0a <_rclc_check_for_new_data+0x96>
 8013a84:	e8df f002 	tbb	[pc, r2]
 8013a88:	14181212 	.word	0x14181212
 8013a8c:	06060614 	.word	0x06060614
 8013a90:	2e1a      	.short	0x2e1a
 8013a92:	16          	.byte	0x16
 8013a93:	00          	.byte	0x00
 8013a94:	6a0a      	ldr	r2, [r1, #32]
 8013a96:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8013a98:	2000      	movs	r0, #0
 8013a9a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8013a9e:	1a12      	subs	r2, r2, r0
 8013aa0:	bf18      	it	ne
 8013aa2:	2201      	movne	r2, #1
 8013aa4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8013aa8:	b005      	add	sp, #20
 8013aaa:	bd30      	pop	{r4, r5, pc}
 8013aac:	680a      	ldr	r2, [r1, #0]
 8013aae:	e7f2      	b.n	8013a96 <_rclc_check_for_new_data+0x22>
 8013ab0:	698a      	ldr	r2, [r1, #24]
 8013ab2:	e7f0      	b.n	8013a96 <_rclc_check_for_new_data+0x22>
 8013ab4:	688a      	ldr	r2, [r1, #8]
 8013ab6:	e7ee      	b.n	8013a96 <_rclc_check_for_new_data+0x22>
 8013ab8:	690a      	ldr	r2, [r1, #16]
 8013aba:	e7ec      	b.n	8013a96 <_rclc_check_for_new_data+0x22>
 8013abc:	685c      	ldr	r4, [r3, #4]
 8013abe:	4608      	mov	r0, r1
 8013ac0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013ac4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013ac8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013acc:	f104 0110 	add.w	r1, r4, #16
 8013ad0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8013ad4:	9500      	str	r5, [sp, #0]
 8013ad6:	f104 0341 	add.w	r3, r4, #65	; 0x41
 8013ada:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8013ade:	f008 ff4b 	bl	801c978 <rcl_action_client_wait_set_get_entities_ready>
 8013ae2:	e7e1      	b.n	8013aa8 <_rclc_check_for_new_data+0x34>
 8013ae4:	685c      	ldr	r4, [r3, #4]
 8013ae6:	4608      	mov	r0, r1
 8013ae8:	f104 0222 	add.w	r2, r4, #34	; 0x22
 8013aec:	f104 0123 	add.w	r1, r4, #35	; 0x23
 8013af0:	f104 0321 	add.w	r3, r4, #33	; 0x21
 8013af4:	e9cd 2100 	strd	r2, r1, [sp]
 8013af8:	f104 0220 	add.w	r2, r4, #32
 8013afc:	f104 0110 	add.w	r1, r4, #16
 8013b00:	f009 f952 	bl	801cda8 <rcl_action_server_wait_set_get_entities_ready>
 8013b04:	e7d0      	b.n	8013aa8 <_rclc_check_for_new_data+0x34>
 8013b06:	200b      	movs	r0, #11
 8013b08:	4770      	bx	lr
 8013b0a:	2001      	movs	r0, #1
 8013b0c:	e7cc      	b.n	8013aa8 <_rclc_check_for_new_data+0x34>
 8013b0e:	bf00      	nop

08013b10 <_rclc_take_new_data>:
 8013b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013b12:	b09b      	sub	sp, #108	; 0x6c
 8013b14:	2800      	cmp	r0, #0
 8013b16:	f000 8088 	beq.w	8013c2a <_rclc_take_new_data+0x11a>
 8013b1a:	7803      	ldrb	r3, [r0, #0]
 8013b1c:	4604      	mov	r4, r0
 8013b1e:	2b0a      	cmp	r3, #10
 8013b20:	f200 8167 	bhi.w	8013df2 <_rclc_take_new_data+0x2e2>
 8013b24:	e8df f003 	tbb	[pc, r3]
 8013b28:	44152d2d 	.word	0x44152d2d
 8013b2c:	19191944 	.word	0x19191944
 8013b30:	065a      	.short	0x065a
 8013b32:	15          	.byte	0x15
 8013b33:	00          	.byte	0x00
 8013b34:	6840      	ldr	r0, [r0, #4]
 8013b36:	f890 3020 	ldrb.w	r3, [r0, #32]
 8013b3a:	2b00      	cmp	r3, #0
 8013b3c:	f040 80b2 	bne.w	8013ca4 <_rclc_take_new_data+0x194>
 8013b40:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	f040 80e4 	bne.w	8013d12 <_rclc_take_new_data+0x202>
 8013b4a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d16f      	bne.n	8013c32 <_rclc_take_new_data+0x122>
 8013b52:	2500      	movs	r5, #0
 8013b54:	4628      	mov	r0, r5
 8013b56:	b01b      	add	sp, #108	; 0x6c
 8013b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013b5a:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8013b5c:	6a0b      	ldr	r3, [r1, #32]
 8013b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d0f5      	beq.n	8013b52 <_rclc_take_new_data+0x42>
 8013b66:	6882      	ldr	r2, [r0, #8]
 8013b68:	f100 0110 	add.w	r1, r0, #16
 8013b6c:	6840      	ldr	r0, [r0, #4]
 8013b6e:	f7ff fdd7 	bl	8013720 <rcl_take_request>
 8013b72:	4605      	mov	r5, r0
 8013b74:	2800      	cmp	r0, #0
 8013b76:	d0ec      	beq.n	8013b52 <_rclc_take_new_data+0x42>
 8013b78:	f240 2359 	movw	r3, #601	; 0x259
 8013b7c:	4298      	cmp	r0, r3
 8013b7e:	d013      	beq.n	8013ba8 <_rclc_take_new_data+0x98>
 8013b80:	e029      	b.n	8013bd6 <_rclc_take_new_data+0xc6>
 8013b82:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8013b84:	680b      	ldr	r3, [r1, #0]
 8013b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d0e1      	beq.n	8013b52 <_rclc_take_new_data+0x42>
 8013b8e:	2300      	movs	r3, #0
 8013b90:	aa0a      	add	r2, sp, #40	; 0x28
 8013b92:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 8013b96:	f7ff ff07 	bl	80139a8 <rcl_take>
 8013b9a:	4605      	mov	r5, r0
 8013b9c:	2800      	cmp	r0, #0
 8013b9e:	d0d9      	beq.n	8013b54 <_rclc_take_new_data+0x44>
 8013ba0:	f240 1391 	movw	r3, #401	; 0x191
 8013ba4:	4298      	cmp	r0, r3
 8013ba6:	d116      	bne.n	8013bd6 <_rclc_take_new_data+0xc6>
 8013ba8:	2300      	movs	r3, #0
 8013baa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 8013bae:	e7d1      	b.n	8013b54 <_rclc_take_new_data+0x44>
 8013bb0:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8013bb2:	698b      	ldr	r3, [r1, #24]
 8013bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d0ca      	beq.n	8013b52 <_rclc_take_new_data+0x42>
 8013bbc:	6882      	ldr	r2, [r0, #8]
 8013bbe:	f100 0110 	add.w	r1, r0, #16
 8013bc2:	6840      	ldr	r0, [r0, #4]
 8013bc4:	f007 f8c0 	bl	801ad48 <rcl_take_response>
 8013bc8:	4605      	mov	r5, r0
 8013bca:	2800      	cmp	r0, #0
 8013bcc:	d0c1      	beq.n	8013b52 <_rclc_take_new_data+0x42>
 8013bce:	f240 13f5 	movw	r3, #501	; 0x1f5
 8013bd2:	4298      	cmp	r0, r3
 8013bd4:	d0be      	beq.n	8013b54 <_rclc_take_new_data+0x44>
 8013bd6:	f000 ff63 	bl	8014aa0 <rcutils_reset_error>
 8013bda:	e7bb      	b.n	8013b54 <_rclc_take_new_data+0x44>
 8013bdc:	6840      	ldr	r0, [r0, #4]
 8013bde:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d17d      	bne.n	8013ce2 <_rclc_take_new_data+0x1d2>
 8013be6:	69c3      	ldr	r3, [r0, #28]
 8013be8:	b11b      	cbz	r3, 8013bf2 <_rclc_take_new_data+0xe2>
 8013bea:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d144      	bne.n	8013c7c <_rclc_take_new_data+0x16c>
 8013bf2:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	f040 80ac 	bne.w	8013d54 <_rclc_take_new_data+0x244>
 8013bfc:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d0a6      	beq.n	8013b52 <_rclc_take_new_data+0x42>
 8013c04:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8013c06:	a90a      	add	r1, sp, #40	; 0x28
 8013c08:	3010      	adds	r0, #16
 8013c0a:	f008 fd8d 	bl	801c728 <rcl_action_take_result_response>
 8013c0e:	4605      	mov	r5, r0
 8013c10:	2800      	cmp	r0, #0
 8013c12:	d1e0      	bne.n	8013bd6 <_rclc_take_new_data+0xc6>
 8013c14:	6860      	ldr	r0, [r4, #4]
 8013c16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013c1a:	f009 f9f5 	bl	801d008 <rclc_action_find_handle_by_result_request_sequence_number>
 8013c1e:	2800      	cmp	r0, #0
 8013c20:	d098      	beq.n	8013b54 <_rclc_take_new_data+0x44>
 8013c22:	2301      	movs	r3, #1
 8013c24:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
 8013c28:	e794      	b.n	8013b54 <_rclc_take_new_data+0x44>
 8013c2a:	250b      	movs	r5, #11
 8013c2c:	4628      	mov	r0, r5
 8013c2e:	b01b      	add	sp, #108	; 0x6c
 8013c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013c32:	ae04      	add	r6, sp, #16
 8013c34:	3010      	adds	r0, #16
 8013c36:	aa0a      	add	r2, sp, #40	; 0x28
 8013c38:	4631      	mov	r1, r6
 8013c3a:	f008 ffe9 	bl	801cc10 <rcl_action_take_cancel_request>
 8013c3e:	4605      	mov	r5, r0
 8013c40:	2800      	cmp	r0, #0
 8013c42:	d1c8      	bne.n	8013bd6 <_rclc_take_new_data+0xc6>
 8013c44:	a90a      	add	r1, sp, #40	; 0x28
 8013c46:	6860      	ldr	r0, [r4, #4]
 8013c48:	f009 f99e 	bl	801cf88 <rclc_action_find_goal_handle_by_uuid>
 8013c4c:	4607      	mov	r7, r0
 8013c4e:	2800      	cmp	r0, #0
 8013c50:	f000 80bb 	beq.w	8013dca <_rclc_take_new_data+0x2ba>
 8013c54:	2101      	movs	r1, #1
 8013c56:	f990 0008 	ldrsb.w	r0, [r0, #8]
 8013c5a:	f009 f91f 	bl	801ce9c <rcl_action_transition_goal_state>
 8013c5e:	2803      	cmp	r0, #3
 8013c60:	4684      	mov	ip, r0
 8013c62:	f040 80a7 	bne.w	8013db4 <_rclc_take_new_data+0x2a4>
 8013c66:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8013c6a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8013c6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013c6e:	e896 0003 	ldmia.w	r6, {r0, r1}
 8013c72:	e884 0003 	stmia.w	r4, {r0, r1}
 8013c76:	f887 c008 	strb.w	ip, [r7, #8]
 8013c7a:	e76b      	b.n	8013b54 <_rclc_take_new_data+0x44>
 8013c7c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8013c7e:	3010      	adds	r0, #16
 8013c80:	f008 fdd2 	bl	801c828 <rcl_action_take_feedback>
 8013c84:	4605      	mov	r5, r0
 8013c86:	2800      	cmp	r0, #0
 8013c88:	d1a5      	bne.n	8013bd6 <_rclc_take_new_data+0xc6>
 8013c8a:	6860      	ldr	r0, [r4, #4]
 8013c8c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8013c8e:	f009 f97b 	bl	801cf88 <rclc_action_find_goal_handle_by_uuid>
 8013c92:	4603      	mov	r3, r0
 8013c94:	2800      	cmp	r0, #0
 8013c96:	f000 80a3 	beq.w	8013de0 <_rclc_take_new_data+0x2d0>
 8013c9a:	2201      	movs	r2, #1
 8013c9c:	6860      	ldr	r0, [r4, #4]
 8013c9e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8013ca2:	e7a6      	b.n	8013bf2 <_rclc_take_new_data+0xe2>
 8013ca4:	f009 f94a 	bl	801cf3c <rclc_action_take_goal_handle>
 8013ca8:	4606      	mov	r6, r0
 8013caa:	6860      	ldr	r0, [r4, #4]
 8013cac:	2e00      	cmp	r6, #0
 8013cae:	f43f af47 	beq.w	8013b40 <_rclc_take_new_data+0x30>
 8013cb2:	6070      	str	r0, [r6, #4]
 8013cb4:	f106 0128 	add.w	r1, r6, #40	; 0x28
 8013cb8:	69f2      	ldr	r2, [r6, #28]
 8013cba:	3010      	adds	r0, #16
 8013cbc:	f008 fef2 	bl	801caa4 <rcl_action_take_goal_request>
 8013cc0:	4605      	mov	r5, r0
 8013cc2:	2800      	cmp	r0, #0
 8013cc4:	f040 808e 	bne.w	8013de4 <_rclc_take_new_data+0x2d4>
 8013cc8:	69f7      	ldr	r7, [r6, #28]
 8013cca:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013ccc:	7235      	strb	r5, [r6, #8]
 8013cce:	f8c6 0009 	str.w	r0, [r6, #9]
 8013cd2:	f8c6 100d 	str.w	r1, [r6, #13]
 8013cd6:	6860      	ldr	r0, [r4, #4]
 8013cd8:	f8c6 2011 	str.w	r2, [r6, #17]
 8013cdc:	f8c6 3015 	str.w	r3, [r6, #21]
 8013ce0:	e72e      	b.n	8013b40 <_rclc_take_new_data+0x30>
 8013ce2:	aa04      	add	r2, sp, #16
 8013ce4:	a90a      	add	r1, sp, #40	; 0x28
 8013ce6:	3010      	adds	r0, #16
 8013ce8:	f008 fca6 	bl	801c638 <rcl_action_take_goal_response>
 8013cec:	4605      	mov	r5, r0
 8013cee:	2800      	cmp	r0, #0
 8013cf0:	f47f af71 	bne.w	8013bd6 <_rclc_take_new_data+0xc6>
 8013cf4:	6860      	ldr	r0, [r4, #4]
 8013cf6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013cfa:	f009 f973 	bl	801cfe4 <rclc_action_find_handle_by_goal_request_sequence_number>
 8013cfe:	b130      	cbz	r0, 8013d0e <_rclc_take_new_data+0x1fe>
 8013d00:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8013d04:	2201      	movs	r2, #1
 8013d06:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 8013d0a:	f880 2020 	strb.w	r2, [r0, #32]
 8013d0e:	6860      	ldr	r0, [r4, #4]
 8013d10:	e769      	b.n	8013be6 <_rclc_take_new_data+0xd6>
 8013d12:	3010      	adds	r0, #16
 8013d14:	aa04      	add	r2, sp, #16
 8013d16:	a90a      	add	r1, sp, #40	; 0x28
 8013d18:	f008 ff3a 	bl	801cb90 <rcl_action_take_result_request>
 8013d1c:	4605      	mov	r5, r0
 8013d1e:	2800      	cmp	r0, #0
 8013d20:	f47f af59 	bne.w	8013bd6 <_rclc_take_new_data+0xc6>
 8013d24:	a904      	add	r1, sp, #16
 8013d26:	6860      	ldr	r0, [r4, #4]
 8013d28:	f009 f92e 	bl	801cf88 <rclc_action_find_goal_handle_by_uuid>
 8013d2c:	4607      	mov	r7, r0
 8013d2e:	b160      	cbz	r0, 8013d4a <_rclc_take_new_data+0x23a>
 8013d30:	ad0a      	add	r5, sp, #40	; 0x28
 8013d32:	f100 0640 	add.w	r6, r0, #64	; 0x40
 8013d36:	f04f 0c02 	mov.w	ip, #2
 8013d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013d3c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013d3e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013d42:	e886 0003 	stmia.w	r6, {r0, r1}
 8013d46:	f887 c008 	strb.w	ip, [r7, #8]
 8013d4a:	6860      	ldr	r0, [r4, #4]
 8013d4c:	2300      	movs	r3, #0
 8013d4e:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
 8013d52:	e6fa      	b.n	8013b4a <_rclc_take_new_data+0x3a>
 8013d54:	f100 0230 	add.w	r2, r0, #48	; 0x30
 8013d58:	a90a      	add	r1, sp, #40	; 0x28
 8013d5a:	3010      	adds	r0, #16
 8013d5c:	f008 fd24 	bl	801c7a8 <rcl_action_take_cancel_response>
 8013d60:	4605      	mov	r5, r0
 8013d62:	2800      	cmp	r0, #0
 8013d64:	f47f af37 	bne.w	8013bd6 <_rclc_take_new_data+0xc6>
 8013d68:	6860      	ldr	r0, [r4, #4]
 8013d6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013d6e:	f009 f95d 	bl	801d02c <rclc_action_find_handle_by_cancel_request_sequence_number>
 8013d72:	4606      	mov	r6, r0
 8013d74:	6860      	ldr	r0, [r4, #4]
 8013d76:	2e00      	cmp	r6, #0
 8013d78:	f43f af40 	beq.w	8013bfc <_rclc_take_new_data+0xec>
 8013d7c:	2701      	movs	r7, #1
 8013d7e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8013d80:	84b7      	strh	r7, [r6, #36]	; 0x24
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	f43f af3a 	beq.w	8013bfc <_rclc_take_new_data+0xec>
 8013d88:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8013d8a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8013d8e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8013d92:	f009 f8f9 	bl	801cf88 <rclc_action_find_goal_handle_by_uuid>
 8013d96:	b138      	cbz	r0, 8013da8 <_rclc_take_new_data+0x298>
 8013d98:	6860      	ldr	r0, [r4, #4]
 8013d9a:	3501      	adds	r5, #1
 8013d9c:	f886 7025 	strb.w	r7, [r6, #37]	; 0x25
 8013da0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8013da2:	42ab      	cmp	r3, r5
 8013da4:	d8f0      	bhi.n	8013d88 <_rclc_take_new_data+0x278>
 8013da6:	e729      	b.n	8013bfc <_rclc_take_new_data+0xec>
 8013da8:	6860      	ldr	r0, [r4, #4]
 8013daa:	3501      	adds	r5, #1
 8013dac:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8013dae:	42ab      	cmp	r3, r5
 8013db0:	d8ea      	bhi.n	8013d88 <_rclc_take_new_data+0x278>
 8013db2:	e723      	b.n	8013bfc <_rclc_take_new_data+0xec>
 8013db4:	ab06      	add	r3, sp, #24
 8013db6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013db8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013dbc:	2103      	movs	r1, #3
 8013dbe:	6860      	ldr	r0, [r4, #4]
 8013dc0:	e896 000c 	ldmia.w	r6, {r2, r3}
 8013dc4:	f009 f9a8 	bl	801d118 <rclc_action_server_goal_cancel_reject>
 8013dc8:	e6c4      	b.n	8013b54 <_rclc_take_new_data+0x44>
 8013dca:	ab06      	add	r3, sp, #24
 8013dcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013dce:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013dd2:	2102      	movs	r1, #2
 8013dd4:	6860      	ldr	r0, [r4, #4]
 8013dd6:	e896 000c 	ldmia.w	r6, {r2, r3}
 8013dda:	f009 f99d 	bl	801d118 <rclc_action_server_goal_cancel_reject>
 8013dde:	e6b9      	b.n	8013b54 <_rclc_take_new_data+0x44>
 8013de0:	6860      	ldr	r0, [r4, #4]
 8013de2:	e706      	b.n	8013bf2 <_rclc_take_new_data+0xe2>
 8013de4:	4631      	mov	r1, r6
 8013de6:	6860      	ldr	r0, [r4, #4]
 8013de8:	f009 f8b8 	bl	801cf5c <rclc_action_remove_used_goal_handle>
 8013dec:	f000 fe58 	bl	8014aa0 <rcutils_reset_error>
 8013df0:	e6b0      	b.n	8013b54 <_rclc_take_new_data+0x44>
 8013df2:	2501      	movs	r5, #1
 8013df4:	e6ae      	b.n	8013b54 <_rclc_take_new_data+0x44>
 8013df6:	bf00      	nop

08013df8 <_rclc_execute.part.0>:
 8013df8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013dfa:	7803      	ldrb	r3, [r0, #0]
 8013dfc:	b085      	sub	sp, #20
 8013dfe:	4604      	mov	r4, r0
 8013e00:	2b0a      	cmp	r3, #10
 8013e02:	f200 8139 	bhi.w	8014078 <_rclc_execute.part.0+0x280>
 8013e06:	e8df f003 	tbb	[pc, r3]
 8013e0a:	4268      	.short	0x4268
 8013e0c:	06a75b4d 	.word	0x06a75b4d
 8013e10:	721d0606 	.word	0x721d0606
 8013e14:	62          	.byte	0x62
 8013e15:	00          	.byte	0x00
 8013e16:	2b06      	cmp	r3, #6
 8013e18:	f000 8126 	beq.w	8014068 <_rclc_execute.part.0+0x270>
 8013e1c:	2b07      	cmp	r3, #7
 8013e1e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8013e20:	f040 811c 	bne.w	801405c <_rclc_execute.part.0+0x264>
 8013e24:	f104 0510 	add.w	r5, r4, #16
 8013e28:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	; 0x28
 8013e2c:	6880      	ldr	r0, [r0, #8]
 8013e2e:	4798      	blx	r3
 8013e30:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8013e32:	4629      	mov	r1, r5
 8013e34:	6860      	ldr	r0, [r4, #4]
 8013e36:	f7ff fcb3 	bl	80137a0 <rcl_send_response>
 8013e3a:	4604      	mov	r4, r0
 8013e3c:	b378      	cbz	r0, 8013e9e <_rclc_execute.part.0+0xa6>
 8013e3e:	f000 fe2f 	bl	8014aa0 <rcutils_reset_error>
 8013e42:	e02c      	b.n	8013e9e <_rclc_execute.part.0+0xa6>
 8013e44:	6840      	ldr	r0, [r0, #4]
 8013e46:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	f000 808e 	beq.w	8013f6c <_rclc_execute.part.0+0x174>
 8013e50:	2600      	movs	r6, #0
 8013e52:	2701      	movs	r7, #1
 8013e54:	e004      	b.n	8013e60 <_rclc_execute.part.0+0x68>
 8013e56:	f009 f84b 	bl	801cef0 <rclc_action_send_result_request>
 8013e5a:	b998      	cbnz	r0, 8013e84 <_rclc_execute.part.0+0x8c>
 8013e5c:	722f      	strb	r7, [r5, #8]
 8013e5e:	6860      	ldr	r0, [r4, #4]
 8013e60:	f009 f8f6 	bl	801d050 <rclc_action_find_first_handle_with_goal_response>
 8013e64:	4605      	mov	r5, r0
 8013e66:	2800      	cmp	r0, #0
 8013e68:	d07f      	beq.n	8013f6a <_rclc_execute.part.0+0x172>
 8013e6a:	6863      	ldr	r3, [r4, #4]
 8013e6c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8013e6e:	699b      	ldr	r3, [r3, #24]
 8013e70:	f895 1021 	ldrb.w	r1, [r5, #33]	; 0x21
 8013e74:	f885 6020 	strb.w	r6, [r5, #32]
 8013e78:	4798      	blx	r3
 8013e7a:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 8013e7e:	4628      	mov	r0, r5
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	d1e8      	bne.n	8013e56 <_rclc_execute.part.0+0x5e>
 8013e84:	6860      	ldr	r0, [r4, #4]
 8013e86:	4629      	mov	r1, r5
 8013e88:	f009 f868 	bl	801cf5c <rclc_action_remove_used_goal_handle>
 8013e8c:	e7e7      	b.n	8013e5e <_rclc_execute.part.0+0x66>
 8013e8e:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8013e92:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 8013e96:	b100      	cbz	r0, 8013e9a <_rclc_execute.part.0+0xa2>
 8013e98:	68a0      	ldr	r0, [r4, #8]
 8013e9a:	2400      	movs	r4, #0
 8013e9c:	4798      	blx	r3
 8013e9e:	4620      	mov	r0, r4
 8013ea0:	b005      	add	sp, #20
 8013ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ea4:	6840      	ldr	r0, [r0, #4]
 8013ea6:	f007 fc7d 	bl	801b7a4 <rcl_timer_call>
 8013eaa:	f240 3321 	movw	r3, #801	; 0x321
 8013eae:	4604      	mov	r4, r0
 8013eb0:	4298      	cmp	r0, r3
 8013eb2:	d001      	beq.n	8013eb8 <_rclc_execute.part.0+0xc0>
 8013eb4:	2800      	cmp	r0, #0
 8013eb6:	d1c2      	bne.n	8013e3e <_rclc_execute.part.0+0x46>
 8013eb8:	2400      	movs	r4, #0
 8013eba:	4620      	mov	r0, r4
 8013ebc:	b005      	add	sp, #20
 8013ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ec0:	2400      	movs	r4, #0
 8013ec2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8013ec4:	6880      	ldr	r0, [r0, #8]
 8013ec6:	4798      	blx	r3
 8013ec8:	4620      	mov	r0, r4
 8013eca:	b005      	add	sp, #20
 8013ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ece:	2400      	movs	r4, #0
 8013ed0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8013ed2:	4798      	blx	r3
 8013ed4:	4620      	mov	r0, r4
 8013ed6:	b005      	add	sp, #20
 8013ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013eda:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8013ede:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8013ee0:	b100      	cbz	r0, 8013ee4 <_rclc_execute.part.0+0xec>
 8013ee2:	68a0      	ldr	r0, [r4, #8]
 8013ee4:	2400      	movs	r4, #0
 8013ee6:	4798      	blx	r3
 8013ee8:	4620      	mov	r0, r4
 8013eea:	b005      	add	sp, #20
 8013eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013eee:	6840      	ldr	r0, [r0, #4]
 8013ef0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8013ef4:	bb3b      	cbnz	r3, 8013f46 <_rclc_execute.part.0+0x14e>
 8013ef6:	f890 3020 	ldrb.w	r3, [r0, #32]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d07d      	beq.n	8013ffa <_rclc_execute.part.0+0x202>
 8013efe:	f640 0634 	movw	r6, #2100	; 0x834
 8013f02:	2701      	movs	r7, #1
 8013f04:	e007      	b.n	8013f16 <_rclc_execute.part.0+0x11e>
 8013f06:	4628      	mov	r0, r5
 8013f08:	f009 f8ba 	bl	801d080 <rclc_action_server_response_goal_request>
 8013f0c:	4629      	mov	r1, r5
 8013f0e:	6860      	ldr	r0, [r4, #4]
 8013f10:	f009 f824 	bl	801cf5c <rclc_action_remove_used_goal_handle>
 8013f14:	6860      	ldr	r0, [r4, #4]
 8013f16:	2100      	movs	r1, #0
 8013f18:	f009 f84c 	bl	801cfb4 <rclc_action_find_first_handle_by_status>
 8013f1c:	4605      	mov	r5, r0
 8013f1e:	2800      	cmp	r0, #0
 8013f20:	d068      	beq.n	8013ff4 <_rclc_execute.part.0+0x1fc>
 8013f22:	6863      	ldr	r3, [r4, #4]
 8013f24:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8013f26:	699b      	ldr	r3, [r3, #24]
 8013f28:	4798      	blx	r3
 8013f2a:	42b0      	cmp	r0, r6
 8013f2c:	f04f 0100 	mov.w	r1, #0
 8013f30:	d1e9      	bne.n	8013f06 <_rclc_execute.part.0+0x10e>
 8013f32:	2101      	movs	r1, #1
 8013f34:	4628      	mov	r0, r5
 8013f36:	f009 f8a3 	bl	801d080 <rclc_action_server_response_goal_request>
 8013f3a:	722f      	strb	r7, [r5, #8]
 8013f3c:	e7ea      	b.n	8013f14 <_rclc_execute.part.0+0x11c>
 8013f3e:	6848      	ldr	r0, [r1, #4]
 8013f40:	f009 f80c 	bl	801cf5c <rclc_action_remove_used_goal_handle>
 8013f44:	6860      	ldr	r0, [r4, #4]
 8013f46:	f009 f841 	bl	801cfcc <rclc_action_find_first_terminated_handle>
 8013f4a:	4601      	mov	r1, r0
 8013f4c:	2800      	cmp	r0, #0
 8013f4e:	d1f6      	bne.n	8013f3e <_rclc_execute.part.0+0x146>
 8013f50:	6860      	ldr	r0, [r4, #4]
 8013f52:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
 8013f56:	e7ce      	b.n	8013ef6 <_rclc_execute.part.0+0xfe>
 8013f58:	2400      	movs	r4, #0
 8013f5a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8013f5c:	f100 0110 	add.w	r1, r0, #16
 8013f60:	6880      	ldr	r0, [r0, #8]
 8013f62:	4798      	blx	r3
 8013f64:	4620      	mov	r0, r4
 8013f66:	b005      	add	sp, #20
 8013f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f6a:	6860      	ldr	r0, [r4, #4]
 8013f6c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8013f70:	b18b      	cbz	r3, 8013f96 <_rclc_execute.part.0+0x19e>
 8013f72:	68c5      	ldr	r5, [r0, #12]
 8013f74:	b32d      	cbz	r5, 8013fc2 <_rclc_execute.part.0+0x1ca>
 8013f76:	2600      	movs	r6, #0
 8013f78:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 8013f7c:	b143      	cbz	r3, 8013f90 <_rclc_execute.part.0+0x198>
 8013f7e:	69c3      	ldr	r3, [r0, #28]
 8013f80:	f885 6022 	strb.w	r6, [r5, #34]	; 0x22
 8013f84:	b123      	cbz	r3, 8013f90 <_rclc_execute.part.0+0x198>
 8013f86:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8013f88:	4628      	mov	r0, r5
 8013f8a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8013f8c:	4798      	blx	r3
 8013f8e:	6860      	ldr	r0, [r4, #4]
 8013f90:	682d      	ldr	r5, [r5, #0]
 8013f92:	2d00      	cmp	r5, #0
 8013f94:	d1f0      	bne.n	8013f78 <_rclc_execute.part.0+0x180>
 8013f96:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8013f9a:	b193      	cbz	r3, 8013fc2 <_rclc_execute.part.0+0x1ca>
 8013f9c:	68c5      	ldr	r5, [r0, #12]
 8013f9e:	b185      	cbz	r5, 8013fc2 <_rclc_execute.part.0+0x1ca>
 8013fa0:	2600      	movs	r6, #0
 8013fa2:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8013fa6:	b14b      	cbz	r3, 8013fbc <_rclc_execute.part.0+0x1c4>
 8013fa8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8013faa:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
 8013fae:	b12b      	cbz	r3, 8013fbc <_rclc_execute.part.0+0x1c4>
 8013fb0:	4628      	mov	r0, r5
 8013fb2:	f895 1025 	ldrb.w	r1, [r5, #37]	; 0x25
 8013fb6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8013fb8:	4798      	blx	r3
 8013fba:	6860      	ldr	r0, [r4, #4]
 8013fbc:	682d      	ldr	r5, [r5, #0]
 8013fbe:	2d00      	cmp	r5, #0
 8013fc0:	d1ef      	bne.n	8013fa2 <_rclc_execute.part.0+0x1aa>
 8013fc2:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	f43f af76 	beq.w	8013eb8 <_rclc_execute.part.0+0xc0>
 8013fcc:	2700      	movs	r7, #0
 8013fce:	e00b      	b.n	8013fe8 <_rclc_execute.part.0+0x1f0>
 8013fd0:	6863      	ldr	r3, [r4, #4]
 8013fd2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8013fd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8013fd6:	6a1e      	ldr	r6, [r3, #32]
 8013fd8:	f885 7023 	strb.w	r7, [r5, #35]	; 0x23
 8013fdc:	47b0      	blx	r6
 8013fde:	6860      	ldr	r0, [r4, #4]
 8013fe0:	4629      	mov	r1, r5
 8013fe2:	f008 ffbb 	bl	801cf5c <rclc_action_remove_used_goal_handle>
 8013fe6:	6860      	ldr	r0, [r4, #4]
 8013fe8:	f009 f83e 	bl	801d068 <rclc_action_find_first_handle_with_result_response>
 8013fec:	4605      	mov	r5, r0
 8013fee:	2800      	cmp	r0, #0
 8013ff0:	d1ee      	bne.n	8013fd0 <_rclc_execute.part.0+0x1d8>
 8013ff2:	e761      	b.n	8013eb8 <_rclc_execute.part.0+0xc0>
 8013ff4:	6860      	ldr	r0, [r4, #4]
 8013ff6:	f880 5020 	strb.w	r5, [r0, #32]
 8013ffa:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	f43f af5a 	beq.w	8013eb8 <_rclc_execute.part.0+0xc0>
 8014004:	68c5      	ldr	r5, [r0, #12]
 8014006:	b1b5      	cbz	r5, 8014036 <_rclc_execute.part.0+0x23e>
 8014008:	2602      	movs	r6, #2
 801400a:	e001      	b.n	8014010 <_rclc_execute.part.0+0x218>
 801400c:	682d      	ldr	r5, [r5, #0]
 801400e:	b195      	cbz	r5, 8014036 <_rclc_execute.part.0+0x23e>
 8014010:	f995 3008 	ldrsb.w	r3, [r5, #8]
 8014014:	2b03      	cmp	r3, #3
 8014016:	d1f9      	bne.n	801400c <_rclc_execute.part.0+0x214>
 8014018:	69c3      	ldr	r3, [r0, #28]
 801401a:	4628      	mov	r0, r5
 801401c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801401e:	4798      	blx	r3
 8014020:	4603      	mov	r3, r0
 8014022:	f105 0260 	add.w	r2, r5, #96	; 0x60
 8014026:	4628      	mov	r0, r5
 8014028:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
 801402c:	b143      	cbz	r3, 8014040 <_rclc_execute.part.0+0x248>
 801402e:	f009 f847 	bl	801d0c0 <rclc_action_server_goal_cancel_accept>
 8014032:	6860      	ldr	r0, [r4, #4]
 8014034:	e7ea      	b.n	801400c <_rclc_execute.part.0+0x214>
 8014036:	2300      	movs	r3, #0
 8014038:	461c      	mov	r4, r3
 801403a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 801403e:	e72e      	b.n	8013e9e <_rclc_execute.part.0+0xa6>
 8014040:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8014042:	f105 0758 	add.w	r7, r5, #88	; 0x58
 8014046:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801404a:	2101      	movs	r1, #1
 801404c:	6860      	ldr	r0, [r4, #4]
 801404e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014052:	f009 f861 	bl	801d118 <rclc_action_server_goal_cancel_reject>
 8014056:	722e      	strb	r6, [r5, #8]
 8014058:	6860      	ldr	r0, [r4, #4]
 801405a:	e7d7      	b.n	801400c <_rclc_execute.part.0+0x214>
 801405c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 801405e:	f104 0510 	add.w	r5, r4, #16
 8014062:	6880      	ldr	r0, [r0, #8]
 8014064:	4798      	blx	r3
 8014066:	e6e3      	b.n	8013e30 <_rclc_execute.part.0+0x38>
 8014068:	f100 0510 	add.w	r5, r0, #16
 801406c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801406e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8014070:	4629      	mov	r1, r5
 8014072:	6880      	ldr	r0, [r0, #8]
 8014074:	4798      	blx	r3
 8014076:	e6db      	b.n	8013e30 <_rclc_execute.part.0+0x38>
 8014078:	2401      	movs	r4, #1
 801407a:	e710      	b.n	8013e9e <_rclc_execute.part.0+0xa6>

0801407c <rclc_executor_trigger_any>:
 801407c:	2800      	cmp	r0, #0
 801407e:	d03d      	beq.n	80140fc <rclc_executor_trigger_any+0x80>
 8014080:	2900      	cmp	r1, #0
 8014082:	d03c      	beq.n	80140fe <rclc_executor_trigger_any+0x82>
 8014084:	4603      	mov	r3, r0
 8014086:	f890 0038 	ldrb.w	r0, [r0, #56]	; 0x38
 801408a:	2200      	movs	r2, #0
 801408c:	2800      	cmp	r0, #0
 801408e:	d035      	beq.n	80140fc <rclc_executor_trigger_any+0x80>
 8014090:	b430      	push	{r4, r5}
 8014092:	f893 c000 	ldrb.w	ip, [r3]
 8014096:	f1bc 0f08 	cmp.w	ip, #8
 801409a:	d11d      	bne.n	80140d8 <rclc_executor_trigger_any+0x5c>
 801409c:	685c      	ldr	r4, [r3, #4]
 801409e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80140a0:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 80140a4:	d105      	bne.n	80140b2 <rclc_executor_trigger_any+0x36>
 80140a6:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 80140aa:	b910      	cbnz	r0, 80140b2 <rclc_executor_trigger_any+0x36>
 80140ac:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 80140b0:	b128      	cbz	r0, 80140be <rclc_executor_trigger_any+0x42>
 80140b2:	bc30      	pop	{r4, r5}
 80140b4:	4770      	bx	lr
 80140b6:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 80140ba:	2800      	cmp	r0, #0
 80140bc:	d1f9      	bne.n	80140b2 <rclc_executor_trigger_any+0x36>
 80140be:	3201      	adds	r2, #1
 80140c0:	3340      	adds	r3, #64	; 0x40
 80140c2:	4291      	cmp	r1, r2
 80140c4:	d017      	beq.n	80140f6 <rclc_executor_trigger_any+0x7a>
 80140c6:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 80140ca:	2800      	cmp	r0, #0
 80140cc:	d0f1      	beq.n	80140b2 <rclc_executor_trigger_any+0x36>
 80140ce:	f893 c000 	ldrb.w	ip, [r3]
 80140d2:	f1bc 0f08 	cmp.w	ip, #8
 80140d6:	d0e1      	beq.n	801409c <rclc_executor_trigger_any+0x20>
 80140d8:	f1bc 0f09 	cmp.w	ip, #9
 80140dc:	d1eb      	bne.n	80140b6 <rclc_executor_trigger_any+0x3a>
 80140de:	685c      	ldr	r4, [r3, #4]
 80140e0:	6a25      	ldr	r5, [r4, #32]
 80140e2:	2d00      	cmp	r5, #0
 80140e4:	d1e5      	bne.n	80140b2 <rclc_executor_trigger_any+0x36>
 80140e6:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 80140ea:	2800      	cmp	r0, #0
 80140ec:	d1e1      	bne.n	80140b2 <rclc_executor_trigger_any+0x36>
 80140ee:	3201      	adds	r2, #1
 80140f0:	3340      	adds	r3, #64	; 0x40
 80140f2:	4291      	cmp	r1, r2
 80140f4:	d1e7      	bne.n	80140c6 <rclc_executor_trigger_any+0x4a>
 80140f6:	2000      	movs	r0, #0
 80140f8:	bc30      	pop	{r4, r5}
 80140fa:	4770      	bx	lr
 80140fc:	4770      	bx	lr
 80140fe:	4608      	mov	r0, r1
 8014100:	4770      	bx	lr
 8014102:	bf00      	nop

08014104 <rclc_executor_get_zero_initialized_executor>:
 8014104:	b510      	push	{r4, lr}
 8014106:	4604      	mov	r4, r0
 8014108:	2288      	movs	r2, #136	; 0x88
 801410a:	4902      	ldr	r1, [pc, #8]	; (8014114 <rclc_executor_get_zero_initialized_executor+0x10>)
 801410c:	f00c fbeb 	bl	80208e6 <memcpy>
 8014110:	4620      	mov	r0, r4
 8014112:	bd10      	pop	{r4, pc}
 8014114:	080248e0 	.word	0x080248e0

08014118 <rclc_executor_init>:
 8014118:	2900      	cmp	r1, #0
 801411a:	d06a      	beq.n	80141f2 <rclc_executor_init+0xda>
 801411c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014120:	4605      	mov	r5, r0
 8014122:	b0b0      	sub	sp, #192	; 0xc0
 8014124:	2800      	cmp	r0, #0
 8014126:	d05c      	beq.n	80141e2 <rclc_executor_init+0xca>
 8014128:	4616      	mov	r6, r2
 801412a:	4618      	mov	r0, r3
 801412c:	4688      	mov	r8, r1
 801412e:	461f      	mov	r7, r3
 8014130:	f000 fc78 	bl	8014a24 <rcutils_allocator_is_valid>
 8014134:	2e00      	cmp	r6, #0
 8014136:	d054      	beq.n	80141e2 <rclc_executor_init+0xca>
 8014138:	f080 0401 	eor.w	r4, r0, #1
 801413c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8014140:	d14f      	bne.n	80141e2 <rclc_executor_init+0xca>
 8014142:	2288      	movs	r2, #136	; 0x88
 8014144:	4930      	ldr	r1, [pc, #192]	; (8014208 <rclc_executor_init+0xf0>)
 8014146:	a80e      	add	r0, sp, #56	; 0x38
 8014148:	f00c fbcd 	bl	80208e6 <memcpy>
 801414c:	a90e      	add	r1, sp, #56	; 0x38
 801414e:	2288      	movs	r2, #136	; 0x88
 8014150:	4628      	mov	r0, r5
 8014152:	f00c fbc8 	bl	80208e6 <memcpy>
 8014156:	4668      	mov	r0, sp
 8014158:	f8c5 8000 	str.w	r8, [r5]
 801415c:	60ae      	str	r6, [r5, #8]
 801415e:	f007 fc97 	bl	801ba90 <rcl_get_zero_initialized_wait_set>
 8014162:	46ec      	mov	ip, sp
 8014164:	f105 0e14 	add.w	lr, r5, #20
 8014168:	f8d7 8000 	ldr.w	r8, [r7]
 801416c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014170:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014174:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014178:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801417c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014180:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014200 <rclc_executor_init+0xe8>
 8014184:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014188:	f8dc 3000 	ldr.w	r3, [ip]
 801418c:	01b0      	lsls	r0, r6, #6
 801418e:	6939      	ldr	r1, [r7, #16]
 8014190:	f8ce 3000 	str.w	r3, [lr]
 8014194:	612f      	str	r7, [r5, #16]
 8014196:	ed85 7b1a 	vstr	d7, [r5, #104]	; 0x68
 801419a:	47c0      	blx	r8
 801419c:	6068      	str	r0, [r5, #4]
 801419e:	b908      	cbnz	r0, 80141a4 <rclc_executor_init+0x8c>
 80141a0:	e029      	b.n	80141f6 <rclc_executor_init+0xde>
 80141a2:	6868      	ldr	r0, [r5, #4]
 80141a4:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 80141a8:	3401      	adds	r4, #1
 80141aa:	4631      	mov	r1, r6
 80141ac:	f000 fac0 	bl	8014730 <rclc_executor_handle_init>
 80141b0:	42a6      	cmp	r6, r4
 80141b2:	d8f6      	bhi.n	80141a2 <rclc_executor_init+0x8a>
 80141b4:	f105 0048 	add.w	r0, r5, #72	; 0x48
 80141b8:	f000 faae 	bl	8014718 <rclc_executor_handle_counters_zero_init>
 80141bc:	4a13      	ldr	r2, [pc, #76]	; (801420c <rclc_executor_init+0xf4>)
 80141be:	2300      	movs	r3, #0
 80141c0:	6868      	ldr	r0, [r5, #4]
 80141c2:	e9c5 231e 	strd	r2, r3, [r5, #120]	; 0x78
 80141c6:	b168      	cbz	r0, 80141e4 <rclc_executor_init+0xcc>
 80141c8:	68ab      	ldr	r3, [r5, #8]
 80141ca:	b173      	cbz	r3, 80141ea <rclc_executor_init+0xd2>
 80141cc:	692a      	ldr	r2, [r5, #16]
 80141ce:	fab2 f382 	clz	r3, r2
 80141d2:	095b      	lsrs	r3, r3, #5
 80141d4:	b14a      	cbz	r2, 80141ea <rclc_executor_init+0xd2>
 80141d6:	4618      	mov	r0, r3
 80141d8:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
 80141dc:	b030      	add	sp, #192	; 0xc0
 80141de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141e2:	200b      	movs	r0, #11
 80141e4:	b030      	add	sp, #192	; 0xc0
 80141e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141ea:	2000      	movs	r0, #0
 80141ec:	b030      	add	sp, #192	; 0xc0
 80141ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141f2:	200b      	movs	r0, #11
 80141f4:	4770      	bx	lr
 80141f6:	200a      	movs	r0, #10
 80141f8:	e7f4      	b.n	80141e4 <rclc_executor_init+0xcc>
 80141fa:	bf00      	nop
 80141fc:	f3af 8000 	nop.w
 8014200:	3b9aca00 	.word	0x3b9aca00
 8014204:	00000000 	.word	0x00000000
 8014208:	080248e0 	.word	0x080248e0
 801420c:	0801407d 	.word	0x0801407d

08014210 <rclc_executor_add_subscription>:
 8014210:	2b00      	cmp	r3, #0
 8014212:	bf18      	it	ne
 8014214:	2a00      	cmpne	r2, #0
 8014216:	b570      	push	{r4, r5, r6, lr}
 8014218:	4604      	mov	r4, r0
 801421a:	bf0c      	ite	eq
 801421c:	2001      	moveq	r0, #1
 801421e:	2000      	movne	r0, #0
 8014220:	f89d c010 	ldrb.w	ip, [sp, #16]
 8014224:	2900      	cmp	r1, #0
 8014226:	bf08      	it	eq
 8014228:	f040 0001 	orreq.w	r0, r0, #1
 801422c:	bb28      	cbnz	r0, 801427a <rclc_executor_add_subscription+0x6a>
 801422e:	fab4 f584 	clz	r5, r4
 8014232:	096d      	lsrs	r5, r5, #5
 8014234:	b30c      	cbz	r4, 801427a <rclc_executor_add_subscription+0x6a>
 8014236:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
 801423a:	4286      	cmp	r6, r0
 801423c:	d301      	bcc.n	8014242 <rclc_executor_add_subscription+0x32>
 801423e:	2001      	movs	r0, #1
 8014240:	bd70      	pop	{r4, r5, r6, pc}
 8014242:	6860      	ldr	r0, [r4, #4]
 8014244:	ea4f 1e86 	mov.w	lr, r6, lsl #6
 8014248:	f800 500e 	strb.w	r5, [r0, lr]
 801424c:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 8014250:	3601      	adds	r6, #1
 8014252:	6303      	str	r3, [r0, #48]	; 0x30
 8014254:	2301      	movs	r3, #1
 8014256:	62c5      	str	r5, [r0, #44]	; 0x2c
 8014258:	f104 0514 	add.w	r5, r4, #20
 801425c:	f880 c001 	strb.w	ip, [r0, #1]
 8014260:	8703      	strh	r3, [r0, #56]	; 0x38
 8014262:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8014266:	4628      	mov	r0, r5
 8014268:	60e6      	str	r6, [r4, #12]
 801426a:	f007 fc25 	bl	801bab8 <rcl_wait_set_is_valid>
 801426e:	b930      	cbnz	r0, 801427e <rclc_executor_add_subscription+0x6e>
 8014270:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8014272:	2000      	movs	r0, #0
 8014274:	3301      	adds	r3, #1
 8014276:	64a3      	str	r3, [r4, #72]	; 0x48
 8014278:	bd70      	pop	{r4, r5, r6, pc}
 801427a:	200b      	movs	r0, #11
 801427c:	bd70      	pop	{r4, r5, r6, pc}
 801427e:	4628      	mov	r0, r5
 8014280:	f007 fc20 	bl	801bac4 <rcl_wait_set_fini>
 8014284:	2800      	cmp	r0, #0
 8014286:	d0f3      	beq.n	8014270 <rclc_executor_add_subscription+0x60>
 8014288:	bd70      	pop	{r4, r5, r6, pc}
 801428a:	bf00      	nop

0801428c <rclc_executor_add_service>:
 801428c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801428e:	9d06      	ldr	r5, [sp, #24]
 8014290:	4604      	mov	r4, r0
 8014292:	2b00      	cmp	r3, #0
 8014294:	bf18      	it	ne
 8014296:	2d00      	cmpne	r5, #0
 8014298:	bf0c      	ite	eq
 801429a:	2001      	moveq	r0, #1
 801429c:	2000      	movne	r0, #0
 801429e:	2a00      	cmp	r2, #0
 80142a0:	bf08      	it	eq
 80142a2:	f040 0001 	orreq.w	r0, r0, #1
 80142a6:	2900      	cmp	r1, #0
 80142a8:	bf08      	it	eq
 80142aa:	f040 0001 	orreq.w	r0, r0, #1
 80142ae:	bb40      	cbnz	r0, 8014302 <rclc_executor_add_service+0x76>
 80142b0:	fab4 f684 	clz	r6, r4
 80142b4:	0976      	lsrs	r6, r6, #5
 80142b6:	b324      	cbz	r4, 8014302 <rclc_executor_add_service+0x76>
 80142b8:	e9d4 7002 	ldrd	r7, r0, [r4, #8]
 80142bc:	42b8      	cmp	r0, r7
 80142be:	d301      	bcc.n	80142c4 <rclc_executor_add_service+0x38>
 80142c0:	2001      	movs	r0, #1
 80142c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80142c4:	6867      	ldr	r7, [r4, #4]
 80142c6:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 80142ca:	f100 0c01 	add.w	ip, r0, #1
 80142ce:	eb07 1080 	add.w	r0, r7, r0, lsl #6
 80142d2:	6283      	str	r3, [r0, #40]	; 0x28
 80142d4:	2305      	movs	r3, #5
 80142d6:	6305      	str	r5, [r0, #48]	; 0x30
 80142d8:	f104 0514 	add.w	r5, r4, #20
 80142dc:	e9c0 1201 	strd	r1, r2, [r0, #4]
 80142e0:	f827 300e 	strh.w	r3, [r7, lr]
 80142e4:	2301      	movs	r3, #1
 80142e6:	62c6      	str	r6, [r0, #44]	; 0x2c
 80142e8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 80142ec:	4628      	mov	r0, r5
 80142ee:	f8c4 c00c 	str.w	ip, [r4, #12]
 80142f2:	f007 fbe1 	bl	801bab8 <rcl_wait_set_is_valid>
 80142f6:	b930      	cbnz	r0, 8014306 <rclc_executor_add_service+0x7a>
 80142f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80142fa:	2000      	movs	r0, #0
 80142fc:	3301      	adds	r3, #1
 80142fe:	6563      	str	r3, [r4, #84]	; 0x54
 8014300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014302:	200b      	movs	r0, #11
 8014304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014306:	4628      	mov	r0, r5
 8014308:	f007 fbdc 	bl	801bac4 <rcl_wait_set_fini>
 801430c:	2800      	cmp	r0, #0
 801430e:	d0f3      	beq.n	80142f8 <rclc_executor_add_service+0x6c>
 8014310:	e7d7      	b.n	80142c2 <rclc_executor_add_service+0x36>
 8014312:	bf00      	nop

08014314 <rclc_executor_prepare>:
 8014314:	2800      	cmp	r0, #0
 8014316:	d044      	beq.n	80143a2 <rclc_executor_prepare+0x8e>
 8014318:	b5f0      	push	{r4, r5, r6, r7, lr}
 801431a:	f100 0514 	add.w	r5, r0, #20
 801431e:	b09b      	sub	sp, #108	; 0x6c
 8014320:	4604      	mov	r4, r0
 8014322:	4628      	mov	r0, r5
 8014324:	f007 fbc8 	bl	801bab8 <rcl_wait_set_is_valid>
 8014328:	b110      	cbz	r0, 8014330 <rclc_executor_prepare+0x1c>
 801432a:	2000      	movs	r0, #0
 801432c:	b01b      	add	sp, #108	; 0x6c
 801432e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014330:	4628      	mov	r0, r5
 8014332:	f007 fbc7 	bl	801bac4 <rcl_wait_set_fini>
 8014336:	2800      	cmp	r0, #0
 8014338:	d130      	bne.n	801439c <rclc_executor_prepare+0x88>
 801433a:	a80c      	add	r0, sp, #48	; 0x30
 801433c:	ae04      	add	r6, sp, #16
 801433e:	f007 fba7 	bl	801ba90 <rcl_get_zero_initialized_wait_set>
 8014342:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 8014346:	46ae      	mov	lr, r5
 8014348:	6927      	ldr	r7, [r4, #16]
 801434a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801434e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014352:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014356:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801435a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801435e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014362:	f8dc 3000 	ldr.w	r3, [ip]
 8014366:	f8ce 3000 	str.w	r3, [lr]
 801436a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801436c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801436e:	683b      	ldr	r3, [r7, #0]
 8014370:	4628      	mov	r0, r5
 8014372:	6822      	ldr	r2, [r4, #0]
 8014374:	6033      	str	r3, [r6, #0]
 8014376:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014378:	6d61      	ldr	r1, [r4, #84]	; 0x54
 801437a:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801437e:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	; 0x4c
 8014382:	e9cd 2100 	strd	r2, r1, [sp]
 8014386:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8014388:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801438a:	f007 fe9b 	bl	801c0c4 <rcl_wait_set_init>
 801438e:	2800      	cmp	r0, #0
 8014390:	d0cc      	beq.n	801432c <rclc_executor_prepare+0x18>
 8014392:	900b      	str	r0, [sp, #44]	; 0x2c
 8014394:	f000 fb84 	bl	8014aa0 <rcutils_reset_error>
 8014398:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801439a:	e7c7      	b.n	801432c <rclc_executor_prepare+0x18>
 801439c:	f000 fb80 	bl	8014aa0 <rcutils_reset_error>
 80143a0:	e7cb      	b.n	801433a <rclc_executor_prepare+0x26>
 80143a2:	200b      	movs	r0, #11
 80143a4:	4770      	bx	lr
 80143a6:	bf00      	nop

080143a8 <rclc_executor_spin_some.part.0>:
 80143a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143ac:	4605      	mov	r5, r0
 80143ae:	4691      	mov	r9, r2
 80143b0:	4698      	mov	r8, r3
 80143b2:	f7ff ffaf 	bl	8014314 <rclc_executor_prepare>
 80143b6:	f105 0614 	add.w	r6, r5, #20
 80143ba:	4630      	mov	r0, r6
 80143bc:	f007 fc4e 	bl	801bc5c <rcl_wait_set_clear>
 80143c0:	4607      	mov	r7, r0
 80143c2:	2800      	cmp	r0, #0
 80143c4:	f040 80a8 	bne.w	8014518 <rclc_executor_spin_some.part.0+0x170>
 80143c8:	68ab      	ldr	r3, [r5, #8]
 80143ca:	b30b      	cbz	r3, 8014410 <rclc_executor_spin_some.part.0+0x68>
 80143cc:	4604      	mov	r4, r0
 80143ce:	6869      	ldr	r1, [r5, #4]
 80143d0:	01a2      	lsls	r2, r4, #6
 80143d2:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 80143d6:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 80143da:	b1cb      	cbz	r3, 8014410 <rclc_executor_spin_some.part.0+0x68>
 80143dc:	5c8b      	ldrb	r3, [r1, r2]
 80143de:	2b0a      	cmp	r3, #10
 80143e0:	f200 80de 	bhi.w	80145a0 <rclc_executor_spin_some.part.0+0x1f8>
 80143e4:	e8df f003 	tbb	[pc, r3]
 80143e8:	8da99d9d 	.word	0x8da99d9d
 80143ec:	0606068d 	.word	0x0606068d
 80143f0:	c1ce      	.short	0xc1ce
 80143f2:	b5          	.byte	0xb5
 80143f3:	00          	.byte	0x00
 80143f4:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80143f8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80143fc:	4630      	mov	r0, r6
 80143fe:	f007 ff7d 	bl	801c2fc <rcl_wait_set_add_service>
 8014402:	2800      	cmp	r0, #0
 8014404:	f040 8087 	bne.w	8014516 <rclc_executor_spin_some.part.0+0x16e>
 8014408:	3401      	adds	r4, #1
 801440a:	68ab      	ldr	r3, [r5, #8]
 801440c:	429c      	cmp	r4, r3
 801440e:	d3de      	bcc.n	80143ce <rclc_executor_spin_some.part.0+0x26>
 8014410:	4643      	mov	r3, r8
 8014412:	464a      	mov	r2, r9
 8014414:	4630      	mov	r0, r6
 8014416:	f007 ff9f 	bl	801c358 <rcl_wait>
 801441a:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 801441e:	2b00      	cmp	r3, #0
 8014420:	f000 80c6 	beq.w	80145b0 <rclc_executor_spin_some.part.0+0x208>
 8014424:	2b01      	cmp	r3, #1
 8014426:	f040 80bb 	bne.w	80145a0 <rclc_executor_spin_some.part.0+0x1f8>
 801442a:	68ab      	ldr	r3, [r5, #8]
 801442c:	2b00      	cmp	r3, #0
 801442e:	f000 8159 	beq.w	80146e4 <rclc_executor_spin_some.part.0+0x33c>
 8014432:	2400      	movs	r4, #0
 8014434:	f240 1991 	movw	r9, #401	; 0x191
 8014438:	46a0      	mov	r8, r4
 801443a:	e00a      	b.n	8014452 <rclc_executor_spin_some.part.0+0xaa>
 801443c:	f7ff fb1a 	bl	8013a74 <_rclc_check_for_new_data>
 8014440:	4604      	mov	r4, r0
 8014442:	b110      	cbz	r0, 801444a <rclc_executor_spin_some.part.0+0xa2>
 8014444:	4548      	cmp	r0, r9
 8014446:	f040 80b1 	bne.w	80145ac <rclc_executor_spin_some.part.0+0x204>
 801444a:	68ab      	ldr	r3, [r5, #8]
 801444c:	4598      	cmp	r8, r3
 801444e:	f080 8126 	bcs.w	801469e <rclc_executor_spin_some.part.0+0x2f6>
 8014452:	686a      	ldr	r2, [r5, #4]
 8014454:	4631      	mov	r1, r6
 8014456:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 801445a:	f108 0801 	add.w	r8, r8, #1
 801445e:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 8014462:	f1bc 0f00 	cmp.w	ip, #0
 8014466:	d1e9      	bne.n	801443c <rclc_executor_spin_some.part.0+0x94>
 8014468:	4619      	mov	r1, r3
 801446a:	4610      	mov	r0, r2
 801446c:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 8014470:	4798      	blx	r3
 8014472:	2800      	cmp	r0, #0
 8014474:	f000 809a 	beq.w	80145ac <rclc_executor_spin_some.part.0+0x204>
 8014478:	68ab      	ldr	r3, [r5, #8]
 801447a:	2b00      	cmp	r3, #0
 801447c:	f000 8096 	beq.w	80145ac <rclc_executor_spin_some.part.0+0x204>
 8014480:	f04f 0800 	mov.w	r8, #0
 8014484:	f240 1991 	movw	r9, #401	; 0x191
 8014488:	e009      	b.n	801449e <rclc_executor_spin_some.part.0+0xf6>
 801448a:	f7ff fb41 	bl	8013b10 <_rclc_take_new_data>
 801448e:	4604      	mov	r4, r0
 8014490:	b110      	cbz	r0, 8014498 <rclc_executor_spin_some.part.0+0xf0>
 8014492:	4548      	cmp	r0, r9
 8014494:	f040 808a 	bne.w	80145ac <rclc_executor_spin_some.part.0+0x204>
 8014498:	68ab      	ldr	r3, [r5, #8]
 801449a:	4598      	cmp	r8, r3
 801449c:	d209      	bcs.n	80144b2 <rclc_executor_spin_some.part.0+0x10a>
 801449e:	6868      	ldr	r0, [r5, #4]
 80144a0:	4631      	mov	r1, r6
 80144a2:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 80144a6:	f108 0801 	add.w	r8, r8, #1
 80144aa:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 80144ae:	2a00      	cmp	r2, #0
 80144b0:	d1eb      	bne.n	801448a <rclc_executor_spin_some.part.0+0xe2>
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d07a      	beq.n	80145ac <rclc_executor_spin_some.part.0+0x204>
 80144b6:	2600      	movs	r6, #0
 80144b8:	e00e      	b.n	80144d8 <rclc_executor_spin_some.part.0+0x130>
 80144ba:	f812 200c 	ldrb.w	r2, [r2, ip]
 80144be:	2a08      	cmp	r2, #8
 80144c0:	f000 80fc 	beq.w	80146bc <rclc_executor_spin_some.part.0+0x314>
 80144c4:	2a09      	cmp	r2, #9
 80144c6:	f000 80ee 	beq.w	80146a6 <rclc_executor_spin_some.part.0+0x2fe>
 80144ca:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 80144ce:	b98a      	cbnz	r2, 80144f4 <rclc_executor_spin_some.part.0+0x14c>
 80144d0:	3601      	adds	r6, #1
 80144d2:	429e      	cmp	r6, r3
 80144d4:	d267      	bcs.n	80145a6 <rclc_executor_spin_some.part.0+0x1fe>
 80144d6:	2400      	movs	r4, #0
 80144d8:	686a      	ldr	r2, [r5, #4]
 80144da:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 80144de:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 80144e2:	f890 1038 	ldrb.w	r1, [r0, #56]	; 0x38
 80144e6:	2900      	cmp	r1, #0
 80144e8:	d060      	beq.n	80145ac <rclc_executor_spin_some.part.0+0x204>
 80144ea:	7841      	ldrb	r1, [r0, #1]
 80144ec:	2900      	cmp	r1, #0
 80144ee:	d0e4      	beq.n	80144ba <rclc_executor_spin_some.part.0+0x112>
 80144f0:	2901      	cmp	r1, #1
 80144f2:	d1ed      	bne.n	80144d0 <rclc_executor_spin_some.part.0+0x128>
 80144f4:	f7ff fc80 	bl	8013df8 <_rclc_execute.part.0>
 80144f8:	2800      	cmp	r0, #0
 80144fa:	f040 80b5 	bne.w	8014668 <rclc_executor_spin_some.part.0+0x2c0>
 80144fe:	68ab      	ldr	r3, [r5, #8]
 8014500:	e7e6      	b.n	80144d0 <rclc_executor_spin_some.part.0+0x128>
 8014502:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8014506:	f8dc 1004 	ldr.w	r1, [ip, #4]
 801450a:	4630      	mov	r0, r6
 801450c:	f007 feca 	bl	801c2a4 <rcl_wait_set_add_client>
 8014510:	2800      	cmp	r0, #0
 8014512:	f43f af79 	beq.w	8014408 <rclc_executor_spin_some.part.0+0x60>
 8014516:	4607      	mov	r7, r0
 8014518:	f000 fac2 	bl	8014aa0 <rcutils_reset_error>
 801451c:	4638      	mov	r0, r7
 801451e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014522:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8014526:	f8dc 1004 	ldr.w	r1, [ip, #4]
 801452a:	4630      	mov	r0, r6
 801452c:	f007 fb6a 	bl	801bc04 <rcl_wait_set_add_subscription>
 8014530:	2800      	cmp	r0, #0
 8014532:	f43f af69 	beq.w	8014408 <rclc_executor_spin_some.part.0+0x60>
 8014536:	4607      	mov	r7, r0
 8014538:	e7ee      	b.n	8014518 <rclc_executor_spin_some.part.0+0x170>
 801453a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801453e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014542:	4630      	mov	r0, r6
 8014544:	f007 fe7e 	bl	801c244 <rcl_wait_set_add_timer>
 8014548:	2800      	cmp	r0, #0
 801454a:	f43f af5d 	beq.w	8014408 <rclc_executor_spin_some.part.0+0x60>
 801454e:	4607      	mov	r7, r0
 8014550:	e7e2      	b.n	8014518 <rclc_executor_spin_some.part.0+0x170>
 8014552:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8014556:	f8dc 1004 	ldr.w	r1, [ip, #4]
 801455a:	4630      	mov	r0, r6
 801455c:	f007 fe46 	bl	801c1ec <rcl_wait_set_add_guard_condition>
 8014560:	2800      	cmp	r0, #0
 8014562:	f43f af51 	beq.w	8014408 <rclc_executor_spin_some.part.0+0x60>
 8014566:	4607      	mov	r7, r0
 8014568:	e7d6      	b.n	8014518 <rclc_executor_spin_some.part.0+0x170>
 801456a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 801456e:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8014572:	4630      	mov	r0, r6
 8014574:	3110      	adds	r1, #16
 8014576:	f008 fbc3 	bl	801cd00 <rcl_action_wait_set_add_action_server>
 801457a:	2800      	cmp	r0, #0
 801457c:	f43f af44 	beq.w	8014408 <rclc_executor_spin_some.part.0+0x60>
 8014580:	4607      	mov	r7, r0
 8014582:	e7c9      	b.n	8014518 <rclc_executor_spin_some.part.0+0x170>
 8014584:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014588:	2300      	movs	r3, #0
 801458a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801458e:	4630      	mov	r0, r6
 8014590:	3110      	adds	r1, #16
 8014592:	f008 f98d 	bl	801c8b0 <rcl_action_wait_set_add_action_client>
 8014596:	2800      	cmp	r0, #0
 8014598:	f43f af36 	beq.w	8014408 <rclc_executor_spin_some.part.0+0x60>
 801459c:	4607      	mov	r7, r0
 801459e:	e7bb      	b.n	8014518 <rclc_executor_spin_some.part.0+0x170>
 80145a0:	2701      	movs	r7, #1
 80145a2:	f000 fa7d 	bl	8014aa0 <rcutils_reset_error>
 80145a6:	4638      	mov	r0, r7
 80145a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145ac:	4627      	mov	r7, r4
 80145ae:	e7fa      	b.n	80145a6 <rclc_executor_spin_some.part.0+0x1fe>
 80145b0:	68ab      	ldr	r3, [r5, #8]
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	f000 8093 	beq.w	80146de <rclc_executor_spin_some.part.0+0x336>
 80145b8:	2400      	movs	r4, #0
 80145ba:	f240 1991 	movw	r9, #401	; 0x191
 80145be:	46a0      	mov	r8, r4
 80145c0:	e008      	b.n	80145d4 <rclc_executor_spin_some.part.0+0x22c>
 80145c2:	f7ff fa57 	bl	8013a74 <_rclc_check_for_new_data>
 80145c6:	4604      	mov	r4, r0
 80145c8:	b108      	cbz	r0, 80145ce <rclc_executor_spin_some.part.0+0x226>
 80145ca:	4548      	cmp	r0, r9
 80145cc:	d1ee      	bne.n	80145ac <rclc_executor_spin_some.part.0+0x204>
 80145ce:	68ab      	ldr	r3, [r5, #8]
 80145d0:	4598      	cmp	r8, r3
 80145d2:	d266      	bcs.n	80146a2 <rclc_executor_spin_some.part.0+0x2fa>
 80145d4:	686a      	ldr	r2, [r5, #4]
 80145d6:	4631      	mov	r1, r6
 80145d8:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 80145dc:	f108 0801 	add.w	r8, r8, #1
 80145e0:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 80145e4:	f1bc 0f00 	cmp.w	ip, #0
 80145e8:	d1eb      	bne.n	80145c2 <rclc_executor_spin_some.part.0+0x21a>
 80145ea:	4619      	mov	r1, r3
 80145ec:	4610      	mov	r0, r2
 80145ee:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 80145f2:	4798      	blx	r3
 80145f4:	2800      	cmp	r0, #0
 80145f6:	d0d9      	beq.n	80145ac <rclc_executor_spin_some.part.0+0x204>
 80145f8:	68ab      	ldr	r3, [r5, #8]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d0d6      	beq.n	80145ac <rclc_executor_spin_some.part.0+0x204>
 80145fe:	f04f 0a00 	mov.w	sl, #0
 8014602:	f240 1891 	movw	r8, #401	; 0x191
 8014606:	f240 2959 	movw	r9, #601	; 0x259
 801460a:	e00e      	b.n	801462a <rclc_executor_spin_some.part.0+0x282>
 801460c:	f813 300b 	ldrb.w	r3, [r3, fp]
 8014610:	2b08      	cmp	r3, #8
 8014612:	d034      	beq.n	801467e <rclc_executor_spin_some.part.0+0x2d6>
 8014614:	2b09      	cmp	r3, #9
 8014616:	d029      	beq.n	801466c <rclc_executor_spin_some.part.0+0x2c4>
 8014618:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 801461c:	bb03      	cbnz	r3, 8014660 <rclc_executor_spin_some.part.0+0x2b8>
 801461e:	f10a 0a01 	add.w	sl, sl, #1
 8014622:	68ab      	ldr	r3, [r5, #8]
 8014624:	459a      	cmp	sl, r3
 8014626:	d2be      	bcs.n	80145a6 <rclc_executor_spin_some.part.0+0x1fe>
 8014628:	2400      	movs	r4, #0
 801462a:	6868      	ldr	r0, [r5, #4]
 801462c:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 8014630:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 8014634:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8014638:	2b00      	cmp	r3, #0
 801463a:	d0b7      	beq.n	80145ac <rclc_executor_spin_some.part.0+0x204>
 801463c:	4631      	mov	r1, r6
 801463e:	f7ff fa67 	bl	8013b10 <_rclc_take_new_data>
 8014642:	2800      	cmp	r0, #0
 8014644:	bf18      	it	ne
 8014646:	4540      	cmpne	r0, r8
 8014648:	d001      	beq.n	801464e <rclc_executor_spin_some.part.0+0x2a6>
 801464a:	4548      	cmp	r0, r9
 801464c:	d10c      	bne.n	8014668 <rclc_executor_spin_some.part.0+0x2c0>
 801464e:	686b      	ldr	r3, [r5, #4]
 8014650:	eb13 000b 	adds.w	r0, r3, fp
 8014654:	d021      	beq.n	801469a <rclc_executor_spin_some.part.0+0x2f2>
 8014656:	7842      	ldrb	r2, [r0, #1]
 8014658:	2a00      	cmp	r2, #0
 801465a:	d0d7      	beq.n	801460c <rclc_executor_spin_some.part.0+0x264>
 801465c:	2a01      	cmp	r2, #1
 801465e:	d1de      	bne.n	801461e <rclc_executor_spin_some.part.0+0x276>
 8014660:	f7ff fbca 	bl	8013df8 <_rclc_execute.part.0>
 8014664:	2800      	cmp	r0, #0
 8014666:	d0da      	beq.n	801461e <rclc_executor_spin_some.part.0+0x276>
 8014668:	4607      	mov	r7, r0
 801466a:	e79c      	b.n	80145a6 <rclc_executor_spin_some.part.0+0x1fe>
 801466c:	6843      	ldr	r3, [r0, #4]
 801466e:	6a1a      	ldr	r2, [r3, #32]
 8014670:	2a00      	cmp	r2, #0
 8014672:	d1f5      	bne.n	8014660 <rclc_executor_spin_some.part.0+0x2b8>
 8014674:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8014678:	2b00      	cmp	r3, #0
 801467a:	d0d0      	beq.n	801461e <rclc_executor_spin_some.part.0+0x276>
 801467c:	e7f0      	b.n	8014660 <rclc_executor_spin_some.part.0+0x2b8>
 801467e:	6843      	ldr	r3, [r0, #4]
 8014680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8014682:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8014686:	d1eb      	bne.n	8014660 <rclc_executor_spin_some.part.0+0x2b8>
 8014688:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 801468c:	2a00      	cmp	r2, #0
 801468e:	d1e7      	bne.n	8014660 <rclc_executor_spin_some.part.0+0x2b8>
 8014690:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014694:	2b00      	cmp	r3, #0
 8014696:	d0c2      	beq.n	801461e <rclc_executor_spin_some.part.0+0x276>
 8014698:	e7e2      	b.n	8014660 <rclc_executor_spin_some.part.0+0x2b8>
 801469a:	270b      	movs	r7, #11
 801469c:	e783      	b.n	80145a6 <rclc_executor_spin_some.part.0+0x1fe>
 801469e:	686a      	ldr	r2, [r5, #4]
 80146a0:	e6e2      	b.n	8014468 <rclc_executor_spin_some.part.0+0xc0>
 80146a2:	686a      	ldr	r2, [r5, #4]
 80146a4:	e7a1      	b.n	80145ea <rclc_executor_spin_some.part.0+0x242>
 80146a6:	6842      	ldr	r2, [r0, #4]
 80146a8:	6a11      	ldr	r1, [r2, #32]
 80146aa:	2900      	cmp	r1, #0
 80146ac:	f47f af22 	bne.w	80144f4 <rclc_executor_spin_some.part.0+0x14c>
 80146b0:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80146b4:	2a00      	cmp	r2, #0
 80146b6:	f43f af0b 	beq.w	80144d0 <rclc_executor_spin_some.part.0+0x128>
 80146ba:	e71b      	b.n	80144f4 <rclc_executor_spin_some.part.0+0x14c>
 80146bc:	6842      	ldr	r2, [r0, #4]
 80146be:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80146c0:	f031 417f 	bics.w	r1, r1, #4278190080	; 0xff000000
 80146c4:	f47f af16 	bne.w	80144f4 <rclc_executor_spin_some.part.0+0x14c>
 80146c8:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
 80146cc:	2900      	cmp	r1, #0
 80146ce:	f47f af11 	bne.w	80144f4 <rclc_executor_spin_some.part.0+0x14c>
 80146d2:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 80146d6:	2a00      	cmp	r2, #0
 80146d8:	f43f aefa 	beq.w	80144d0 <rclc_executor_spin_some.part.0+0x128>
 80146dc:	e70a      	b.n	80144f4 <rclc_executor_spin_some.part.0+0x14c>
 80146de:	686a      	ldr	r2, [r5, #4]
 80146e0:	461c      	mov	r4, r3
 80146e2:	e782      	b.n	80145ea <rclc_executor_spin_some.part.0+0x242>
 80146e4:	686a      	ldr	r2, [r5, #4]
 80146e6:	461c      	mov	r4, r3
 80146e8:	e6be      	b.n	8014468 <rclc_executor_spin_some.part.0+0xc0>
 80146ea:	bf00      	nop

080146ec <rclc_executor_spin_some>:
 80146ec:	b190      	cbz	r0, 8014714 <rclc_executor_spin_some+0x28>
 80146ee:	b570      	push	{r4, r5, r6, lr}
 80146f0:	4604      	mov	r4, r0
 80146f2:	6800      	ldr	r0, [r0, #0]
 80146f4:	4616      	mov	r6, r2
 80146f6:	461d      	mov	r5, r3
 80146f8:	f006 fb96 	bl	801ae28 <rcl_context_is_valid>
 80146fc:	b130      	cbz	r0, 801470c <rclc_executor_spin_some+0x20>
 80146fe:	4632      	mov	r2, r6
 8014700:	462b      	mov	r3, r5
 8014702:	4620      	mov	r0, r4
 8014704:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014708:	f7ff be4e 	b.w	80143a8 <rclc_executor_spin_some.part.0>
 801470c:	f000 f9c8 	bl	8014aa0 <rcutils_reset_error>
 8014710:	2001      	movs	r0, #1
 8014712:	bd70      	pop	{r4, r5, r6, pc}
 8014714:	200b      	movs	r0, #11
 8014716:	4770      	bx	lr

08014718 <rclc_executor_handle_counters_zero_init>:
 8014718:	b130      	cbz	r0, 8014728 <rclc_executor_handle_counters_zero_init+0x10>
 801471a:	2220      	movs	r2, #32
 801471c:	2100      	movs	r1, #0
 801471e:	b508      	push	{r3, lr}
 8014720:	f00c f814 	bl	802074c <memset>
 8014724:	2000      	movs	r0, #0
 8014726:	bd08      	pop	{r3, pc}
 8014728:	200b      	movs	r0, #11
 801472a:	4770      	bx	lr
 801472c:	0000      	movs	r0, r0
	...

08014730 <rclc_executor_handle_init>:
 8014730:	4603      	mov	r3, r0
 8014732:	b178      	cbz	r0, 8014754 <rclc_executor_handle_init+0x24>
 8014734:	2200      	movs	r2, #0
 8014736:	f04f 0c0b 	mov.w	ip, #11
 801473a:	6341      	str	r1, [r0, #52]	; 0x34
 801473c:	4610      	mov	r0, r2
 801473e:	f8a3 c000 	strh.w	ip, [r3]
 8014742:	631a      	str	r2, [r3, #48]	; 0x30
 8014744:	871a      	strh	r2, [r3, #56]	; 0x38
 8014746:	ed9f 7b04 	vldr	d7, [pc, #16]	; 8014758 <rclc_executor_handle_init+0x28>
 801474a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 801474e:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
 8014752:	4770      	bx	lr
 8014754:	200b      	movs	r0, #11
 8014756:	4770      	bx	lr
	...

08014760 <rclc_support_init_with_options>:
 8014760:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014764:	b083      	sub	sp, #12
 8014766:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8014768:	2b00      	cmp	r3, #0
 801476a:	bf18      	it	ne
 801476c:	2f00      	cmpne	r7, #0
 801476e:	d027      	beq.n	80147c0 <rclc_support_init_with_options+0x60>
 8014770:	4604      	mov	r4, r0
 8014772:	b328      	cbz	r0, 80147c0 <rclc_support_init_with_options+0x60>
 8014774:	46e9      	mov	r9, sp
 8014776:	461d      	mov	r5, r3
 8014778:	460e      	mov	r6, r1
 801477a:	4690      	mov	r8, r2
 801477c:	4648      	mov	r0, r9
 801477e:	f006 fb49 	bl	801ae14 <rcl_get_zero_initialized_context>
 8014782:	462a      	mov	r2, r5
 8014784:	4623      	mov	r3, r4
 8014786:	e899 0003 	ldmia.w	r9, {r0, r1}
 801478a:	e884 0003 	stmia.w	r4, {r0, r1}
 801478e:	4641      	mov	r1, r8
 8014790:	4630      	mov	r0, r6
 8014792:	f006 fc5d 	bl	801b050 <rcl_init>
 8014796:	4605      	mov	r5, r0
 8014798:	b960      	cbnz	r0, 80147b4 <rclc_support_init_with_options+0x54>
 801479a:	463a      	mov	r2, r7
 801479c:	f104 010c 	add.w	r1, r4, #12
 80147a0:	2003      	movs	r0, #3
 80147a2:	60a7      	str	r7, [r4, #8]
 80147a4:	f006 ff6a 	bl	801b67c <rcl_clock_init>
 80147a8:	4605      	mov	r5, r0
 80147aa:	b918      	cbnz	r0, 80147b4 <rclc_support_init_with_options+0x54>
 80147ac:	4628      	mov	r0, r5
 80147ae:	b003      	add	sp, #12
 80147b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80147b4:	f000 f974 	bl	8014aa0 <rcutils_reset_error>
 80147b8:	4628      	mov	r0, r5
 80147ba:	b003      	add	sp, #12
 80147bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80147c0:	250b      	movs	r5, #11
 80147c2:	4628      	mov	r0, r5
 80147c4:	b003      	add	sp, #12
 80147c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80147ca:	bf00      	nop

080147cc <rclc_node_init_with_options>:
 80147cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80147d0:	b087      	sub	sp, #28
 80147d2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80147d4:	2e00      	cmp	r6, #0
 80147d6:	bf18      	it	ne
 80147d8:	2b00      	cmpne	r3, #0
 80147da:	bf0c      	ite	eq
 80147dc:	f04f 0c01 	moveq.w	ip, #1
 80147e0:	f04f 0c00 	movne.w	ip, #0
 80147e4:	2a00      	cmp	r2, #0
 80147e6:	bf08      	it	eq
 80147e8:	f04c 0c01 	orreq.w	ip, ip, #1
 80147ec:	2900      	cmp	r1, #0
 80147ee:	bf08      	it	eq
 80147f0:	f04c 0c01 	orreq.w	ip, ip, #1
 80147f4:	f1bc 0f00 	cmp.w	ip, #0
 80147f8:	d118      	bne.n	801482c <rclc_node_init_with_options+0x60>
 80147fa:	4604      	mov	r4, r0
 80147fc:	b1b0      	cbz	r0, 801482c <rclc_node_init_with_options+0x60>
 80147fe:	f10d 0910 	add.w	r9, sp, #16
 8014802:	460d      	mov	r5, r1
 8014804:	4698      	mov	r8, r3
 8014806:	4617      	mov	r7, r2
 8014808:	4648      	mov	r0, r9
 801480a:	f7fe fc09 	bl	8013020 <rcl_get_zero_initialized_node>
 801480e:	9600      	str	r6, [sp, #0]
 8014810:	4643      	mov	r3, r8
 8014812:	463a      	mov	r2, r7
 8014814:	e899 0003 	ldmia.w	r9, {r0, r1}
 8014818:	e884 0003 	stmia.w	r4, {r0, r1}
 801481c:	4629      	mov	r1, r5
 801481e:	4620      	mov	r0, r4
 8014820:	f7fe fc08 	bl	8013034 <rcl_node_init>
 8014824:	b930      	cbnz	r0, 8014834 <rclc_node_init_with_options+0x68>
 8014826:	b007      	add	sp, #28
 8014828:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801482c:	200b      	movs	r0, #11
 801482e:	b007      	add	sp, #28
 8014830:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014834:	9003      	str	r0, [sp, #12]
 8014836:	f000 f933 	bl	8014aa0 <rcutils_reset_error>
 801483a:	9803      	ldr	r0, [sp, #12]
 801483c:	b007      	add	sp, #28
 801483e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014842:	bf00      	nop

08014844 <rclc_publisher_init_default>:
 8014844:	2b00      	cmp	r3, #0
 8014846:	bf18      	it	ne
 8014848:	2a00      	cmpne	r2, #0
 801484a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801484e:	4616      	mov	r6, r2
 8014850:	bf0c      	ite	eq
 8014852:	2201      	moveq	r2, #1
 8014854:	2200      	movne	r2, #0
 8014856:	b0a0      	sub	sp, #128	; 0x80
 8014858:	2900      	cmp	r1, #0
 801485a:	bf08      	it	eq
 801485c:	f042 0201 	orreq.w	r2, r2, #1
 8014860:	bb1a      	cbnz	r2, 80148aa <rclc_publisher_init_default+0x66>
 8014862:	4604      	mov	r4, r0
 8014864:	b308      	cbz	r0, 80148aa <rclc_publisher_init_default+0x66>
 8014866:	f10d 0810 	add.w	r8, sp, #16
 801486a:	461f      	mov	r7, r3
 801486c:	460d      	mov	r5, r1
 801486e:	f7fe fd81 	bl	8013374 <rcl_get_zero_initialized_publisher>
 8014872:	6020      	str	r0, [r4, #0]
 8014874:	4640      	mov	r0, r8
 8014876:	f7fe fe1d 	bl	80134b4 <rcl_publisher_get_default_options>
 801487a:	2250      	movs	r2, #80	; 0x50
 801487c:	490d      	ldr	r1, [pc, #52]	; (80148b4 <rclc_publisher_init_default+0x70>)
 801487e:	4640      	mov	r0, r8
 8014880:	f00c f831 	bl	80208e6 <memcpy>
 8014884:	463b      	mov	r3, r7
 8014886:	4632      	mov	r2, r6
 8014888:	4629      	mov	r1, r5
 801488a:	4620      	mov	r0, r4
 801488c:	f8cd 8000 	str.w	r8, [sp]
 8014890:	f7fe fd76 	bl	8013380 <rcl_publisher_init>
 8014894:	b910      	cbnz	r0, 801489c <rclc_publisher_init_default+0x58>
 8014896:	b020      	add	sp, #128	; 0x80
 8014898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801489c:	9003      	str	r0, [sp, #12]
 801489e:	f000 f8ff 	bl	8014aa0 <rcutils_reset_error>
 80148a2:	9803      	ldr	r0, [sp, #12]
 80148a4:	b020      	add	sp, #128	; 0x80
 80148a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148aa:	200b      	movs	r0, #11
 80148ac:	b020      	add	sp, #128	; 0x80
 80148ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148b2:	bf00      	nop
 80148b4:	08024968 	.word	0x08024968

080148b8 <rclc_service_init_default>:
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	bf18      	it	ne
 80148bc:	2a00      	cmpne	r2, #0
 80148be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148c2:	4616      	mov	r6, r2
 80148c4:	bf0c      	ite	eq
 80148c6:	2201      	moveq	r2, #1
 80148c8:	2200      	movne	r2, #0
 80148ca:	b09e      	sub	sp, #120	; 0x78
 80148cc:	2900      	cmp	r1, #0
 80148ce:	bf08      	it	eq
 80148d0:	f042 0201 	orreq.w	r2, r2, #1
 80148d4:	bb1a      	cbnz	r2, 801491e <rclc_service_init_default+0x66>
 80148d6:	4604      	mov	r4, r0
 80148d8:	b308      	cbz	r0, 801491e <rclc_service_init_default+0x66>
 80148da:	f10d 0810 	add.w	r8, sp, #16
 80148de:	461f      	mov	r7, r3
 80148e0:	460d      	mov	r5, r1
 80148e2:	f7fe fe5b 	bl	801359c <rcl_get_zero_initialized_service>
 80148e6:	6020      	str	r0, [r4, #0]
 80148e8:	4640      	mov	r0, r8
 80148ea:	f7fe feef 	bl	80136cc <rcl_service_get_default_options>
 80148ee:	2250      	movs	r2, #80	; 0x50
 80148f0:	490d      	ldr	r1, [pc, #52]	; (8014928 <rclc_service_init_default+0x70>)
 80148f2:	4640      	mov	r0, r8
 80148f4:	f00b fff7 	bl	80208e6 <memcpy>
 80148f8:	463b      	mov	r3, r7
 80148fa:	4632      	mov	r2, r6
 80148fc:	4629      	mov	r1, r5
 80148fe:	4620      	mov	r0, r4
 8014900:	f8cd 8000 	str.w	r8, [sp]
 8014904:	f7fe fe50 	bl	80135a8 <rcl_service_init>
 8014908:	b910      	cbnz	r0, 8014910 <rclc_service_init_default+0x58>
 801490a:	b01e      	add	sp, #120	; 0x78
 801490c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014910:	9003      	str	r0, [sp, #12]
 8014912:	f000 f8c5 	bl	8014aa0 <rcutils_reset_error>
 8014916:	9803      	ldr	r0, [sp, #12]
 8014918:	b01e      	add	sp, #120	; 0x78
 801491a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801491e:	200b      	movs	r0, #11
 8014920:	b01e      	add	sp, #120	; 0x78
 8014922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014926:	bf00      	nop
 8014928:	080249b8 	.word	0x080249b8

0801492c <rclc_subscription_init_default>:
 801492c:	2b00      	cmp	r3, #0
 801492e:	bf18      	it	ne
 8014930:	2a00      	cmpne	r2, #0
 8014932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014936:	4616      	mov	r6, r2
 8014938:	bf0c      	ite	eq
 801493a:	2201      	moveq	r2, #1
 801493c:	2200      	movne	r2, #0
 801493e:	b0a0      	sub	sp, #128	; 0x80
 8014940:	2900      	cmp	r1, #0
 8014942:	bf08      	it	eq
 8014944:	f042 0201 	orreq.w	r2, r2, #1
 8014948:	bb1a      	cbnz	r2, 8014992 <rclc_subscription_init_default+0x66>
 801494a:	4604      	mov	r4, r0
 801494c:	b308      	cbz	r0, 8014992 <rclc_subscription_init_default+0x66>
 801494e:	f10d 0810 	add.w	r8, sp, #16
 8014952:	461f      	mov	r7, r3
 8014954:	460d      	mov	r5, r1
 8014956:	f7fe ff45 	bl	80137e4 <rcl_get_zero_initialized_subscription>
 801495a:	6020      	str	r0, [r4, #0]
 801495c:	4640      	mov	r0, r8
 801495e:	f7fe fff5 	bl	801394c <rcl_subscription_get_default_options>
 8014962:	2250      	movs	r2, #80	; 0x50
 8014964:	490d      	ldr	r1, [pc, #52]	; (801499c <rclc_subscription_init_default+0x70>)
 8014966:	4640      	mov	r0, r8
 8014968:	f00b ffbd 	bl	80208e6 <memcpy>
 801496c:	463b      	mov	r3, r7
 801496e:	4632      	mov	r2, r6
 8014970:	4629      	mov	r1, r5
 8014972:	4620      	mov	r0, r4
 8014974:	f8cd 8000 	str.w	r8, [sp]
 8014978:	f7fe ff3a 	bl	80137f0 <rcl_subscription_init>
 801497c:	b910      	cbnz	r0, 8014984 <rclc_subscription_init_default+0x58>
 801497e:	b020      	add	sp, #128	; 0x80
 8014980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014984:	9003      	str	r0, [sp, #12]
 8014986:	f000 f88b 	bl	8014aa0 <rcutils_reset_error>
 801498a:	9803      	ldr	r0, [sp, #12]
 801498c:	b020      	add	sp, #128	; 0x80
 801498e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014992:	200b      	movs	r0, #11
 8014994:	b020      	add	sp, #128	; 0x80
 8014996:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801499a:	bf00      	nop
 801499c:	08024a08 	.word	0x08024a08

080149a0 <__default_zero_allocate>:
 80149a0:	f00a ba78 	b.w	801ee94 <calloc>

080149a4 <__default_reallocate>:
 80149a4:	f00a bc16 	b.w	801f1d4 <realloc>

080149a8 <__default_deallocate>:
 80149a8:	f00a baf4 	b.w	801ef94 <free>

080149ac <__default_allocate>:
 80149ac:	f00a baea 	b.w	801ef84 <malloc>

080149b0 <rcutils_get_zero_initialized_allocator>:
 80149b0:	b510      	push	{r4, lr}
 80149b2:	4c05      	ldr	r4, [pc, #20]	; (80149c8 <rcutils_get_zero_initialized_allocator+0x18>)
 80149b4:	4686      	mov	lr, r0
 80149b6:	4684      	mov	ip, r0
 80149b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80149ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80149be:	6823      	ldr	r3, [r4, #0]
 80149c0:	4670      	mov	r0, lr
 80149c2:	f8cc 3000 	str.w	r3, [ip]
 80149c6:	bd10      	pop	{r4, pc}
 80149c8:	08024a58 	.word	0x08024a58

080149cc <rcutils_set_default_allocator>:
 80149cc:	b1a8      	cbz	r0, 80149fa <rcutils_set_default_allocator+0x2e>
 80149ce:	6802      	ldr	r2, [r0, #0]
 80149d0:	b1a2      	cbz	r2, 80149fc <rcutils_set_default_allocator+0x30>
 80149d2:	6841      	ldr	r1, [r0, #4]
 80149d4:	b1a1      	cbz	r1, 8014a00 <rcutils_set_default_allocator+0x34>
 80149d6:	b410      	push	{r4}
 80149d8:	68c4      	ldr	r4, [r0, #12]
 80149da:	b164      	cbz	r4, 80149f6 <rcutils_set_default_allocator+0x2a>
 80149dc:	6880      	ldr	r0, [r0, #8]
 80149de:	b138      	cbz	r0, 80149f0 <rcutils_set_default_allocator+0x24>
 80149e0:	4b08      	ldr	r3, [pc, #32]	; (8014a04 <rcutils_set_default_allocator+0x38>)
 80149e2:	601a      	str	r2, [r3, #0]
 80149e4:	2200      	movs	r2, #0
 80149e6:	e9c3 1001 	strd	r1, r0, [r3, #4]
 80149ea:	2001      	movs	r0, #1
 80149ec:	e9c3 4203 	strd	r4, r2, [r3, #12]
 80149f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80149f4:	4770      	bx	lr
 80149f6:	4620      	mov	r0, r4
 80149f8:	e7fa      	b.n	80149f0 <rcutils_set_default_allocator+0x24>
 80149fa:	4770      	bx	lr
 80149fc:	4610      	mov	r0, r2
 80149fe:	4770      	bx	lr
 8014a00:	4608      	mov	r0, r1
 8014a02:	4770      	bx	lr
 8014a04:	200008e0 	.word	0x200008e0

08014a08 <rcutils_get_default_allocator>:
 8014a08:	b510      	push	{r4, lr}
 8014a0a:	4c05      	ldr	r4, [pc, #20]	; (8014a20 <rcutils_get_default_allocator+0x18>)
 8014a0c:	4686      	mov	lr, r0
 8014a0e:	4684      	mov	ip, r0
 8014a10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014a12:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a16:	6823      	ldr	r3, [r4, #0]
 8014a18:	4670      	mov	r0, lr
 8014a1a:	f8cc 3000 	str.w	r3, [ip]
 8014a1e:	bd10      	pop	{r4, pc}
 8014a20:	200008e0 	.word	0x200008e0

08014a24 <rcutils_allocator_is_valid>:
 8014a24:	b158      	cbz	r0, 8014a3e <rcutils_allocator_is_valid+0x1a>
 8014a26:	6803      	ldr	r3, [r0, #0]
 8014a28:	b143      	cbz	r3, 8014a3c <rcutils_allocator_is_valid+0x18>
 8014a2a:	6843      	ldr	r3, [r0, #4]
 8014a2c:	b133      	cbz	r3, 8014a3c <rcutils_allocator_is_valid+0x18>
 8014a2e:	68c3      	ldr	r3, [r0, #12]
 8014a30:	b123      	cbz	r3, 8014a3c <rcutils_allocator_is_valid+0x18>
 8014a32:	6880      	ldr	r0, [r0, #8]
 8014a34:	3800      	subs	r0, #0
 8014a36:	bf18      	it	ne
 8014a38:	2001      	movne	r0, #1
 8014a3a:	4770      	bx	lr
 8014a3c:	4618      	mov	r0, r3
 8014a3e:	4770      	bx	lr

08014a40 <rcutils_get_env>:
 8014a40:	b168      	cbz	r0, 8014a5e <rcutils_get_env+0x1e>
 8014a42:	b510      	push	{r4, lr}
 8014a44:	460c      	mov	r4, r1
 8014a46:	b129      	cbz	r1, 8014a54 <rcutils_get_env+0x14>
 8014a48:	f00a fa54 	bl	801eef4 <getenv>
 8014a4c:	b120      	cbz	r0, 8014a58 <rcutils_get_env+0x18>
 8014a4e:	6020      	str	r0, [r4, #0]
 8014a50:	2000      	movs	r0, #0
 8014a52:	bd10      	pop	{r4, pc}
 8014a54:	4803      	ldr	r0, [pc, #12]	; (8014a64 <rcutils_get_env+0x24>)
 8014a56:	bd10      	pop	{r4, pc}
 8014a58:	4b03      	ldr	r3, [pc, #12]	; (8014a68 <rcutils_get_env+0x28>)
 8014a5a:	6023      	str	r3, [r4, #0]
 8014a5c:	bd10      	pop	{r4, pc}
 8014a5e:	4803      	ldr	r0, [pc, #12]	; (8014a6c <rcutils_get_env+0x2c>)
 8014a60:	4770      	bx	lr
 8014a62:	bf00      	nop
 8014a64:	08024a88 	.word	0x08024a88
 8014a68:	08024e40 	.word	0x08024e40
 8014a6c:	08024a6c 	.word	0x08024a6c

08014a70 <rcutils_get_error_string>:
 8014a70:	4b06      	ldr	r3, [pc, #24]	; (8014a8c <rcutils_get_error_string+0x1c>)
 8014a72:	781b      	ldrb	r3, [r3, #0]
 8014a74:	b13b      	cbz	r3, 8014a86 <rcutils_get_error_string+0x16>
 8014a76:	4b06      	ldr	r3, [pc, #24]	; (8014a90 <rcutils_get_error_string+0x20>)
 8014a78:	781a      	ldrb	r2, [r3, #0]
 8014a7a:	b90a      	cbnz	r2, 8014a80 <rcutils_get_error_string+0x10>
 8014a7c:	2201      	movs	r2, #1
 8014a7e:	701a      	strb	r2, [r3, #0]
 8014a80:	4b04      	ldr	r3, [pc, #16]	; (8014a94 <rcutils_get_error_string+0x24>)
 8014a82:	7818      	ldrb	r0, [r3, #0]
 8014a84:	4770      	bx	lr
 8014a86:	4b04      	ldr	r3, [pc, #16]	; (8014a98 <rcutils_get_error_string+0x28>)
 8014a88:	7818      	ldrb	r0, [r3, #0]
 8014a8a:	4770      	bx	lr
 8014a8c:	20012368 	.word	0x20012368
 8014a90:	20012381 	.word	0x20012381
 8014a94:	20012380 	.word	0x20012380
 8014a98:	08024108 	.word	0x08024108
 8014a9c:	00000000 	.word	0x00000000

08014aa0 <rcutils_reset_error>:
 8014aa0:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8014ac0 <rcutils_reset_error+0x20>
 8014aa4:	2300      	movs	r3, #0
 8014aa6:	4a08      	ldr	r2, [pc, #32]	; (8014ac8 <rcutils_reset_error+0x28>)
 8014aa8:	4808      	ldr	r0, [pc, #32]	; (8014acc <rcutils_reset_error+0x2c>)
 8014aaa:	8013      	strh	r3, [r2, #0]
 8014aac:	4908      	ldr	r1, [pc, #32]	; (8014ad0 <rcutils_reset_error+0x30>)
 8014aae:	7003      	strb	r3, [r0, #0]
 8014ab0:	700b      	strb	r3, [r1, #0]
 8014ab2:	ed82 7b02 	vstr	d7, [r2, #8]
 8014ab6:	4a07      	ldr	r2, [pc, #28]	; (8014ad4 <rcutils_reset_error+0x34>)
 8014ab8:	7013      	strb	r3, [r2, #0]
 8014aba:	4770      	bx	lr
 8014abc:	f3af 8000 	nop.w
	...
 8014ac8:	20012370 	.word	0x20012370
 8014acc:	20012381 	.word	0x20012381
 8014ad0:	20012380 	.word	0x20012380
 8014ad4:	20012368 	.word	0x20012368

08014ad8 <rcutils_format_string_limit>:
 8014ad8:	b40f      	push	{r0, r1, r2, r3}
 8014ada:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014adc:	b083      	sub	sp, #12
 8014ade:	ac08      	add	r4, sp, #32
 8014ae0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8014ae2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8014ae6:	b326      	cbz	r6, 8014b32 <rcutils_format_string_limit+0x5a>
 8014ae8:	a808      	add	r0, sp, #32
 8014aea:	f7ff ff9b 	bl	8014a24 <rcutils_allocator_is_valid>
 8014aee:	b300      	cbz	r0, 8014b32 <rcutils_format_string_limit+0x5a>
 8014af0:	2100      	movs	r1, #0
 8014af2:	ab0f      	add	r3, sp, #60	; 0x3c
 8014af4:	4632      	mov	r2, r6
 8014af6:	4608      	mov	r0, r1
 8014af8:	e9cd 3300 	strd	r3, r3, [sp]
 8014afc:	f000 f906 	bl	8014d0c <rcutils_vsnprintf>
 8014b00:	1c43      	adds	r3, r0, #1
 8014b02:	4605      	mov	r5, r0
 8014b04:	d015      	beq.n	8014b32 <rcutils_format_string_limit+0x5a>
 8014b06:	1c47      	adds	r7, r0, #1
 8014b08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014b0a:	429f      	cmp	r7, r3
 8014b0c:	d901      	bls.n	8014b12 <rcutils_format_string_limit+0x3a>
 8014b0e:	1e5d      	subs	r5, r3, #1
 8014b10:	461f      	mov	r7, r3
 8014b12:	9b08      	ldr	r3, [sp, #32]
 8014b14:	4638      	mov	r0, r7
 8014b16:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014b18:	4798      	blx	r3
 8014b1a:	4604      	mov	r4, r0
 8014b1c:	b148      	cbz	r0, 8014b32 <rcutils_format_string_limit+0x5a>
 8014b1e:	4632      	mov	r2, r6
 8014b20:	4639      	mov	r1, r7
 8014b22:	9b01      	ldr	r3, [sp, #4]
 8014b24:	f000 f8f2 	bl	8014d0c <rcutils_vsnprintf>
 8014b28:	2800      	cmp	r0, #0
 8014b2a:	db09      	blt.n	8014b40 <rcutils_format_string_limit+0x68>
 8014b2c:	2300      	movs	r3, #0
 8014b2e:	5563      	strb	r3, [r4, r5]
 8014b30:	e000      	b.n	8014b34 <rcutils_format_string_limit+0x5c>
 8014b32:	2400      	movs	r4, #0
 8014b34:	4620      	mov	r0, r4
 8014b36:	b003      	add	sp, #12
 8014b38:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014b3c:	b004      	add	sp, #16
 8014b3e:	4770      	bx	lr
 8014b40:	4620      	mov	r0, r4
 8014b42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b44:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014b46:	2400      	movs	r4, #0
 8014b48:	4798      	blx	r3
 8014b4a:	e7f3      	b.n	8014b34 <rcutils_format_string_limit+0x5c>

08014b4c <rcutils_repl_str>:
 8014b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b50:	ed2d 8b02 	vpush	{d8}
 8014b54:	b087      	sub	sp, #28
 8014b56:	2600      	movs	r6, #0
 8014b58:	4680      	mov	r8, r0
 8014b5a:	468a      	mov	sl, r1
 8014b5c:	9000      	str	r0, [sp, #0]
 8014b5e:	4608      	mov	r0, r1
 8014b60:	ee08 2a10 	vmov	s16, r2
 8014b64:	4699      	mov	r9, r3
 8014b66:	2510      	movs	r5, #16
 8014b68:	f7eb fbca 	bl	8000300 <strlen>
 8014b6c:	4637      	mov	r7, r6
 8014b6e:	46b3      	mov	fp, r6
 8014b70:	9001      	str	r0, [sp, #4]
 8014b72:	e01e      	b.n	8014bb2 <rcutils_repl_str+0x66>
 8014b74:	f10b 0b01 	add.w	fp, fp, #1
 8014b78:	9b01      	ldr	r3, [sp, #4]
 8014b7a:	455e      	cmp	r6, fp
 8014b7c:	eb04 0803 	add.w	r8, r4, r3
 8014b80:	d211      	bcs.n	8014ba6 <rcutils_repl_str+0x5a>
 8014b82:	442e      	add	r6, r5
 8014b84:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8014b88:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8014b8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014b90:	00b1      	lsls	r1, r6, #2
 8014b92:	4798      	blx	r3
 8014b94:	2800      	cmp	r0, #0
 8014b96:	f000 8088 	beq.w	8014caa <rcutils_repl_str+0x15e>
 8014b9a:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8014b9e:	4607      	mov	r7, r0
 8014ba0:	bf28      	it	cs
 8014ba2:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 8014ba6:	9a00      	ldr	r2, [sp, #0]
 8014ba8:	eb07 038b 	add.w	r3, r7, fp, lsl #2
 8014bac:	1aa4      	subs	r4, r4, r2
 8014bae:	f843 4c04 	str.w	r4, [r3, #-4]
 8014bb2:	4651      	mov	r1, sl
 8014bb4:	4640      	mov	r0, r8
 8014bb6:	f00b fdf0 	bl	802079a <strstr>
 8014bba:	4604      	mov	r4, r0
 8014bbc:	4638      	mov	r0, r7
 8014bbe:	2c00      	cmp	r4, #0
 8014bc0:	d1d8      	bne.n	8014b74 <rcutils_repl_str+0x28>
 8014bc2:	4640      	mov	r0, r8
 8014bc4:	f7eb fb9c 	bl	8000300 <strlen>
 8014bc8:	9b00      	ldr	r3, [sp, #0]
 8014bca:	eba8 0803 	sub.w	r8, r8, r3
 8014bce:	eb08 0400 	add.w	r4, r8, r0
 8014bd2:	9402      	str	r4, [sp, #8]
 8014bd4:	f1bb 0f00 	cmp.w	fp, #0
 8014bd8:	d045      	beq.n	8014c66 <rcutils_repl_str+0x11a>
 8014bda:	ee18 0a10 	vmov	r0, s16
 8014bde:	f7eb fb8f 	bl	8000300 <strlen>
 8014be2:	9a01      	ldr	r2, [sp, #4]
 8014be4:	4606      	mov	r6, r0
 8014be6:	f8d9 3000 	ldr.w	r3, [r9]
 8014bea:	1a82      	subs	r2, r0, r2
 8014bec:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8014bf0:	fb0b 4202 	mla	r2, fp, r2, r4
 8014bf4:	1c50      	adds	r0, r2, #1
 8014bf6:	9205      	str	r2, [sp, #20]
 8014bf8:	4798      	blx	r3
 8014bfa:	4682      	mov	sl, r0
 8014bfc:	2800      	cmp	r0, #0
 8014bfe:	d054      	beq.n	8014caa <rcutils_repl_str+0x15e>
 8014c00:	683a      	ldr	r2, [r7, #0]
 8014c02:	463d      	mov	r5, r7
 8014c04:	9900      	ldr	r1, [sp, #0]
 8014c06:	2401      	movs	r4, #1
 8014c08:	f00b fe6d 	bl	80208e6 <memcpy>
 8014c0c:	683b      	ldr	r3, [r7, #0]
 8014c0e:	e9cd 7a03 	strd	r7, sl, [sp, #12]
 8014c12:	eb0a 0803 	add.w	r8, sl, r3
 8014c16:	ee18 7a10 	vmov	r7, s16
 8014c1a:	f8dd a000 	ldr.w	sl, [sp]
 8014c1e:	f8cd 9000 	str.w	r9, [sp]
 8014c22:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8014c26:	4632      	mov	r2, r6
 8014c28:	4639      	mov	r1, r7
 8014c2a:	4640      	mov	r0, r8
 8014c2c:	44b0      	add	r8, r6
 8014c2e:	f00b fe5a 	bl	80208e6 <memcpy>
 8014c32:	f855 2b04 	ldr.w	r2, [r5], #4
 8014c36:	45a3      	cmp	fp, r4
 8014c38:	444a      	add	r2, r9
 8014c3a:	eb0a 0102 	add.w	r1, sl, r2
 8014c3e:	d02a      	beq.n	8014c96 <rcutils_repl_str+0x14a>
 8014c40:	6828      	ldr	r0, [r5, #0]
 8014c42:	1a82      	subs	r2, r0, r2
 8014c44:	4640      	mov	r0, r8
 8014c46:	4490      	add	r8, r2
 8014c48:	f00b fe4d 	bl	80208e6 <memcpy>
 8014c4c:	1c62      	adds	r2, r4, #1
 8014c4e:	45a3      	cmp	fp, r4
 8014c50:	4614      	mov	r4, r2
 8014c52:	d8e8      	bhi.n	8014c26 <rcutils_repl_str+0xda>
 8014c54:	f8dd 9000 	ldr.w	r9, [sp]
 8014c58:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 8014c5c:	2300      	movs	r3, #0
 8014c5e:	9a05      	ldr	r2, [sp, #20]
 8014c60:	f80a 3002 	strb.w	r3, [sl, r2]
 8014c64:	e00b      	b.n	8014c7e <rcutils_repl_str+0x132>
 8014c66:	4620      	mov	r0, r4
 8014c68:	f8d9 3000 	ldr.w	r3, [r9]
 8014c6c:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8014c70:	3001      	adds	r0, #1
 8014c72:	4798      	blx	r3
 8014c74:	4682      	mov	sl, r0
 8014c76:	b110      	cbz	r0, 8014c7e <rcutils_repl_str+0x132>
 8014c78:	9900      	ldr	r1, [sp, #0]
 8014c7a:	f00b fe2c 	bl	80208d6 <strcpy>
 8014c7e:	4638      	mov	r0, r7
 8014c80:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014c84:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8014c88:	4798      	blx	r3
 8014c8a:	4650      	mov	r0, sl
 8014c8c:	b007      	add	sp, #28
 8014c8e:	ecbd 8b02 	vpop	{d8}
 8014c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c96:	9b02      	ldr	r3, [sp, #8]
 8014c98:	4640      	mov	r0, r8
 8014c9a:	f8dd 9000 	ldr.w	r9, [sp]
 8014c9e:	1a9a      	subs	r2, r3, r2
 8014ca0:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 8014ca4:	f00b fe1f 	bl	80208e6 <memcpy>
 8014ca8:	e7d8      	b.n	8014c5c <rcutils_repl_str+0x110>
 8014caa:	f04f 0a00 	mov.w	sl, #0
 8014cae:	e7e6      	b.n	8014c7e <rcutils_repl_str+0x132>

08014cb0 <rcutils_snprintf>:
 8014cb0:	b40c      	push	{r2, r3}
 8014cb2:	b530      	push	{r4, r5, lr}
 8014cb4:	b083      	sub	sp, #12
 8014cb6:	ab06      	add	r3, sp, #24
 8014cb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8014cbc:	9301      	str	r3, [sp, #4]
 8014cbe:	b1e2      	cbz	r2, 8014cfa <rcutils_snprintf+0x4a>
 8014cc0:	fab0 f480 	clz	r4, r0
 8014cc4:	fab1 f581 	clz	r5, r1
 8014cc8:	ea50 0c01 	orrs.w	ip, r0, r1
 8014ccc:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8014cd0:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8014cd4:	d008      	beq.n	8014ce8 <rcutils_snprintf+0x38>
 8014cd6:	b984      	cbnz	r4, 8014cfa <rcutils_snprintf+0x4a>
 8014cd8:	b97d      	cbnz	r5, 8014cfa <rcutils_snprintf+0x4a>
 8014cda:	f00b fc69 	bl	80205b0 <vsniprintf>
 8014cde:	b003      	add	sp, #12
 8014ce0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014ce4:	b002      	add	sp, #8
 8014ce6:	4770      	bx	lr
 8014ce8:	4661      	mov	r1, ip
 8014cea:	4660      	mov	r0, ip
 8014cec:	f00b fc60 	bl	80205b0 <vsniprintf>
 8014cf0:	b003      	add	sp, #12
 8014cf2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014cf6:	b002      	add	sp, #8
 8014cf8:	4770      	bx	lr
 8014cfa:	f00b fdbf 	bl	802087c <__errno>
 8014cfe:	2216      	movs	r2, #22
 8014d00:	4603      	mov	r3, r0
 8014d02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014d06:	601a      	str	r2, [r3, #0]
 8014d08:	e7e9      	b.n	8014cde <rcutils_snprintf+0x2e>
 8014d0a:	bf00      	nop

08014d0c <rcutils_vsnprintf>:
 8014d0c:	b570      	push	{r4, r5, r6, lr}
 8014d0e:	b1b2      	cbz	r2, 8014d3e <rcutils_vsnprintf+0x32>
 8014d10:	fab0 f480 	clz	r4, r0
 8014d14:	fab1 f581 	clz	r5, r1
 8014d18:	ea50 0c01 	orrs.w	ip, r0, r1
 8014d1c:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8014d20:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8014d24:	d005      	beq.n	8014d32 <rcutils_vsnprintf+0x26>
 8014d26:	b954      	cbnz	r4, 8014d3e <rcutils_vsnprintf+0x32>
 8014d28:	b94d      	cbnz	r5, 8014d3e <rcutils_vsnprintf+0x32>
 8014d2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014d2e:	f00b bc3f 	b.w	80205b0 <vsniprintf>
 8014d32:	4661      	mov	r1, ip
 8014d34:	4660      	mov	r0, ip
 8014d36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014d3a:	f00b bc39 	b.w	80205b0 <vsniprintf>
 8014d3e:	f00b fd9d 	bl	802087c <__errno>
 8014d42:	2316      	movs	r3, #22
 8014d44:	6003      	str	r3, [r0, #0]
 8014d46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014d4a:	bd70      	pop	{r4, r5, r6, pc}

08014d4c <rcutils_strdup>:
 8014d4c:	b084      	sub	sp, #16
 8014d4e:	b570      	push	{r4, r5, r6, lr}
 8014d50:	b082      	sub	sp, #8
 8014d52:	4605      	mov	r5, r0
 8014d54:	ac07      	add	r4, sp, #28
 8014d56:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8014d5a:	b1b0      	cbz	r0, 8014d8a <rcutils_strdup+0x3e>
 8014d5c:	f7eb fad0 	bl	8000300 <strlen>
 8014d60:	1c42      	adds	r2, r0, #1
 8014d62:	9b07      	ldr	r3, [sp, #28]
 8014d64:	4606      	mov	r6, r0
 8014d66:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014d68:	4610      	mov	r0, r2
 8014d6a:	9201      	str	r2, [sp, #4]
 8014d6c:	4798      	blx	r3
 8014d6e:	4604      	mov	r4, r0
 8014d70:	b128      	cbz	r0, 8014d7e <rcutils_strdup+0x32>
 8014d72:	9a01      	ldr	r2, [sp, #4]
 8014d74:	4629      	mov	r1, r5
 8014d76:	f00b fdb6 	bl	80208e6 <memcpy>
 8014d7a:	2300      	movs	r3, #0
 8014d7c:	55a3      	strb	r3, [r4, r6]
 8014d7e:	4620      	mov	r0, r4
 8014d80:	b002      	add	sp, #8
 8014d82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014d86:	b004      	add	sp, #16
 8014d88:	4770      	bx	lr
 8014d8a:	4604      	mov	r4, r0
 8014d8c:	e7f7      	b.n	8014d7e <rcutils_strdup+0x32>
 8014d8e:	bf00      	nop

08014d90 <rcutils_strndup>:
 8014d90:	b082      	sub	sp, #8
 8014d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d94:	ac06      	add	r4, sp, #24
 8014d96:	4605      	mov	r5, r0
 8014d98:	e884 000c 	stmia.w	r4, {r2, r3}
 8014d9c:	b188      	cbz	r0, 8014dc2 <rcutils_strndup+0x32>
 8014d9e:	1c4f      	adds	r7, r1, #1
 8014da0:	460e      	mov	r6, r1
 8014da2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8014da4:	4638      	mov	r0, r7
 8014da6:	4790      	blx	r2
 8014da8:	4604      	mov	r4, r0
 8014daa:	b128      	cbz	r0, 8014db8 <rcutils_strndup+0x28>
 8014dac:	463a      	mov	r2, r7
 8014dae:	4629      	mov	r1, r5
 8014db0:	f00b fd99 	bl	80208e6 <memcpy>
 8014db4:	2300      	movs	r3, #0
 8014db6:	55a3      	strb	r3, [r4, r6]
 8014db8:	4620      	mov	r0, r4
 8014dba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014dbe:	b002      	add	sp, #8
 8014dc0:	4770      	bx	lr
 8014dc2:	4604      	mov	r4, r0
 8014dc4:	e7f8      	b.n	8014db8 <rcutils_strndup+0x28>
 8014dc6:	bf00      	nop

08014dc8 <rcutils_system_time_now>:
 8014dc8:	b300      	cbz	r0, 8014e0c <rcutils_system_time_now+0x44>
 8014dca:	b570      	push	{r4, r5, r6, lr}
 8014dcc:	b084      	sub	sp, #16
 8014dce:	4604      	mov	r4, r0
 8014dd0:	2001      	movs	r0, #1
 8014dd2:	4669      	mov	r1, sp
 8014dd4:	f7ee f9fc 	bl	80031d0 <clock_gettime>
 8014dd8:	e9dd 3100 	ldrd	r3, r1, [sp]
 8014ddc:	2900      	cmp	r1, #0
 8014dde:	db12      	blt.n	8014e06 <rcutils_system_time_now+0x3e>
 8014de0:	ea53 0201 	orrs.w	r2, r3, r1
 8014de4:	9d02      	ldr	r5, [sp, #8]
 8014de6:	d101      	bne.n	8014dec <rcutils_system_time_now+0x24>
 8014de8:	2d00      	cmp	r5, #0
 8014dea:	db0c      	blt.n	8014e06 <rcutils_system_time_now+0x3e>
 8014dec:	4e08      	ldr	r6, [pc, #32]	; (8014e10 <rcutils_system_time_now+0x48>)
 8014dee:	2000      	movs	r0, #0
 8014df0:	fba3 3206 	umull	r3, r2, r3, r6
 8014df4:	195b      	adds	r3, r3, r5
 8014df6:	fb06 2201 	mla	r2, r6, r1, r2
 8014dfa:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8014dfe:	e9c4 3200 	strd	r3, r2, [r4]
 8014e02:	b004      	add	sp, #16
 8014e04:	bd70      	pop	{r4, r5, r6, pc}
 8014e06:	2002      	movs	r0, #2
 8014e08:	b004      	add	sp, #16
 8014e0a:	bd70      	pop	{r4, r5, r6, pc}
 8014e0c:	200b      	movs	r0, #11
 8014e0e:	4770      	bx	lr
 8014e10:	3b9aca00 	.word	0x3b9aca00

08014e14 <rcutils_steady_time_now>:
 8014e14:	b300      	cbz	r0, 8014e58 <rcutils_steady_time_now+0x44>
 8014e16:	b570      	push	{r4, r5, r6, lr}
 8014e18:	b084      	sub	sp, #16
 8014e1a:	4604      	mov	r4, r0
 8014e1c:	2000      	movs	r0, #0
 8014e1e:	4669      	mov	r1, sp
 8014e20:	f7ee f9d6 	bl	80031d0 <clock_gettime>
 8014e24:	e9dd 3100 	ldrd	r3, r1, [sp]
 8014e28:	2900      	cmp	r1, #0
 8014e2a:	db12      	blt.n	8014e52 <rcutils_steady_time_now+0x3e>
 8014e2c:	ea53 0201 	orrs.w	r2, r3, r1
 8014e30:	9d02      	ldr	r5, [sp, #8]
 8014e32:	d101      	bne.n	8014e38 <rcutils_steady_time_now+0x24>
 8014e34:	2d00      	cmp	r5, #0
 8014e36:	db0c      	blt.n	8014e52 <rcutils_steady_time_now+0x3e>
 8014e38:	4e08      	ldr	r6, [pc, #32]	; (8014e5c <rcutils_steady_time_now+0x48>)
 8014e3a:	2000      	movs	r0, #0
 8014e3c:	fba3 3206 	umull	r3, r2, r3, r6
 8014e40:	195b      	adds	r3, r3, r5
 8014e42:	fb06 2201 	mla	r2, r6, r1, r2
 8014e46:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8014e4a:	e9c4 3200 	strd	r3, r2, [r4]
 8014e4e:	b004      	add	sp, #16
 8014e50:	bd70      	pop	{r4, r5, r6, pc}
 8014e52:	2002      	movs	r0, #2
 8014e54:	b004      	add	sp, #16
 8014e56:	bd70      	pop	{r4, r5, r6, pc}
 8014e58:	200b      	movs	r0, #11
 8014e5a:	4770      	bx	lr
 8014e5c:	3b9aca00 	.word	0x3b9aca00

08014e60 <rmw_get_zero_initialized_init_options>:
 8014e60:	b510      	push	{r4, lr}
 8014e62:	4604      	mov	r4, r0
 8014e64:	2238      	movs	r2, #56	; 0x38
 8014e66:	2100      	movs	r1, #0
 8014e68:	f00b fc70 	bl	802074c <memset>
 8014e6c:	f104 0010 	add.w	r0, r4, #16
 8014e70:	f000 f80a 	bl	8014e88 <rmw_get_default_security_options>
 8014e74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014e78:	4620      	mov	r0, r4
 8014e7a:	60e3      	str	r3, [r4, #12]
 8014e7c:	bd10      	pop	{r4, pc}
 8014e7e:	bf00      	nop

08014e80 <rmw_get_default_publisher_options>:
 8014e80:	2200      	movs	r2, #0
 8014e82:	6002      	str	r2, [r0, #0]
 8014e84:	7102      	strb	r2, [r0, #4]
 8014e86:	4770      	bx	lr

08014e88 <rmw_get_default_security_options>:
 8014e88:	2200      	movs	r2, #0
 8014e8a:	7002      	strb	r2, [r0, #0]
 8014e8c:	6042      	str	r2, [r0, #4]
 8014e8e:	4770      	bx	lr

08014e90 <rmw_subscription_content_filter_options_fini>:
 8014e90:	b1b0      	cbz	r0, 8014ec0 <rmw_subscription_content_filter_options_fini+0x30>
 8014e92:	b538      	push	{r3, r4, r5, lr}
 8014e94:	4604      	mov	r4, r0
 8014e96:	4608      	mov	r0, r1
 8014e98:	460d      	mov	r5, r1
 8014e9a:	f7ff fdc3 	bl	8014a24 <rcutils_allocator_is_valid>
 8014e9e:	b168      	cbz	r0, 8014ebc <rmw_subscription_content_filter_options_fini+0x2c>
 8014ea0:	6820      	ldr	r0, [r4, #0]
 8014ea2:	b120      	cbz	r0, 8014eae <rmw_subscription_content_filter_options_fini+0x1e>
 8014ea4:	686b      	ldr	r3, [r5, #4]
 8014ea6:	6929      	ldr	r1, [r5, #16]
 8014ea8:	4798      	blx	r3
 8014eaa:	2300      	movs	r3, #0
 8014eac:	6023      	str	r3, [r4, #0]
 8014eae:	1d20      	adds	r0, r4, #4
 8014eb0:	f008 fa06 	bl	801d2c0 <rcutils_string_array_fini>
 8014eb4:	3800      	subs	r0, #0
 8014eb6:	bf18      	it	ne
 8014eb8:	2001      	movne	r0, #1
 8014eba:	bd38      	pop	{r3, r4, r5, pc}
 8014ebc:	200b      	movs	r0, #11
 8014ebe:	bd38      	pop	{r3, r4, r5, pc}
 8014ec0:	200b      	movs	r0, #11
 8014ec2:	4770      	bx	lr

08014ec4 <rmw_get_default_subscription_options>:
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	e9c0 2200 	strd	r2, r2, [r0]
 8014eca:	6082      	str	r2, [r0, #8]
 8014ecc:	4770      	bx	lr
 8014ece:	bf00      	nop

08014ed0 <rmw_get_zero_initialized_message_info>:
 8014ed0:	b510      	push	{r4, lr}
 8014ed2:	4604      	mov	r4, r0
 8014ed4:	2240      	movs	r2, #64	; 0x40
 8014ed6:	2100      	movs	r1, #0
 8014ed8:	f00b fc38 	bl	802074c <memset>
 8014edc:	4620      	mov	r0, r4
 8014ede:	bd10      	pop	{r4, pc}

08014ee0 <rmw_validate_namespace_with_size>:
 8014ee0:	2800      	cmp	r0, #0
 8014ee2:	d043      	beq.n	8014f6c <rmw_validate_namespace_with_size+0x8c>
 8014ee4:	b570      	push	{r4, r5, r6, lr}
 8014ee6:	4614      	mov	r4, r2
 8014ee8:	b0c2      	sub	sp, #264	; 0x108
 8014eea:	b32a      	cbz	r2, 8014f38 <rmw_validate_namespace_with_size+0x58>
 8014eec:	2901      	cmp	r1, #1
 8014eee:	460d      	mov	r5, r1
 8014ef0:	461e      	mov	r6, r3
 8014ef2:	d102      	bne.n	8014efa <rmw_validate_namespace_with_size+0x1a>
 8014ef4:	7803      	ldrb	r3, [r0, #0]
 8014ef6:	2b2f      	cmp	r3, #47	; 0x2f
 8014ef8:	d012      	beq.n	8014f20 <rmw_validate_namespace_with_size+0x40>
 8014efa:	aa01      	add	r2, sp, #4
 8014efc:	4669      	mov	r1, sp
 8014efe:	f008 fbd3 	bl	801d6a8 <rmw_validate_full_topic_name>
 8014f02:	b980      	cbnz	r0, 8014f26 <rmw_validate_namespace_with_size+0x46>
 8014f04:	9a00      	ldr	r2, [sp, #0]
 8014f06:	b14a      	cbz	r2, 8014f1c <rmw_validate_namespace_with_size+0x3c>
 8014f08:	2a07      	cmp	r2, #7
 8014f0a:	d007      	beq.n	8014f1c <rmw_validate_namespace_with_size+0x3c>
 8014f0c:	1e53      	subs	r3, r2, #1
 8014f0e:	2b05      	cmp	r3, #5
 8014f10:	d82e      	bhi.n	8014f70 <rmw_validate_namespace_with_size+0x90>
 8014f12:	e8df f003 	tbb	[pc, r3]
 8014f16:	1f1c      	.short	0x1f1c
 8014f18:	14282522 	.word	0x14282522
 8014f1c:	2df5      	cmp	r5, #245	; 0xf5
 8014f1e:	d804      	bhi.n	8014f2a <rmw_validate_namespace_with_size+0x4a>
 8014f20:	2300      	movs	r3, #0
 8014f22:	4618      	mov	r0, r3
 8014f24:	6023      	str	r3, [r4, #0]
 8014f26:	b042      	add	sp, #264	; 0x108
 8014f28:	bd70      	pop	{r4, r5, r6, pc}
 8014f2a:	2307      	movs	r3, #7
 8014f2c:	6023      	str	r3, [r4, #0]
 8014f2e:	2e00      	cmp	r6, #0
 8014f30:	d0f9      	beq.n	8014f26 <rmw_validate_namespace_with_size+0x46>
 8014f32:	23f4      	movs	r3, #244	; 0xf4
 8014f34:	6033      	str	r3, [r6, #0]
 8014f36:	e7f6      	b.n	8014f26 <rmw_validate_namespace_with_size+0x46>
 8014f38:	200b      	movs	r0, #11
 8014f3a:	b042      	add	sp, #264	; 0x108
 8014f3c:	bd70      	pop	{r4, r5, r6, pc}
 8014f3e:	2306      	movs	r3, #6
 8014f40:	6023      	str	r3, [r4, #0]
 8014f42:	2e00      	cmp	r6, #0
 8014f44:	d0ef      	beq.n	8014f26 <rmw_validate_namespace_with_size+0x46>
 8014f46:	9b01      	ldr	r3, [sp, #4]
 8014f48:	6033      	str	r3, [r6, #0]
 8014f4a:	b042      	add	sp, #264	; 0x108
 8014f4c:	bd70      	pop	{r4, r5, r6, pc}
 8014f4e:	2301      	movs	r3, #1
 8014f50:	6023      	str	r3, [r4, #0]
 8014f52:	e7f6      	b.n	8014f42 <rmw_validate_namespace_with_size+0x62>
 8014f54:	2302      	movs	r3, #2
 8014f56:	6023      	str	r3, [r4, #0]
 8014f58:	e7f3      	b.n	8014f42 <rmw_validate_namespace_with_size+0x62>
 8014f5a:	2303      	movs	r3, #3
 8014f5c:	6023      	str	r3, [r4, #0]
 8014f5e:	e7f0      	b.n	8014f42 <rmw_validate_namespace_with_size+0x62>
 8014f60:	2304      	movs	r3, #4
 8014f62:	6023      	str	r3, [r4, #0]
 8014f64:	e7ed      	b.n	8014f42 <rmw_validate_namespace_with_size+0x62>
 8014f66:	2305      	movs	r3, #5
 8014f68:	6023      	str	r3, [r4, #0]
 8014f6a:	e7ea      	b.n	8014f42 <rmw_validate_namespace_with_size+0x62>
 8014f6c:	200b      	movs	r0, #11
 8014f6e:	4770      	bx	lr
 8014f70:	4613      	mov	r3, r2
 8014f72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8014f76:	4a03      	ldr	r2, [pc, #12]	; (8014f84 <rmw_validate_namespace_with_size+0xa4>)
 8014f78:	a802      	add	r0, sp, #8
 8014f7a:	f7ff fe99 	bl	8014cb0 <rcutils_snprintf>
 8014f7e:	2001      	movs	r0, #1
 8014f80:	e7d1      	b.n	8014f26 <rmw_validate_namespace_with_size+0x46>
 8014f82:	bf00      	nop
 8014f84:	08024aa4 	.word	0x08024aa4

08014f88 <rmw_validate_namespace>:
 8014f88:	b168      	cbz	r0, 8014fa6 <rmw_validate_namespace+0x1e>
 8014f8a:	b570      	push	{r4, r5, r6, lr}
 8014f8c:	460d      	mov	r5, r1
 8014f8e:	4616      	mov	r6, r2
 8014f90:	4604      	mov	r4, r0
 8014f92:	f7eb f9b5 	bl	8000300 <strlen>
 8014f96:	4633      	mov	r3, r6
 8014f98:	4601      	mov	r1, r0
 8014f9a:	462a      	mov	r2, r5
 8014f9c:	4620      	mov	r0, r4
 8014f9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014fa2:	f7ff bf9d 	b.w	8014ee0 <rmw_validate_namespace_with_size>
 8014fa6:	200b      	movs	r0, #11
 8014fa8:	4770      	bx	lr
 8014faa:	bf00      	nop

08014fac <rmw_namespace_validation_result_string>:
 8014fac:	2807      	cmp	r0, #7
 8014fae:	d803      	bhi.n	8014fb8 <rmw_namespace_validation_result_string+0xc>
 8014fb0:	4b02      	ldr	r3, [pc, #8]	; (8014fbc <rmw_namespace_validation_result_string+0x10>)
 8014fb2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8014fb6:	4770      	bx	lr
 8014fb8:	4801      	ldr	r0, [pc, #4]	; (8014fc0 <rmw_namespace_validation_result_string+0x14>)
 8014fba:	4770      	bx	lr
 8014fbc:	08024c9c 	.word	0x08024c9c
 8014fc0:	08024af4 	.word	0x08024af4

08014fc4 <rmw_validate_node_name>:
 8014fc4:	2800      	cmp	r0, #0
 8014fc6:	d042      	beq.n	801504e <rmw_validate_node_name+0x8a>
 8014fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014fcc:	460d      	mov	r5, r1
 8014fce:	2900      	cmp	r1, #0
 8014fd0:	d03f      	beq.n	8015052 <rmw_validate_node_name+0x8e>
 8014fd2:	4604      	mov	r4, r0
 8014fd4:	4616      	mov	r6, r2
 8014fd6:	f7eb f993 	bl	8000300 <strlen>
 8014fda:	b310      	cbz	r0, 8015022 <rmw_validate_node_name+0x5e>
 8014fdc:	1e63      	subs	r3, r4, #1
 8014fde:	f1c4 0101 	rsb	r1, r4, #1
 8014fe2:	eb03 0800 	add.w	r8, r3, r0
 8014fe6:	18cf      	adds	r7, r1, r3
 8014fe8:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8014fec:	f1ae 0230 	sub.w	r2, lr, #48	; 0x30
 8014ff0:	f02e 0c20 	bic.w	ip, lr, #32
 8014ff4:	2a09      	cmp	r2, #9
 8014ff6:	f1ac 0c41 	sub.w	ip, ip, #65	; 0x41
 8014ffa:	d905      	bls.n	8015008 <rmw_validate_node_name+0x44>
 8014ffc:	f1bc 0f19 	cmp.w	ip, #25
 8015000:	d902      	bls.n	8015008 <rmw_validate_node_name+0x44>
 8015002:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 8015006:	d114      	bne.n	8015032 <rmw_validate_node_name+0x6e>
 8015008:	4598      	cmp	r8, r3
 801500a:	d1ec      	bne.n	8014fe6 <rmw_validate_node_name+0x22>
 801500c:	7822      	ldrb	r2, [r4, #0]
 801500e:	4b16      	ldr	r3, [pc, #88]	; (8015068 <rmw_validate_node_name+0xa4>)
 8015010:	5cd3      	ldrb	r3, [r2, r3]
 8015012:	f013 0304 	ands.w	r3, r3, #4
 8015016:	d113      	bne.n	8015040 <rmw_validate_node_name+0x7c>
 8015018:	28ff      	cmp	r0, #255	; 0xff
 801501a:	d81c      	bhi.n	8015056 <rmw_validate_node_name+0x92>
 801501c:	4618      	mov	r0, r3
 801501e:	602b      	str	r3, [r5, #0]
 8015020:	e00c      	b.n	801503c <rmw_validate_node_name+0x78>
 8015022:	2301      	movs	r3, #1
 8015024:	602b      	str	r3, [r5, #0]
 8015026:	b17e      	cbz	r6, 8015048 <rmw_validate_node_name+0x84>
 8015028:	2300      	movs	r3, #0
 801502a:	4618      	mov	r0, r3
 801502c:	6033      	str	r3, [r6, #0]
 801502e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015032:	2302      	movs	r3, #2
 8015034:	602b      	str	r3, [r5, #0]
 8015036:	b13e      	cbz	r6, 8015048 <rmw_validate_node_name+0x84>
 8015038:	2000      	movs	r0, #0
 801503a:	6037      	str	r7, [r6, #0]
 801503c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015040:	2303      	movs	r3, #3
 8015042:	602b      	str	r3, [r5, #0]
 8015044:	2e00      	cmp	r6, #0
 8015046:	d1ef      	bne.n	8015028 <rmw_validate_node_name+0x64>
 8015048:	2000      	movs	r0, #0
 801504a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801504e:	200b      	movs	r0, #11
 8015050:	4770      	bx	lr
 8015052:	200b      	movs	r0, #11
 8015054:	e7f2      	b.n	801503c <rmw_validate_node_name+0x78>
 8015056:	2204      	movs	r2, #4
 8015058:	602a      	str	r2, [r5, #0]
 801505a:	2e00      	cmp	r6, #0
 801505c:	d0f4      	beq.n	8015048 <rmw_validate_node_name+0x84>
 801505e:	22fe      	movs	r2, #254	; 0xfe
 8015060:	4618      	mov	r0, r3
 8015062:	6032      	str	r2, [r6, #0]
 8015064:	e7ea      	b.n	801503c <rmw_validate_node_name+0x78>
 8015066:	bf00      	nop
 8015068:	080254d4 	.word	0x080254d4

0801506c <rmw_node_name_validation_result_string>:
 801506c:	2804      	cmp	r0, #4
 801506e:	d803      	bhi.n	8015078 <rmw_node_name_validation_result_string+0xc>
 8015070:	4b02      	ldr	r3, [pc, #8]	; (801507c <rmw_node_name_validation_result_string+0x10>)
 8015072:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8015076:	4770      	bx	lr
 8015078:	4801      	ldr	r0, [pc, #4]	; (8015080 <rmw_node_name_validation_result_string+0x14>)
 801507a:	4770      	bx	lr
 801507c:	08024da8 	.word	0x08024da8
 8015080:	08024cbc 	.word	0x08024cbc

08015084 <rmw_uros_set_custom_transport>:
 8015084:	b470      	push	{r4, r5, r6}
 8015086:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 801508a:	b162      	cbz	r2, 80150a6 <rmw_uros_set_custom_transport+0x22>
 801508c:	b15b      	cbz	r3, 80150a6 <rmw_uros_set_custom_transport+0x22>
 801508e:	b155      	cbz	r5, 80150a6 <rmw_uros_set_custom_transport+0x22>
 8015090:	b14e      	cbz	r6, 80150a6 <rmw_uros_set_custom_transport+0x22>
 8015092:	4c06      	ldr	r4, [pc, #24]	; (80150ac <rmw_uros_set_custom_transport+0x28>)
 8015094:	7020      	strb	r0, [r4, #0]
 8015096:	2000      	movs	r0, #0
 8015098:	6166      	str	r6, [r4, #20]
 801509a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 801509e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80150a2:	bc70      	pop	{r4, r5, r6}
 80150a4:	4770      	bx	lr
 80150a6:	200b      	movs	r0, #11
 80150a8:	bc70      	pop	{r4, r5, r6}
 80150aa:	4770      	bx	lr
 80150ac:	20012384 	.word	0x20012384

080150b0 <rmw_init_options_init>:
 80150b0:	b084      	sub	sp, #16
 80150b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80150b4:	b083      	sub	sp, #12
 80150b6:	ad09      	add	r5, sp, #36	; 0x24
 80150b8:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80150bc:	b130      	cbz	r0, 80150cc <rmw_init_options_init+0x1c>
 80150be:	4604      	mov	r4, r0
 80150c0:	4628      	mov	r0, r5
 80150c2:	f7ff fcaf 	bl	8014a24 <rcutils_allocator_is_valid>
 80150c6:	b108      	cbz	r0, 80150cc <rmw_init_options_init+0x1c>
 80150c8:	68a6      	ldr	r6, [r4, #8]
 80150ca:	b12e      	cbz	r6, 80150d8 <rmw_init_options_init+0x28>
 80150cc:	200b      	movs	r0, #11
 80150ce:	b003      	add	sp, #12
 80150d0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80150d4:	b004      	add	sp, #16
 80150d6:	4770      	bx	lr
 80150d8:	2200      	movs	r2, #0
 80150da:	2300      	movs	r3, #0
 80150dc:	f104 0c20 	add.w	ip, r4, #32
 80150e0:	f8df e098 	ldr.w	lr, [pc, #152]	; 801517c <rmw_init_options_init+0xcc>
 80150e4:	466f      	mov	r7, sp
 80150e6:	e9c4 2300 	strd	r2, r3, [r4]
 80150ea:	4b20      	ldr	r3, [pc, #128]	; (801516c <rmw_init_options_init+0xbc>)
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	60a3      	str	r3, [r4, #8]
 80150f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80150f2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80150f6:	682b      	ldr	r3, [r5, #0]
 80150f8:	4638      	mov	r0, r7
 80150fa:	f8cc 3000 	str.w	r3, [ip]
 80150fe:	f8c4 e01c 	str.w	lr, [r4, #28]
 8015102:	60e6      	str	r6, [r4, #12]
 8015104:	f7ff fec0 	bl	8014e88 <rmw_get_default_security_options>
 8015108:	f104 0310 	add.w	r3, r4, #16
 801510c:	2203      	movs	r2, #3
 801510e:	e897 0003 	ldmia.w	r7, {r0, r1}
 8015112:	e883 0003 	stmia.w	r3, {r0, r1}
 8015116:	4816      	ldr	r0, [pc, #88]	; (8015170 <rmw_init_options_init+0xc0>)
 8015118:	4916      	ldr	r1, [pc, #88]	; (8015174 <rmw_init_options_init+0xc4>)
 801511a:	7626      	strb	r6, [r4, #24]
 801511c:	f001 fa62 	bl	80165e4 <rmw_uxrce_init_init_options_impl_memory>
 8015120:	4813      	ldr	r0, [pc, #76]	; (8015170 <rmw_init_options_init+0xc0>)
 8015122:	f008 fc25 	bl	801d970 <get_memory>
 8015126:	b1f0      	cbz	r0, 8015166 <rmw_init_options_init+0xb6>
 8015128:	4a13      	ldr	r2, [pc, #76]	; (8015178 <rmw_init_options_init+0xc8>)
 801512a:	6883      	ldr	r3, [r0, #8]
 801512c:	6851      	ldr	r1, [r2, #4]
 801512e:	6363      	str	r3, [r4, #52]	; 0x34
 8015130:	7810      	ldrb	r0, [r2, #0]
 8015132:	6159      	str	r1, [r3, #20]
 8015134:	68d1      	ldr	r1, [r2, #12]
 8015136:	7418      	strb	r0, [r3, #16]
 8015138:	61d9      	str	r1, [r3, #28]
 801513a:	6911      	ldr	r1, [r2, #16]
 801513c:	6219      	str	r1, [r3, #32]
 801513e:	6951      	ldr	r1, [r2, #20]
 8015140:	6892      	ldr	r2, [r2, #8]
 8015142:	6259      	str	r1, [r3, #36]	; 0x24
 8015144:	619a      	str	r2, [r3, #24]
 8015146:	f004 fb65 	bl	8019814 <uxr_nanos>
 801514a:	f009 ffd7 	bl	801f0fc <srand>
 801514e:	f00a f803 	bl	801f158 <rand>
 8015152:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015154:	6298      	str	r0, [r3, #40]	; 0x28
 8015156:	2800      	cmp	r0, #0
 8015158:	d0f9      	beq.n	801514e <rmw_init_options_init+0x9e>
 801515a:	2000      	movs	r0, #0
 801515c:	b003      	add	sp, #12
 801515e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8015162:	b004      	add	sp, #16
 8015164:	4770      	bx	lr
 8015166:	2001      	movs	r0, #1
 8015168:	e7b1      	b.n	80150ce <rmw_init_options_init+0x1e>
 801516a:	bf00      	nop
 801516c:	0802542c 	.word	0x0802542c
 8015170:	20016ddc 	.word	0x20016ddc
 8015174:	20012678 	.word	0x20012678
 8015178:	20012384 	.word	0x20012384
 801517c:	080247b8 	.word	0x080247b8

08015180 <rmw_init_options_copy>:
 8015180:	2800      	cmp	r0, #0
 8015182:	d047      	beq.n	8015214 <rmw_init_options_copy+0x94>
 8015184:	b570      	push	{r4, r5, r6, lr}
 8015186:	460d      	mov	r5, r1
 8015188:	b149      	cbz	r1, 801519e <rmw_init_options_copy+0x1e>
 801518a:	4604      	mov	r4, r0
 801518c:	6880      	ldr	r0, [r0, #8]
 801518e:	b120      	cbz	r0, 801519a <rmw_init_options_copy+0x1a>
 8015190:	4b22      	ldr	r3, [pc, #136]	; (801521c <rmw_init_options_copy+0x9c>)
 8015192:	6819      	ldr	r1, [r3, #0]
 8015194:	f7eb f854 	bl	8000240 <strcmp>
 8015198:	bba8      	cbnz	r0, 8015206 <rmw_init_options_copy+0x86>
 801519a:	68ab      	ldr	r3, [r5, #8]
 801519c:	b11b      	cbz	r3, 80151a6 <rmw_init_options_copy+0x26>
 801519e:	f04f 0c0b 	mov.w	ip, #11
 80151a2:	4660      	mov	r0, ip
 80151a4:	bd70      	pop	{r4, r5, r6, pc}
 80151a6:	4623      	mov	r3, r4
 80151a8:	462a      	mov	r2, r5
 80151aa:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80151ae:	f8d3 e000 	ldr.w	lr, [r3]
 80151b2:	3310      	adds	r3, #16
 80151b4:	f853 cc0c 	ldr.w	ip, [r3, #-12]
 80151b8:	3210      	adds	r2, #16
 80151ba:	f853 0c08 	ldr.w	r0, [r3, #-8]
 80151be:	f853 1c04 	ldr.w	r1, [r3, #-4]
 80151c2:	42b3      	cmp	r3, r6
 80151c4:	f842 ec10 	str.w	lr, [r2, #-16]
 80151c8:	f842 cc0c 	str.w	ip, [r2, #-12]
 80151cc:	f842 0c08 	str.w	r0, [r2, #-8]
 80151d0:	f842 1c04 	str.w	r1, [r2, #-4]
 80151d4:	d1eb      	bne.n	80151ae <rmw_init_options_copy+0x2e>
 80151d6:	6819      	ldr	r1, [r3, #0]
 80151d8:	685b      	ldr	r3, [r3, #4]
 80151da:	4811      	ldr	r0, [pc, #68]	; (8015220 <rmw_init_options_copy+0xa0>)
 80151dc:	6011      	str	r1, [r2, #0]
 80151de:	6053      	str	r3, [r2, #4]
 80151e0:	f008 fbc6 	bl	801d970 <get_memory>
 80151e4:	b198      	cbz	r0, 801520e <rmw_init_options_copy+0x8e>
 80151e6:	6883      	ldr	r3, [r0, #8]
 80151e8:	f04f 0c00 	mov.w	ip, #0
 80151ec:	636b      	str	r3, [r5, #52]	; 0x34
 80151ee:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80151f0:	f103 0410 	add.w	r4, r3, #16
 80151f4:	3510      	adds	r5, #16
 80151f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80151f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80151fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80151fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015202:	4660      	mov	r0, ip
 8015204:	bd70      	pop	{r4, r5, r6, pc}
 8015206:	f04f 0c0c 	mov.w	ip, #12
 801520a:	4660      	mov	r0, ip
 801520c:	bd70      	pop	{r4, r5, r6, pc}
 801520e:	f04f 0c01 	mov.w	ip, #1
 8015212:	e7c6      	b.n	80151a2 <rmw_init_options_copy+0x22>
 8015214:	f04f 0c0b 	mov.w	ip, #11
 8015218:	4660      	mov	r0, ip
 801521a:	4770      	bx	lr
 801521c:	0802542c 	.word	0x0802542c
 8015220:	20016ddc 	.word	0x20016ddc

08015224 <rmw_init_options_fini>:
 8015224:	b510      	push	{r4, lr}
 8015226:	b08e      	sub	sp, #56	; 0x38
 8015228:	b388      	cbz	r0, 801528e <rmw_init_options_fini+0x6a>
 801522a:	4604      	mov	r4, r0
 801522c:	3020      	adds	r0, #32
 801522e:	f7ff fbf9 	bl	8014a24 <rcutils_allocator_is_valid>
 8015232:	b360      	cbz	r0, 801528e <rmw_init_options_fini+0x6a>
 8015234:	68a0      	ldr	r0, [r4, #8]
 8015236:	b120      	cbz	r0, 8015242 <rmw_init_options_fini+0x1e>
 8015238:	4b1a      	ldr	r3, [pc, #104]	; (80152a4 <rmw_init_options_fini+0x80>)
 801523a:	6819      	ldr	r1, [r3, #0]
 801523c:	f7eb f800 	bl	8000240 <strcmp>
 8015240:	bb68      	cbnz	r0, 801529e <rmw_init_options_fini+0x7a>
 8015242:	4b19      	ldr	r3, [pc, #100]	; (80152a8 <rmw_init_options_fini+0x84>)
 8015244:	6819      	ldr	r1, [r3, #0]
 8015246:	b331      	cbz	r1, 8015296 <rmw_init_options_fini+0x72>
 8015248:	6b62      	ldr	r2, [r4, #52]	; 0x34
 801524a:	e001      	b.n	8015250 <rmw_init_options_fini+0x2c>
 801524c:	6849      	ldr	r1, [r1, #4]
 801524e:	b311      	cbz	r1, 8015296 <rmw_init_options_fini+0x72>
 8015250:	688b      	ldr	r3, [r1, #8]
 8015252:	429a      	cmp	r2, r3
 8015254:	d1fa      	bne.n	801524c <rmw_init_options_fini+0x28>
 8015256:	4814      	ldr	r0, [pc, #80]	; (80152a8 <rmw_init_options_fini+0x84>)
 8015258:	f008 fb9a 	bl	801d990 <put_memory>
 801525c:	4668      	mov	r0, sp
 801525e:	f7ff fdff 	bl	8014e60 <rmw_get_zero_initialized_init_options>
 8015262:	46ee      	mov	lr, sp
 8015264:	46a4      	mov	ip, r4
 8015266:	2400      	movs	r4, #0
 8015268:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801526c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015270:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015274:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015278:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801527c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015280:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8015284:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015288:	4620      	mov	r0, r4
 801528a:	b00e      	add	sp, #56	; 0x38
 801528c:	bd10      	pop	{r4, pc}
 801528e:	240b      	movs	r4, #11
 8015290:	4620      	mov	r0, r4
 8015292:	b00e      	add	sp, #56	; 0x38
 8015294:	bd10      	pop	{r4, pc}
 8015296:	2401      	movs	r4, #1
 8015298:	4620      	mov	r0, r4
 801529a:	b00e      	add	sp, #56	; 0x38
 801529c:	bd10      	pop	{r4, pc}
 801529e:	240c      	movs	r4, #12
 80152a0:	e7f2      	b.n	8015288 <rmw_init_options_fini+0x64>
 80152a2:	bf00      	nop
 80152a4:	0802542c 	.word	0x0802542c
 80152a8:	20016ddc 	.word	0x20016ddc

080152ac <rmw_init>:
 80152ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80152b0:	b083      	sub	sp, #12
 80152b2:	2800      	cmp	r0, #0
 80152b4:	f000 80d3 	beq.w	801545e <rmw_init+0x1b2>
 80152b8:	460e      	mov	r6, r1
 80152ba:	2900      	cmp	r1, #0
 80152bc:	f000 80cf 	beq.w	801545e <rmw_init+0x1b2>
 80152c0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80152c2:	4605      	mov	r5, r0
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	f000 80ca 	beq.w	801545e <rmw_init+0x1b2>
 80152ca:	4b78      	ldr	r3, [pc, #480]	; (80154ac <rmw_init+0x200>)
 80152cc:	6880      	ldr	r0, [r0, #8]
 80152ce:	681f      	ldr	r7, [r3, #0]
 80152d0:	b128      	cbz	r0, 80152de <rmw_init+0x32>
 80152d2:	4639      	mov	r1, r7
 80152d4:	f7ea ffb4 	bl	8000240 <strcmp>
 80152d8:	2800      	cmp	r0, #0
 80152da:	f040 80ca 	bne.w	8015472 <rmw_init+0x1c6>
 80152de:	4c74      	ldr	r4, [pc, #464]	; (80154b0 <rmw_init+0x204>)
 80152e0:	f04f 0800 	mov.w	r8, #0
 80152e4:	4973      	ldr	r1, [pc, #460]	; (80154b4 <rmw_init+0x208>)
 80152e6:	4874      	ldr	r0, [pc, #464]	; (80154b8 <rmw_init+0x20c>)
 80152e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80152ec:	60b7      	str	r7, [r6, #8]
 80152ee:	e9c6 2300 	strd	r2, r3, [r6]
 80152f2:	68eb      	ldr	r3, [r5, #12]
 80152f4:	2201      	movs	r2, #1
 80152f6:	64b3      	str	r3, [r6, #72]	; 0x48
 80152f8:	f001 f914 	bl	8016524 <rmw_uxrce_init_session_memory>
 80152fc:	4620      	mov	r0, r4
 80152fe:	2204      	movs	r2, #4
 8015300:	496e      	ldr	r1, [pc, #440]	; (80154bc <rmw_init+0x210>)
 8015302:	f001 f94f 	bl	80165a4 <rmw_uxrce_init_static_input_buffer_memory>
 8015306:	486c      	ldr	r0, [pc, #432]	; (80154b8 <rmw_init+0x20c>)
 8015308:	f884 800d 	strb.w	r8, [r4, #13]
 801530c:	f008 fb30 	bl	801d970 <get_memory>
 8015310:	2800      	cmp	r0, #0
 8015312:	f000 80a9 	beq.w	8015468 <rmw_init+0x1bc>
 8015316:	6884      	ldr	r4, [r0, #8]
 8015318:	6b68      	ldr	r0, [r5, #52]	; 0x34
 801531a:	f104 0910 	add.w	r9, r4, #16
 801531e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8015320:	f890 c010 	ldrb.w	ip, [r0, #16]
 8015324:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8015328:	9101      	str	r1, [sp, #4]
 801532a:	4661      	mov	r1, ip
 801532c:	6a00      	ldr	r0, [r0, #32]
 801532e:	9000      	str	r0, [sp, #0]
 8015330:	4648      	mov	r0, r9
 8015332:	f002 fa19 	bl	8017768 <uxr_set_custom_transport_callbacks>
 8015336:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801533a:	f504 5380 	add.w	r3, r4, #4096	; 0x1000
 801533e:	4960      	ldr	r1, [pc, #384]	; (80154c0 <rmw_init+0x214>)
 8015340:	4860      	ldr	r0, [pc, #384]	; (80154c4 <rmw_init+0x218>)
 8015342:	e9c4 22e3 	strd	r2, r2, [r4, #908]	; 0x38c
 8015346:	f504 725e 	add.w	r2, r4, #888	; 0x378
 801534a:	e9c4 22e1 	strd	r2, r2, [r4, #900]	; 0x384
 801534e:	f8c3 8594 	str.w	r8, [r3, #1428]	; 0x594
 8015352:	2201      	movs	r2, #1
 8015354:	f8c3 8598 	str.w	r8, [r3, #1432]	; 0x598
 8015358:	f8c3 859c 	str.w	r8, [r3, #1436]	; 0x59c
 801535c:	f8c3 85a0 	str.w	r8, [r3, #1440]	; 0x5a0
 8015360:	e9c4 78da 	strd	r7, r8, [r4, #872]	; 0x368
 8015364:	64f4      	str	r4, [r6, #76]	; 0x4c
 8015366:	f001 f8bd 	bl	80164e4 <rmw_uxrce_init_node_memory>
 801536a:	2205      	movs	r2, #5
 801536c:	4956      	ldr	r1, [pc, #344]	; (80154c8 <rmw_init+0x21c>)
 801536e:	4857      	ldr	r0, [pc, #348]	; (80154cc <rmw_init+0x220>)
 8015370:	f001 f898 	bl	80164a4 <rmw_uxrce_init_subscription_memory>
 8015374:	220a      	movs	r2, #10
 8015376:	4956      	ldr	r1, [pc, #344]	; (80154d0 <rmw_init+0x224>)
 8015378:	4856      	ldr	r0, [pc, #344]	; (80154d4 <rmw_init+0x228>)
 801537a:	f001 f873 	bl	8016464 <rmw_uxrce_init_publisher_memory>
 801537e:	2201      	movs	r2, #1
 8015380:	4955      	ldr	r1, [pc, #340]	; (80154d8 <rmw_init+0x22c>)
 8015382:	4856      	ldr	r0, [pc, #344]	; (80154dc <rmw_init+0x230>)
 8015384:	f001 f82e 	bl	80163e4 <rmw_uxrce_init_service_memory>
 8015388:	2201      	movs	r2, #1
 801538a:	4955      	ldr	r1, [pc, #340]	; (80154e0 <rmw_init+0x234>)
 801538c:	4855      	ldr	r0, [pc, #340]	; (80154e4 <rmw_init+0x238>)
 801538e:	f001 f849 	bl	8016424 <rmw_uxrce_init_client_memory>
 8015392:	220f      	movs	r2, #15
 8015394:	4954      	ldr	r1, [pc, #336]	; (80154e8 <rmw_init+0x23c>)
 8015396:	4855      	ldr	r0, [pc, #340]	; (80154ec <rmw_init+0x240>)
 8015398:	f001 f8e4 	bl	8016564 <rmw_uxrce_init_topic_memory>
 801539c:	2203      	movs	r2, #3
 801539e:	4954      	ldr	r1, [pc, #336]	; (80154f0 <rmw_init+0x244>)
 80153a0:	4854      	ldr	r0, [pc, #336]	; (80154f4 <rmw_init+0x248>)
 80153a2:	f001 f91f 	bl	80165e4 <rmw_uxrce_init_init_options_impl_memory>
 80153a6:	2204      	movs	r2, #4
 80153a8:	4953      	ldr	r1, [pc, #332]	; (80154f8 <rmw_init+0x24c>)
 80153aa:	4854      	ldr	r0, [pc, #336]	; (80154fc <rmw_init+0x250>)
 80153ac:	f001 f93a 	bl	8016624 <rmw_uxrce_init_wait_set_memory>
 80153b0:	4953      	ldr	r1, [pc, #332]	; (8015500 <rmw_init+0x254>)
 80153b2:	4854      	ldr	r0, [pc, #336]	; (8015504 <rmw_init+0x258>)
 80153b4:	2204      	movs	r2, #4
 80153b6:	f001 f955 	bl	8016664 <rmw_uxrce_init_guard_condition_memory>
 80153ba:	4642      	mov	r2, r8
 80153bc:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80153be:	6cf0      	ldr	r0, [r6, #76]	; 0x4c
 80153c0:	f000 fff8 	bl	80163b4 <rmw_uxrce_transport_init>
 80153c4:	4607      	mov	r7, r0
 80153c6:	2800      	cmp	r0, #0
 80153c8:	d158      	bne.n	801547c <rmw_init+0x1d0>
 80153ca:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80153cc:	f504 7528 	add.w	r5, r4, #672	; 0x2a0
 80153d0:	f504 7122 	add.w	r1, r4, #648	; 0x288
 80153d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80153d6:	4628      	mov	r0, r5
 80153d8:	f002 fbf6 	bl	8017bc8 <uxr_init_session>
 80153dc:	4622      	mov	r2, r4
 80153de:	494a      	ldr	r1, [pc, #296]	; (8015508 <rmw_init+0x25c>)
 80153e0:	4628      	mov	r0, r5
 80153e2:	f002 fc15 	bl	8017c10 <uxr_set_topic_callback>
 80153e6:	463a      	mov	r2, r7
 80153e8:	4948      	ldr	r1, [pc, #288]	; (801550c <rmw_init+0x260>)
 80153ea:	4628      	mov	r0, r5
 80153ec:	f002 fc0c 	bl	8017c08 <uxr_set_status_callback>
 80153f0:	463a      	mov	r2, r7
 80153f2:	4947      	ldr	r1, [pc, #284]	; (8015510 <rmw_init+0x264>)
 80153f4:	4628      	mov	r0, r5
 80153f6:	f002 fc0f 	bl	8017c18 <uxr_set_request_callback>
 80153fa:	463a      	mov	r2, r7
 80153fc:	4945      	ldr	r1, [pc, #276]	; (8015514 <rmw_init+0x268>)
 80153fe:	4628      	mov	r0, r5
 8015400:	f002 fc0e 	bl	8017c20 <uxr_set_reply_callback>
 8015404:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8015408:	2304      	movs	r3, #4
 801540a:	f504 7165 	add.w	r1, r4, #916	; 0x394
 801540e:	0092      	lsls	r2, r2, #2
 8015410:	4628      	mov	r0, r5
 8015412:	f002 fc45 	bl	8017ca0 <uxr_create_input_reliable_stream>
 8015416:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 801541a:	2304      	movs	r3, #4
 801541c:	f604 3194 	addw	r1, r4, #2964	; 0xb94
 8015420:	0092      	lsls	r2, r2, #2
 8015422:	f8c4 0374 	str.w	r0, [r4, #884]	; 0x374
 8015426:	4628      	mov	r0, r5
 8015428:	f002 fc10 	bl	8017c4c <uxr_create_output_reliable_stream>
 801542c:	f8c4 0378 	str.w	r0, [r4, #888]	; 0x378
 8015430:	4628      	mov	r0, r5
 8015432:	f002 fc2f 	bl	8017c94 <uxr_create_input_best_effort_stream>
 8015436:	f241 3194 	movw	r1, #5012	; 0x1394
 801543a:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
 801543e:	4628      	mov	r0, r5
 8015440:	4421      	add	r1, r4
 8015442:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8015446:	f002 fbef 	bl	8017c28 <uxr_create_output_best_effort_stream>
 801544a:	f8c4 037c 	str.w	r0, [r4, #892]	; 0x37c
 801544e:	4628      	mov	r0, r5
 8015450:	f003 f978 	bl	8018744 <uxr_create_session>
 8015454:	b1f8      	cbz	r0, 8015496 <rmw_init+0x1ea>
 8015456:	4638      	mov	r0, r7
 8015458:	b003      	add	sp, #12
 801545a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801545e:	270b      	movs	r7, #11
 8015460:	4638      	mov	r0, r7
 8015462:	b003      	add	sp, #12
 8015464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015468:	2701      	movs	r7, #1
 801546a:	4638      	mov	r0, r7
 801546c:	b003      	add	sp, #12
 801546e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015472:	270c      	movs	r7, #12
 8015474:	4638      	mov	r0, r7
 8015476:	b003      	add	sp, #12
 8015478:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801547c:	4648      	mov	r0, r9
 801547e:	f002 f9b1 	bl	80177e4 <uxr_close_custom_transport>
 8015482:	4621      	mov	r1, r4
 8015484:	480c      	ldr	r0, [pc, #48]	; (80154b8 <rmw_init+0x20c>)
 8015486:	f008 fa83 	bl	801d990 <put_memory>
 801548a:	4638      	mov	r0, r7
 801548c:	f8c6 804c 	str.w	r8, [r6, #76]	; 0x4c
 8015490:	b003      	add	sp, #12
 8015492:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015496:	4648      	mov	r0, r9
 8015498:	f002 f9a4 	bl	80177e4 <uxr_close_custom_transport>
 801549c:	4621      	mov	r1, r4
 801549e:	4806      	ldr	r0, [pc, #24]	; (80154b8 <rmw_init+0x20c>)
 80154a0:	f008 fa76 	bl	801d990 <put_memory>
 80154a4:	64f7      	str	r7, [r6, #76]	; 0x4c
 80154a6:	2701      	movs	r7, #1
 80154a8:	e7d5      	b.n	8015456 <rmw_init+0x1aa>
 80154aa:	bf00      	nop
 80154ac:	0802542c 	.word	0x0802542c
 80154b0:	20016e2c 	.word	0x20016e2c
 80154b4:	200130d8 	.word	0x200130d8
 80154b8:	20016e1c 	.word	0x20016e1c
 80154bc:	20014680 	.word	0x20014680
 80154c0:	200126fc 	.word	0x200126fc
 80154c4:	20016dec 	.word	0x20016dec
 80154c8:	20016780 	.word	0x20016780
 80154cc:	20016e3c 	.word	0x20016e3c
 80154d0:	200127a0 	.word	0x200127a0
 80154d4:	20016dfc 	.word	0x20016dfc
 80154d8:	20013010 	.word	0x20013010
 80154dc:	20016e0c 	.word	0x20016e0c
 80154e0:	20012530 	.word	0x20012530
 80154e4:	2001251c 	.word	0x2001251c
 80154e8:	20016bb8 	.word	0x20016bb8
 80154ec:	20016e4c 	.word	0x20016e4c
 80154f0:	20012678 	.word	0x20012678
 80154f4:	20016ddc 	.word	0x20016ddc
 80154f8:	20016d5c 	.word	0x20016d5c
 80154fc:	20016e5c 	.word	0x20016e5c
 8015500:	200125f8 	.word	0x200125f8
 8015504:	20016dcc 	.word	0x20016dcc
 8015508:	0801d7a9 	.word	0x0801d7a9
 801550c:	0801d7a1 	.word	0x0801d7a1
 8015510:	0801d841 	.word	0x0801d841
 8015514:	0801d8dd 	.word	0x0801d8dd

08015518 <rmw_context_fini>:
 8015518:	4b17      	ldr	r3, [pc, #92]	; (8015578 <rmw_context_fini+0x60>)
 801551a:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 801551c:	b570      	push	{r4, r5, r6, lr}
 801551e:	681c      	ldr	r4, [r3, #0]
 8015520:	4605      	mov	r5, r0
 8015522:	b334      	cbz	r4, 8015572 <rmw_context_fini+0x5a>
 8015524:	2600      	movs	r6, #0
 8015526:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 801552a:	6902      	ldr	r2, [r0, #16]
 801552c:	428a      	cmp	r2, r1
 801552e:	d018      	beq.n	8015562 <rmw_context_fini+0x4a>
 8015530:	2c00      	cmp	r4, #0
 8015532:	d1f8      	bne.n	8015526 <rmw_context_fini+0xe>
 8015534:	b189      	cbz	r1, 801555a <rmw_context_fini+0x42>
 8015536:	f8d1 3388 	ldr.w	r3, [r1, #904]	; 0x388
 801553a:	f501 7028 	add.w	r0, r1, #672	; 0x2a0
 801553e:	789b      	ldrb	r3, [r3, #2]
 8015540:	2b01      	cmp	r3, #1
 8015542:	bf14      	ite	ne
 8015544:	210a      	movne	r1, #10
 8015546:	2100      	moveq	r1, #0
 8015548:	f003 f8d4 	bl	80186f4 <uxr_delete_session_retries>
 801554c:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 801554e:	f001 f8a9 	bl	80166a4 <rmw_uxrce_fini_session_memory>
 8015552:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8015554:	3010      	adds	r0, #16
 8015556:	f002 f945 	bl	80177e4 <uxr_close_custom_transport>
 801555a:	2300      	movs	r3, #0
 801555c:	4630      	mov	r0, r6
 801555e:	64eb      	str	r3, [r5, #76]	; 0x4c
 8015560:	bd70      	pop	{r4, r5, r6, pc}
 8015562:	3018      	adds	r0, #24
 8015564:	f000 f89c 	bl	80156a0 <rmw_destroy_node>
 8015568:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 801556a:	4606      	mov	r6, r0
 801556c:	2c00      	cmp	r4, #0
 801556e:	d1da      	bne.n	8015526 <rmw_context_fini+0xe>
 8015570:	e7e0      	b.n	8015534 <rmw_context_fini+0x1c>
 8015572:	4626      	mov	r6, r4
 8015574:	e7de      	b.n	8015534 <rmw_context_fini+0x1c>
 8015576:	bf00      	nop
 8015578:	20016dec 	.word	0x20016dec

0801557c <create_node>:
 801557c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015580:	b083      	sub	sp, #12
 8015582:	2b00      	cmp	r3, #0
 8015584:	d064      	beq.n	8015650 <create_node+0xd4>
 8015586:	4606      	mov	r6, r0
 8015588:	4838      	ldr	r0, [pc, #224]	; (801566c <create_node+0xf0>)
 801558a:	460f      	mov	r7, r1
 801558c:	4690      	mov	r8, r2
 801558e:	461d      	mov	r5, r3
 8015590:	f008 f9ee 	bl	801d970 <get_memory>
 8015594:	2800      	cmp	r0, #0
 8015596:	d05b      	beq.n	8015650 <create_node+0xd4>
 8015598:	6884      	ldr	r4, [r0, #8]
 801559a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 801559c:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 80155a0:	f104 0518 	add.w	r5, r4, #24
 80155a4:	6123      	str	r3, [r4, #16]
 80155a6:	f008 fa4b 	bl	801da40 <rmw_get_implementation_identifier>
 80155aa:	f8c4 9020 	str.w	r9, [r4, #32]
 80155ae:	e9c4 0406 	strd	r0, r4, [r4, #24]
 80155b2:	4630      	mov	r0, r6
 80155b4:	f7ea fea4 	bl	8000300 <strlen>
 80155b8:	1c42      	adds	r2, r0, #1
 80155ba:	2a3c      	cmp	r2, #60	; 0x3c
 80155bc:	d840      	bhi.n	8015640 <create_node+0xc4>
 80155be:	4648      	mov	r0, r9
 80155c0:	f104 0968 	add.w	r9, r4, #104	; 0x68
 80155c4:	4631      	mov	r1, r6
 80155c6:	f00b f98e 	bl	80208e6 <memcpy>
 80155ca:	4638      	mov	r0, r7
 80155cc:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 80155d0:	f7ea fe96 	bl	8000300 <strlen>
 80155d4:	1c42      	adds	r2, r0, #1
 80155d6:	2a3c      	cmp	r2, #60	; 0x3c
 80155d8:	d832      	bhi.n	8015640 <create_node+0xc4>
 80155da:	4639      	mov	r1, r7
 80155dc:	4648      	mov	r0, r9
 80155de:	f00b f982 	bl	80208e6 <memcpy>
 80155e2:	6923      	ldr	r3, [r4, #16]
 80155e4:	2101      	movs	r1, #1
 80155e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80155ea:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	; 0x594
 80155ee:	1842      	adds	r2, r0, r1
 80155f0:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
 80155f4:	f002 f8fa 	bl	80177ec <uxr_object_id>
 80155f8:	6160      	str	r0, [r4, #20]
 80155fa:	783b      	ldrb	r3, [r7, #0]
 80155fc:	2b2f      	cmp	r3, #47	; 0x2f
 80155fe:	d12c      	bne.n	801565a <create_node+0xde>
 8015600:	787b      	ldrb	r3, [r7, #1]
 8015602:	bb53      	cbnz	r3, 801565a <create_node+0xde>
 8015604:	4633      	mov	r3, r6
 8015606:	4a1a      	ldr	r2, [pc, #104]	; (8015670 <create_node+0xf4>)
 8015608:	213c      	movs	r1, #60	; 0x3c
 801560a:	481a      	ldr	r0, [pc, #104]	; (8015674 <create_node+0xf8>)
 801560c:	f00a ff0e 	bl	802042c <sniprintf>
 8015610:	6920      	ldr	r0, [r4, #16]
 8015612:	2106      	movs	r1, #6
 8015614:	fa1f f388 	uxth.w	r3, r8
 8015618:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 801561c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015620:	9101      	str	r1, [sp, #4]
 8015622:	4914      	ldr	r1, [pc, #80]	; (8015674 <create_node+0xf8>)
 8015624:	9100      	str	r1, [sp, #0]
 8015626:	6811      	ldr	r1, [r2, #0]
 8015628:	6962      	ldr	r2, [r4, #20]
 801562a:	f001 fe31 	bl	8017290 <uxr_buffer_create_participant_bin>
 801562e:	4602      	mov	r2, r0
 8015630:	6920      	ldr	r0, [r4, #16]
 8015632:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8015636:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801563a:	f001 f9b7 	bl	80169ac <run_xrce_session>
 801563e:	b918      	cbnz	r0, 8015648 <create_node+0xcc>
 8015640:	4628      	mov	r0, r5
 8015642:	2500      	movs	r5, #0
 8015644:	f001 f834 	bl	80166b0 <rmw_uxrce_fini_node_memory>
 8015648:	4628      	mov	r0, r5
 801564a:	b003      	add	sp, #12
 801564c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015650:	2500      	movs	r5, #0
 8015652:	4628      	mov	r0, r5
 8015654:	b003      	add	sp, #12
 8015656:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801565a:	463b      	mov	r3, r7
 801565c:	4a06      	ldr	r2, [pc, #24]	; (8015678 <create_node+0xfc>)
 801565e:	213c      	movs	r1, #60	; 0x3c
 8015660:	9600      	str	r6, [sp, #0]
 8015662:	4804      	ldr	r0, [pc, #16]	; (8015674 <create_node+0xf8>)
 8015664:	f00a fee2 	bl	802042c <sniprintf>
 8015668:	e7d2      	b.n	8015610 <create_node+0x94>
 801566a:	bf00      	nop
 801566c:	20016dec 	.word	0x20016dec
 8015670:	08024dcc 	.word	0x08024dcc
 8015674:	200123a0 	.word	0x200123a0
 8015678:	080247c8 	.word	0x080247c8

0801567c <rmw_create_node>:
 801567c:	468c      	mov	ip, r1
 801567e:	4611      	mov	r1, r2
 8015680:	f1bc 0f00 	cmp.w	ip, #0
 8015684:	d00a      	beq.n	801569c <rmw_create_node+0x20>
 8015686:	f89c 3000 	ldrb.w	r3, [ip]
 801568a:	b13b      	cbz	r3, 801569c <rmw_create_node+0x20>
 801568c:	b132      	cbz	r2, 801569c <rmw_create_node+0x20>
 801568e:	7813      	ldrb	r3, [r2, #0]
 8015690:	b123      	cbz	r3, 801569c <rmw_create_node+0x20>
 8015692:	4603      	mov	r3, r0
 8015694:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8015696:	4660      	mov	r0, ip
 8015698:	f7ff bf70 	b.w	801557c <create_node>
 801569c:	2000      	movs	r0, #0
 801569e:	4770      	bx	lr

080156a0 <rmw_destroy_node>:
 80156a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156a2:	b328      	cbz	r0, 80156f0 <rmw_destroy_node+0x50>
 80156a4:	4607      	mov	r7, r0
 80156a6:	6800      	ldr	r0, [r0, #0]
 80156a8:	b120      	cbz	r0, 80156b4 <rmw_destroy_node+0x14>
 80156aa:	4b37      	ldr	r3, [pc, #220]	; (8015788 <rmw_destroy_node+0xe8>)
 80156ac:	6819      	ldr	r1, [r3, #0]
 80156ae:	f7ea fdc7 	bl	8000240 <strcmp>
 80156b2:	b9e8      	cbnz	r0, 80156f0 <rmw_destroy_node+0x50>
 80156b4:	687d      	ldr	r5, [r7, #4]
 80156b6:	b1dd      	cbz	r5, 80156f0 <rmw_destroy_node+0x50>
 80156b8:	4b34      	ldr	r3, [pc, #208]	; (801578c <rmw_destroy_node+0xec>)
 80156ba:	681c      	ldr	r4, [r3, #0]
 80156bc:	2c00      	cmp	r4, #0
 80156be:	d060      	beq.n	8015782 <rmw_destroy_node+0xe2>
 80156c0:	2600      	movs	r6, #0
 80156c2:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80156c6:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 80156ca:	429d      	cmp	r5, r3
 80156cc:	d013      	beq.n	80156f6 <rmw_destroy_node+0x56>
 80156ce:	2c00      	cmp	r4, #0
 80156d0:	d1f7      	bne.n	80156c2 <rmw_destroy_node+0x22>
 80156d2:	4b2f      	ldr	r3, [pc, #188]	; (8015790 <rmw_destroy_node+0xf0>)
 80156d4:	681c      	ldr	r4, [r3, #0]
 80156d6:	b1c4      	cbz	r4, 801570a <rmw_destroy_node+0x6a>
 80156d8:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80156dc:	6a0b      	ldr	r3, [r1, #32]
 80156de:	429d      	cmp	r5, r3
 80156e0:	d1f9      	bne.n	80156d6 <rmw_destroy_node+0x36>
 80156e2:	317c      	adds	r1, #124	; 0x7c
 80156e4:	4638      	mov	r0, r7
 80156e6:	f000 fdaf 	bl	8016248 <rmw_destroy_subscription>
 80156ea:	2801      	cmp	r0, #1
 80156ec:	4606      	mov	r6, r0
 80156ee:	d1f2      	bne.n	80156d6 <rmw_destroy_node+0x36>
 80156f0:	2601      	movs	r6, #1
 80156f2:	4630      	mov	r0, r6
 80156f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80156f6:	3184      	adds	r1, #132	; 0x84
 80156f8:	4638      	mov	r0, r7
 80156fa:	f000 f9b1 	bl	8015a60 <rmw_destroy_publisher>
 80156fe:	2801      	cmp	r0, #1
 8015700:	4606      	mov	r6, r0
 8015702:	d0f5      	beq.n	80156f0 <rmw_destroy_node+0x50>
 8015704:	2c00      	cmp	r4, #0
 8015706:	d1dc      	bne.n	80156c2 <rmw_destroy_node+0x22>
 8015708:	e7e3      	b.n	80156d2 <rmw_destroy_node+0x32>
 801570a:	4b22      	ldr	r3, [pc, #136]	; (8015794 <rmw_destroy_node+0xf4>)
 801570c:	681c      	ldr	r4, [r3, #0]
 801570e:	b16c      	cbz	r4, 801572c <rmw_destroy_node+0x8c>
 8015710:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8015714:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 8015716:	429d      	cmp	r5, r3
 8015718:	d1f9      	bne.n	801570e <rmw_destroy_node+0x6e>
 801571a:	317c      	adds	r1, #124	; 0x7c
 801571c:	4638      	mov	r0, r7
 801571e:	f000 fc1d 	bl	8015f5c <rmw_destroy_service>
 8015722:	2801      	cmp	r0, #1
 8015724:	4606      	mov	r6, r0
 8015726:	d0e3      	beq.n	80156f0 <rmw_destroy_node+0x50>
 8015728:	2c00      	cmp	r4, #0
 801572a:	d1f1      	bne.n	8015710 <rmw_destroy_node+0x70>
 801572c:	4b1a      	ldr	r3, [pc, #104]	; (8015798 <rmw_destroy_node+0xf8>)
 801572e:	681c      	ldr	r4, [r3, #0]
 8015730:	b16c      	cbz	r4, 801574e <rmw_destroy_node+0xae>
 8015732:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8015736:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 8015738:	429d      	cmp	r5, r3
 801573a:	d1f9      	bne.n	8015730 <rmw_destroy_node+0x90>
 801573c:	317c      	adds	r1, #124	; 0x7c
 801573e:	4638      	mov	r0, r7
 8015740:	f008 f93a 	bl	801d9b8 <rmw_destroy_client>
 8015744:	2801      	cmp	r0, #1
 8015746:	4606      	mov	r6, r0
 8015748:	d0d2      	beq.n	80156f0 <rmw_destroy_node+0x50>
 801574a:	2c00      	cmp	r4, #0
 801574c:	d1f1      	bne.n	8015732 <rmw_destroy_node+0x92>
 801574e:	6928      	ldr	r0, [r5, #16]
 8015750:	696a      	ldr	r2, [r5, #20]
 8015752:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8015756:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801575a:	6819      	ldr	r1, [r3, #0]
 801575c:	f001 fd4c 	bl	80171f8 <uxr_buffer_delete_entity>
 8015760:	4602      	mov	r2, r0
 8015762:	6928      	ldr	r0, [r5, #16]
 8015764:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8015768:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801576c:	f001 f91e 	bl	80169ac <run_xrce_session>
 8015770:	4603      	mov	r3, r0
 8015772:	4638      	mov	r0, r7
 8015774:	2b00      	cmp	r3, #0
 8015776:	bf08      	it	eq
 8015778:	2602      	moveq	r6, #2
 801577a:	f000 ff99 	bl	80166b0 <rmw_uxrce_fini_node_memory>
 801577e:	4630      	mov	r0, r6
 8015780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015782:	4626      	mov	r6, r4
 8015784:	e7a5      	b.n	80156d2 <rmw_destroy_node+0x32>
 8015786:	bf00      	nop
 8015788:	0802542c 	.word	0x0802542c
 801578c:	20016dfc 	.word	0x20016dfc
 8015790:	20016e3c 	.word	0x20016e3c
 8015794:	20016e0c 	.word	0x20016e0c
 8015798:	2001251c 	.word	0x2001251c

0801579c <rmw_node_get_graph_guard_condition>:
 801579c:	6843      	ldr	r3, [r0, #4]
 801579e:	6918      	ldr	r0, [r3, #16]
 80157a0:	f500 705a 	add.w	r0, r0, #872	; 0x368
 80157a4:	4770      	bx	lr
 80157a6:	bf00      	nop

080157a8 <flush_session>:
 80157a8:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 80157aa:	f002 be59 	b.w	8018460 <uxr_run_session_until_confirm_delivery>
 80157ae:	bf00      	nop

080157b0 <rmw_publish>:
 80157b0:	2800      	cmp	r0, #0
 80157b2:	d053      	beq.n	801585c <rmw_publish+0xac>
 80157b4:	b570      	push	{r4, r5, r6, lr}
 80157b6:	460d      	mov	r5, r1
 80157b8:	b08e      	sub	sp, #56	; 0x38
 80157ba:	2900      	cmp	r1, #0
 80157bc:	d04b      	beq.n	8015856 <rmw_publish+0xa6>
 80157be:	4604      	mov	r4, r0
 80157c0:	6800      	ldr	r0, [r0, #0]
 80157c2:	f001 fa05 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 80157c6:	2800      	cmp	r0, #0
 80157c8:	d045      	beq.n	8015856 <rmw_publish+0xa6>
 80157ca:	6866      	ldr	r6, [r4, #4]
 80157cc:	2e00      	cmp	r6, #0
 80157ce:	d042      	beq.n	8015856 <rmw_publish+0xa6>
 80157d0:	69b4      	ldr	r4, [r6, #24]
 80157d2:	4628      	mov	r0, r5
 80157d4:	6923      	ldr	r3, [r4, #16]
 80157d6:	4798      	blx	r3
 80157d8:	69f3      	ldr	r3, [r6, #28]
 80157da:	9005      	str	r0, [sp, #20]
 80157dc:	b113      	cbz	r3, 80157e4 <rmw_publish+0x34>
 80157de:	a805      	add	r0, sp, #20
 80157e0:	4798      	blx	r3
 80157e2:	9805      	ldr	r0, [sp, #20]
 80157e4:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80157e8:	691b      	ldr	r3, [r3, #16]
 80157ea:	9000      	str	r0, [sp, #0]
 80157ec:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 80157f0:	6972      	ldr	r2, [r6, #20]
 80157f2:	ab06      	add	r3, sp, #24
 80157f4:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 80157f6:	f004 f8ad 	bl	8019954 <uxr_prepare_output_stream>
 80157fa:	b1d8      	cbz	r0, 8015834 <rmw_publish+0x84>
 80157fc:	68a3      	ldr	r3, [r4, #8]
 80157fe:	a906      	add	r1, sp, #24
 8015800:	4628      	mov	r0, r5
 8015802:	4798      	blx	r3
 8015804:	6a33      	ldr	r3, [r6, #32]
 8015806:	4604      	mov	r4, r0
 8015808:	b10b      	cbz	r3, 801580e <rmw_publish+0x5e>
 801580a:	a806      	add	r0, sp, #24
 801580c:	4798      	blx	r3
 801580e:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 8015812:	2b01      	cmp	r3, #1
 8015814:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015818:	d022      	beq.n	8015860 <rmw_publish+0xb0>
 801581a:	6918      	ldr	r0, [r3, #16]
 801581c:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 801581e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015822:	f002 fe1d 	bl	8018460 <uxr_run_session_until_confirm_delivery>
 8015826:	4020      	ands	r0, r4
 8015828:	b2c4      	uxtb	r4, r0
 801582a:	f084 0001 	eor.w	r0, r4, #1
 801582e:	b2c0      	uxtb	r0, r0
 8015830:	b00e      	add	sp, #56	; 0x38
 8015832:	bd70      	pop	{r4, r5, r6, pc}
 8015834:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015838:	6918      	ldr	r0, [r3, #16]
 801583a:	9b05      	ldr	r3, [sp, #20]
 801583c:	9602      	str	r6, [sp, #8]
 801583e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015842:	9300      	str	r3, [sp, #0]
 8015844:	4b09      	ldr	r3, [pc, #36]	; (801586c <rmw_publish+0xbc>)
 8015846:	9301      	str	r3, [sp, #4]
 8015848:	ab06      	add	r3, sp, #24
 801584a:	6972      	ldr	r2, [r6, #20]
 801584c:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 801584e:	f004 f8b1 	bl	80199b4 <uxr_prepare_output_stream_fragmented>
 8015852:	2800      	cmp	r0, #0
 8015854:	d1d2      	bne.n	80157fc <rmw_publish+0x4c>
 8015856:	2001      	movs	r0, #1
 8015858:	b00e      	add	sp, #56	; 0x38
 801585a:	bd70      	pop	{r4, r5, r6, pc}
 801585c:	2001      	movs	r0, #1
 801585e:	4770      	bx	lr
 8015860:	6918      	ldr	r0, [r3, #16]
 8015862:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015866:	f002 fa41 	bl	8017cec <uxr_flash_output_streams>
 801586a:	e7de      	b.n	801582a <rmw_publish+0x7a>
 801586c:	080157a9 	.word	0x080157a9

08015870 <rmw_create_publisher>:
 8015870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015874:	b087      	sub	sp, #28
 8015876:	2800      	cmp	r0, #0
 8015878:	f000 80d2 	beq.w	8015a20 <rmw_create_publisher+0x1b0>
 801587c:	460e      	mov	r6, r1
 801587e:	2900      	cmp	r1, #0
 8015880:	f000 80ce 	beq.w	8015a20 <rmw_create_publisher+0x1b0>
 8015884:	4604      	mov	r4, r0
 8015886:	6800      	ldr	r0, [r0, #0]
 8015888:	4615      	mov	r5, r2
 801588a:	461f      	mov	r7, r3
 801588c:	f001 f9a0 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8015890:	f080 0001 	eor.w	r0, r0, #1
 8015894:	b2c0      	uxtb	r0, r0
 8015896:	2800      	cmp	r0, #0
 8015898:	f040 80c2 	bne.w	8015a20 <rmw_create_publisher+0x1b0>
 801589c:	2d00      	cmp	r5, #0
 801589e:	f000 80bf 	beq.w	8015a20 <rmw_create_publisher+0x1b0>
 80158a2:	782b      	ldrb	r3, [r5, #0]
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	f000 80bb 	beq.w	8015a20 <rmw_create_publisher+0x1b0>
 80158aa:	2f00      	cmp	r7, #0
 80158ac:	f000 80b8 	beq.w	8015a20 <rmw_create_publisher+0x1b0>
 80158b0:	485e      	ldr	r0, [pc, #376]	; (8015a2c <rmw_create_publisher+0x1bc>)
 80158b2:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80158b6:	f008 f85b 	bl	801d970 <get_memory>
 80158ba:	2800      	cmp	r0, #0
 80158bc:	f000 80b0 	beq.w	8015a20 <rmw_create_publisher+0x1b0>
 80158c0:	6884      	ldr	r4, [r0, #8]
 80158c2:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
 80158c6:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 80158ca:	f008 f8b9 	bl	801da40 <rmw_get_implementation_identifier>
 80158ce:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 80158d2:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 80158d6:	4628      	mov	r0, r5
 80158d8:	f7ea fd12 	bl	8000300 <strlen>
 80158dc:	3001      	adds	r0, #1
 80158de:	f104 0884 	add.w	r8, r4, #132	; 0x84
 80158e2:	283c      	cmp	r0, #60	; 0x3c
 80158e4:	f200 808f 	bhi.w	8015a06 <rmw_create_publisher+0x196>
 80158e8:	462b      	mov	r3, r5
 80158ea:	4a51      	ldr	r2, [pc, #324]	; (8015a30 <rmw_create_publisher+0x1c0>)
 80158ec:	213c      	movs	r1, #60	; 0x3c
 80158ee:	4650      	mov	r0, sl
 80158f0:	f00a fd9c 	bl	802042c <sniprintf>
 80158f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80158f8:	4639      	mov	r1, r7
 80158fa:	2250      	movs	r2, #80	; 0x50
 80158fc:	67e3      	str	r3, [r4, #124]	; 0x7c
 80158fe:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8015902:	f8c4 9080 	str.w	r9, [r4, #128]	; 0x80
 8015906:	f00a ffee 	bl	80208e6 <memcpy>
 801590a:	7a3b      	ldrb	r3, [r7, #8]
 801590c:	4630      	mov	r0, r6
 801590e:	4949      	ldr	r1, [pc, #292]	; (8015a34 <rmw_create_publisher+0x1c4>)
 8015910:	2b02      	cmp	r3, #2
 8015912:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015916:	bf0c      	ite	eq
 8015918:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 801591c:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 8015920:	67a3      	str	r3, [r4, #120]	; 0x78
 8015922:	2300      	movs	r3, #0
 8015924:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8015928:	f001 f960 	bl	8016bec <get_message_typesupport_handle>
 801592c:	2800      	cmp	r0, #0
 801592e:	d06a      	beq.n	8015a06 <rmw_create_publisher+0x196>
 8015930:	6842      	ldr	r2, [r0, #4]
 8015932:	61a2      	str	r2, [r4, #24]
 8015934:	2a00      	cmp	r2, #0
 8015936:	d066      	beq.n	8015a06 <rmw_create_publisher+0x196>
 8015938:	4629      	mov	r1, r5
 801593a:	463b      	mov	r3, r7
 801593c:	4648      	mov	r0, r9
 801593e:	f008 f8af 	bl	801daa0 <create_topic>
 8015942:	6260      	str	r0, [r4, #36]	; 0x24
 8015944:	2800      	cmp	r0, #0
 8015946:	d062      	beq.n	8015a0e <rmw_create_publisher+0x19e>
 8015948:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801594c:	2103      	movs	r1, #3
 801594e:	2506      	movs	r5, #6
 8015950:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8015954:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	; 0x598
 8015958:	1c42      	adds	r2, r0, #1
 801595a:	f8a3 2598 	strh.w	r2, [r3, #1432]	; 0x598
 801595e:	f001 ff45 	bl	80177ec <uxr_object_id>
 8015962:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8015966:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801596a:	6120      	str	r0, [r4, #16]
 801596c:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 8015970:	6910      	ldr	r0, [r2, #16]
 8015972:	9500      	str	r5, [sp, #0]
 8015974:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015978:	6819      	ldr	r1, [r3, #0]
 801597a:	6922      	ldr	r2, [r4, #16]
 801597c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8015980:	f001 fcee 	bl	8017360 <uxr_buffer_create_publisher_bin>
 8015984:	4602      	mov	r2, r0
 8015986:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801598a:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801598e:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8015992:	f001 f80b 	bl	80169ac <run_xrce_session>
 8015996:	b3b0      	cbz	r0, 8015a06 <rmw_create_publisher+0x196>
 8015998:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801599c:	2105      	movs	r1, #5
 801599e:	f10d 0a10 	add.w	sl, sp, #16
 80159a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80159a6:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	; 0x59a
 80159aa:	1c42      	adds	r2, r0, #1
 80159ac:	f8a3 259a 	strh.w	r2, [r3, #1434]	; 0x59a
 80159b0:	f001 ff1c 	bl	80177ec <uxr_object_id>
 80159b4:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80159b8:	4639      	mov	r1, r7
 80159ba:	6160      	str	r0, [r4, #20]
 80159bc:	691e      	ldr	r6, [r3, #16]
 80159be:	4650      	mov	r0, sl
 80159c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80159c4:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 80159c8:	f506 7628 	add.w	r6, r6, #672	; 0x2a0
 80159cc:	f8d3 7384 	ldr.w	r7, [r3, #900]	; 0x384
 80159d0:	f001 f808 	bl	80169e4 <convert_qos_profile>
 80159d4:	9503      	str	r5, [sp, #12]
 80159d6:	e89a 0003 	ldmia.w	sl, {r0, r1}
 80159da:	9001      	str	r0, [sp, #4]
 80159dc:	4630      	mov	r0, r6
 80159de:	f8ad 1008 	strh.w	r1, [sp, #8]
 80159e2:	f8db 3010 	ldr.w	r3, [fp, #16]
 80159e6:	9300      	str	r3, [sp, #0]
 80159e8:	6839      	ldr	r1, [r7, #0]
 80159ea:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80159ee:	f001 fd17 	bl	8017420 <uxr_buffer_create_datawriter_bin>
 80159f2:	4602      	mov	r2, r0
 80159f4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80159f8:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80159fc:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8015a00:	f000 ffd4 	bl	80169ac <run_xrce_session>
 8015a04:	b970      	cbnz	r0, 8015a24 <rmw_create_publisher+0x1b4>
 8015a06:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8015a08:	b108      	cbz	r0, 8015a0e <rmw_create_publisher+0x19e>
 8015a0a:	f000 fec1 	bl	8016790 <rmw_uxrce_fini_topic_memory>
 8015a0e:	4640      	mov	r0, r8
 8015a10:	f04f 0800 	mov.w	r8, #0
 8015a14:	f000 fe64 	bl	80166e0 <rmw_uxrce_fini_publisher_memory>
 8015a18:	4640      	mov	r0, r8
 8015a1a:	b007      	add	sp, #28
 8015a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a20:	f04f 0800 	mov.w	r8, #0
 8015a24:	4640      	mov	r0, r8
 8015a26:	b007      	add	sp, #28
 8015a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a2c:	20016dfc 	.word	0x20016dfc
 8015a30:	08024dcc 	.word	0x08024dcc
 8015a34:	08024074 	.word	0x08024074

08015a38 <rmw_publisher_get_actual_qos>:
 8015a38:	b178      	cbz	r0, 8015a5a <rmw_publisher_get_actual_qos+0x22>
 8015a3a:	b510      	push	{r4, lr}
 8015a3c:	fab1 f481 	clz	r4, r1
 8015a40:	0964      	lsrs	r4, r4, #5
 8015a42:	b141      	cbz	r1, 8015a56 <rmw_publisher_get_actual_qos+0x1e>
 8015a44:	6843      	ldr	r3, [r0, #4]
 8015a46:	2250      	movs	r2, #80	; 0x50
 8015a48:	4608      	mov	r0, r1
 8015a4a:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8015a4e:	f00a ff4a 	bl	80208e6 <memcpy>
 8015a52:	4620      	mov	r0, r4
 8015a54:	bd10      	pop	{r4, pc}
 8015a56:	200b      	movs	r0, #11
 8015a58:	bd10      	pop	{r4, pc}
 8015a5a:	200b      	movs	r0, #11
 8015a5c:	4770      	bx	lr
 8015a5e:	bf00      	nop

08015a60 <rmw_destroy_publisher>:
 8015a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a64:	b128      	cbz	r0, 8015a72 <rmw_destroy_publisher+0x12>
 8015a66:	4604      	mov	r4, r0
 8015a68:	6800      	ldr	r0, [r0, #0]
 8015a6a:	460d      	mov	r5, r1
 8015a6c:	f001 f8b0 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8015a70:	b918      	cbnz	r0, 8015a7a <rmw_destroy_publisher+0x1a>
 8015a72:	2401      	movs	r4, #1
 8015a74:	4620      	mov	r0, r4
 8015a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a7a:	6863      	ldr	r3, [r4, #4]
 8015a7c:	2b00      	cmp	r3, #0
 8015a7e:	d0f8      	beq.n	8015a72 <rmw_destroy_publisher+0x12>
 8015a80:	fab5 f485 	clz	r4, r5
 8015a84:	0964      	lsrs	r4, r4, #5
 8015a86:	2d00      	cmp	r5, #0
 8015a88:	d0f3      	beq.n	8015a72 <rmw_destroy_publisher+0x12>
 8015a8a:	6828      	ldr	r0, [r5, #0]
 8015a8c:	f001 f8a0 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8015a90:	2800      	cmp	r0, #0
 8015a92:	d0ee      	beq.n	8015a72 <rmw_destroy_publisher+0x12>
 8015a94:	686e      	ldr	r6, [r5, #4]
 8015a96:	2e00      	cmp	r6, #0
 8015a98:	d0eb      	beq.n	8015a72 <rmw_destroy_publisher+0x12>
 8015a9a:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8015a9c:	f8d6 7080 	ldr.w	r7, [r6, #128]	; 0x80
 8015aa0:	f008 f84e 	bl	801db40 <destroy_topic>
 8015aa4:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015aa8:	6972      	ldr	r2, [r6, #20]
 8015aaa:	6918      	ldr	r0, [r3, #16]
 8015aac:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8015ab0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015ab4:	6819      	ldr	r1, [r3, #0]
 8015ab6:	f001 fb9f 	bl	80171f8 <uxr_buffer_delete_entity>
 8015aba:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015abe:	4680      	mov	r8, r0
 8015ac0:	6932      	ldr	r2, [r6, #16]
 8015ac2:	6918      	ldr	r0, [r3, #16]
 8015ac4:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8015ac8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015acc:	6819      	ldr	r1, [r3, #0]
 8015ace:	f001 fb93 	bl	80171f8 <uxr_buffer_delete_entity>
 8015ad2:	4606      	mov	r6, r0
 8015ad4:	6938      	ldr	r0, [r7, #16]
 8015ad6:	4642      	mov	r2, r8
 8015ad8:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8015adc:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8015ae0:	f000 ff64 	bl	80169ac <run_xrce_session>
 8015ae4:	693f      	ldr	r7, [r7, #16]
 8015ae6:	4632      	mov	r2, r6
 8015ae8:	4606      	mov	r6, r0
 8015aea:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 8015aee:	4638      	mov	r0, r7
 8015af0:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8015af4:	f000 ff5a 	bl	80169ac <run_xrce_session>
 8015af8:	b126      	cbz	r6, 8015b04 <rmw_destroy_publisher+0xa4>
 8015afa:	b118      	cbz	r0, 8015b04 <rmw_destroy_publisher+0xa4>
 8015afc:	4628      	mov	r0, r5
 8015afe:	f000 fdef 	bl	80166e0 <rmw_uxrce_fini_publisher_memory>
 8015b02:	e7b7      	b.n	8015a74 <rmw_destroy_publisher+0x14>
 8015b04:	2402      	movs	r4, #2
 8015b06:	e7f9      	b.n	8015afc <rmw_destroy_publisher+0x9c>

08015b08 <rmw_send_request>:
 8015b08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015b0c:	4604      	mov	r4, r0
 8015b0e:	6800      	ldr	r0, [r0, #0]
 8015b10:	b08b      	sub	sp, #44	; 0x2c
 8015b12:	460e      	mov	r6, r1
 8015b14:	4615      	mov	r5, r2
 8015b16:	b128      	cbz	r0, 8015b24 <rmw_send_request+0x1c>
 8015b18:	4b21      	ldr	r3, [pc, #132]	; (8015ba0 <rmw_send_request+0x98>)
 8015b1a:	6819      	ldr	r1, [r3, #0]
 8015b1c:	f7ea fb90 	bl	8000240 <strcmp>
 8015b20:	2800      	cmp	r0, #0
 8015b22:	d139      	bne.n	8015b98 <rmw_send_request+0x90>
 8015b24:	6864      	ldr	r4, [r4, #4]
 8015b26:	2700      	movs	r7, #0
 8015b28:	6963      	ldr	r3, [r4, #20]
 8015b2a:	f8d4 8078 	ldr.w	r8, [r4, #120]	; 0x78
 8015b2e:	689b      	ldr	r3, [r3, #8]
 8015b30:	4798      	blx	r3
 8015b32:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8015b36:	4630      	mov	r0, r6
 8015b38:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015b3c:	4798      	blx	r3
 8015b3e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015b42:	9000      	str	r0, [sp, #0]
 8015b44:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8015b48:	6922      	ldr	r2, [r4, #16]
 8015b4a:	ab02      	add	r3, sp, #8
 8015b4c:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8015b4e:	f003 ff01 	bl	8019954 <uxr_prepare_output_stream>
 8015b52:	e9c5 0700 	strd	r0, r7, [r5]
 8015b56:	b198      	cbz	r0, 8015b80 <rmw_send_request+0x78>
 8015b58:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8015b5c:	a902      	add	r1, sp, #8
 8015b5e:	4630      	mov	r0, r6
 8015b60:	4798      	blx	r3
 8015b62:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
 8015b66:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8015b6a:	2b01      	cmp	r3, #1
 8015b6c:	d00c      	beq.n	8015b88 <rmw_send_request+0x80>
 8015b6e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8015b70:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015b74:	f002 fc74 	bl	8018460 <uxr_run_session_until_confirm_delivery>
 8015b78:	4638      	mov	r0, r7
 8015b7a:	b00b      	add	sp, #44	; 0x2c
 8015b7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b80:	2001      	movs	r0, #1
 8015b82:	b00b      	add	sp, #44	; 0x2c
 8015b84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b88:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015b8c:	f002 f8ae 	bl	8017cec <uxr_flash_output_streams>
 8015b90:	4638      	mov	r0, r7
 8015b92:	b00b      	add	sp, #44	; 0x2c
 8015b94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b98:	200c      	movs	r0, #12
 8015b9a:	b00b      	add	sp, #44	; 0x2c
 8015b9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ba0:	0802542c 	.word	0x0802542c

08015ba4 <rmw_take_request>:
 8015ba4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015ba8:	4605      	mov	r5, r0
 8015baa:	6800      	ldr	r0, [r0, #0]
 8015bac:	b089      	sub	sp, #36	; 0x24
 8015bae:	460c      	mov	r4, r1
 8015bb0:	4690      	mov	r8, r2
 8015bb2:	461e      	mov	r6, r3
 8015bb4:	b128      	cbz	r0, 8015bc2 <rmw_take_request+0x1e>
 8015bb6:	4b28      	ldr	r3, [pc, #160]	; (8015c58 <rmw_take_request+0xb4>)
 8015bb8:	6819      	ldr	r1, [r3, #0]
 8015bba:	f7ea fb41 	bl	8000240 <strcmp>
 8015bbe:	2800      	cmp	r0, #0
 8015bc0:	d146      	bne.n	8015c50 <rmw_take_request+0xac>
 8015bc2:	b10e      	cbz	r6, 8015bc8 <rmw_take_request+0x24>
 8015bc4:	2300      	movs	r3, #0
 8015bc6:	7033      	strb	r3, [r6, #0]
 8015bc8:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8015bcc:	f000 fe70 	bl	80168b0 <rmw_uxrce_clean_expired_static_input_buffer>
 8015bd0:	4648      	mov	r0, r9
 8015bd2:	f000 fe43 	bl	801685c <rmw_uxrce_find_static_input_buffer_by_owner>
 8015bd6:	4607      	mov	r7, r0
 8015bd8:	b3b0      	cbz	r0, 8015c48 <rmw_take_request+0xa4>
 8015bda:	6885      	ldr	r5, [r0, #8]
 8015bdc:	f8d5 2838 	ldr.w	r2, [r5, #2104]	; 0x838
 8015be0:	f8d5 383c 	ldr.w	r3, [r5, #2108]	; 0x83c
 8015be4:	e9c4 3208 	strd	r3, r2, [r4, #32]
 8015be8:	f895 3837 	ldrb.w	r3, [r5, #2103]	; 0x837
 8015bec:	7423      	strb	r3, [r4, #16]
 8015bee:	f8b5 2834 	ldrh.w	r2, [r5, #2100]	; 0x834
 8015bf2:	f895 3836 	ldrb.w	r3, [r5, #2102]	; 0x836
 8015bf6:	f8a4 2011 	strh.w	r2, [r4, #17]
 8015bfa:	74e3      	strb	r3, [r4, #19]
 8015bfc:	f8d5 1828 	ldr.w	r1, [r5, #2088]	; 0x828
 8015c00:	f8d5 282c 	ldr.w	r2, [r5, #2092]	; 0x82c
 8015c04:	f8d5 3830 	ldr.w	r3, [r5, #2096]	; 0x830
 8015c08:	6161      	str	r1, [r4, #20]
 8015c0a:	61a2      	str	r2, [r4, #24]
 8015c0c:	61e3      	str	r3, [r4, #28]
 8015c0e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8015c12:	689b      	ldr	r3, [r3, #8]
 8015c14:	4798      	blx	r3
 8015c16:	6844      	ldr	r4, [r0, #4]
 8015c18:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 8015c1c:	f105 0110 	add.w	r1, r5, #16
 8015c20:	4668      	mov	r0, sp
 8015c22:	f7fd f829 	bl	8012c78 <ucdr_init_buffer>
 8015c26:	4641      	mov	r1, r8
 8015c28:	68e3      	ldr	r3, [r4, #12]
 8015c2a:	4668      	mov	r0, sp
 8015c2c:	4798      	blx	r3
 8015c2e:	4639      	mov	r1, r7
 8015c30:	4604      	mov	r4, r0
 8015c32:	480a      	ldr	r0, [pc, #40]	; (8015c5c <rmw_take_request+0xb8>)
 8015c34:	f007 feac 	bl	801d990 <put_memory>
 8015c38:	b106      	cbz	r6, 8015c3c <rmw_take_request+0x98>
 8015c3a:	7034      	strb	r4, [r6, #0]
 8015c3c:	f084 0001 	eor.w	r0, r4, #1
 8015c40:	b2c0      	uxtb	r0, r0
 8015c42:	b009      	add	sp, #36	; 0x24
 8015c44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c48:	2001      	movs	r0, #1
 8015c4a:	b009      	add	sp, #36	; 0x24
 8015c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c50:	200c      	movs	r0, #12
 8015c52:	b009      	add	sp, #36	; 0x24
 8015c54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c58:	0802542c 	.word	0x0802542c
 8015c5c:	20016e2c 	.word	0x20016e2c

08015c60 <rmw_send_response>:
 8015c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015c62:	4605      	mov	r5, r0
 8015c64:	6800      	ldr	r0, [r0, #0]
 8015c66:	b091      	sub	sp, #68	; 0x44
 8015c68:	460c      	mov	r4, r1
 8015c6a:	4616      	mov	r6, r2
 8015c6c:	b128      	cbz	r0, 8015c7a <rmw_send_response+0x1a>
 8015c6e:	4b29      	ldr	r3, [pc, #164]	; (8015d14 <rmw_send_response+0xb4>)
 8015c70:	6819      	ldr	r1, [r3, #0]
 8015c72:	f7ea fae5 	bl	8000240 <strcmp>
 8015c76:	2800      	cmp	r0, #0
 8015c78:	d141      	bne.n	8015cfe <rmw_send_response+0x9e>
 8015c7a:	686d      	ldr	r5, [r5, #4]
 8015c7c:	68a1      	ldr	r1, [r4, #8]
 8015c7e:	6860      	ldr	r0, [r4, #4]
 8015c80:	6faf      	ldr	r7, [r5, #120]	; 0x78
 8015c82:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8015c86:	9307      	str	r3, [sp, #28]
 8015c88:	4623      	mov	r3, r4
 8015c8a:	9206      	str	r2, [sp, #24]
 8015c8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015c90:	789b      	ldrb	r3, [r3, #2]
 8015c92:	f88d 2017 	strb.w	r2, [sp, #23]
 8015c96:	f88d 3016 	strb.w	r3, [sp, #22]
 8015c9a:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8015c9e:	68e2      	ldr	r2, [r4, #12]
 8015ca0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015ca4:	ab02      	add	r3, sp, #8
 8015ca6:	696c      	ldr	r4, [r5, #20]
 8015ca8:	c307      	stmia	r3!, {r0, r1, r2}
 8015caa:	68e3      	ldr	r3, [r4, #12]
 8015cac:	4798      	blx	r3
 8015cae:	6844      	ldr	r4, [r0, #4]
 8015cb0:	4630      	mov	r0, r6
 8015cb2:	6923      	ldr	r3, [r4, #16]
 8015cb4:	4798      	blx	r3
 8015cb6:	f100 0318 	add.w	r3, r0, #24
 8015cba:	6938      	ldr	r0, [r7, #16]
 8015cbc:	9300      	str	r3, [sp, #0]
 8015cbe:	ab08      	add	r3, sp, #32
 8015cc0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015cc4:	692a      	ldr	r2, [r5, #16]
 8015cc6:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8015cc8:	f003 fe44 	bl	8019954 <uxr_prepare_output_stream>
 8015ccc:	b910      	cbnz	r0, 8015cd4 <rmw_send_response+0x74>
 8015cce:	2001      	movs	r0, #1
 8015cd0:	b011      	add	sp, #68	; 0x44
 8015cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015cd4:	a902      	add	r1, sp, #8
 8015cd6:	a808      	add	r0, sp, #32
 8015cd8:	f004 ffa8 	bl	801ac2c <uxr_serialize_SampleIdentity>
 8015cdc:	68a3      	ldr	r3, [r4, #8]
 8015cde:	a908      	add	r1, sp, #32
 8015ce0:	4630      	mov	r0, r6
 8015ce2:	4798      	blx	r3
 8015ce4:	f895 3072 	ldrb.w	r3, [r5, #114]	; 0x72
 8015ce8:	6938      	ldr	r0, [r7, #16]
 8015cea:	2b01      	cmp	r3, #1
 8015cec:	d00a      	beq.n	8015d04 <rmw_send_response+0xa4>
 8015cee:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8015cf0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015cf4:	f002 fbb4 	bl	8018460 <uxr_run_session_until_confirm_delivery>
 8015cf8:	2000      	movs	r0, #0
 8015cfa:	b011      	add	sp, #68	; 0x44
 8015cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015cfe:	200c      	movs	r0, #12
 8015d00:	b011      	add	sp, #68	; 0x44
 8015d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015d04:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015d08:	f001 fff0 	bl	8017cec <uxr_flash_output_streams>
 8015d0c:	2000      	movs	r0, #0
 8015d0e:	b011      	add	sp, #68	; 0x44
 8015d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015d12:	bf00      	nop
 8015d14:	0802542c 	.word	0x0802542c

08015d18 <rmw_take_response>:
 8015d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d1c:	4604      	mov	r4, r0
 8015d1e:	6800      	ldr	r0, [r0, #0]
 8015d20:	b088      	sub	sp, #32
 8015d22:	460f      	mov	r7, r1
 8015d24:	4690      	mov	r8, r2
 8015d26:	461d      	mov	r5, r3
 8015d28:	b120      	cbz	r0, 8015d34 <rmw_take_response+0x1c>
 8015d2a:	4b1d      	ldr	r3, [pc, #116]	; (8015da0 <rmw_take_response+0x88>)
 8015d2c:	6819      	ldr	r1, [r3, #0]
 8015d2e:	f7ea fa87 	bl	8000240 <strcmp>
 8015d32:	bb68      	cbnz	r0, 8015d90 <rmw_take_response+0x78>
 8015d34:	b10d      	cbz	r5, 8015d3a <rmw_take_response+0x22>
 8015d36:	2300      	movs	r3, #0
 8015d38:	702b      	strb	r3, [r5, #0]
 8015d3a:	6864      	ldr	r4, [r4, #4]
 8015d3c:	f000 fdb8 	bl	80168b0 <rmw_uxrce_clean_expired_static_input_buffer>
 8015d40:	4620      	mov	r0, r4
 8015d42:	f000 fd8b 	bl	801685c <rmw_uxrce_find_static_input_buffer_by_owner>
 8015d46:	4606      	mov	r6, r0
 8015d48:	b330      	cbz	r0, 8015d98 <rmw_take_response+0x80>
 8015d4a:	6963      	ldr	r3, [r4, #20]
 8015d4c:	6884      	ldr	r4, [r0, #8]
 8015d4e:	68db      	ldr	r3, [r3, #12]
 8015d50:	f504 6203 	add.w	r2, r4, #2096	; 0x830
 8015d54:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8015d58:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8015d5c:	4798      	blx	r3
 8015d5e:	6847      	ldr	r7, [r0, #4]
 8015d60:	f8d4 2810 	ldr.w	r2, [r4, #2064]	; 0x810
 8015d64:	f104 0110 	add.w	r1, r4, #16
 8015d68:	4668      	mov	r0, sp
 8015d6a:	f7fc ff85 	bl	8012c78 <ucdr_init_buffer>
 8015d6e:	4641      	mov	r1, r8
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	4668      	mov	r0, sp
 8015d74:	4798      	blx	r3
 8015d76:	4631      	mov	r1, r6
 8015d78:	4604      	mov	r4, r0
 8015d7a:	480a      	ldr	r0, [pc, #40]	; (8015da4 <rmw_take_response+0x8c>)
 8015d7c:	f007 fe08 	bl	801d990 <put_memory>
 8015d80:	b105      	cbz	r5, 8015d84 <rmw_take_response+0x6c>
 8015d82:	702c      	strb	r4, [r5, #0]
 8015d84:	f084 0001 	eor.w	r0, r4, #1
 8015d88:	b2c0      	uxtb	r0, r0
 8015d8a:	b008      	add	sp, #32
 8015d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015d90:	200c      	movs	r0, #12
 8015d92:	b008      	add	sp, #32
 8015d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015d98:	2001      	movs	r0, #1
 8015d9a:	b008      	add	sp, #32
 8015d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015da0:	0802542c 	.word	0x0802542c
 8015da4:	20016e2c 	.word	0x20016e2c

08015da8 <rmw_create_service>:
 8015da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015dac:	b091      	sub	sp, #68	; 0x44
 8015dae:	2900      	cmp	r1, #0
 8015db0:	f000 80bb 	beq.w	8015f2a <rmw_create_service+0x182>
 8015db4:	4606      	mov	r6, r0
 8015db6:	2800      	cmp	r0, #0
 8015db8:	f000 80b7 	beq.w	8015f2a <rmw_create_service+0x182>
 8015dbc:	4614      	mov	r4, r2
 8015dbe:	6800      	ldr	r0, [r0, #0]
 8015dc0:	4689      	mov	r9, r1
 8015dc2:	461d      	mov	r5, r3
 8015dc4:	f000 ff04 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8015dc8:	2c00      	cmp	r4, #0
 8015dca:	f000 80ae 	beq.w	8015f2a <rmw_create_service+0x182>
 8015dce:	f080 0001 	eor.w	r0, r0, #1
 8015dd2:	b2c0      	uxtb	r0, r0
 8015dd4:	2800      	cmp	r0, #0
 8015dd6:	f040 80a8 	bne.w	8015f2a <rmw_create_service+0x182>
 8015dda:	7823      	ldrb	r3, [r4, #0]
 8015ddc:	2b00      	cmp	r3, #0
 8015dde:	f000 80a4 	beq.w	8015f2a <rmw_create_service+0x182>
 8015de2:	2d00      	cmp	r5, #0
 8015de4:	f000 80a1 	beq.w	8015f2a <rmw_create_service+0x182>
 8015de8:	4856      	ldr	r0, [pc, #344]	; (8015f44 <rmw_create_service+0x19c>)
 8015dea:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8015dee:	f007 fdbf 	bl	801d970 <get_memory>
 8015df2:	4606      	mov	r6, r0
 8015df4:	2800      	cmp	r0, #0
 8015df6:	f000 8099 	beq.w	8015f2c <rmw_create_service+0x184>
 8015dfa:	6887      	ldr	r7, [r0, #8]
 8015dfc:	f107 0a88 	add.w	sl, r7, #136	; 0x88
 8015e00:	f8c7 7080 	str.w	r7, [r7, #128]	; 0x80
 8015e04:	f007 fe1c 	bl	801da40 <rmw_get_implementation_identifier>
 8015e08:	67f8      	str	r0, [r7, #124]	; 0x7c
 8015e0a:	f8c7 a084 	str.w	sl, [r7, #132]	; 0x84
 8015e0e:	4620      	mov	r0, r4
 8015e10:	f7ea fa76 	bl	8000300 <strlen>
 8015e14:	1c42      	adds	r2, r0, #1
 8015e16:	f107 067c 	add.w	r6, r7, #124	; 0x7c
 8015e1a:	2a3c      	cmp	r2, #60	; 0x3c
 8015e1c:	f200 808a 	bhi.w	8015f34 <rmw_create_service+0x18c>
 8015e20:	4621      	mov	r1, r4
 8015e22:	4650      	mov	r0, sl
 8015e24:	f00a fd5f 	bl	80208e6 <memcpy>
 8015e28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8015e2c:	4629      	mov	r1, r5
 8015e2e:	2250      	movs	r2, #80	; 0x50
 8015e30:	f107 0020 	add.w	r0, r7, #32
 8015e34:	f8c7 8078 	str.w	r8, [r7, #120]	; 0x78
 8015e38:	677b      	str	r3, [r7, #116]	; 0x74
 8015e3a:	f00a fd54 	bl	80208e6 <memcpy>
 8015e3e:	4648      	mov	r0, r9
 8015e40:	4941      	ldr	r1, [pc, #260]	; (8015f48 <rmw_create_service+0x1a0>)
 8015e42:	f000 fedf 	bl	8016c04 <get_service_typesupport_handle>
 8015e46:	2800      	cmp	r0, #0
 8015e48:	d074      	beq.n	8015f34 <rmw_create_service+0x18c>
 8015e4a:	6843      	ldr	r3, [r0, #4]
 8015e4c:	617b      	str	r3, [r7, #20]
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d070      	beq.n	8015f34 <rmw_create_service+0x18c>
 8015e52:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015e56:	2108      	movs	r1, #8
 8015e58:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 8015f50 <rmw_create_service+0x1a8>
 8015e5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8015e60:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 8015f54 <rmw_create_service+0x1ac>
 8015e64:	f8b3 05a2 	ldrh.w	r0, [r3, #1442]	; 0x5a2
 8015e68:	1c42      	adds	r2, r0, #1
 8015e6a:	f8a3 25a2 	strh.w	r2, [r3, #1442]	; 0x5a2
 8015e6e:	f001 fcbd 	bl	80177ec <uxr_object_id>
 8015e72:	2364      	movs	r3, #100	; 0x64
 8015e74:	6138      	str	r0, [r7, #16]
 8015e76:	4652      	mov	r2, sl
 8015e78:	4649      	mov	r1, r9
 8015e7a:	6978      	ldr	r0, [r7, #20]
 8015e7c:	f000 fdfc 	bl	8016a78 <generate_service_types>
 8015e80:	2800      	cmp	r0, #0
 8015e82:	d057      	beq.n	8015f34 <rmw_create_service+0x18c>
 8015e84:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 8015f58 <rmw_create_service+0x1b0>
 8015e88:	233c      	movs	r3, #60	; 0x3c
 8015e8a:	4a30      	ldr	r2, [pc, #192]	; (8015f4c <rmw_create_service+0x1a4>)
 8015e8c:	4620      	mov	r0, r4
 8015e8e:	4659      	mov	r1, fp
 8015e90:	f000 fdc0 	bl	8016a14 <generate_service_topics>
 8015e94:	2800      	cmp	r0, #0
 8015e96:	d04d      	beq.n	8015f34 <rmw_create_service+0x18c>
 8015e98:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015e9c:	a80c      	add	r0, sp, #48	; 0x30
 8015e9e:	4629      	mov	r1, r5
 8015ea0:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8015ea4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8015ea8:	f000 fd9c 	bl	80169e4 <convert_qos_profile>
 8015eac:	4a27      	ldr	r2, [pc, #156]	; (8015f4c <rmw_create_service+0x1a4>)
 8015eae:	a80c      	add	r0, sp, #48	; 0x30
 8015eb0:	9400      	str	r4, [sp, #0]
 8015eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015eb4:	e9cd b203 	strd	fp, r2, [sp, #12]
 8015eb8:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 8015ebc:	c803      	ldmia	r0, {r0, r1}
 8015ebe:	9a08      	ldr	r2, [sp, #32]
 8015ec0:	9005      	str	r0, [sp, #20]
 8015ec2:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8015ec6:	2306      	movs	r3, #6
 8015ec8:	f8ad 1018 	strh.w	r1, [sp, #24]
 8015ecc:	9307      	str	r3, [sp, #28]
 8015ece:	6811      	ldr	r1, [r2, #0]
 8015ed0:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8015ed4:	693a      	ldr	r2, [r7, #16]
 8015ed6:	f001 fb91 	bl	80175fc <uxr_buffer_create_replier_bin>
 8015eda:	4602      	mov	r2, r0
 8015edc:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8015ee0:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8015ee4:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8015ee8:	f000 fd60 	bl	80169ac <run_xrce_session>
 8015eec:	b310      	cbz	r0, 8015f34 <rmw_create_service+0x18c>
 8015eee:	7a2b      	ldrb	r3, [r5, #8]
 8015ef0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015ef4:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8015ef8:	2b02      	cmp	r3, #2
 8015efa:	920e      	str	r2, [sp, #56]	; 0x38
 8015efc:	f04f 0200 	mov.w	r2, #0
 8015f00:	920f      	str	r2, [sp, #60]	; 0x3c
 8015f02:	bf0c      	ite	eq
 8015f04:	e9d0 23df 	ldrdeq	r2, r3, [r0, #892]	; 0x37c
 8015f08:	e9d0 32dd 	ldrdne	r3, r2, [r0, #884]	; 0x374
 8015f0c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015f10:	930b      	str	r3, [sp, #44]	; 0x2c
 8015f12:	ab0e      	add	r3, sp, #56	; 0x38
 8015f14:	673a      	str	r2, [r7, #112]	; 0x70
 8015f16:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 8015f1a:	9300      	str	r3, [sp, #0]
 8015f1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015f1e:	6811      	ldr	r1, [r2, #0]
 8015f20:	693a      	ldr	r2, [r7, #16]
 8015f22:	f001 fc93 	bl	801784c <uxr_buffer_request_data>
 8015f26:	8338      	strh	r0, [r7, #24]
 8015f28:	e000      	b.n	8015f2c <rmw_create_service+0x184>
 8015f2a:	2600      	movs	r6, #0
 8015f2c:	4630      	mov	r0, r6
 8015f2e:	b011      	add	sp, #68	; 0x44
 8015f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f34:	4630      	mov	r0, r6
 8015f36:	2600      	movs	r6, #0
 8015f38:	f000 fbfe 	bl	8016738 <rmw_uxrce_fini_service_memory>
 8015f3c:	4630      	mov	r0, r6
 8015f3e:	b011      	add	sp, #68	; 0x44
 8015f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f44:	20016e0c 	.word	0x20016e0c
 8015f48:	08024074 	.word	0x08024074
 8015f4c:	2001247c 	.word	0x2001247c
 8015f50:	200124b8 	.word	0x200124b8
 8015f54:	20012418 	.word	0x20012418
 8015f58:	200123dc 	.word	0x200123dc

08015f5c <rmw_destroy_service>:
 8015f5c:	b570      	push	{r4, r5, r6, lr}
 8015f5e:	b128      	cbz	r0, 8015f6c <rmw_destroy_service+0x10>
 8015f60:	4604      	mov	r4, r0
 8015f62:	6800      	ldr	r0, [r0, #0]
 8015f64:	460d      	mov	r5, r1
 8015f66:	f000 fe33 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8015f6a:	b910      	cbnz	r0, 8015f72 <rmw_destroy_service+0x16>
 8015f6c:	2401      	movs	r4, #1
 8015f6e:	4620      	mov	r0, r4
 8015f70:	bd70      	pop	{r4, r5, r6, pc}
 8015f72:	6863      	ldr	r3, [r4, #4]
 8015f74:	2b00      	cmp	r3, #0
 8015f76:	d0f9      	beq.n	8015f6c <rmw_destroy_service+0x10>
 8015f78:	2d00      	cmp	r5, #0
 8015f7a:	d0f7      	beq.n	8015f6c <rmw_destroy_service+0x10>
 8015f7c:	6828      	ldr	r0, [r5, #0]
 8015f7e:	f000 fe27 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8015f82:	2800      	cmp	r0, #0
 8015f84:	d0f2      	beq.n	8015f6c <rmw_destroy_service+0x10>
 8015f86:	686e      	ldr	r6, [r5, #4]
 8015f88:	2e00      	cmp	r6, #0
 8015f8a:	d0ef      	beq.n	8015f6c <rmw_destroy_service+0x10>
 8015f8c:	6864      	ldr	r4, [r4, #4]
 8015f8e:	6932      	ldr	r2, [r6, #16]
 8015f90:	6920      	ldr	r0, [r4, #16]
 8015f92:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8015f96:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015f9a:	6819      	ldr	r1, [r3, #0]
 8015f9c:	f001 fc90 	bl	80178c0 <uxr_buffer_cancel_data>
 8015fa0:	4602      	mov	r2, r0
 8015fa2:	6920      	ldr	r0, [r4, #16]
 8015fa4:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8015fa8:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8015fac:	f000 fcfe 	bl	80169ac <run_xrce_session>
 8015fb0:	6920      	ldr	r0, [r4, #16]
 8015fb2:	6932      	ldr	r2, [r6, #16]
 8015fb4:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8015fb8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015fbc:	6819      	ldr	r1, [r3, #0]
 8015fbe:	f001 f91b 	bl	80171f8 <uxr_buffer_delete_entity>
 8015fc2:	4602      	mov	r2, r0
 8015fc4:	6920      	ldr	r0, [r4, #16]
 8015fc6:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8015fca:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8015fce:	f000 fced 	bl	80169ac <run_xrce_session>
 8015fd2:	4603      	mov	r3, r0
 8015fd4:	4628      	mov	r0, r5
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	bf14      	ite	ne
 8015fda:	2400      	movne	r4, #0
 8015fdc:	2402      	moveq	r4, #2
 8015fde:	f000 fbab 	bl	8016738 <rmw_uxrce_fini_service_memory>
 8015fe2:	e7c4      	b.n	8015f6e <rmw_destroy_service+0x12>

08015fe4 <rmw_service_response_publisher_get_actual_qos>:
 8015fe4:	b181      	cbz	r1, 8016008 <rmw_service_response_publisher_get_actual_qos+0x24>
 8015fe6:	4603      	mov	r3, r0
 8015fe8:	b510      	push	{r4, lr}
 8015fea:	fab0 f480 	clz	r4, r0
 8015fee:	0964      	lsrs	r4, r4, #5
 8015ff0:	b140      	cbz	r0, 8016004 <rmw_service_response_publisher_get_actual_qos+0x20>
 8015ff2:	685b      	ldr	r3, [r3, #4]
 8015ff4:	4608      	mov	r0, r1
 8015ff6:	2250      	movs	r2, #80	; 0x50
 8015ff8:	f103 0120 	add.w	r1, r3, #32
 8015ffc:	f00a fc73 	bl	80208e6 <memcpy>
 8016000:	4620      	mov	r0, r4
 8016002:	bd10      	pop	{r4, pc}
 8016004:	200b      	movs	r0, #11
 8016006:	bd10      	pop	{r4, pc}
 8016008:	200b      	movs	r0, #11
 801600a:	4770      	bx	lr

0801600c <rmw_service_request_subscription_get_actual_qos>:
 801600c:	b178      	cbz	r0, 801602e <rmw_service_request_subscription_get_actual_qos+0x22>
 801600e:	b510      	push	{r4, lr}
 8016010:	fab1 f481 	clz	r4, r1
 8016014:	0964      	lsrs	r4, r4, #5
 8016016:	b141      	cbz	r1, 801602a <rmw_service_request_subscription_get_actual_qos+0x1e>
 8016018:	6843      	ldr	r3, [r0, #4]
 801601a:	2250      	movs	r2, #80	; 0x50
 801601c:	4608      	mov	r0, r1
 801601e:	f103 0120 	add.w	r1, r3, #32
 8016022:	f00a fc60 	bl	80208e6 <memcpy>
 8016026:	4620      	mov	r0, r4
 8016028:	bd10      	pop	{r4, pc}
 801602a:	200b      	movs	r0, #11
 801602c:	bd10      	pop	{r4, pc}
 801602e:	200b      	movs	r0, #11
 8016030:	4770      	bx	lr
 8016032:	bf00      	nop

08016034 <rmw_create_subscription>:
 8016034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016038:	b08d      	sub	sp, #52	; 0x34
 801603a:	2900      	cmp	r1, #0
 801603c:	f000 80d8 	beq.w	80161f0 <rmw_create_subscription+0x1bc>
 8016040:	4604      	mov	r4, r0
 8016042:	2800      	cmp	r0, #0
 8016044:	f000 80d4 	beq.w	80161f0 <rmw_create_subscription+0x1bc>
 8016048:	6800      	ldr	r0, [r0, #0]
 801604a:	460e      	mov	r6, r1
 801604c:	4615      	mov	r5, r2
 801604e:	461f      	mov	r7, r3
 8016050:	f000 fdbe 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8016054:	f080 0001 	eor.w	r0, r0, #1
 8016058:	b2c0      	uxtb	r0, r0
 801605a:	2800      	cmp	r0, #0
 801605c:	f040 80c8 	bne.w	80161f0 <rmw_create_subscription+0x1bc>
 8016060:	2d00      	cmp	r5, #0
 8016062:	f000 80c5 	beq.w	80161f0 <rmw_create_subscription+0x1bc>
 8016066:	782b      	ldrb	r3, [r5, #0]
 8016068:	2b00      	cmp	r3, #0
 801606a:	f000 80c1 	beq.w	80161f0 <rmw_create_subscription+0x1bc>
 801606e:	2f00      	cmp	r7, #0
 8016070:	f000 80be 	beq.w	80161f0 <rmw_create_subscription+0x1bc>
 8016074:	4867      	ldr	r0, [pc, #412]	; (8016214 <rmw_create_subscription+0x1e0>)
 8016076:	f8d4 9004 	ldr.w	r9, [r4, #4]
 801607a:	f007 fc79 	bl	801d970 <get_memory>
 801607e:	4604      	mov	r4, r0
 8016080:	2800      	cmp	r0, #0
 8016082:	f000 80b6 	beq.w	80161f2 <rmw_create_subscription+0x1be>
 8016086:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801608a:	f108 0a98 	add.w	sl, r8, #152	; 0x98
 801608e:	f8c8 8080 	str.w	r8, [r8, #128]	; 0x80
 8016092:	f007 fcd5 	bl	801da40 <rmw_get_implementation_identifier>
 8016096:	f8c8 007c 	str.w	r0, [r8, #124]	; 0x7c
 801609a:	f8c8 a084 	str.w	sl, [r8, #132]	; 0x84
 801609e:	4628      	mov	r0, r5
 80160a0:	f7ea f92e 	bl	8000300 <strlen>
 80160a4:	3001      	adds	r0, #1
 80160a6:	f108 047c 	add.w	r4, r8, #124	; 0x7c
 80160aa:	283c      	cmp	r0, #60	; 0x3c
 80160ac:	f200 80a5 	bhi.w	80161fa <rmw_create_subscription+0x1c6>
 80160b0:	462b      	mov	r3, r5
 80160b2:	4a59      	ldr	r2, [pc, #356]	; (8016218 <rmw_create_subscription+0x1e4>)
 80160b4:	213c      	movs	r1, #60	; 0x3c
 80160b6:	4650      	mov	r0, sl
 80160b8:	f00a f9b8 	bl	802042c <sniprintf>
 80160bc:	4639      	mov	r1, r7
 80160be:	2250      	movs	r2, #80	; 0x50
 80160c0:	f108 0028 	add.w	r0, r8, #40	; 0x28
 80160c4:	f8c8 9020 	str.w	r9, [r8, #32]
 80160c8:	f00a fc0d 	bl	80208e6 <memcpy>
 80160cc:	4630      	mov	r0, r6
 80160ce:	4953      	ldr	r1, [pc, #332]	; (801621c <rmw_create_subscription+0x1e8>)
 80160d0:	f000 fd8c 	bl	8016bec <get_message_typesupport_handle>
 80160d4:	2800      	cmp	r0, #0
 80160d6:	f000 8090 	beq.w	80161fa <rmw_create_subscription+0x1c6>
 80160da:	6842      	ldr	r2, [r0, #4]
 80160dc:	f8c8 2018 	str.w	r2, [r8, #24]
 80160e0:	2a00      	cmp	r2, #0
 80160e2:	f000 808a 	beq.w	80161fa <rmw_create_subscription+0x1c6>
 80160e6:	4629      	mov	r1, r5
 80160e8:	463b      	mov	r3, r7
 80160ea:	4648      	mov	r0, r9
 80160ec:	f007 fcd8 	bl	801daa0 <create_topic>
 80160f0:	f8c8 001c 	str.w	r0, [r8, #28]
 80160f4:	2800      	cmp	r0, #0
 80160f6:	f000 8085 	beq.w	8016204 <rmw_create_subscription+0x1d0>
 80160fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80160fe:	2104      	movs	r1, #4
 8016100:	2506      	movs	r5, #6
 8016102:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8016106:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	; 0x59c
 801610a:	1c42      	adds	r2, r0, #1
 801610c:	f8a3 259c 	strh.w	r2, [r3, #1436]	; 0x59c
 8016110:	f001 fb6c 	bl	80177ec <uxr_object_id>
 8016114:	f8c8 0010 	str.w	r0, [r8, #16]
 8016118:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801611c:	f8d0 3384 	ldr.w	r3, [r0, #900]	; 0x384
 8016120:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016124:	9500      	str	r5, [sp, #0]
 8016126:	6819      	ldr	r1, [r3, #0]
 8016128:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801612c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8016130:	f001 f946 	bl	80173c0 <uxr_buffer_create_subscriber_bin>
 8016134:	4602      	mov	r2, r0
 8016136:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801613a:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801613e:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8016142:	f000 fc33 	bl	80169ac <run_xrce_session>
 8016146:	2800      	cmp	r0, #0
 8016148:	d057      	beq.n	80161fa <rmw_create_subscription+0x1c6>
 801614a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801614e:	4629      	mov	r1, r5
 8016150:	ae08      	add	r6, sp, #32
 8016152:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8016156:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	; 0x59e
 801615a:	1c42      	adds	r2, r0, #1
 801615c:	f8a3 259e 	strh.w	r2, [r3, #1438]	; 0x59e
 8016160:	f001 fb44 	bl	80177ec <uxr_object_id>
 8016164:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016168:	f8d8 301c 	ldr.w	r3, [r8, #28]
 801616c:	4639      	mov	r1, r7
 801616e:	f8c8 0014 	str.w	r0, [r8, #20]
 8016172:	4630      	mov	r0, r6
 8016174:	f8da b384 	ldr.w	fp, [sl, #900]	; 0x384
 8016178:	9305      	str	r3, [sp, #20]
 801617a:	f000 fc33 	bl	80169e4 <convert_qos_profile>
 801617e:	9503      	str	r5, [sp, #12]
 8016180:	9b05      	ldr	r3, [sp, #20]
 8016182:	e896 0003 	ldmia.w	r6, {r0, r1}
 8016186:	9001      	str	r0, [sp, #4]
 8016188:	f50a 7028 	add.w	r0, sl, #672	; 0x2a0
 801618c:	f8ad 1008 	strh.w	r1, [sp, #8]
 8016190:	691b      	ldr	r3, [r3, #16]
 8016192:	9300      	str	r3, [sp, #0]
 8016194:	f8db 1000 	ldr.w	r1, [fp]
 8016198:	e9d8 3204 	ldrd	r3, r2, [r8, #16]
 801619c:	f001 f9b6 	bl	801750c <uxr_buffer_create_datareader_bin>
 80161a0:	4602      	mov	r2, r0
 80161a2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80161a6:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80161aa:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80161ae:	f000 fbfd 	bl	80169ac <run_xrce_session>
 80161b2:	b310      	cbz	r0, 80161fa <rmw_create_subscription+0x1c6>
 80161b4:	7a3b      	ldrb	r3, [r7, #8]
 80161b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80161ba:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80161be:	2b02      	cmp	r3, #2
 80161c0:	920a      	str	r2, [sp, #40]	; 0x28
 80161c2:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80161c6:	f04f 0200 	mov.w	r2, #0
 80161ca:	bf08      	it	eq
 80161cc:	f8d0 3380 	ldreq.w	r3, [r0, #896]	; 0x380
 80161d0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80161d4:	bf18      	it	ne
 80161d6:	f8d0 30d4 	ldrne.w	r3, [r0, #212]	; 0xd4
 80161da:	920b      	str	r2, [sp, #44]	; 0x2c
 80161dc:	9307      	str	r3, [sp, #28]
 80161de:	ab0a      	add	r3, sp, #40	; 0x28
 80161e0:	9300      	str	r3, [sp, #0]
 80161e2:	9b07      	ldr	r3, [sp, #28]
 80161e4:	f8d8 2014 	ldr.w	r2, [r8, #20]
 80161e8:	6809      	ldr	r1, [r1, #0]
 80161ea:	f001 fb2f 	bl	801784c <uxr_buffer_request_data>
 80161ee:	e000      	b.n	80161f2 <rmw_create_subscription+0x1be>
 80161f0:	2400      	movs	r4, #0
 80161f2:	4620      	mov	r0, r4
 80161f4:	b00d      	add	sp, #52	; 0x34
 80161f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161fa:	f8d8 001c 	ldr.w	r0, [r8, #28]
 80161fe:	b108      	cbz	r0, 8016204 <rmw_create_subscription+0x1d0>
 8016200:	f000 fac6 	bl	8016790 <rmw_uxrce_fini_topic_memory>
 8016204:	4620      	mov	r0, r4
 8016206:	2400      	movs	r4, #0
 8016208:	f000 fa80 	bl	801670c <rmw_uxrce_fini_subscription_memory>
 801620c:	4620      	mov	r0, r4
 801620e:	b00d      	add	sp, #52	; 0x34
 8016210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016214:	20016e3c 	.word	0x20016e3c
 8016218:	08024dcc 	.word	0x08024dcc
 801621c:	08024074 	.word	0x08024074

08016220 <rmw_subscription_get_actual_qos>:
 8016220:	b178      	cbz	r0, 8016242 <rmw_subscription_get_actual_qos+0x22>
 8016222:	b510      	push	{r4, lr}
 8016224:	fab1 f481 	clz	r4, r1
 8016228:	0964      	lsrs	r4, r4, #5
 801622a:	b141      	cbz	r1, 801623e <rmw_subscription_get_actual_qos+0x1e>
 801622c:	6843      	ldr	r3, [r0, #4]
 801622e:	2250      	movs	r2, #80	; 0x50
 8016230:	4608      	mov	r0, r1
 8016232:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8016236:	f00a fb56 	bl	80208e6 <memcpy>
 801623a:	4620      	mov	r0, r4
 801623c:	bd10      	pop	{r4, pc}
 801623e:	200b      	movs	r0, #11
 8016240:	bd10      	pop	{r4, pc}
 8016242:	200b      	movs	r0, #11
 8016244:	4770      	bx	lr
 8016246:	bf00      	nop

08016248 <rmw_destroy_subscription>:
 8016248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801624c:	b128      	cbz	r0, 801625a <rmw_destroy_subscription+0x12>
 801624e:	4604      	mov	r4, r0
 8016250:	6800      	ldr	r0, [r0, #0]
 8016252:	460d      	mov	r5, r1
 8016254:	f000 fcbc 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8016258:	b918      	cbnz	r0, 8016262 <rmw_destroy_subscription+0x1a>
 801625a:	2401      	movs	r4, #1
 801625c:	4620      	mov	r0, r4
 801625e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016262:	6863      	ldr	r3, [r4, #4]
 8016264:	2b00      	cmp	r3, #0
 8016266:	d0f8      	beq.n	801625a <rmw_destroy_subscription+0x12>
 8016268:	fab5 f485 	clz	r4, r5
 801626c:	0964      	lsrs	r4, r4, #5
 801626e:	2d00      	cmp	r5, #0
 8016270:	d0f3      	beq.n	801625a <rmw_destroy_subscription+0x12>
 8016272:	6828      	ldr	r0, [r5, #0]
 8016274:	f000 fcac 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 8016278:	2800      	cmp	r0, #0
 801627a:	d0ee      	beq.n	801625a <rmw_destroy_subscription+0x12>
 801627c:	686e      	ldr	r6, [r5, #4]
 801627e:	2e00      	cmp	r6, #0
 8016280:	d0eb      	beq.n	801625a <rmw_destroy_subscription+0x12>
 8016282:	6a37      	ldr	r7, [r6, #32]
 8016284:	6972      	ldr	r2, [r6, #20]
 8016286:	6938      	ldr	r0, [r7, #16]
 8016288:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801628c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016290:	6819      	ldr	r1, [r3, #0]
 8016292:	f001 fb15 	bl	80178c0 <uxr_buffer_cancel_data>
 8016296:	4602      	mov	r2, r0
 8016298:	6938      	ldr	r0, [r7, #16]
 801629a:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801629e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80162a2:	f000 fb83 	bl	80169ac <run_xrce_session>
 80162a6:	69f0      	ldr	r0, [r6, #28]
 80162a8:	f007 fc4a 	bl	801db40 <destroy_topic>
 80162ac:	6a33      	ldr	r3, [r6, #32]
 80162ae:	6972      	ldr	r2, [r6, #20]
 80162b0:	6918      	ldr	r0, [r3, #16]
 80162b2:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80162b6:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80162ba:	6819      	ldr	r1, [r3, #0]
 80162bc:	f000 ff9c 	bl	80171f8 <uxr_buffer_delete_entity>
 80162c0:	6a33      	ldr	r3, [r6, #32]
 80162c2:	4680      	mov	r8, r0
 80162c4:	6932      	ldr	r2, [r6, #16]
 80162c6:	6918      	ldr	r0, [r3, #16]
 80162c8:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80162cc:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80162d0:	6819      	ldr	r1, [r3, #0]
 80162d2:	f000 ff91 	bl	80171f8 <uxr_buffer_delete_entity>
 80162d6:	4606      	mov	r6, r0
 80162d8:	6938      	ldr	r0, [r7, #16]
 80162da:	4642      	mov	r2, r8
 80162dc:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80162e0:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80162e4:	f000 fb62 	bl	80169ac <run_xrce_session>
 80162e8:	693f      	ldr	r7, [r7, #16]
 80162ea:	4632      	mov	r2, r6
 80162ec:	4606      	mov	r6, r0
 80162ee:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 80162f2:	4638      	mov	r0, r7
 80162f4:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 80162f8:	f000 fb58 	bl	80169ac <run_xrce_session>
 80162fc:	b126      	cbz	r6, 8016308 <rmw_destroy_subscription+0xc0>
 80162fe:	b118      	cbz	r0, 8016308 <rmw_destroy_subscription+0xc0>
 8016300:	4628      	mov	r0, r5
 8016302:	f000 fa03 	bl	801670c <rmw_uxrce_fini_subscription_memory>
 8016306:	e7a9      	b.n	801625c <rmw_destroy_subscription+0x14>
 8016308:	2402      	movs	r4, #2
 801630a:	e7f9      	b.n	8016300 <rmw_destroy_subscription+0xb8>

0801630c <rmw_take_with_info>:
 801630c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801630e:	4604      	mov	r4, r0
 8016310:	6800      	ldr	r0, [r0, #0]
 8016312:	b089      	sub	sp, #36	; 0x24
 8016314:	460f      	mov	r7, r1
 8016316:	4615      	mov	r5, r2
 8016318:	b128      	cbz	r0, 8016326 <rmw_take_with_info+0x1a>
 801631a:	4b24      	ldr	r3, [pc, #144]	; (80163ac <rmw_take_with_info+0xa0>)
 801631c:	6819      	ldr	r1, [r3, #0]
 801631e:	f7e9 ff8f 	bl	8000240 <strcmp>
 8016322:	2800      	cmp	r0, #0
 8016324:	d13e      	bne.n	80163a4 <rmw_take_with_info+0x98>
 8016326:	b305      	cbz	r5, 801636a <rmw_take_with_info+0x5e>
 8016328:	2300      	movs	r3, #0
 801632a:	6864      	ldr	r4, [r4, #4]
 801632c:	702b      	strb	r3, [r5, #0]
 801632e:	f000 fabf 	bl	80168b0 <rmw_uxrce_clean_expired_static_input_buffer>
 8016332:	4620      	mov	r0, r4
 8016334:	f000 fa92 	bl	801685c <rmw_uxrce_find_static_input_buffer_by_owner>
 8016338:	4606      	mov	r6, r0
 801633a:	b1f0      	cbz	r0, 801637a <rmw_take_with_info+0x6e>
 801633c:	6881      	ldr	r1, [r0, #8]
 801633e:	4668      	mov	r0, sp
 8016340:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 8016344:	3110      	adds	r1, #16
 8016346:	f7fc fc97 	bl	8012c78 <ucdr_init_buffer>
 801634a:	69a3      	ldr	r3, [r4, #24]
 801634c:	4639      	mov	r1, r7
 801634e:	4668      	mov	r0, sp
 8016350:	68db      	ldr	r3, [r3, #12]
 8016352:	4798      	blx	r3
 8016354:	4604      	mov	r4, r0
 8016356:	4631      	mov	r1, r6
 8016358:	4815      	ldr	r0, [pc, #84]	; (80163b0 <rmw_take_with_info+0xa4>)
 801635a:	f007 fb19 	bl	801d990 <put_memory>
 801635e:	702c      	strb	r4, [r5, #0]
 8016360:	f084 0001 	eor.w	r0, r4, #1
 8016364:	b2c0      	uxtb	r0, r0
 8016366:	b009      	add	sp, #36	; 0x24
 8016368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801636a:	6864      	ldr	r4, [r4, #4]
 801636c:	f000 faa0 	bl	80168b0 <rmw_uxrce_clean_expired_static_input_buffer>
 8016370:	4620      	mov	r0, r4
 8016372:	f000 fa73 	bl	801685c <rmw_uxrce_find_static_input_buffer_by_owner>
 8016376:	4605      	mov	r5, r0
 8016378:	b910      	cbnz	r0, 8016380 <rmw_take_with_info+0x74>
 801637a:	2001      	movs	r0, #1
 801637c:	b009      	add	sp, #36	; 0x24
 801637e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016380:	68a9      	ldr	r1, [r5, #8]
 8016382:	4668      	mov	r0, sp
 8016384:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 8016388:	3110      	adds	r1, #16
 801638a:	f7fc fc75 	bl	8012c78 <ucdr_init_buffer>
 801638e:	69a3      	ldr	r3, [r4, #24]
 8016390:	4639      	mov	r1, r7
 8016392:	4668      	mov	r0, sp
 8016394:	68db      	ldr	r3, [r3, #12]
 8016396:	4798      	blx	r3
 8016398:	4629      	mov	r1, r5
 801639a:	4604      	mov	r4, r0
 801639c:	4804      	ldr	r0, [pc, #16]	; (80163b0 <rmw_take_with_info+0xa4>)
 801639e:	f007 faf7 	bl	801d990 <put_memory>
 80163a2:	e7dd      	b.n	8016360 <rmw_take_with_info+0x54>
 80163a4:	200c      	movs	r0, #12
 80163a6:	b009      	add	sp, #36	; 0x24
 80163a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80163aa:	bf00      	nop
 80163ac:	0802542c 	.word	0x0802542c
 80163b0:	20016e2c 	.word	0x20016e2c

080163b4 <rmw_uxrce_transport_init>:
 80163b4:	b508      	push	{r3, lr}
 80163b6:	b108      	cbz	r0, 80163bc <rmw_uxrce_transport_init+0x8>
 80163b8:	f100 0210 	add.w	r2, r0, #16
 80163bc:	b139      	cbz	r1, 80163ce <rmw_uxrce_transport_init+0x1a>
 80163be:	6949      	ldr	r1, [r1, #20]
 80163c0:	4610      	mov	r0, r2
 80163c2:	f001 f9db 	bl	801777c <uxr_init_custom_transport>
 80163c6:	f080 0001 	eor.w	r0, r0, #1
 80163ca:	b2c0      	uxtb	r0, r0
 80163cc:	bd08      	pop	{r3, pc}
 80163ce:	4b04      	ldr	r3, [pc, #16]	; (80163e0 <rmw_uxrce_transport_init+0x2c>)
 80163d0:	4610      	mov	r0, r2
 80163d2:	6859      	ldr	r1, [r3, #4]
 80163d4:	f001 f9d2 	bl	801777c <uxr_init_custom_transport>
 80163d8:	f080 0001 	eor.w	r0, r0, #1
 80163dc:	b2c0      	uxtb	r0, r0
 80163de:	bd08      	pop	{r3, pc}
 80163e0:	20012384 	.word	0x20012384

080163e4 <rmw_uxrce_init_service_memory>:
 80163e4:	b1e2      	cbz	r2, 8016420 <rmw_uxrce_init_service_memory+0x3c>
 80163e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80163ea:	7b05      	ldrb	r5, [r0, #12]
 80163ec:	4606      	mov	r6, r0
 80163ee:	b9ad      	cbnz	r5, 801641c <rmw_uxrce_init_service_memory+0x38>
 80163f0:	23c8      	movs	r3, #200	; 0xc8
 80163f2:	4617      	mov	r7, r2
 80163f4:	460c      	mov	r4, r1
 80163f6:	46a8      	mov	r8, r5
 80163f8:	6083      	str	r3, [r0, #8]
 80163fa:	f240 1301 	movw	r3, #257	; 0x101
 80163fe:	e9c0 5500 	strd	r5, r5, [r0]
 8016402:	8183      	strh	r3, [r0, #12]
 8016404:	3501      	adds	r5, #1
 8016406:	4621      	mov	r1, r4
 8016408:	4630      	mov	r0, r6
 801640a:	f007 fac1 	bl	801d990 <put_memory>
 801640e:	42af      	cmp	r7, r5
 8016410:	60a4      	str	r4, [r4, #8]
 8016412:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 8016416:	f804 8cbc 	strb.w	r8, [r4, #-188]
 801641a:	d1f3      	bne.n	8016404 <rmw_uxrce_init_service_memory+0x20>
 801641c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016420:	4770      	bx	lr
 8016422:	bf00      	nop

08016424 <rmw_uxrce_init_client_memory>:
 8016424:	b1e2      	cbz	r2, 8016460 <rmw_uxrce_init_client_memory+0x3c>
 8016426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801642a:	7b05      	ldrb	r5, [r0, #12]
 801642c:	4606      	mov	r6, r0
 801642e:	b9ad      	cbnz	r5, 801645c <rmw_uxrce_init_client_memory+0x38>
 8016430:	23c8      	movs	r3, #200	; 0xc8
 8016432:	4617      	mov	r7, r2
 8016434:	460c      	mov	r4, r1
 8016436:	46a8      	mov	r8, r5
 8016438:	6083      	str	r3, [r0, #8]
 801643a:	f240 1301 	movw	r3, #257	; 0x101
 801643e:	e9c0 5500 	strd	r5, r5, [r0]
 8016442:	8183      	strh	r3, [r0, #12]
 8016444:	3501      	adds	r5, #1
 8016446:	4621      	mov	r1, r4
 8016448:	4630      	mov	r0, r6
 801644a:	f007 faa1 	bl	801d990 <put_memory>
 801644e:	42af      	cmp	r7, r5
 8016450:	60a4      	str	r4, [r4, #8]
 8016452:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 8016456:	f804 8cbc 	strb.w	r8, [r4, #-188]
 801645a:	d1f3      	bne.n	8016444 <rmw_uxrce_init_client_memory+0x20>
 801645c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016460:	4770      	bx	lr
 8016462:	bf00      	nop

08016464 <rmw_uxrce_init_publisher_memory>:
 8016464:	b1e2      	cbz	r2, 80164a0 <rmw_uxrce_init_publisher_memory+0x3c>
 8016466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801646a:	7b05      	ldrb	r5, [r0, #12]
 801646c:	4606      	mov	r6, r0
 801646e:	b9ad      	cbnz	r5, 801649c <rmw_uxrce_init_publisher_memory+0x38>
 8016470:	23d8      	movs	r3, #216	; 0xd8
 8016472:	4617      	mov	r7, r2
 8016474:	460c      	mov	r4, r1
 8016476:	46a8      	mov	r8, r5
 8016478:	6083      	str	r3, [r0, #8]
 801647a:	f240 1301 	movw	r3, #257	; 0x101
 801647e:	e9c0 5500 	strd	r5, r5, [r0]
 8016482:	8183      	strh	r3, [r0, #12]
 8016484:	3501      	adds	r5, #1
 8016486:	4621      	mov	r1, r4
 8016488:	4630      	mov	r0, r6
 801648a:	f007 fa81 	bl	801d990 <put_memory>
 801648e:	42af      	cmp	r7, r5
 8016490:	60a4      	str	r4, [r4, #8]
 8016492:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 8016496:	f804 8ccc 	strb.w	r8, [r4, #-204]
 801649a:	d1f3      	bne.n	8016484 <rmw_uxrce_init_publisher_memory+0x20>
 801649c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164a0:	4770      	bx	lr
 80164a2:	bf00      	nop

080164a4 <rmw_uxrce_init_subscription_memory>:
 80164a4:	b1e2      	cbz	r2, 80164e0 <rmw_uxrce_init_subscription_memory+0x3c>
 80164a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164aa:	7b05      	ldrb	r5, [r0, #12]
 80164ac:	4606      	mov	r6, r0
 80164ae:	b9ad      	cbnz	r5, 80164dc <rmw_uxrce_init_subscription_memory+0x38>
 80164b0:	23d8      	movs	r3, #216	; 0xd8
 80164b2:	4617      	mov	r7, r2
 80164b4:	460c      	mov	r4, r1
 80164b6:	46a8      	mov	r8, r5
 80164b8:	6083      	str	r3, [r0, #8]
 80164ba:	f240 1301 	movw	r3, #257	; 0x101
 80164be:	e9c0 5500 	strd	r5, r5, [r0]
 80164c2:	8183      	strh	r3, [r0, #12]
 80164c4:	3501      	adds	r5, #1
 80164c6:	4621      	mov	r1, r4
 80164c8:	4630      	mov	r0, r6
 80164ca:	f007 fa61 	bl	801d990 <put_memory>
 80164ce:	42af      	cmp	r7, r5
 80164d0:	60a4      	str	r4, [r4, #8]
 80164d2:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 80164d6:	f804 8ccc 	strb.w	r8, [r4, #-204]
 80164da:	d1f3      	bne.n	80164c4 <rmw_uxrce_init_subscription_memory+0x20>
 80164dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164e0:	4770      	bx	lr
 80164e2:	bf00      	nop

080164e4 <rmw_uxrce_init_node_memory>:
 80164e4:	b1e2      	cbz	r2, 8016520 <rmw_uxrce_init_node_memory+0x3c>
 80164e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164ea:	7b05      	ldrb	r5, [r0, #12]
 80164ec:	4606      	mov	r6, r0
 80164ee:	b9ad      	cbnz	r5, 801651c <rmw_uxrce_init_node_memory+0x38>
 80164f0:	23a4      	movs	r3, #164	; 0xa4
 80164f2:	4617      	mov	r7, r2
 80164f4:	460c      	mov	r4, r1
 80164f6:	46a8      	mov	r8, r5
 80164f8:	6083      	str	r3, [r0, #8]
 80164fa:	f240 1301 	movw	r3, #257	; 0x101
 80164fe:	e9c0 5500 	strd	r5, r5, [r0]
 8016502:	8183      	strh	r3, [r0, #12]
 8016504:	3501      	adds	r5, #1
 8016506:	4621      	mov	r1, r4
 8016508:	4630      	mov	r0, r6
 801650a:	f007 fa41 	bl	801d990 <put_memory>
 801650e:	42af      	cmp	r7, r5
 8016510:	60a4      	str	r4, [r4, #8]
 8016512:	f104 04a4 	add.w	r4, r4, #164	; 0xa4
 8016516:	f804 8c98 	strb.w	r8, [r4, #-152]
 801651a:	d1f3      	bne.n	8016504 <rmw_uxrce_init_node_memory+0x20>
 801651c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016520:	4770      	bx	lr
 8016522:	bf00      	nop

08016524 <rmw_uxrce_init_session_memory>:
 8016524:	b1ea      	cbz	r2, 8016562 <rmw_uxrce_init_session_memory+0x3e>
 8016526:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801652a:	7b05      	ldrb	r5, [r0, #12]
 801652c:	4606      	mov	r6, r0
 801652e:	b9b5      	cbnz	r5, 801655e <rmw_uxrce_init_session_memory+0x3a>
 8016530:	f241 58a8 	movw	r8, #5544	; 0x15a8
 8016534:	f240 1301 	movw	r3, #257	; 0x101
 8016538:	4617      	mov	r7, r2
 801653a:	460c      	mov	r4, r1
 801653c:	46a9      	mov	r9, r5
 801653e:	f8c0 8008 	str.w	r8, [r0, #8]
 8016542:	8183      	strh	r3, [r0, #12]
 8016544:	e9c0 5500 	strd	r5, r5, [r0]
 8016548:	3501      	adds	r5, #1
 801654a:	4621      	mov	r1, r4
 801654c:	4630      	mov	r0, r6
 801654e:	f007 fa1f 	bl	801d990 <put_memory>
 8016552:	42af      	cmp	r7, r5
 8016554:	60a4      	str	r4, [r4, #8]
 8016556:	f884 900c 	strb.w	r9, [r4, #12]
 801655a:	4444      	add	r4, r8
 801655c:	d1f4      	bne.n	8016548 <rmw_uxrce_init_session_memory+0x24>
 801655e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016562:	4770      	bx	lr

08016564 <rmw_uxrce_init_topic_memory>:
 8016564:	b1e2      	cbz	r2, 80165a0 <rmw_uxrce_init_topic_memory+0x3c>
 8016566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801656a:	7b05      	ldrb	r5, [r0, #12]
 801656c:	4606      	mov	r6, r0
 801656e:	b9ad      	cbnz	r5, 801659c <rmw_uxrce_init_topic_memory+0x38>
 8016570:	231c      	movs	r3, #28
 8016572:	4617      	mov	r7, r2
 8016574:	460c      	mov	r4, r1
 8016576:	46a8      	mov	r8, r5
 8016578:	6083      	str	r3, [r0, #8]
 801657a:	f240 1301 	movw	r3, #257	; 0x101
 801657e:	e9c0 5500 	strd	r5, r5, [r0]
 8016582:	8183      	strh	r3, [r0, #12]
 8016584:	3501      	adds	r5, #1
 8016586:	4621      	mov	r1, r4
 8016588:	4630      	mov	r0, r6
 801658a:	f007 fa01 	bl	801d990 <put_memory>
 801658e:	42af      	cmp	r7, r5
 8016590:	60a4      	str	r4, [r4, #8]
 8016592:	f104 041c 	add.w	r4, r4, #28
 8016596:	f804 8c10 	strb.w	r8, [r4, #-16]
 801659a:	d1f3      	bne.n	8016584 <rmw_uxrce_init_topic_memory+0x20>
 801659c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165a0:	4770      	bx	lr
 80165a2:	bf00      	nop

080165a4 <rmw_uxrce_init_static_input_buffer_memory>:
 80165a4:	b1ea      	cbz	r2, 80165e2 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 80165a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80165aa:	7b05      	ldrb	r5, [r0, #12]
 80165ac:	4606      	mov	r6, r0
 80165ae:	b9b5      	cbnz	r5, 80165de <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 80165b0:	f44f 6304 	mov.w	r3, #2112	; 0x840
 80165b4:	4617      	mov	r7, r2
 80165b6:	460c      	mov	r4, r1
 80165b8:	46a8      	mov	r8, r5
 80165ba:	6083      	str	r3, [r0, #8]
 80165bc:	f240 1301 	movw	r3, #257	; 0x101
 80165c0:	e9c0 5500 	strd	r5, r5, [r0]
 80165c4:	8183      	strh	r3, [r0, #12]
 80165c6:	3501      	adds	r5, #1
 80165c8:	4621      	mov	r1, r4
 80165ca:	4630      	mov	r0, r6
 80165cc:	f007 f9e0 	bl	801d990 <put_memory>
 80165d0:	42af      	cmp	r7, r5
 80165d2:	60a4      	str	r4, [r4, #8]
 80165d4:	f884 800c 	strb.w	r8, [r4, #12]
 80165d8:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 80165dc:	d1f3      	bne.n	80165c6 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 80165de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165e2:	4770      	bx	lr

080165e4 <rmw_uxrce_init_init_options_impl_memory>:
 80165e4:	b1e2      	cbz	r2, 8016620 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 80165e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80165ea:	7b05      	ldrb	r5, [r0, #12]
 80165ec:	4606      	mov	r6, r0
 80165ee:	b9ad      	cbnz	r5, 801661c <rmw_uxrce_init_init_options_impl_memory+0x38>
 80165f0:	232c      	movs	r3, #44	; 0x2c
 80165f2:	4617      	mov	r7, r2
 80165f4:	460c      	mov	r4, r1
 80165f6:	46a8      	mov	r8, r5
 80165f8:	6083      	str	r3, [r0, #8]
 80165fa:	f240 1301 	movw	r3, #257	; 0x101
 80165fe:	e9c0 5500 	strd	r5, r5, [r0]
 8016602:	8183      	strh	r3, [r0, #12]
 8016604:	3501      	adds	r5, #1
 8016606:	4621      	mov	r1, r4
 8016608:	4630      	mov	r0, r6
 801660a:	f007 f9c1 	bl	801d990 <put_memory>
 801660e:	42af      	cmp	r7, r5
 8016610:	60a4      	str	r4, [r4, #8]
 8016612:	f104 042c 	add.w	r4, r4, #44	; 0x2c
 8016616:	f804 8c20 	strb.w	r8, [r4, #-32]
 801661a:	d1f3      	bne.n	8016604 <rmw_uxrce_init_init_options_impl_memory+0x20>
 801661c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016620:	4770      	bx	lr
 8016622:	bf00      	nop

08016624 <rmw_uxrce_init_wait_set_memory>:
 8016624:	b1e2      	cbz	r2, 8016660 <rmw_uxrce_init_wait_set_memory+0x3c>
 8016626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801662a:	7b05      	ldrb	r5, [r0, #12]
 801662c:	4606      	mov	r6, r0
 801662e:	b9ad      	cbnz	r5, 801665c <rmw_uxrce_init_wait_set_memory+0x38>
 8016630:	231c      	movs	r3, #28
 8016632:	4617      	mov	r7, r2
 8016634:	460c      	mov	r4, r1
 8016636:	46a8      	mov	r8, r5
 8016638:	6083      	str	r3, [r0, #8]
 801663a:	f240 1301 	movw	r3, #257	; 0x101
 801663e:	e9c0 5500 	strd	r5, r5, [r0]
 8016642:	8183      	strh	r3, [r0, #12]
 8016644:	3501      	adds	r5, #1
 8016646:	4621      	mov	r1, r4
 8016648:	4630      	mov	r0, r6
 801664a:	f007 f9a1 	bl	801d990 <put_memory>
 801664e:	42af      	cmp	r7, r5
 8016650:	60a4      	str	r4, [r4, #8]
 8016652:	f104 041c 	add.w	r4, r4, #28
 8016656:	f804 8c10 	strb.w	r8, [r4, #-16]
 801665a:	d1f3      	bne.n	8016644 <rmw_uxrce_init_wait_set_memory+0x20>
 801665c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016660:	4770      	bx	lr
 8016662:	bf00      	nop

08016664 <rmw_uxrce_init_guard_condition_memory>:
 8016664:	b1e2      	cbz	r2, 80166a0 <rmw_uxrce_init_guard_condition_memory+0x3c>
 8016666:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801666a:	7b05      	ldrb	r5, [r0, #12]
 801666c:	4606      	mov	r6, r0
 801666e:	b9ad      	cbnz	r5, 801669c <rmw_uxrce_init_guard_condition_memory+0x38>
 8016670:	2320      	movs	r3, #32
 8016672:	4617      	mov	r7, r2
 8016674:	460c      	mov	r4, r1
 8016676:	46a8      	mov	r8, r5
 8016678:	6083      	str	r3, [r0, #8]
 801667a:	f240 1301 	movw	r3, #257	; 0x101
 801667e:	e9c0 5500 	strd	r5, r5, [r0]
 8016682:	8183      	strh	r3, [r0, #12]
 8016684:	3501      	adds	r5, #1
 8016686:	4621      	mov	r1, r4
 8016688:	4630      	mov	r0, r6
 801668a:	f007 f981 	bl	801d990 <put_memory>
 801668e:	42af      	cmp	r7, r5
 8016690:	60a4      	str	r4, [r4, #8]
 8016692:	f104 0420 	add.w	r4, r4, #32
 8016696:	f804 8c14 	strb.w	r8, [r4, #-20]
 801669a:	d1f3      	bne.n	8016684 <rmw_uxrce_init_guard_condition_memory+0x20>
 801669c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166a0:	4770      	bx	lr
 80166a2:	bf00      	nop

080166a4 <rmw_uxrce_fini_session_memory>:
 80166a4:	4601      	mov	r1, r0
 80166a6:	4801      	ldr	r0, [pc, #4]	; (80166ac <rmw_uxrce_fini_session_memory+0x8>)
 80166a8:	f007 b972 	b.w	801d990 <put_memory>
 80166ac:	20016e1c 	.word	0x20016e1c

080166b0 <rmw_uxrce_fini_node_memory>:
 80166b0:	b538      	push	{r3, r4, r5, lr}
 80166b2:	4604      	mov	r4, r0
 80166b4:	6800      	ldr	r0, [r0, #0]
 80166b6:	b128      	cbz	r0, 80166c4 <rmw_uxrce_fini_node_memory+0x14>
 80166b8:	4b07      	ldr	r3, [pc, #28]	; (80166d8 <rmw_uxrce_fini_node_memory+0x28>)
 80166ba:	6819      	ldr	r1, [r3, #0]
 80166bc:	f7e9 fdc0 	bl	8000240 <strcmp>
 80166c0:	b940      	cbnz	r0, 80166d4 <rmw_uxrce_fini_node_memory+0x24>
 80166c2:	6020      	str	r0, [r4, #0]
 80166c4:	6861      	ldr	r1, [r4, #4]
 80166c6:	b129      	cbz	r1, 80166d4 <rmw_uxrce_fini_node_memory+0x24>
 80166c8:	2500      	movs	r5, #0
 80166ca:	4804      	ldr	r0, [pc, #16]	; (80166dc <rmw_uxrce_fini_node_memory+0x2c>)
 80166cc:	610d      	str	r5, [r1, #16]
 80166ce:	f007 f95f 	bl	801d990 <put_memory>
 80166d2:	6065      	str	r5, [r4, #4]
 80166d4:	bd38      	pop	{r3, r4, r5, pc}
 80166d6:	bf00      	nop
 80166d8:	0802542c 	.word	0x0802542c
 80166dc:	20016dec 	.word	0x20016dec

080166e0 <rmw_uxrce_fini_publisher_memory>:
 80166e0:	b510      	push	{r4, lr}
 80166e2:	4604      	mov	r4, r0
 80166e4:	6800      	ldr	r0, [r0, #0]
 80166e6:	b128      	cbz	r0, 80166f4 <rmw_uxrce_fini_publisher_memory+0x14>
 80166e8:	4b06      	ldr	r3, [pc, #24]	; (8016704 <rmw_uxrce_fini_publisher_memory+0x24>)
 80166ea:	6819      	ldr	r1, [r3, #0]
 80166ec:	f7e9 fda8 	bl	8000240 <strcmp>
 80166f0:	b938      	cbnz	r0, 8016702 <rmw_uxrce_fini_publisher_memory+0x22>
 80166f2:	6020      	str	r0, [r4, #0]
 80166f4:	6861      	ldr	r1, [r4, #4]
 80166f6:	b121      	cbz	r1, 8016702 <rmw_uxrce_fini_publisher_memory+0x22>
 80166f8:	4803      	ldr	r0, [pc, #12]	; (8016708 <rmw_uxrce_fini_publisher_memory+0x28>)
 80166fa:	f007 f949 	bl	801d990 <put_memory>
 80166fe:	2300      	movs	r3, #0
 8016700:	6063      	str	r3, [r4, #4]
 8016702:	bd10      	pop	{r4, pc}
 8016704:	0802542c 	.word	0x0802542c
 8016708:	20016dfc 	.word	0x20016dfc

0801670c <rmw_uxrce_fini_subscription_memory>:
 801670c:	b510      	push	{r4, lr}
 801670e:	4604      	mov	r4, r0
 8016710:	6800      	ldr	r0, [r0, #0]
 8016712:	b128      	cbz	r0, 8016720 <rmw_uxrce_fini_subscription_memory+0x14>
 8016714:	4b06      	ldr	r3, [pc, #24]	; (8016730 <rmw_uxrce_fini_subscription_memory+0x24>)
 8016716:	6819      	ldr	r1, [r3, #0]
 8016718:	f7e9 fd92 	bl	8000240 <strcmp>
 801671c:	b938      	cbnz	r0, 801672e <rmw_uxrce_fini_subscription_memory+0x22>
 801671e:	6020      	str	r0, [r4, #0]
 8016720:	6861      	ldr	r1, [r4, #4]
 8016722:	b121      	cbz	r1, 801672e <rmw_uxrce_fini_subscription_memory+0x22>
 8016724:	4803      	ldr	r0, [pc, #12]	; (8016734 <rmw_uxrce_fini_subscription_memory+0x28>)
 8016726:	f007 f933 	bl	801d990 <put_memory>
 801672a:	2300      	movs	r3, #0
 801672c:	6063      	str	r3, [r4, #4]
 801672e:	bd10      	pop	{r4, pc}
 8016730:	0802542c 	.word	0x0802542c
 8016734:	20016e3c 	.word	0x20016e3c

08016738 <rmw_uxrce_fini_service_memory>:
 8016738:	b510      	push	{r4, lr}
 801673a:	4604      	mov	r4, r0
 801673c:	6800      	ldr	r0, [r0, #0]
 801673e:	b128      	cbz	r0, 801674c <rmw_uxrce_fini_service_memory+0x14>
 8016740:	4b06      	ldr	r3, [pc, #24]	; (801675c <rmw_uxrce_fini_service_memory+0x24>)
 8016742:	6819      	ldr	r1, [r3, #0]
 8016744:	f7e9 fd7c 	bl	8000240 <strcmp>
 8016748:	b938      	cbnz	r0, 801675a <rmw_uxrce_fini_service_memory+0x22>
 801674a:	6020      	str	r0, [r4, #0]
 801674c:	6861      	ldr	r1, [r4, #4]
 801674e:	b121      	cbz	r1, 801675a <rmw_uxrce_fini_service_memory+0x22>
 8016750:	4803      	ldr	r0, [pc, #12]	; (8016760 <rmw_uxrce_fini_service_memory+0x28>)
 8016752:	f007 f91d 	bl	801d990 <put_memory>
 8016756:	2300      	movs	r3, #0
 8016758:	6063      	str	r3, [r4, #4]
 801675a:	bd10      	pop	{r4, pc}
 801675c:	0802542c 	.word	0x0802542c
 8016760:	20016e0c 	.word	0x20016e0c

08016764 <rmw_uxrce_fini_client_memory>:
 8016764:	b510      	push	{r4, lr}
 8016766:	4604      	mov	r4, r0
 8016768:	6800      	ldr	r0, [r0, #0]
 801676a:	b128      	cbz	r0, 8016778 <rmw_uxrce_fini_client_memory+0x14>
 801676c:	4b06      	ldr	r3, [pc, #24]	; (8016788 <rmw_uxrce_fini_client_memory+0x24>)
 801676e:	6819      	ldr	r1, [r3, #0]
 8016770:	f7e9 fd66 	bl	8000240 <strcmp>
 8016774:	b938      	cbnz	r0, 8016786 <rmw_uxrce_fini_client_memory+0x22>
 8016776:	6020      	str	r0, [r4, #0]
 8016778:	6861      	ldr	r1, [r4, #4]
 801677a:	b121      	cbz	r1, 8016786 <rmw_uxrce_fini_client_memory+0x22>
 801677c:	4803      	ldr	r0, [pc, #12]	; (801678c <rmw_uxrce_fini_client_memory+0x28>)
 801677e:	f007 f907 	bl	801d990 <put_memory>
 8016782:	2300      	movs	r3, #0
 8016784:	6063      	str	r3, [r4, #4]
 8016786:	bd10      	pop	{r4, pc}
 8016788:	0802542c 	.word	0x0802542c
 801678c:	2001251c 	.word	0x2001251c

08016790 <rmw_uxrce_fini_topic_memory>:
 8016790:	b510      	push	{r4, lr}
 8016792:	4604      	mov	r4, r0
 8016794:	4803      	ldr	r0, [pc, #12]	; (80167a4 <rmw_uxrce_fini_topic_memory+0x14>)
 8016796:	4621      	mov	r1, r4
 8016798:	f007 f8fa 	bl	801d990 <put_memory>
 801679c:	2300      	movs	r3, #0
 801679e:	61a3      	str	r3, [r4, #24]
 80167a0:	bd10      	pop	{r4, pc}
 80167a2:	bf00      	nop
 80167a4:	20016e4c 	.word	0x20016e4c

080167a8 <rmw_uxrce_get_static_input_buffer_for_entity>:
 80167a8:	b082      	sub	sp, #8
 80167aa:	492b      	ldr	r1, [pc, #172]	; (8016858 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 80167ac:	b530      	push	{r4, r5, lr}
 80167ae:	680d      	ldr	r5, [r1, #0]
 80167b0:	ac03      	add	r4, sp, #12
 80167b2:	e884 000c 	stmia.w	r4, {r2, r3}
 80167b6:	461c      	mov	r4, r3
 80167b8:	2d00      	cmp	r5, #0
 80167ba:	d04b      	beq.n	8016854 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>
 80167bc:	462b      	mov	r3, r5
 80167be:	2100      	movs	r1, #0
 80167c0:	689a      	ldr	r2, [r3, #8]
 80167c2:	685b      	ldr	r3, [r3, #4]
 80167c4:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 80167c8:	4290      	cmp	r0, r2
 80167ca:	bf08      	it	eq
 80167cc:	3101      	addeq	r1, #1
 80167ce:	2b00      	cmp	r3, #0
 80167d0:	d1f6      	bne.n	80167c0 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 80167d2:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80167d6:	2b02      	cmp	r3, #2
 80167d8:	d029      	beq.n	801682e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 80167da:	d820      	bhi.n	801681e <rmw_uxrce_get_static_input_buffer_for_entity+0x76>
 80167dc:	428c      	cmp	r4, r1
 80167de:	d828      	bhi.n	8016832 <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 80167e0:	fab4 f284 	clz	r2, r4
 80167e4:	0952      	lsrs	r2, r2, #5
 80167e6:	b324      	cbz	r4, 8016832 <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 80167e8:	b1dd      	cbz	r5, 8016822 <rmw_uxrce_get_static_input_buffer_for_entity+0x7a>
 80167ea:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80167ee:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 80167f2:	e001      	b.n	80167f8 <rmw_uxrce_get_static_input_buffer_for_entity+0x50>
 80167f4:	686d      	ldr	r5, [r5, #4]
 80167f6:	b1ad      	cbz	r5, 8016824 <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 80167f8:	68ab      	ldr	r3, [r5, #8]
 80167fa:	f8d3 1814 	ldr.w	r1, [r3, #2068]	; 0x814
 80167fe:	4288      	cmp	r0, r1
 8016800:	d1f8      	bne.n	80167f4 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8016802:	f8d3 1818 	ldr.w	r1, [r3, #2072]	; 0x818
 8016806:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 801680a:	4561      	cmp	r1, ip
 801680c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8016810:	eb73 0e04 	sbcs.w	lr, r3, r4
 8016814:	daee      	bge.n	80167f4 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8016816:	468c      	mov	ip, r1
 8016818:	461c      	mov	r4, r3
 801681a:	462a      	mov	r2, r5
 801681c:	e7ea      	b.n	80167f4 <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 801681e:	2b03      	cmp	r3, #3
 8016820:	d0dc      	beq.n	80167dc <rmw_uxrce_get_static_input_buffer_for_entity+0x34>
 8016822:	2200      	movs	r2, #0
 8016824:	4610      	mov	r0, r2
 8016826:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801682a:	b002      	add	sp, #8
 801682c:	4770      	bx	lr
 801682e:	428c      	cmp	r4, r1
 8016830:	d905      	bls.n	801683e <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 8016832:	4809      	ldr	r0, [pc, #36]	; (8016858 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8016834:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016838:	b002      	add	sp, #8
 801683a:	f007 b899 	b.w	801d970 <get_memory>
 801683e:	fab4 f284 	clz	r2, r4
 8016842:	0952      	lsrs	r2, r2, #5
 8016844:	2c00      	cmp	r4, #0
 8016846:	d1ed      	bne.n	8016824 <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8016848:	4803      	ldr	r0, [pc, #12]	; (8016858 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 801684a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801684e:	b002      	add	sp, #8
 8016850:	f007 b88e 	b.w	801d970 <get_memory>
 8016854:	4629      	mov	r1, r5
 8016856:	e7bc      	b.n	80167d2 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8016858:	20016e2c 	.word	0x20016e2c

0801685c <rmw_uxrce_find_static_input_buffer_by_owner>:
 801685c:	4b12      	ldr	r3, [pc, #72]	; (80168a8 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 801685e:	681b      	ldr	r3, [r3, #0]
 8016860:	b530      	push	{r4, r5, lr}
 8016862:	b1f3      	cbz	r3, 80168a2 <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 8016864:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8016868:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 801686c:	2400      	movs	r4, #0
 801686e:	e001      	b.n	8016874 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8016870:	685b      	ldr	r3, [r3, #4]
 8016872:	b1a3      	cbz	r3, 801689e <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 8016874:	689a      	ldr	r2, [r3, #8]
 8016876:	f8d2 1814 	ldr.w	r1, [r2, #2068]	; 0x814
 801687a:	4288      	cmp	r0, r1
 801687c:	d1f8      	bne.n	8016870 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 801687e:	f8d2 1818 	ldr.w	r1, [r2, #2072]	; 0x818
 8016882:	f502 6202 	add.w	r2, r2, #2080	; 0x820
 8016886:	4571      	cmp	r1, lr
 8016888:	f852 2c04 	ldr.w	r2, [r2, #-4]
 801688c:	eb72 050c 	sbcs.w	r5, r2, ip
 8016890:	daee      	bge.n	8016870 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 8016892:	461c      	mov	r4, r3
 8016894:	685b      	ldr	r3, [r3, #4]
 8016896:	468e      	mov	lr, r1
 8016898:	4694      	mov	ip, r2
 801689a:	2b00      	cmp	r3, #0
 801689c:	d1ea      	bne.n	8016874 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 801689e:	4620      	mov	r0, r4
 80168a0:	bd30      	pop	{r4, r5, pc}
 80168a2:	461c      	mov	r4, r3
 80168a4:	4620      	mov	r0, r4
 80168a6:	bd30      	pop	{r4, r5, pc}
 80168a8:	20016e2c 	.word	0x20016e2c
 80168ac:	00000000 	.word	0x00000000

080168b0 <rmw_uxrce_clean_expired_static_input_buffer>:
 80168b0:	4b3d      	ldr	r3, [pc, #244]	; (80169a8 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 80168b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168b6:	681f      	ldr	r7, [r3, #0]
 80168b8:	ed2d 8b06 	vpush	{d8-d10}
 80168bc:	b08d      	sub	sp, #52	; 0x34
 80168be:	f007 fae3 	bl	801de88 <rmw_uros_epoch_nanos>
 80168c2:	2f00      	cmp	r7, #0
 80168c4:	d05d      	beq.n	8016982 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 80168c6:	46b8      	mov	r8, r7
 80168c8:	4681      	mov	r9, r0
 80168ca:	468a      	mov	sl, r1
 80168cc:	ac04      	add	r4, sp, #16
 80168ce:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80168d2:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 80168d6:	2b04      	cmp	r3, #4
 80168d8:	ed9f 8b2d 	vldr	d8, [pc, #180]	; 8016990 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 80168dc:	ed9f ab2e 	vldr	d10, [pc, #184]	; 8016998 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 80168e0:	ed9f 9b2f 	vldr	d9, [pc, #188]	; 80169a0 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 80168e4:	d03f      	beq.n	8016966 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 80168e6:	2b05      	cmp	r3, #5
 80168e8:	d044      	beq.n	8016974 <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 80168ea:	2b03      	cmp	r3, #3
 80168ec:	d03b      	beq.n	8016966 <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 80168ee:	ed8d 8b04 	vstr	d8, [sp, #16]
 80168f2:	ed8d ab06 	vstr	d10, [sp, #24]
 80168f6:	ab08      	add	r3, sp, #32
 80168f8:	ed8d 8b08 	vstr	d8, [sp, #32]
 80168fc:	ed8d 8b0a 	vstr	d8, [sp, #40]	; 0x28
 8016900:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016902:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8016906:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801690a:	f006 fe45 	bl	801d598 <rmw_time_equal>
 801690e:	b118      	cbz	r0, 8016918 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 8016910:	ed8d 9b04 	vstr	d9, [sp, #16]
 8016914:	ed8d 8b06 	vstr	d8, [sp, #24]
 8016918:	f8d5 6818 	ldr.w	r6, [r5, #2072]	; 0x818
 801691c:	f505 6502 	add.w	r5, r5, #2080	; 0x820
 8016920:	f855 7c04 	ldr.w	r7, [r5, #-4]
 8016924:	f8d8 b004 	ldr.w	fp, [r8, #4]
 8016928:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801692c:	f006 fe8a 	bl	801d644 <rmw_time_total_nsec>
 8016930:	1830      	adds	r0, r6, r0
 8016932:	eb47 0101 	adc.w	r1, r7, r1
 8016936:	4548      	cmp	r0, r9
 8016938:	eb71 030a 	sbcs.w	r3, r1, sl
 801693c:	db05      	blt.n	801694a <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 801693e:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 8016942:	4591      	cmp	r9, r2
 8016944:	eb7a 0303 	sbcs.w	r3, sl, r3
 8016948:	da03      	bge.n	8016952 <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 801694a:	4641      	mov	r1, r8
 801694c:	4816      	ldr	r0, [pc, #88]	; (80169a8 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 801694e:	f007 f81f 	bl	801d990 <put_memory>
 8016952:	f1bb 0f00 	cmp.w	fp, #0
 8016956:	d014      	beq.n	8016982 <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8016958:	46d8      	mov	r8, fp
 801695a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 801695e:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 8016962:	2b04      	cmp	r3, #4
 8016964:	d1bf      	bne.n	80168e6 <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 8016966:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 801696a:	3340      	adds	r3, #64	; 0x40
 801696c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801696e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016972:	e7c0      	b.n	80168f6 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8016974:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 8016978:	3348      	adds	r3, #72	; 0x48
 801697a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801697c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016980:	e7b9      	b.n	80168f6 <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8016982:	b00d      	add	sp, #52	; 0x34
 8016984:	ecbd 8b06 	vpop	{d8-d10}
 8016988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801698c:	f3af 8000 	nop.w
	...
 8016998:	00000001 	.word	0x00000001
 801699c:	00000000 	.word	0x00000000
 80169a0:	0000001e 	.word	0x0000001e
 80169a4:	00000000 	.word	0x00000000
 80169a8:	20016e2c 	.word	0x20016e2c

080169ac <run_xrce_session>:
 80169ac:	b510      	push	{r4, lr}
 80169ae:	788c      	ldrb	r4, [r1, #2]
 80169b0:	b086      	sub	sp, #24
 80169b2:	2c01      	cmp	r4, #1
 80169b4:	f8ad 200e 	strh.w	r2, [sp, #14]
 80169b8:	d00c      	beq.n	80169d4 <run_xrce_session+0x28>
 80169ba:	2401      	movs	r4, #1
 80169bc:	4619      	mov	r1, r3
 80169be:	f10d 020e 	add.w	r2, sp, #14
 80169c2:	f10d 0317 	add.w	r3, sp, #23
 80169c6:	9400      	str	r4, [sp, #0]
 80169c8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80169cc:	f001 fd6c 	bl	80184a8 <uxr_run_session_until_all_status>
 80169d0:	b006      	add	sp, #24
 80169d2:	bd10      	pop	{r4, pc}
 80169d4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80169d8:	f001 f988 	bl	8017cec <uxr_flash_output_streams>
 80169dc:	4620      	mov	r0, r4
 80169de:	b006      	add	sp, #24
 80169e0:	bd10      	pop	{r4, pc}
 80169e2:	bf00      	nop

080169e4 <convert_qos_profile>:
 80169e4:	7a4a      	ldrb	r2, [r1, #9]
 80169e6:	f891 c008 	ldrb.w	ip, [r1, #8]
 80169ea:	2a02      	cmp	r2, #2
 80169ec:	bf18      	it	ne
 80169ee:	2200      	movne	r2, #0
 80169f0:	7002      	strb	r2, [r0, #0]
 80169f2:	f1ac 0202 	sub.w	r2, ip, #2
 80169f6:	fab2 f282 	clz	r2, r2
 80169fa:	0952      	lsrs	r2, r2, #5
 80169fc:	7042      	strb	r2, [r0, #1]
 80169fe:	780a      	ldrb	r2, [r1, #0]
 8016a00:	8889      	ldrh	r1, [r1, #4]
 8016a02:	f1a2 0202 	sub.w	r2, r2, #2
 8016a06:	8081      	strh	r1, [r0, #4]
 8016a08:	fab2 f282 	clz	r2, r2
 8016a0c:	0952      	lsrs	r2, r2, #5
 8016a0e:	7082      	strb	r2, [r0, #2]
 8016a10:	4770      	bx	lr
 8016a12:	bf00      	nop

08016a14 <generate_service_topics>:
 8016a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016a16:	461d      	mov	r5, r3
 8016a18:	b083      	sub	sp, #12
 8016a1a:	4606      	mov	r6, r0
 8016a1c:	4c11      	ldr	r4, [pc, #68]	; (8016a64 <generate_service_topics+0x50>)
 8016a1e:	4608      	mov	r0, r1
 8016a20:	4b11      	ldr	r3, [pc, #68]	; (8016a68 <generate_service_topics+0x54>)
 8016a22:	4617      	mov	r7, r2
 8016a24:	4629      	mov	r1, r5
 8016a26:	4a11      	ldr	r2, [pc, #68]	; (8016a6c <generate_service_topics+0x58>)
 8016a28:	9401      	str	r4, [sp, #4]
 8016a2a:	9600      	str	r6, [sp, #0]
 8016a2c:	f009 fcfe 	bl	802042c <sniprintf>
 8016a30:	4a0f      	ldr	r2, [pc, #60]	; (8016a70 <generate_service_topics+0x5c>)
 8016a32:	4604      	mov	r4, r0
 8016a34:	4b0f      	ldr	r3, [pc, #60]	; (8016a74 <generate_service_topics+0x60>)
 8016a36:	9201      	str	r2, [sp, #4]
 8016a38:	4638      	mov	r0, r7
 8016a3a:	4a0c      	ldr	r2, [pc, #48]	; (8016a6c <generate_service_topics+0x58>)
 8016a3c:	4629      	mov	r1, r5
 8016a3e:	9600      	str	r6, [sp, #0]
 8016a40:	f009 fcf4 	bl	802042c <sniprintf>
 8016a44:	2c00      	cmp	r4, #0
 8016a46:	bfa8      	it	ge
 8016a48:	42a5      	cmpge	r5, r4
 8016a4a:	bfcc      	ite	gt
 8016a4c:	2401      	movgt	r4, #1
 8016a4e:	2400      	movle	r4, #0
 8016a50:	dd05      	ble.n	8016a5e <generate_service_topics+0x4a>
 8016a52:	2800      	cmp	r0, #0
 8016a54:	bfa8      	it	ge
 8016a56:	4285      	cmpge	r5, r0
 8016a58:	bfcc      	ite	gt
 8016a5a:	2401      	movgt	r4, #1
 8016a5c:	2400      	movle	r4, #0
 8016a5e:	4620      	mov	r0, r4
 8016a60:	b003      	add	sp, #12
 8016a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016a64:	08024de8 	.word	0x08024de8
 8016a68:	08024de4 	.word	0x08024de4
 8016a6c:	08024dc8 	.word	0x08024dc8
 8016a70:	08024ddc 	.word	0x08024ddc
 8016a74:	08024dd8 	.word	0x08024dd8

08016a78 <generate_service_types>:
 8016a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a7c:	4606      	mov	r6, r0
 8016a7e:	b087      	sub	sp, #28
 8016a80:	461c      	mov	r4, r3
 8016a82:	6883      	ldr	r3, [r0, #8]
 8016a84:	460d      	mov	r5, r1
 8016a86:	4617      	mov	r7, r2
 8016a88:	4798      	blx	r3
 8016a8a:	68f3      	ldr	r3, [r6, #12]
 8016a8c:	4606      	mov	r6, r0
 8016a8e:	4798      	blx	r3
 8016a90:	2300      	movs	r3, #0
 8016a92:	f8d0 b004 	ldr.w	fp, [r0, #4]
 8016a96:	6872      	ldr	r2, [r6, #4]
 8016a98:	702b      	strb	r3, [r5, #0]
 8016a9a:	6813      	ldr	r3, [r2, #0]
 8016a9c:	2b00      	cmp	r3, #0
 8016a9e:	d03f      	beq.n	8016b20 <generate_service_types+0xa8>
 8016aa0:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8016b34 <generate_service_types+0xbc>
 8016aa4:	4649      	mov	r1, r9
 8016aa6:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8016b3c <generate_service_types+0xc4>
 8016aaa:	4628      	mov	r0, r5
 8016aac:	f8df a090 	ldr.w	sl, [pc, #144]	; 8016b40 <generate_service_types+0xc8>
 8016ab0:	f8cd 8014 	str.w	r8, [sp, #20]
 8016ab4:	6852      	ldr	r2, [r2, #4]
 8016ab6:	9100      	str	r1, [sp, #0]
 8016ab8:	4621      	mov	r1, r4
 8016aba:	f8cd 8008 	str.w	r8, [sp, #8]
 8016abe:	f8cd a004 	str.w	sl, [sp, #4]
 8016ac2:	e9cd 9203 	strd	r9, r2, [sp, #12]
 8016ac6:	4a1a      	ldr	r2, [pc, #104]	; (8016b30 <generate_service_types+0xb8>)
 8016ac8:	f009 fcb0 	bl	802042c <sniprintf>
 8016acc:	2300      	movs	r3, #0
 8016ace:	42a0      	cmp	r0, r4
 8016ad0:	ea6f 0600 	mvn.w	r6, r0
 8016ad4:	703b      	strb	r3, [r7, #0]
 8016ad6:	f8db 3000 	ldr.w	r3, [fp]
 8016ada:	ea4f 76d6 	mov.w	r6, r6, lsr #31
 8016ade:	bfac      	ite	ge
 8016ae0:	2500      	movge	r5, #0
 8016ae2:	2501      	movlt	r5, #1
 8016ae4:	b30b      	cbz	r3, 8016b2a <generate_service_types+0xb2>
 8016ae6:	4a13      	ldr	r2, [pc, #76]	; (8016b34 <generate_service_types+0xbc>)
 8016ae8:	f8cd 8014 	str.w	r8, [sp, #20]
 8016aec:	402e      	ands	r6, r5
 8016aee:	f8db 1004 	ldr.w	r1, [fp, #4]
 8016af2:	4638      	mov	r0, r7
 8016af4:	9104      	str	r1, [sp, #16]
 8016af6:	4621      	mov	r1, r4
 8016af8:	e9cd 2a00 	strd	r2, sl, [sp]
 8016afc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016b00:	4a0b      	ldr	r2, [pc, #44]	; (8016b30 <generate_service_types+0xb8>)
 8016b02:	f009 fc93 	bl	802042c <sniprintf>
 8016b06:	2800      	cmp	r0, #0
 8016b08:	bfb4      	ite	lt
 8016b0a:	2600      	movlt	r6, #0
 8016b0c:	f006 0601 	andge.w	r6, r6, #1
 8016b10:	42a0      	cmp	r0, r4
 8016b12:	bfac      	ite	ge
 8016b14:	2000      	movge	r0, #0
 8016b16:	f006 0001 	andlt.w	r0, r6, #1
 8016b1a:	b007      	add	sp, #28
 8016b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b20:	4b05      	ldr	r3, [pc, #20]	; (8016b38 <generate_service_types+0xc0>)
 8016b22:	f8df 9010 	ldr.w	r9, [pc, #16]	; 8016b34 <generate_service_types+0xbc>
 8016b26:	4619      	mov	r1, r3
 8016b28:	e7bd      	b.n	8016aa6 <generate_service_types+0x2e>
 8016b2a:	4b03      	ldr	r3, [pc, #12]	; (8016b38 <generate_service_types+0xc0>)
 8016b2c:	461a      	mov	r2, r3
 8016b2e:	e7db      	b.n	8016ae8 <generate_service_types+0x70>
 8016b30:	08024dc0 	.word	0x08024dc0
 8016b34:	08024dbc 	.word	0x08024dbc
 8016b38:	08024e40 	.word	0x08024e40
 8016b3c:	08024dd0 	.word	0x08024dd0
 8016b40:	08024dd4 	.word	0x08024dd4

08016b44 <generate_type_name>:
 8016b44:	2300      	movs	r3, #0
 8016b46:	b530      	push	{r4, r5, lr}
 8016b48:	700b      	strb	r3, [r1, #0]
 8016b4a:	b087      	sub	sp, #28
 8016b4c:	6803      	ldr	r3, [r0, #0]
 8016b4e:	4614      	mov	r4, r2
 8016b50:	b1bb      	cbz	r3, 8016b82 <generate_type_name+0x3e>
 8016b52:	4a0e      	ldr	r2, [pc, #56]	; (8016b8c <generate_type_name+0x48>)
 8016b54:	4615      	mov	r5, r2
 8016b56:	9500      	str	r5, [sp, #0]
 8016b58:	9203      	str	r2, [sp, #12]
 8016b5a:	4d0d      	ldr	r5, [pc, #52]	; (8016b90 <generate_type_name+0x4c>)
 8016b5c:	6842      	ldr	r2, [r0, #4]
 8016b5e:	4608      	mov	r0, r1
 8016b60:	490c      	ldr	r1, [pc, #48]	; (8016b94 <generate_type_name+0x50>)
 8016b62:	9204      	str	r2, [sp, #16]
 8016b64:	9105      	str	r1, [sp, #20]
 8016b66:	9102      	str	r1, [sp, #8]
 8016b68:	4621      	mov	r1, r4
 8016b6a:	4a0b      	ldr	r2, [pc, #44]	; (8016b98 <generate_type_name+0x54>)
 8016b6c:	9501      	str	r5, [sp, #4]
 8016b6e:	f009 fc5d 	bl	802042c <sniprintf>
 8016b72:	2800      	cmp	r0, #0
 8016b74:	bfa8      	it	ge
 8016b76:	4284      	cmpge	r4, r0
 8016b78:	bfcc      	ite	gt
 8016b7a:	2001      	movgt	r0, #1
 8016b7c:	2000      	movle	r0, #0
 8016b7e:	b007      	add	sp, #28
 8016b80:	bd30      	pop	{r4, r5, pc}
 8016b82:	4b06      	ldr	r3, [pc, #24]	; (8016b9c <generate_type_name+0x58>)
 8016b84:	4a01      	ldr	r2, [pc, #4]	; (8016b8c <generate_type_name+0x48>)
 8016b86:	461d      	mov	r5, r3
 8016b88:	e7e5      	b.n	8016b56 <generate_type_name+0x12>
 8016b8a:	bf00      	nop
 8016b8c:	08024dbc 	.word	0x08024dbc
 8016b90:	08024dd4 	.word	0x08024dd4
 8016b94:	08024dd0 	.word	0x08024dd0
 8016b98:	08024dc0 	.word	0x08024dc0
 8016b9c:	08024e40 	.word	0x08024e40

08016ba0 <generate_topic_name>:
 8016ba0:	b530      	push	{r4, r5, lr}
 8016ba2:	4614      	mov	r4, r2
 8016ba4:	b083      	sub	sp, #12
 8016ba6:	4605      	mov	r5, r0
 8016ba8:	4b07      	ldr	r3, [pc, #28]	; (8016bc8 <generate_topic_name+0x28>)
 8016baa:	4a08      	ldr	r2, [pc, #32]	; (8016bcc <generate_topic_name+0x2c>)
 8016bac:	4608      	mov	r0, r1
 8016bae:	9500      	str	r5, [sp, #0]
 8016bb0:	4621      	mov	r1, r4
 8016bb2:	f009 fc3b 	bl	802042c <sniprintf>
 8016bb6:	2800      	cmp	r0, #0
 8016bb8:	bfa8      	it	ge
 8016bba:	4284      	cmpge	r4, r0
 8016bbc:	bfcc      	ite	gt
 8016bbe:	2001      	movgt	r0, #1
 8016bc0:	2000      	movle	r0, #0
 8016bc2:	b003      	add	sp, #12
 8016bc4:	bd30      	pop	{r4, r5, pc}
 8016bc6:	bf00      	nop
 8016bc8:	08024df0 	.word	0x08024df0
 8016bcc:	080247c0 	.word	0x080247c0

08016bd0 <is_uxrce_rmw_identifier_valid>:
 8016bd0:	b510      	push	{r4, lr}
 8016bd2:	4604      	mov	r4, r0
 8016bd4:	b140      	cbz	r0, 8016be8 <is_uxrce_rmw_identifier_valid+0x18>
 8016bd6:	f006 ff33 	bl	801da40 <rmw_get_implementation_identifier>
 8016bda:	4601      	mov	r1, r0
 8016bdc:	4620      	mov	r0, r4
 8016bde:	f7e9 fb2f 	bl	8000240 <strcmp>
 8016be2:	fab0 f080 	clz	r0, r0
 8016be6:	0940      	lsrs	r0, r0, #5
 8016be8:	bd10      	pop	{r4, pc}
 8016bea:	bf00      	nop

08016bec <get_message_typesupport_handle>:
 8016bec:	6883      	ldr	r3, [r0, #8]
 8016bee:	4718      	bx	r3

08016bf0 <get_message_typesupport_handle_function>:
 8016bf0:	b510      	push	{r4, lr}
 8016bf2:	4604      	mov	r4, r0
 8016bf4:	6800      	ldr	r0, [r0, #0]
 8016bf6:	f7e9 fb23 	bl	8000240 <strcmp>
 8016bfa:	2800      	cmp	r0, #0
 8016bfc:	bf0c      	ite	eq
 8016bfe:	4620      	moveq	r0, r4
 8016c00:	2000      	movne	r0, #0
 8016c02:	bd10      	pop	{r4, pc}

08016c04 <get_service_typesupport_handle>:
 8016c04:	6883      	ldr	r3, [r0, #8]
 8016c06:	4718      	bx	r3

08016c08 <get_service_typesupport_handle_function>:
 8016c08:	b510      	push	{r4, lr}
 8016c0a:	4604      	mov	r4, r0
 8016c0c:	6800      	ldr	r0, [r0, #0]
 8016c0e:	f7e9 fb17 	bl	8000240 <strcmp>
 8016c12:	2800      	cmp	r0, #0
 8016c14:	bf0c      	ite	eq
 8016c16:	4620      	moveq	r0, r4
 8016c18:	2000      	movne	r0, #0
 8016c1a:	bd10      	pop	{r4, pc}

08016c1c <rosidl_runtime_c__String__init>:
 8016c1c:	b510      	push	{r4, lr}
 8016c1e:	4604      	mov	r4, r0
 8016c20:	b086      	sub	sp, #24
 8016c22:	b170      	cbz	r0, 8016c42 <rosidl_runtime_c__String__init+0x26>
 8016c24:	a801      	add	r0, sp, #4
 8016c26:	f7fd feef 	bl	8014a08 <rcutils_get_default_allocator>
 8016c2a:	9b01      	ldr	r3, [sp, #4]
 8016c2c:	9905      	ldr	r1, [sp, #20]
 8016c2e:	2001      	movs	r0, #1
 8016c30:	4798      	blx	r3
 8016c32:	6020      	str	r0, [r4, #0]
 8016c34:	b128      	cbz	r0, 8016c42 <rosidl_runtime_c__String__init+0x26>
 8016c36:	2100      	movs	r1, #0
 8016c38:	2201      	movs	r2, #1
 8016c3a:	7001      	strb	r1, [r0, #0]
 8016c3c:	4610      	mov	r0, r2
 8016c3e:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8016c42:	b006      	add	sp, #24
 8016c44:	bd10      	pop	{r4, pc}
 8016c46:	bf00      	nop

08016c48 <rosidl_runtime_c__String__fini>:
 8016c48:	b320      	cbz	r0, 8016c94 <rosidl_runtime_c__String__fini+0x4c>
 8016c4a:	6803      	ldr	r3, [r0, #0]
 8016c4c:	b510      	push	{r4, lr}
 8016c4e:	4604      	mov	r4, r0
 8016c50:	b086      	sub	sp, #24
 8016c52:	b173      	cbz	r3, 8016c72 <rosidl_runtime_c__String__fini+0x2a>
 8016c54:	6883      	ldr	r3, [r0, #8]
 8016c56:	b1f3      	cbz	r3, 8016c96 <rosidl_runtime_c__String__fini+0x4e>
 8016c58:	a801      	add	r0, sp, #4
 8016c5a:	f7fd fed5 	bl	8014a08 <rcutils_get_default_allocator>
 8016c5e:	9b02      	ldr	r3, [sp, #8]
 8016c60:	9905      	ldr	r1, [sp, #20]
 8016c62:	6820      	ldr	r0, [r4, #0]
 8016c64:	4798      	blx	r3
 8016c66:	2300      	movs	r3, #0
 8016c68:	e9c4 3300 	strd	r3, r3, [r4]
 8016c6c:	60a3      	str	r3, [r4, #8]
 8016c6e:	b006      	add	sp, #24
 8016c70:	bd10      	pop	{r4, pc}
 8016c72:	6843      	ldr	r3, [r0, #4]
 8016c74:	b9db      	cbnz	r3, 8016cae <rosidl_runtime_c__String__fini+0x66>
 8016c76:	6883      	ldr	r3, [r0, #8]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d0f8      	beq.n	8016c6e <rosidl_runtime_c__String__fini+0x26>
 8016c7c:	4b12      	ldr	r3, [pc, #72]	; (8016cc8 <rosidl_runtime_c__String__fini+0x80>)
 8016c7e:	2251      	movs	r2, #81	; 0x51
 8016c80:	2101      	movs	r1, #1
 8016c82:	4812      	ldr	r0, [pc, #72]	; (8016ccc <rosidl_runtime_c__String__fini+0x84>)
 8016c84:	681b      	ldr	r3, [r3, #0]
 8016c86:	68db      	ldr	r3, [r3, #12]
 8016c88:	f009 faa6 	bl	80201d8 <fwrite>
 8016c8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016c90:	f008 f91e 	bl	801eed0 <exit>
 8016c94:	4770      	bx	lr
 8016c96:	4b0c      	ldr	r3, [pc, #48]	; (8016cc8 <rosidl_runtime_c__String__fini+0x80>)
 8016c98:	224c      	movs	r2, #76	; 0x4c
 8016c9a:	2101      	movs	r1, #1
 8016c9c:	480c      	ldr	r0, [pc, #48]	; (8016cd0 <rosidl_runtime_c__String__fini+0x88>)
 8016c9e:	681b      	ldr	r3, [r3, #0]
 8016ca0:	68db      	ldr	r3, [r3, #12]
 8016ca2:	f009 fa99 	bl	80201d8 <fwrite>
 8016ca6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016caa:	f008 f911 	bl	801eed0 <exit>
 8016cae:	4b06      	ldr	r3, [pc, #24]	; (8016cc8 <rosidl_runtime_c__String__fini+0x80>)
 8016cb0:	224e      	movs	r2, #78	; 0x4e
 8016cb2:	2101      	movs	r1, #1
 8016cb4:	4807      	ldr	r0, [pc, #28]	; (8016cd4 <rosidl_runtime_c__String__fini+0x8c>)
 8016cb6:	681b      	ldr	r3, [r3, #0]
 8016cb8:	68db      	ldr	r3, [r3, #12]
 8016cba:	f009 fa8d 	bl	80201d8 <fwrite>
 8016cbe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016cc2:	f008 f905 	bl	801eed0 <exit>
 8016cc6:	bf00      	nop
 8016cc8:	200009d8 	.word	0x200009d8
 8016ccc:	08024e94 	.word	0x08024e94
 8016cd0:	08024df4 	.word	0x08024df4
 8016cd4:	08024e44 	.word	0x08024e44

08016cd8 <rosidl_runtime_c__String__assignn>:
 8016cd8:	2900      	cmp	r1, #0
 8016cda:	bf18      	it	ne
 8016cdc:	f1b2 3fff 	cmpne.w	r2, #4294967295	; 0xffffffff
 8016ce0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016ce4:	bf0c      	ite	eq
 8016ce6:	2401      	moveq	r4, #1
 8016ce8:	2400      	movne	r4, #0
 8016cea:	b087      	sub	sp, #28
 8016cec:	2800      	cmp	r0, #0
 8016cee:	bf08      	it	eq
 8016cf0:	f044 0401 	orreq.w	r4, r4, #1
 8016cf4:	b124      	cbz	r4, 8016d00 <rosidl_runtime_c__String__assignn+0x28>
 8016cf6:	2400      	movs	r4, #0
 8016cf8:	4620      	mov	r0, r4
 8016cfa:	b007      	add	sp, #28
 8016cfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016d00:	4616      	mov	r6, r2
 8016d02:	4605      	mov	r5, r0
 8016d04:	a801      	add	r0, sp, #4
 8016d06:	460f      	mov	r7, r1
 8016d08:	f106 0901 	add.w	r9, r6, #1
 8016d0c:	f7fd fe7c 	bl	8014a08 <rcutils_get_default_allocator>
 8016d10:	9b03      	ldr	r3, [sp, #12]
 8016d12:	9a05      	ldr	r2, [sp, #20]
 8016d14:	4649      	mov	r1, r9
 8016d16:	6828      	ldr	r0, [r5, #0]
 8016d18:	4798      	blx	r3
 8016d1a:	4680      	mov	r8, r0
 8016d1c:	2800      	cmp	r0, #0
 8016d1e:	d0eb      	beq.n	8016cf8 <rosidl_runtime_c__String__assignn+0x20>
 8016d20:	4639      	mov	r1, r7
 8016d22:	4632      	mov	r2, r6
 8016d24:	f009 fddf 	bl	80208e6 <memcpy>
 8016d28:	f808 4006 	strb.w	r4, [r8, r6]
 8016d2c:	2401      	movs	r4, #1
 8016d2e:	f8c5 9008 	str.w	r9, [r5, #8]
 8016d32:	4620      	mov	r0, r4
 8016d34:	e9c5 8600 	strd	r8, r6, [r5]
 8016d38:	b007      	add	sp, #28
 8016d3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016d3e:	bf00      	nop

08016d40 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8016d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d44:	6805      	ldr	r5, [r0, #0]
 8016d46:	4604      	mov	r4, r0
 8016d48:	460e      	mov	r6, r1
 8016d4a:	4628      	mov	r0, r5
 8016d4c:	f7e9 fa78 	bl	8000240 <strcmp>
 8016d50:	b1c8      	cbz	r0, 8016d86 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8016d52:	4b11      	ldr	r3, [pc, #68]	; (8016d98 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8016d54:	681b      	ldr	r3, [r3, #0]
 8016d56:	429d      	cmp	r5, r3
 8016d58:	d112      	bne.n	8016d80 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8016d5a:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8016d5e:	f8d8 4000 	ldr.w	r4, [r8]
 8016d62:	b16c      	cbz	r4, 8016d80 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8016d64:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8016d68:	2700      	movs	r7, #0
 8016d6a:	3d04      	subs	r5, #4
 8016d6c:	4631      	mov	r1, r6
 8016d6e:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8016d72:	f7e9 fa65 	bl	8000240 <strcmp>
 8016d76:	00bb      	lsls	r3, r7, #2
 8016d78:	b140      	cbz	r0, 8016d8c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 8016d7a:	3701      	adds	r7, #1
 8016d7c:	42bc      	cmp	r4, r7
 8016d7e:	d1f5      	bne.n	8016d6c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8016d80:	2000      	movs	r0, #0
 8016d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d86:	4620      	mov	r0, r4
 8016d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d8c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016d90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016d94:	58d3      	ldr	r3, [r2, r3]
 8016d96:	4718      	bx	r3
 8016d98:	200008f4 	.word	0x200008f4

08016d9c <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 8016d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016da0:	6805      	ldr	r5, [r0, #0]
 8016da2:	4604      	mov	r4, r0
 8016da4:	460e      	mov	r6, r1
 8016da6:	4628      	mov	r0, r5
 8016da8:	f7e9 fa4a 	bl	8000240 <strcmp>
 8016dac:	b1c8      	cbz	r0, 8016de2 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 8016dae:	4b11      	ldr	r3, [pc, #68]	; (8016df4 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	429d      	cmp	r5, r3
 8016db4:	d112      	bne.n	8016ddc <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8016db6:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8016dba:	f8d8 4000 	ldr.w	r4, [r8]
 8016dbe:	b16c      	cbz	r4, 8016ddc <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8016dc0:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8016dc4:	2700      	movs	r7, #0
 8016dc6:	3d04      	subs	r5, #4
 8016dc8:	4631      	mov	r1, r6
 8016dca:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8016dce:	f7e9 fa37 	bl	8000240 <strcmp>
 8016dd2:	00bb      	lsls	r3, r7, #2
 8016dd4:	b140      	cbz	r0, 8016de8 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 8016dd6:	3701      	adds	r7, #1
 8016dd8:	42bc      	cmp	r4, r7
 8016dda:	d1f5      	bne.n	8016dc8 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 8016ddc:	2000      	movs	r0, #0
 8016dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016de2:	4620      	mov	r0, r4
 8016de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016de8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016dec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016df0:	58d3      	ldr	r3, [r2, r3]
 8016df2:	4718      	bx	r3
 8016df4:	200008f4 	.word	0x200008f4

08016df8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 8016df8:	4b04      	ldr	r3, [pc, #16]	; (8016e0c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8016dfa:	681a      	ldr	r2, [r3, #0]
 8016dfc:	b10a      	cbz	r2, 8016e02 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 8016dfe:	4803      	ldr	r0, [pc, #12]	; (8016e0c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8016e00:	4770      	bx	lr
 8016e02:	4a03      	ldr	r2, [pc, #12]	; (8016e10 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 8016e04:	4801      	ldr	r0, [pc, #4]	; (8016e0c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8016e06:	6812      	ldr	r2, [r2, #0]
 8016e08:	601a      	str	r2, [r3, #0]
 8016e0a:	4770      	bx	lr
 8016e0c:	20000904 	.word	0x20000904
 8016e10:	200008f4 	.word	0x200008f4

08016e14 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 8016e14:	4a02      	ldr	r2, [pc, #8]	; (8016e20 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xc>)
 8016e16:	4b03      	ldr	r3, [pc, #12]	; (8016e24 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x10>)
 8016e18:	6812      	ldr	r2, [r2, #0]
 8016e1a:	601a      	str	r2, [r3, #0]
 8016e1c:	4770      	bx	lr
 8016e1e:	bf00      	nop
 8016e20:	200008f4 	.word	0x200008f4
 8016e24:	20000904 	.word	0x20000904

08016e28 <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_init_function>:
 8016e28:	f007 b83c 	b.w	801dea4 <std_msgs__msg__String__init>

08016e2c <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_fini_function>:
 8016e2c:	f007 b84c 	b.w	801dec8 <std_msgs__msg__String__fini>

08016e30 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String>:
 8016e30:	4b04      	ldr	r3, [pc, #16]	; (8016e44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8016e32:	681a      	ldr	r2, [r3, #0]
 8016e34:	b10a      	cbz	r2, 8016e3a <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 8016e36:	4803      	ldr	r0, [pc, #12]	; (8016e44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8016e38:	4770      	bx	lr
 8016e3a:	4a03      	ldr	r2, [pc, #12]	; (8016e48 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 8016e3c:	4801      	ldr	r0, [pc, #4]	; (8016e44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8016e3e:	6812      	ldr	r2, [r2, #0]
 8016e40:	601a      	str	r2, [r3, #0]
 8016e42:	4770      	bx	lr
 8016e44:	2000094c 	.word	0x2000094c
 8016e48:	200008f8 	.word	0x200008f8

08016e4c <_String__max_serialized_size>:
 8016e4c:	2000      	movs	r0, #0
 8016e4e:	4770      	bx	lr

08016e50 <_String__cdr_serialize>:
 8016e50:	b1c8      	cbz	r0, 8016e86 <_String__cdr_serialize+0x36>
 8016e52:	b570      	push	{r4, r5, r6, lr}
 8016e54:	6806      	ldr	r6, [r0, #0]
 8016e56:	4604      	mov	r4, r0
 8016e58:	460d      	mov	r5, r1
 8016e5a:	b15e      	cbz	r6, 8016e74 <_String__cdr_serialize+0x24>
 8016e5c:	4630      	mov	r0, r6
 8016e5e:	f7e9 fa4f 	bl	8000300 <strlen>
 8016e62:	4603      	mov	r3, r0
 8016e64:	1c42      	adds	r2, r0, #1
 8016e66:	4631      	mov	r1, r6
 8016e68:	4628      	mov	r0, r5
 8016e6a:	6063      	str	r3, [r4, #4]
 8016e6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016e70:	f7fb bf76 	b.w	8012d60 <ucdr_serialize_sequence_char>
 8016e74:	4633      	mov	r3, r6
 8016e76:	4632      	mov	r2, r6
 8016e78:	4631      	mov	r1, r6
 8016e7a:	4628      	mov	r0, r5
 8016e7c:	6063      	str	r3, [r4, #4]
 8016e7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016e82:	f7fb bf6d 	b.w	8012d60 <ucdr_serialize_sequence_char>
 8016e86:	4770      	bx	lr

08016e88 <get_serialized_size_std_msgs__msg__String>:
 8016e88:	b510      	push	{r4, lr}
 8016e8a:	4604      	mov	r4, r0
 8016e8c:	b130      	cbz	r0, 8016e9c <get_serialized_size_std_msgs__msg__String+0x14>
 8016e8e:	4608      	mov	r0, r1
 8016e90:	2104      	movs	r1, #4
 8016e92:	f7fb fef5 	bl	8012c80 <ucdr_alignment>
 8016e96:	6863      	ldr	r3, [r4, #4]
 8016e98:	3305      	adds	r3, #5
 8016e9a:	4418      	add	r0, r3
 8016e9c:	bd10      	pop	{r4, pc}
 8016e9e:	bf00      	nop

08016ea0 <_String__cdr_deserialize>:
 8016ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016ea2:	460c      	mov	r4, r1
 8016ea4:	b083      	sub	sp, #12
 8016ea6:	b1a1      	cbz	r1, 8016ed2 <_String__cdr_deserialize+0x32>
 8016ea8:	688f      	ldr	r7, [r1, #8]
 8016eaa:	ab01      	add	r3, sp, #4
 8016eac:	6809      	ldr	r1, [r1, #0]
 8016eae:	4606      	mov	r6, r0
 8016eb0:	463a      	mov	r2, r7
 8016eb2:	f7fb ff67 	bl	8012d84 <ucdr_deserialize_sequence_char>
 8016eb6:	9b01      	ldr	r3, [sp, #4]
 8016eb8:	4605      	mov	r5, r0
 8016eba:	b920      	cbnz	r0, 8016ec6 <_String__cdr_deserialize+0x26>
 8016ebc:	429f      	cmp	r7, r3
 8016ebe:	d30c      	bcc.n	8016eda <_String__cdr_deserialize+0x3a>
 8016ec0:	4628      	mov	r0, r5
 8016ec2:	b003      	add	sp, #12
 8016ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ec6:	b103      	cbz	r3, 8016eca <_String__cdr_deserialize+0x2a>
 8016ec8:	3b01      	subs	r3, #1
 8016eca:	4628      	mov	r0, r5
 8016ecc:	6063      	str	r3, [r4, #4]
 8016ece:	b003      	add	sp, #12
 8016ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ed2:	460d      	mov	r5, r1
 8016ed4:	4628      	mov	r0, r5
 8016ed6:	b003      	add	sp, #12
 8016ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016eda:	2101      	movs	r1, #1
 8016edc:	4630      	mov	r0, r6
 8016ede:	75b5      	strb	r5, [r6, #22]
 8016ee0:	7571      	strb	r1, [r6, #21]
 8016ee2:	6065      	str	r5, [r4, #4]
 8016ee4:	f7fb fee4 	bl	8012cb0 <ucdr_align_to>
 8016ee8:	4630      	mov	r0, r6
 8016eea:	9901      	ldr	r1, [sp, #4]
 8016eec:	f7fb ff18 	bl	8012d20 <ucdr_advance_buffer>
 8016ef0:	4628      	mov	r0, r5
 8016ef2:	b003      	add	sp, #12
 8016ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ef6:	bf00      	nop

08016ef8 <_String__get_serialized_size>:
 8016ef8:	b510      	push	{r4, lr}
 8016efa:	4604      	mov	r4, r0
 8016efc:	b130      	cbz	r0, 8016f0c <_String__get_serialized_size+0x14>
 8016efe:	2104      	movs	r1, #4
 8016f00:	2000      	movs	r0, #0
 8016f02:	f7fb febd 	bl	8012c80 <ucdr_alignment>
 8016f06:	6863      	ldr	r3, [r4, #4]
 8016f08:	3305      	adds	r3, #5
 8016f0a:	4418      	add	r0, r3
 8016f0c:	bd10      	pop	{r4, pc}
 8016f0e:	bf00      	nop

08016f10 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String>:
 8016f10:	4800      	ldr	r0, [pc, #0]	; (8016f14 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String+0x4>)
 8016f12:	4770      	bx	lr
 8016f14:	20000958 	.word	0x20000958

08016f18 <custom_test_msgs__srv__AddThreeInts_Request__init>:
 8016f18:	3800      	subs	r0, #0
 8016f1a:	bf18      	it	ne
 8016f1c:	2001      	movne	r0, #1
 8016f1e:	4770      	bx	lr

08016f20 <custom_test_msgs__srv__AddThreeInts_Request__fini>:
 8016f20:	4770      	bx	lr
 8016f22:	bf00      	nop

08016f24 <custom_test_msgs__srv__AddThreeInts_Response__init>:
 8016f24:	3800      	subs	r0, #0
 8016f26:	bf18      	it	ne
 8016f28:	2001      	movne	r0, #1
 8016f2a:	4770      	bx	lr

08016f2c <custom_test_msgs__srv__AddThreeInts_Response__fini>:
 8016f2c:	4770      	bx	lr
 8016f2e:	bf00      	nop

08016f30 <drive_msgs__msg__Omni__init>:
 8016f30:	b538      	push	{r3, r4, r5, lr}
 8016f32:	4604      	mov	r4, r0
 8016f34:	b128      	cbz	r0, 8016f42 <drive_msgs__msg__Omni__init+0x12>
 8016f36:	f7ff fe71 	bl	8016c1c <rosidl_runtime_c__String__init>
 8016f3a:	4605      	mov	r5, r0
 8016f3c:	b120      	cbz	r0, 8016f48 <drive_msgs__msg__Omni__init+0x18>
 8016f3e:	4628      	mov	r0, r5
 8016f40:	bd38      	pop	{r3, r4, r5, pc}
 8016f42:	4605      	mov	r5, r0
 8016f44:	4628      	mov	r0, r5
 8016f46:	bd38      	pop	{r3, r4, r5, pc}
 8016f48:	4620      	mov	r0, r4
 8016f4a:	f7ff fe7d 	bl	8016c48 <rosidl_runtime_c__String__fini>
 8016f4e:	4628      	mov	r0, r5
 8016f50:	bd38      	pop	{r3, r4, r5, pc}
 8016f52:	bf00      	nop

08016f54 <drive_msgs__msg__Omni__fini>:
 8016f54:	b108      	cbz	r0, 8016f5a <drive_msgs__msg__Omni__fini+0x6>
 8016f56:	f7ff be77 	b.w	8016c48 <rosidl_runtime_c__String__fini>
 8016f5a:	4770      	bx	lr

08016f5c <drive_msgs__msg__OmniEnc__init>:
 8016f5c:	b538      	push	{r3, r4, r5, lr}
 8016f5e:	4604      	mov	r4, r0
 8016f60:	b128      	cbz	r0, 8016f6e <drive_msgs__msg__OmniEnc__init+0x12>
 8016f62:	f7ff fe5b 	bl	8016c1c <rosidl_runtime_c__String__init>
 8016f66:	4605      	mov	r5, r0
 8016f68:	b120      	cbz	r0, 8016f74 <drive_msgs__msg__OmniEnc__init+0x18>
 8016f6a:	4628      	mov	r0, r5
 8016f6c:	bd38      	pop	{r3, r4, r5, pc}
 8016f6e:	4605      	mov	r5, r0
 8016f70:	4628      	mov	r0, r5
 8016f72:	bd38      	pop	{r3, r4, r5, pc}
 8016f74:	4620      	mov	r0, r4
 8016f76:	f7ff fe67 	bl	8016c48 <rosidl_runtime_c__String__fini>
 8016f7a:	4628      	mov	r0, r5
 8016f7c:	bd38      	pop	{r3, r4, r5, pc}
 8016f7e:	bf00      	nop

08016f80 <drive_msgs__msg__OmniEnc__fini>:
 8016f80:	b108      	cbz	r0, 8016f86 <drive_msgs__msg__OmniEnc__fini+0x6>
 8016f82:	f7ff be61 	b.w	8016c48 <rosidl_runtime_c__String__fini>
 8016f86:	4770      	bx	lr

08016f88 <manip_msgs__msg__Cmd__init>:
 8016f88:	3800      	subs	r0, #0
 8016f8a:	bf18      	it	ne
 8016f8c:	2001      	movne	r0, #1
 8016f8e:	4770      	bx	lr

08016f90 <manip_msgs__msg__Cmd__fini>:
 8016f90:	4770      	bx	lr
 8016f92:	bf00      	nop

08016f94 <ucdr_serialize_endian_array_char>:
 8016f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f98:	4619      	mov	r1, r3
 8016f9a:	461f      	mov	r7, r3
 8016f9c:	4605      	mov	r5, r0
 8016f9e:	4690      	mov	r8, r2
 8016fa0:	f7fb fe16 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8016fa4:	b9e0      	cbnz	r0, 8016fe0 <ucdr_serialize_endian_array_char+0x4c>
 8016fa6:	463e      	mov	r6, r7
 8016fa8:	e00b      	b.n	8016fc2 <ucdr_serialize_endian_array_char+0x2e>
 8016faa:	4441      	add	r1, r8
 8016fac:	68a8      	ldr	r0, [r5, #8]
 8016fae:	4622      	mov	r2, r4
 8016fb0:	1b36      	subs	r6, r6, r4
 8016fb2:	f009 fc98 	bl	80208e6 <memcpy>
 8016fb6:	68ab      	ldr	r3, [r5, #8]
 8016fb8:	6928      	ldr	r0, [r5, #16]
 8016fba:	4423      	add	r3, r4
 8016fbc:	4420      	add	r0, r4
 8016fbe:	60ab      	str	r3, [r5, #8]
 8016fc0:	6128      	str	r0, [r5, #16]
 8016fc2:	4631      	mov	r1, r6
 8016fc4:	2201      	movs	r2, #1
 8016fc6:	4628      	mov	r0, r5
 8016fc8:	f7fb fe8c 	bl	8012ce4 <ucdr_check_final_buffer_behavior_array>
 8016fcc:	1bb9      	subs	r1, r7, r6
 8016fce:	4604      	mov	r4, r0
 8016fd0:	2800      	cmp	r0, #0
 8016fd2:	d1ea      	bne.n	8016faa <ucdr_serialize_endian_array_char+0x16>
 8016fd4:	2301      	movs	r3, #1
 8016fd6:	7da8      	ldrb	r0, [r5, #22]
 8016fd8:	756b      	strb	r3, [r5, #21]
 8016fda:	4058      	eors	r0, r3
 8016fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016fe0:	463a      	mov	r2, r7
 8016fe2:	4641      	mov	r1, r8
 8016fe4:	68a8      	ldr	r0, [r5, #8]
 8016fe6:	f009 fc7e 	bl	80208e6 <memcpy>
 8016fea:	68aa      	ldr	r2, [r5, #8]
 8016fec:	692b      	ldr	r3, [r5, #16]
 8016fee:	443a      	add	r2, r7
 8016ff0:	443b      	add	r3, r7
 8016ff2:	60aa      	str	r2, [r5, #8]
 8016ff4:	612b      	str	r3, [r5, #16]
 8016ff6:	e7ed      	b.n	8016fd4 <ucdr_serialize_endian_array_char+0x40>

08016ff8 <ucdr_deserialize_endian_array_char>:
 8016ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ffc:	4619      	mov	r1, r3
 8016ffe:	461f      	mov	r7, r3
 8017000:	4605      	mov	r5, r0
 8017002:	4690      	mov	r8, r2
 8017004:	f7fb fde4 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8017008:	b9e8      	cbnz	r0, 8017046 <ucdr_deserialize_endian_array_char+0x4e>
 801700a:	463e      	mov	r6, r7
 801700c:	e00c      	b.n	8017028 <ucdr_deserialize_endian_array_char+0x30>
 801700e:	eb08 0003 	add.w	r0, r8, r3
 8017012:	68a9      	ldr	r1, [r5, #8]
 8017014:	4622      	mov	r2, r4
 8017016:	1b36      	subs	r6, r6, r4
 8017018:	f009 fc65 	bl	80208e6 <memcpy>
 801701c:	68ab      	ldr	r3, [r5, #8]
 801701e:	6928      	ldr	r0, [r5, #16]
 8017020:	4423      	add	r3, r4
 8017022:	4420      	add	r0, r4
 8017024:	60ab      	str	r3, [r5, #8]
 8017026:	6128      	str	r0, [r5, #16]
 8017028:	4631      	mov	r1, r6
 801702a:	2201      	movs	r2, #1
 801702c:	4628      	mov	r0, r5
 801702e:	f7fb fe59 	bl	8012ce4 <ucdr_check_final_buffer_behavior_array>
 8017032:	1bbb      	subs	r3, r7, r6
 8017034:	4604      	mov	r4, r0
 8017036:	2800      	cmp	r0, #0
 8017038:	d1e9      	bne.n	801700e <ucdr_deserialize_endian_array_char+0x16>
 801703a:	2301      	movs	r3, #1
 801703c:	7da8      	ldrb	r0, [r5, #22]
 801703e:	756b      	strb	r3, [r5, #21]
 8017040:	4058      	eors	r0, r3
 8017042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017046:	463a      	mov	r2, r7
 8017048:	68a9      	ldr	r1, [r5, #8]
 801704a:	4640      	mov	r0, r8
 801704c:	f009 fc4b 	bl	80208e6 <memcpy>
 8017050:	68aa      	ldr	r2, [r5, #8]
 8017052:	692b      	ldr	r3, [r5, #16]
 8017054:	443a      	add	r2, r7
 8017056:	443b      	add	r3, r7
 8017058:	60aa      	str	r2, [r5, #8]
 801705a:	612b      	str	r3, [r5, #16]
 801705c:	e7ed      	b.n	801703a <ucdr_deserialize_endian_array_char+0x42>
 801705e:	bf00      	nop

08017060 <ucdr_serialize_array_uint8_t>:
 8017060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017064:	4688      	mov	r8, r1
 8017066:	4611      	mov	r1, r2
 8017068:	4617      	mov	r7, r2
 801706a:	4605      	mov	r5, r0
 801706c:	f7fb fdb0 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8017070:	b9e0      	cbnz	r0, 80170ac <ucdr_serialize_array_uint8_t+0x4c>
 8017072:	463e      	mov	r6, r7
 8017074:	e00b      	b.n	801708e <ucdr_serialize_array_uint8_t+0x2e>
 8017076:	4441      	add	r1, r8
 8017078:	68a8      	ldr	r0, [r5, #8]
 801707a:	4622      	mov	r2, r4
 801707c:	1b36      	subs	r6, r6, r4
 801707e:	f009 fc32 	bl	80208e6 <memcpy>
 8017082:	68ab      	ldr	r3, [r5, #8]
 8017084:	6928      	ldr	r0, [r5, #16]
 8017086:	4423      	add	r3, r4
 8017088:	4420      	add	r0, r4
 801708a:	60ab      	str	r3, [r5, #8]
 801708c:	6128      	str	r0, [r5, #16]
 801708e:	4631      	mov	r1, r6
 8017090:	2201      	movs	r2, #1
 8017092:	4628      	mov	r0, r5
 8017094:	f7fb fe26 	bl	8012ce4 <ucdr_check_final_buffer_behavior_array>
 8017098:	1bb9      	subs	r1, r7, r6
 801709a:	4604      	mov	r4, r0
 801709c:	2800      	cmp	r0, #0
 801709e:	d1ea      	bne.n	8017076 <ucdr_serialize_array_uint8_t+0x16>
 80170a0:	2301      	movs	r3, #1
 80170a2:	7da8      	ldrb	r0, [r5, #22]
 80170a4:	756b      	strb	r3, [r5, #21]
 80170a6:	4058      	eors	r0, r3
 80170a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170ac:	463a      	mov	r2, r7
 80170ae:	4641      	mov	r1, r8
 80170b0:	68a8      	ldr	r0, [r5, #8]
 80170b2:	f009 fc18 	bl	80208e6 <memcpy>
 80170b6:	68aa      	ldr	r2, [r5, #8]
 80170b8:	692b      	ldr	r3, [r5, #16]
 80170ba:	443a      	add	r2, r7
 80170bc:	443b      	add	r3, r7
 80170be:	60aa      	str	r2, [r5, #8]
 80170c0:	612b      	str	r3, [r5, #16]
 80170c2:	e7ed      	b.n	80170a0 <ucdr_serialize_array_uint8_t+0x40>

080170c4 <ucdr_serialize_endian_array_uint8_t>:
 80170c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170c8:	4619      	mov	r1, r3
 80170ca:	461f      	mov	r7, r3
 80170cc:	4605      	mov	r5, r0
 80170ce:	4690      	mov	r8, r2
 80170d0:	f7fb fd7e 	bl	8012bd0 <ucdr_check_buffer_available_for>
 80170d4:	b9e0      	cbnz	r0, 8017110 <ucdr_serialize_endian_array_uint8_t+0x4c>
 80170d6:	463e      	mov	r6, r7
 80170d8:	e00b      	b.n	80170f2 <ucdr_serialize_endian_array_uint8_t+0x2e>
 80170da:	4441      	add	r1, r8
 80170dc:	68a8      	ldr	r0, [r5, #8]
 80170de:	4622      	mov	r2, r4
 80170e0:	1b36      	subs	r6, r6, r4
 80170e2:	f009 fc00 	bl	80208e6 <memcpy>
 80170e6:	68ab      	ldr	r3, [r5, #8]
 80170e8:	6928      	ldr	r0, [r5, #16]
 80170ea:	4423      	add	r3, r4
 80170ec:	4420      	add	r0, r4
 80170ee:	60ab      	str	r3, [r5, #8]
 80170f0:	6128      	str	r0, [r5, #16]
 80170f2:	4631      	mov	r1, r6
 80170f4:	2201      	movs	r2, #1
 80170f6:	4628      	mov	r0, r5
 80170f8:	f7fb fdf4 	bl	8012ce4 <ucdr_check_final_buffer_behavior_array>
 80170fc:	1bb9      	subs	r1, r7, r6
 80170fe:	4604      	mov	r4, r0
 8017100:	2800      	cmp	r0, #0
 8017102:	d1ea      	bne.n	80170da <ucdr_serialize_endian_array_uint8_t+0x16>
 8017104:	2301      	movs	r3, #1
 8017106:	7da8      	ldrb	r0, [r5, #22]
 8017108:	756b      	strb	r3, [r5, #21]
 801710a:	4058      	eors	r0, r3
 801710c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017110:	463a      	mov	r2, r7
 8017112:	4641      	mov	r1, r8
 8017114:	68a8      	ldr	r0, [r5, #8]
 8017116:	f009 fbe6 	bl	80208e6 <memcpy>
 801711a:	68aa      	ldr	r2, [r5, #8]
 801711c:	692b      	ldr	r3, [r5, #16]
 801711e:	443a      	add	r2, r7
 8017120:	443b      	add	r3, r7
 8017122:	60aa      	str	r2, [r5, #8]
 8017124:	612b      	str	r3, [r5, #16]
 8017126:	e7ed      	b.n	8017104 <ucdr_serialize_endian_array_uint8_t+0x40>

08017128 <ucdr_deserialize_array_uint8_t>:
 8017128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801712c:	4688      	mov	r8, r1
 801712e:	4611      	mov	r1, r2
 8017130:	4617      	mov	r7, r2
 8017132:	4605      	mov	r5, r0
 8017134:	f7fb fd4c 	bl	8012bd0 <ucdr_check_buffer_available_for>
 8017138:	b9e8      	cbnz	r0, 8017176 <ucdr_deserialize_array_uint8_t+0x4e>
 801713a:	463e      	mov	r6, r7
 801713c:	e00c      	b.n	8017158 <ucdr_deserialize_array_uint8_t+0x30>
 801713e:	eb08 0003 	add.w	r0, r8, r3
 8017142:	68a9      	ldr	r1, [r5, #8]
 8017144:	4622      	mov	r2, r4
 8017146:	1b36      	subs	r6, r6, r4
 8017148:	f009 fbcd 	bl	80208e6 <memcpy>
 801714c:	68ab      	ldr	r3, [r5, #8]
 801714e:	6928      	ldr	r0, [r5, #16]
 8017150:	4423      	add	r3, r4
 8017152:	4420      	add	r0, r4
 8017154:	60ab      	str	r3, [r5, #8]
 8017156:	6128      	str	r0, [r5, #16]
 8017158:	4631      	mov	r1, r6
 801715a:	2201      	movs	r2, #1
 801715c:	4628      	mov	r0, r5
 801715e:	f7fb fdc1 	bl	8012ce4 <ucdr_check_final_buffer_behavior_array>
 8017162:	1bbb      	subs	r3, r7, r6
 8017164:	4604      	mov	r4, r0
 8017166:	2800      	cmp	r0, #0
 8017168:	d1e9      	bne.n	801713e <ucdr_deserialize_array_uint8_t+0x16>
 801716a:	2301      	movs	r3, #1
 801716c:	7da8      	ldrb	r0, [r5, #22]
 801716e:	756b      	strb	r3, [r5, #21]
 8017170:	4058      	eors	r0, r3
 8017172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017176:	463a      	mov	r2, r7
 8017178:	68a9      	ldr	r1, [r5, #8]
 801717a:	4640      	mov	r0, r8
 801717c:	f009 fbb3 	bl	80208e6 <memcpy>
 8017180:	68aa      	ldr	r2, [r5, #8]
 8017182:	692b      	ldr	r3, [r5, #16]
 8017184:	443a      	add	r2, r7
 8017186:	443b      	add	r3, r7
 8017188:	60aa      	str	r2, [r5, #8]
 801718a:	612b      	str	r3, [r5, #16]
 801718c:	e7ed      	b.n	801716a <ucdr_deserialize_array_uint8_t+0x42>
 801718e:	bf00      	nop

08017190 <ucdr_deserialize_endian_array_uint8_t>:
 8017190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017194:	4619      	mov	r1, r3
 8017196:	461f      	mov	r7, r3
 8017198:	4605      	mov	r5, r0
 801719a:	4690      	mov	r8, r2
 801719c:	f7fb fd18 	bl	8012bd0 <ucdr_check_buffer_available_for>
 80171a0:	b9e8      	cbnz	r0, 80171de <ucdr_deserialize_endian_array_uint8_t+0x4e>
 80171a2:	463e      	mov	r6, r7
 80171a4:	e00c      	b.n	80171c0 <ucdr_deserialize_endian_array_uint8_t+0x30>
 80171a6:	eb08 0003 	add.w	r0, r8, r3
 80171aa:	68a9      	ldr	r1, [r5, #8]
 80171ac:	4622      	mov	r2, r4
 80171ae:	1b36      	subs	r6, r6, r4
 80171b0:	f009 fb99 	bl	80208e6 <memcpy>
 80171b4:	68ab      	ldr	r3, [r5, #8]
 80171b6:	6928      	ldr	r0, [r5, #16]
 80171b8:	4423      	add	r3, r4
 80171ba:	4420      	add	r0, r4
 80171bc:	60ab      	str	r3, [r5, #8]
 80171be:	6128      	str	r0, [r5, #16]
 80171c0:	4631      	mov	r1, r6
 80171c2:	2201      	movs	r2, #1
 80171c4:	4628      	mov	r0, r5
 80171c6:	f7fb fd8d 	bl	8012ce4 <ucdr_check_final_buffer_behavior_array>
 80171ca:	1bbb      	subs	r3, r7, r6
 80171cc:	4604      	mov	r4, r0
 80171ce:	2800      	cmp	r0, #0
 80171d0:	d1e9      	bne.n	80171a6 <ucdr_deserialize_endian_array_uint8_t+0x16>
 80171d2:	2301      	movs	r3, #1
 80171d4:	7da8      	ldrb	r0, [r5, #22]
 80171d6:	756b      	strb	r3, [r5, #21]
 80171d8:	4058      	eors	r0, r3
 80171da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80171de:	463a      	mov	r2, r7
 80171e0:	68a9      	ldr	r1, [r5, #8]
 80171e2:	4640      	mov	r0, r8
 80171e4:	f009 fb7f 	bl	80208e6 <memcpy>
 80171e8:	68aa      	ldr	r2, [r5, #8]
 80171ea:	692b      	ldr	r3, [r5, #16]
 80171ec:	443a      	add	r2, r7
 80171ee:	443b      	add	r3, r7
 80171f0:	60aa      	str	r2, [r5, #8]
 80171f2:	612b      	str	r3, [r5, #16]
 80171f4:	e7ed      	b.n	80171d2 <ucdr_deserialize_endian_array_uint8_t+0x42>
 80171f6:	bf00      	nop

080171f8 <uxr_buffer_delete_entity>:
 80171f8:	b510      	push	{r4, lr}
 80171fa:	2300      	movs	r3, #0
 80171fc:	b08e      	sub	sp, #56	; 0x38
 80171fe:	4604      	mov	r4, r0
 8017200:	9103      	str	r1, [sp, #12]
 8017202:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8017206:	2303      	movs	r3, #3
 8017208:	2204      	movs	r2, #4
 801720a:	9300      	str	r3, [sp, #0]
 801720c:	ab06      	add	r3, sp, #24
 801720e:	f001 fb77 	bl	8018900 <uxr_prepare_stream_to_write_submessage>
 8017212:	b918      	cbnz	r0, 801721c <uxr_buffer_delete_entity+0x24>
 8017214:	4604      	mov	r4, r0
 8017216:	4620      	mov	r0, r4
 8017218:	b00e      	add	sp, #56	; 0x38
 801721a:	bd10      	pop	{r4, pc}
 801721c:	9902      	ldr	r1, [sp, #8]
 801721e:	aa05      	add	r2, sp, #20
 8017220:	4620      	mov	r0, r4
 8017222:	f001 fca9 	bl	8018b78 <uxr_init_base_object_request>
 8017226:	4604      	mov	r4, r0
 8017228:	a905      	add	r1, sp, #20
 801722a:	a806      	add	r0, sp, #24
 801722c:	f003 fbae 	bl	801a98c <uxr_serialize_DELETE_Payload>
 8017230:	4620      	mov	r0, r4
 8017232:	b00e      	add	sp, #56	; 0x38
 8017234:	bd10      	pop	{r4, pc}
 8017236:	bf00      	nop

08017238 <uxr_common_create_entity>:
 8017238:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 801723c:	b510      	push	{r4, lr}
 801723e:	f1bc 0f01 	cmp.w	ip, #1
 8017242:	b08c      	sub	sp, #48	; 0x30
 8017244:	4604      	mov	r4, r0
 8017246:	9202      	str	r2, [sp, #8]
 8017248:	bf0c      	ite	eq
 801724a:	f003 0201 	andeq.w	r2, r3, #1
 801724e:	2200      	movne	r2, #0
 8017250:	330e      	adds	r3, #14
 8017252:	9103      	str	r1, [sp, #12]
 8017254:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 8017258:	441a      	add	r2, r3
 801725a:	ab04      	add	r3, sp, #16
 801725c:	9101      	str	r1, [sp, #4]
 801725e:	2101      	movs	r1, #1
 8017260:	b292      	uxth	r2, r2
 8017262:	9100      	str	r1, [sp, #0]
 8017264:	9903      	ldr	r1, [sp, #12]
 8017266:	f001 fb4b 	bl	8018900 <uxr_prepare_stream_to_write_submessage>
 801726a:	b918      	cbnz	r0, 8017274 <uxr_common_create_entity+0x3c>
 801726c:	4604      	mov	r4, r0
 801726e:	4620      	mov	r0, r4
 8017270:	b00c      	add	sp, #48	; 0x30
 8017272:	bd10      	pop	{r4, pc}
 8017274:	9902      	ldr	r1, [sp, #8]
 8017276:	4620      	mov	r0, r4
 8017278:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801727a:	f001 fc7d 	bl	8018b78 <uxr_init_base_object_request>
 801727e:	4604      	mov	r4, r0
 8017280:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8017282:	a804      	add	r0, sp, #16
 8017284:	f003 fadc 	bl	801a840 <uxr_serialize_CREATE_Payload>
 8017288:	4620      	mov	r0, r4
 801728a:	b00c      	add	sp, #48	; 0x30
 801728c:	bd10      	pop	{r4, pc}
 801728e:	bf00      	nop

08017290 <uxr_buffer_create_participant_bin>:
 8017290:	b570      	push	{r4, r5, r6, lr}
 8017292:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 8017296:	4605      	mov	r5, r0
 8017298:	ac11      	add	r4, sp, #68	; 0x44
 801729a:	f8ad 3254 	strh.w	r3, [sp, #596]	; 0x254
 801729e:	2303      	movs	r3, #3
 80172a0:	f89d 626c 	ldrb.w	r6, [sp, #620]	; 0x26c
 80172a4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80172a8:	7223      	strb	r3, [r4, #8]
 80172aa:	2300      	movs	r3, #0
 80172ac:	2201      	movs	r2, #1
 80172ae:	f88d 3014 	strb.w	r3, [sp, #20]
 80172b2:	9b9a      	ldr	r3, [sp, #616]	; 0x268
 80172b4:	7122      	strb	r2, [r4, #4]
 80172b6:	b1cb      	cbz	r3, 80172ec <uxr_buffer_create_participant_bin+0x5c>
 80172b8:	f88d 201c 	strb.w	r2, [sp, #28]
 80172bc:	9308      	str	r3, [sp, #32]
 80172be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80172c2:	a915      	add	r1, sp, #84	; 0x54
 80172c4:	a809      	add	r0, sp, #36	; 0x24
 80172c6:	f7fb fcd7 	bl	8012c78 <ucdr_init_buffer>
 80172ca:	a905      	add	r1, sp, #20
 80172cc:	a809      	add	r0, sp, #36	; 0x24
 80172ce:	f002 fe6d 	bl	8019fac <uxr_serialize_OBJK_DomainParticipant_Binary>
 80172d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80172d4:	9600      	str	r6, [sp, #0]
 80172d6:	4628      	mov	r0, r5
 80172d8:	9401      	str	r4, [sp, #4]
 80172da:	60e3      	str	r3, [r4, #12]
 80172dc:	b29b      	uxth	r3, r3
 80172de:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80172e2:	f7ff ffa9 	bl	8017238 <uxr_common_create_entity>
 80172e6:	f50d 7d16 	add.w	sp, sp, #600	; 0x258
 80172ea:	bd70      	pop	{r4, r5, r6, pc}
 80172ec:	f88d 301c 	strb.w	r3, [sp, #28]
 80172f0:	e7e5      	b.n	80172be <uxr_buffer_create_participant_bin+0x2e>
 80172f2:	bf00      	nop

080172f4 <uxr_buffer_create_topic_bin>:
 80172f4:	b570      	push	{r4, r5, r6, lr}
 80172f6:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 80172fa:	4605      	mov	r5, r0
 80172fc:	4618      	mov	r0, r3
 80172fe:	9105      	str	r1, [sp, #20]
 8017300:	a997      	add	r1, sp, #604	; 0x25c
 8017302:	f89d 6278 	ldrb.w	r6, [sp, #632]	; 0x278
 8017306:	ac13      	add	r4, sp, #76	; 0x4c
 8017308:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801730c:	2302      	movs	r3, #2
 801730e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8017312:	f000 fa8d 	bl	8017830 <uxr_object_id_to_raw>
 8017316:	9b9c      	ldr	r3, [sp, #624]	; 0x270
 8017318:	f44f 7200 	mov.w	r2, #512	; 0x200
 801731c:	a917      	add	r1, sp, #92	; 0x5c
 801731e:	a80b      	add	r0, sp, #44	; 0x2c
 8017320:	9306      	str	r3, [sp, #24]
 8017322:	9b9d      	ldr	r3, [sp, #628]	; 0x274
 8017324:	930a      	str	r3, [sp, #40]	; 0x28
 8017326:	2303      	movs	r3, #3
 8017328:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 801732c:	2301      	movs	r3, #1
 801732e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8017332:	2300      	movs	r3, #0
 8017334:	f88d 301c 	strb.w	r3, [sp, #28]
 8017338:	f7fb fc9e 	bl	8012c78 <ucdr_init_buffer>
 801733c:	a906      	add	r1, sp, #24
 801733e:	a80b      	add	r0, sp, #44	; 0x2c
 8017340:	f002 fe56 	bl	8019ff0 <uxr_serialize_OBJK_Topic_Binary>
 8017344:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017346:	4628      	mov	r0, r5
 8017348:	9600      	str	r6, [sp, #0]
 801734a:	9316      	str	r3, [sp, #88]	; 0x58
 801734c:	b29b      	uxth	r3, r3
 801734e:	9401      	str	r4, [sp, #4]
 8017350:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8017354:	f7ff ff70 	bl	8017238 <uxr_common_create_entity>
 8017358:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
 801735c:	bd70      	pop	{r4, r5, r6, pc}
 801735e:	bf00      	nop

08017360 <uxr_buffer_create_publisher_bin>:
 8017360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017362:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 8017366:	2603      	movs	r6, #3
 8017368:	4605      	mov	r5, r0
 801736a:	4618      	mov	r0, r3
 801736c:	9105      	str	r1, [sp, #20]
 801736e:	a992      	add	r1, sp, #584	; 0x248
 8017370:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 8017374:	ac0e      	add	r4, sp, #56	; 0x38
 8017376:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 801737a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801737e:	f000 fa57 	bl	8017830 <uxr_object_id_to_raw>
 8017382:	2300      	movs	r3, #0
 8017384:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017388:	a912      	add	r1, sp, #72	; 0x48
 801738a:	a806      	add	r0, sp, #24
 801738c:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8017390:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 8017394:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
 8017398:	f7fb fc6e 	bl	8012c78 <ucdr_init_buffer>
 801739c:	a993      	add	r1, sp, #588	; 0x24c
 801739e:	a806      	add	r0, sp, #24
 80173a0:	f002 feda 	bl	801a158 <uxr_serialize_OBJK_Publisher_Binary>
 80173a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80173a6:	4628      	mov	r0, r5
 80173a8:	9700      	str	r7, [sp, #0]
 80173aa:	9311      	str	r3, [sp, #68]	; 0x44
 80173ac:	b29b      	uxth	r3, r3
 80173ae:	9401      	str	r4, [sp, #4]
 80173b0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80173b4:	f7ff ff40 	bl	8017238 <uxr_common_create_entity>
 80173b8:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 80173bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80173be:	bf00      	nop

080173c0 <uxr_buffer_create_subscriber_bin>:
 80173c0:	b570      	push	{r4, r5, r6, lr}
 80173c2:	f5ad 6d91 	sub.w	sp, sp, #1160	; 0x488
 80173c6:	4605      	mov	r5, r0
 80173c8:	4618      	mov	r0, r3
 80173ca:	9105      	str	r1, [sp, #20]
 80173cc:	a992      	add	r1, sp, #584	; 0x248
 80173ce:	f89d 6498 	ldrb.w	r6, [sp, #1176]	; 0x498
 80173d2:	ac0e      	add	r4, sp, #56	; 0x38
 80173d4:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80173d8:	2304      	movs	r3, #4
 80173da:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 80173de:	f000 fa27 	bl	8017830 <uxr_object_id_to_raw>
 80173e2:	2300      	movs	r3, #0
 80173e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80173e8:	a912      	add	r1, sp, #72	; 0x48
 80173ea:	a806      	add	r0, sp, #24
 80173ec:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 80173f0:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 80173f4:	2303      	movs	r3, #3
 80173f6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 80173fa:	f7fb fc3d 	bl	8012c78 <ucdr_init_buffer>
 80173fe:	a993      	add	r1, sp, #588	; 0x24c
 8017400:	a806      	add	r0, sp, #24
 8017402:	f002 ff59 	bl	801a2b8 <uxr_serialize_OBJK_Subscriber_Binary>
 8017406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017408:	4628      	mov	r0, r5
 801740a:	9600      	str	r6, [sp, #0]
 801740c:	9311      	str	r3, [sp, #68]	; 0x44
 801740e:	b29b      	uxth	r3, r3
 8017410:	9401      	str	r4, [sp, #4]
 8017412:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8017416:	f7ff ff0f 	bl	8017238 <uxr_common_create_entity>
 801741a:	f50d 6d91 	add.w	sp, sp, #1160	; 0x488
 801741e:	bd70      	pop	{r4, r5, r6, pc}

08017420 <uxr_buffer_create_datawriter_bin>:
 8017420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017424:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8017428:	4606      	mov	r6, r0
 801742a:	4618      	mov	r0, r3
 801742c:	2703      	movs	r7, #3
 801742e:	ac1d      	add	r4, sp, #116	; 0x74
 8017430:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	; 0x2a8
 8017434:	9105      	str	r1, [sp, #20]
 8017436:	a9a1      	add	r1, sp, #644	; 0x284
 8017438:	f89d 82ac 	ldrb.w	r8, [sp, #684]	; 0x2ac
 801743c:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8017440:	2305      	movs	r3, #5
 8017442:	7123      	strb	r3, [r4, #4]
 8017444:	f000 f9f4 	bl	8017830 <uxr_object_id_to_raw>
 8017448:	a90e      	add	r1, sp, #56	; 0x38
 801744a:	98a8      	ldr	r0, [sp, #672]	; 0x2a0
 801744c:	7227      	strb	r7, [r4, #8]
 801744e:	f000 f9ef 	bl	8017830 <uxr_object_id_to_raw>
 8017452:	2300      	movs	r3, #0
 8017454:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8017458:	3d00      	subs	r5, #0
 801745a:	f89d 22a5 	ldrb.w	r2, [sp, #677]	; 0x2a5
 801745e:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8017462:	bf18      	it	ne
 8017464:	2501      	movne	r5, #1
 8017466:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 801746a:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 801746e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8017472:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8017476:	2301      	movs	r3, #1
 8017478:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 801747c:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 8017480:	bb8a      	cbnz	r2, 80174e6 <uxr_buffer_create_datawriter_bin+0xc6>
 8017482:	f04f 0e23 	mov.w	lr, #35	; 0x23
 8017486:	f04f 0c13 	mov.w	ip, #19
 801748a:	250b      	movs	r5, #11
 801748c:	2221      	movs	r2, #33	; 0x21
 801748e:	2111      	movs	r1, #17
 8017490:	2009      	movs	r0, #9
 8017492:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8017496:	f89d 32a6 	ldrb.w	r3, [sp, #678]	; 0x2a6
 801749a:	b923      	cbnz	r3, 80174a6 <uxr_buffer_create_datawriter_bin+0x86>
 801749c:	4672      	mov	r2, lr
 801749e:	4661      	mov	r1, ip
 80174a0:	4628      	mov	r0, r5
 80174a2:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 80174a6:	f89d 32a4 	ldrb.w	r3, [sp, #676]	; 0x2a4
 80174aa:	2b01      	cmp	r3, #1
 80174ac:	d025      	beq.n	80174fa <uxr_buffer_create_datawriter_bin+0xda>
 80174ae:	2b03      	cmp	r3, #3
 80174b0:	d029      	beq.n	8017506 <uxr_buffer_create_datawriter_bin+0xe6>
 80174b2:	b32b      	cbz	r3, 8017500 <uxr_buffer_create_datawriter_bin+0xe0>
 80174b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80174b8:	a921      	add	r1, sp, #132	; 0x84
 80174ba:	a806      	add	r0, sp, #24
 80174bc:	f7fb fbdc 	bl	8012c78 <ucdr_init_buffer>
 80174c0:	a90e      	add	r1, sp, #56	; 0x38
 80174c2:	a806      	add	r0, sp, #24
 80174c4:	f002 ffaa 	bl	801a41c <uxr_serialize_OBJK_DataWriter_Binary>
 80174c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80174ca:	f8cd 8000 	str.w	r8, [sp]
 80174ce:	4630      	mov	r0, r6
 80174d0:	9401      	str	r4, [sp, #4]
 80174d2:	60e3      	str	r3, [r4, #12]
 80174d4:	b29b      	uxth	r3, r3
 80174d6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80174da:	f7ff fead 	bl	8017238 <uxr_common_create_entity>
 80174de:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80174e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80174e6:	f04f 0e22 	mov.w	lr, #34	; 0x22
 80174ea:	f04f 0c12 	mov.w	ip, #18
 80174ee:	250a      	movs	r5, #10
 80174f0:	2220      	movs	r2, #32
 80174f2:	2110      	movs	r1, #16
 80174f4:	2008      	movs	r0, #8
 80174f6:	2702      	movs	r7, #2
 80174f8:	e7cd      	b.n	8017496 <uxr_buffer_create_datawriter_bin+0x76>
 80174fa:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 80174fe:	e7d9      	b.n	80174b4 <uxr_buffer_create_datawriter_bin+0x94>
 8017500:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8017504:	e7d6      	b.n	80174b4 <uxr_buffer_create_datawriter_bin+0x94>
 8017506:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801750a:	e7d3      	b.n	80174b4 <uxr_buffer_create_datawriter_bin+0x94>

0801750c <uxr_buffer_create_datareader_bin>:
 801750c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017510:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8017514:	4606      	mov	r6, r0
 8017516:	4618      	mov	r0, r3
 8017518:	2703      	movs	r7, #3
 801751a:	ac1f      	add	r4, sp, #124	; 0x7c
 801751c:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	; 0x2b0
 8017520:	9105      	str	r1, [sp, #20]
 8017522:	a9a3      	add	r1, sp, #652	; 0x28c
 8017524:	f89d 82b4 	ldrb.w	r8, [sp, #692]	; 0x2b4
 8017528:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801752c:	2306      	movs	r3, #6
 801752e:	7123      	strb	r3, [r4, #4]
 8017530:	f000 f97e 	bl	8017830 <uxr_object_id_to_raw>
 8017534:	a90e      	add	r1, sp, #56	; 0x38
 8017536:	98aa      	ldr	r0, [sp, #680]	; 0x2a8
 8017538:	7227      	strb	r7, [r4, #8]
 801753a:	f000 f979 	bl	8017830 <uxr_object_id_to_raw>
 801753e:	2300      	movs	r3, #0
 8017540:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8017544:	3d00      	subs	r5, #0
 8017546:	f89d 22ad 	ldrb.w	r2, [sp, #685]	; 0x2ad
 801754a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 801754e:	bf18      	it	ne
 8017550:	2501      	movne	r5, #1
 8017552:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8017556:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 801755a:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 801755e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8017562:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8017566:	2301      	movs	r3, #1
 8017568:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 801756c:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 8017570:	bb8a      	cbnz	r2, 80175d6 <uxr_buffer_create_datareader_bin+0xca>
 8017572:	f04f 0e23 	mov.w	lr, #35	; 0x23
 8017576:	f04f 0c13 	mov.w	ip, #19
 801757a:	250b      	movs	r5, #11
 801757c:	2221      	movs	r2, #33	; 0x21
 801757e:	2111      	movs	r1, #17
 8017580:	2009      	movs	r0, #9
 8017582:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8017586:	f89d 32ae 	ldrb.w	r3, [sp, #686]	; 0x2ae
 801758a:	b923      	cbnz	r3, 8017596 <uxr_buffer_create_datareader_bin+0x8a>
 801758c:	4672      	mov	r2, lr
 801758e:	4661      	mov	r1, ip
 8017590:	4628      	mov	r0, r5
 8017592:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8017596:	f89d 32ac 	ldrb.w	r3, [sp, #684]	; 0x2ac
 801759a:	2b01      	cmp	r3, #1
 801759c:	d025      	beq.n	80175ea <uxr_buffer_create_datareader_bin+0xde>
 801759e:	2b03      	cmp	r3, #3
 80175a0:	d029      	beq.n	80175f6 <uxr_buffer_create_datareader_bin+0xea>
 80175a2:	b32b      	cbz	r3, 80175f0 <uxr_buffer_create_datareader_bin+0xe4>
 80175a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80175a8:	a923      	add	r1, sp, #140	; 0x8c
 80175aa:	a806      	add	r0, sp, #24
 80175ac:	f7fb fb64 	bl	8012c78 <ucdr_init_buffer>
 80175b0:	a90e      	add	r1, sp, #56	; 0x38
 80175b2:	a806      	add	r0, sp, #24
 80175b4:	f002 fef6 	bl	801a3a4 <uxr_serialize_OBJK_DataReader_Binary>
 80175b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80175ba:	f8cd 8000 	str.w	r8, [sp]
 80175be:	4630      	mov	r0, r6
 80175c0:	9401      	str	r4, [sp, #4]
 80175c2:	60e3      	str	r3, [r4, #12]
 80175c4:	b29b      	uxth	r3, r3
 80175c6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80175ca:	f7ff fe35 	bl	8017238 <uxr_common_create_entity>
 80175ce:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 80175d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80175d6:	f04f 0e22 	mov.w	lr, #34	; 0x22
 80175da:	f04f 0c12 	mov.w	ip, #18
 80175de:	250a      	movs	r5, #10
 80175e0:	2220      	movs	r2, #32
 80175e2:	2110      	movs	r1, #16
 80175e4:	2008      	movs	r0, #8
 80175e6:	2702      	movs	r7, #2
 80175e8:	e7cd      	b.n	8017586 <uxr_buffer_create_datareader_bin+0x7a>
 80175ea:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 80175ee:	e7d9      	b.n	80175a4 <uxr_buffer_create_datareader_bin+0x98>
 80175f0:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 80175f4:	e7d6      	b.n	80175a4 <uxr_buffer_create_datareader_bin+0x98>
 80175f6:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 80175fa:	e7d3      	b.n	80175a4 <uxr_buffer_create_datareader_bin+0x98>

080175fc <uxr_buffer_create_replier_bin>:
 80175fc:	b570      	push	{r4, r5, r6, lr}
 80175fe:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8017602:	4605      	mov	r5, r0
 8017604:	4618      	mov	r0, r3
 8017606:	9105      	str	r1, [sp, #20]
 8017608:	a999      	add	r1, sp, #612	; 0x264
 801760a:	f89d 6294 	ldrb.w	r6, [sp, #660]	; 0x294
 801760e:	ac15      	add	r4, sp, #84	; 0x54
 8017610:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8017614:	2308      	movs	r3, #8
 8017616:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 801761a:	f000 f909 	bl	8017830 <uxr_object_id_to_raw>
 801761e:	9b9e      	ldr	r3, [sp, #632]	; 0x278
 8017620:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017624:	a919      	add	r1, sp, #100	; 0x64
 8017626:	a80d      	add	r0, sp, #52	; 0x34
 8017628:	9306      	str	r3, [sp, #24]
 801762a:	9b9f      	ldr	r3, [sp, #636]	; 0x27c
 801762c:	9307      	str	r3, [sp, #28]
 801762e:	9ba0      	ldr	r3, [sp, #640]	; 0x280
 8017630:	9308      	str	r3, [sp, #32]
 8017632:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8017634:	930c      	str	r3, [sp, #48]	; 0x30
 8017636:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017638:	930a      	str	r3, [sp, #40]	; 0x28
 801763a:	2301      	movs	r3, #1
 801763c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8017640:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8017644:	2303      	movs	r3, #3
 8017646:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 801764a:	f7fb fb15 	bl	8012c78 <ucdr_init_buffer>
 801764e:	a906      	add	r1, sp, #24
 8017650:	a80d      	add	r0, sp, #52	; 0x34
 8017652:	f002 ff0f 	bl	801a474 <uxr_serialize_OBJK_Replier_Binary>
 8017656:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017658:	4628      	mov	r0, r5
 801765a:	9600      	str	r6, [sp, #0]
 801765c:	9318      	str	r3, [sp, #96]	; 0x60
 801765e:	b29b      	uxth	r3, r3
 8017660:	9401      	str	r4, [sp, #4]
 8017662:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8017666:	f7ff fde7 	bl	8017238 <uxr_common_create_entity>
 801766a:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
 801766e:	bd70      	pop	{r4, r5, r6, pc}

08017670 <get_custom_error>:
 8017670:	4b01      	ldr	r3, [pc, #4]	; (8017678 <get_custom_error+0x8>)
 8017672:	7818      	ldrb	r0, [r3, #0]
 8017674:	4770      	bx	lr
 8017676:	bf00      	nop
 8017678:	20016e6c 	.word	0x20016e6c

0801767c <recv_custom_msg>:
 801767c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017680:	4693      	mov	fp, r2
 8017682:	b089      	sub	sp, #36	; 0x24
 8017684:	2200      	movs	r2, #0
 8017686:	4604      	mov	r4, r0
 8017688:	468a      	mov	sl, r1
 801768a:	9305      	str	r3, [sp, #20]
 801768c:	f88d 201e 	strb.w	r2, [sp, #30]
 8017690:	f890 2200 	ldrb.w	r2, [r0, #512]	; 0x200
 8017694:	b322      	cbz	r2, 80176e0 <recv_custom_msg+0x64>
 8017696:	f200 2902 	addw	r9, r0, #514	; 0x202
 801769a:	f10d 081f 	add.w	r8, sp, #31
 801769e:	af05      	add	r7, sp, #20
 80176a0:	f10d 061e 	add.w	r6, sp, #30
 80176a4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80176a8:	e002      	b.n	80176b0 <recv_custom_msg+0x34>
 80176aa:	9b05      	ldr	r3, [sp, #20]
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	dd0f      	ble.n	80176d0 <recv_custom_msg+0x54>
 80176b0:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 80176b4:	4623      	mov	r3, r4
 80176b6:	4622      	mov	r2, r4
 80176b8:	4648      	mov	r0, r9
 80176ba:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80176be:	e9cd 5600 	strd	r5, r6, [sp]
 80176c2:	f001 fc6f 	bl	8018fa4 <uxr_read_framed_msg>
 80176c6:	2800      	cmp	r0, #0
 80176c8:	d0ef      	beq.n	80176aa <recv_custom_msg+0x2e>
 80176ca:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80176ce:	b1b3      	cbz	r3, 80176fe <recv_custom_msg+0x82>
 80176d0:	4b0f      	ldr	r3, [pc, #60]	; (8017710 <recv_custom_msg+0x94>)
 80176d2:	2000      	movs	r0, #0
 80176d4:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80176d8:	701a      	strb	r2, [r3, #0]
 80176da:	b009      	add	sp, #36	; 0x24
 80176dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176e0:	f10d 021f 	add.w	r2, sp, #31
 80176e4:	4601      	mov	r1, r0
 80176e6:	9200      	str	r2, [sp, #0]
 80176e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80176ec:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 80176f0:	47a8      	blx	r5
 80176f2:	2800      	cmp	r0, #0
 80176f4:	d0ec      	beq.n	80176d0 <recv_custom_msg+0x54>
 80176f6:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	d1e8      	bne.n	80176d0 <recv_custom_msg+0x54>
 80176fe:	f8cb 0000 	str.w	r0, [fp]
 8017702:	2001      	movs	r0, #1
 8017704:	f8ca 4000 	str.w	r4, [sl]
 8017708:	b009      	add	sp, #36	; 0x24
 801770a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801770e:	bf00      	nop
 8017710:	20016e6c 	.word	0x20016e6c

08017714 <send_custom_msg>:
 8017714:	b530      	push	{r4, r5, lr}
 8017716:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 801771a:	b087      	sub	sp, #28
 801771c:	4614      	mov	r4, r2
 801771e:	b995      	cbnz	r5, 8017746 <send_custom_msg+0x32>
 8017720:	f8d0 5270 	ldr.w	r5, [r0, #624]	; 0x270
 8017724:	f10d 0317 	add.w	r3, sp, #23
 8017728:	47a8      	blx	r5
 801772a:	1e03      	subs	r3, r0, #0
 801772c:	bf18      	it	ne
 801772e:	2301      	movne	r3, #1
 8017730:	42a0      	cmp	r0, r4
 8017732:	bf18      	it	ne
 8017734:	2300      	movne	r3, #0
 8017736:	b91b      	cbnz	r3, 8017740 <send_custom_msg+0x2c>
 8017738:	4a0a      	ldr	r2, [pc, #40]	; (8017764 <send_custom_msg+0x50>)
 801773a:	f89d 1017 	ldrb.w	r1, [sp, #23]
 801773e:	7011      	strb	r1, [r2, #0]
 8017740:	4618      	mov	r0, r3
 8017742:	b007      	add	sp, #28
 8017744:	bd30      	pop	{r4, r5, pc}
 8017746:	460b      	mov	r3, r1
 8017748:	2200      	movs	r2, #0
 801774a:	f10d 0117 	add.w	r1, sp, #23
 801774e:	9400      	str	r4, [sp, #0]
 8017750:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8017754:	4602      	mov	r2, r0
 8017756:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 801775a:	f200 2002 	addw	r0, r0, #514	; 0x202
 801775e:	f001 fa43 	bl	8018be8 <uxr_write_framed_msg>
 8017762:	e7e2      	b.n	801772a <send_custom_msg+0x16>
 8017764:	20016e6c 	.word	0x20016e6c

08017768 <uxr_set_custom_transport_callbacks>:
 8017768:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 801776c:	9901      	ldr	r1, [sp, #4]
 801776e:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 8017772:	9b00      	ldr	r3, [sp, #0]
 8017774:	e9c0 319c 	strd	r3, r1, [r0, #624]	; 0x270
 8017778:	4770      	bx	lr
 801777a:	bf00      	nop

0801777c <uxr_init_custom_transport>:
 801777c:	b538      	push	{r3, r4, r5, lr}
 801777e:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 8017782:	b303      	cbz	r3, 80177c6 <uxr_init_custom_transport+0x4a>
 8017784:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 8017788:	4604      	mov	r4, r0
 801778a:	b1e2      	cbz	r2, 80177c6 <uxr_init_custom_transport+0x4a>
 801778c:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 8017790:	b1ca      	cbz	r2, 80177c6 <uxr_init_custom_transport+0x4a>
 8017792:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 8017796:	b1b2      	cbz	r2, 80177c6 <uxr_init_custom_transport+0x4a>
 8017798:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 801779c:	4798      	blx	r3
 801779e:	4605      	mov	r5, r0
 80177a0:	b188      	cbz	r0, 80177c6 <uxr_init_custom_transport+0x4a>
 80177a2:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80177a6:	b98b      	cbnz	r3, 80177cc <uxr_init_custom_transport+0x50>
 80177a8:	4b0b      	ldr	r3, [pc, #44]	; (80177d8 <uxr_init_custom_transport+0x5c>)
 80177aa:	4628      	mov	r0, r5
 80177ac:	490b      	ldr	r1, [pc, #44]	; (80177dc <uxr_init_custom_transport+0x60>)
 80177ae:	4a0c      	ldr	r2, [pc, #48]	; (80177e0 <uxr_init_custom_transport+0x64>)
 80177b0:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 80177b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80177b8:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 80177bc:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 80177c0:	e9c4 419e 	strd	r4, r1, [r4, #632]	; 0x278
 80177c4:	bd38      	pop	{r3, r4, r5, pc}
 80177c6:	2500      	movs	r5, #0
 80177c8:	4628      	mov	r0, r5
 80177ca:	bd38      	pop	{r3, r4, r5, pc}
 80177cc:	2100      	movs	r1, #0
 80177ce:	f204 2002 	addw	r0, r4, #514	; 0x202
 80177d2:	f001 fa03 	bl	8018bdc <uxr_init_framing_io>
 80177d6:	e7e7      	b.n	80177a8 <uxr_init_custom_transport+0x2c>
 80177d8:	0801767d 	.word	0x0801767d
 80177dc:	08017715 	.word	0x08017715
 80177e0:	08017671 	.word	0x08017671

080177e4 <uxr_close_custom_transport>:
 80177e4:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 80177e8:	4718      	bx	r3
 80177ea:	bf00      	nop

080177ec <uxr_object_id>:
 80177ec:	b082      	sub	sp, #8
 80177ee:	2300      	movs	r3, #0
 80177f0:	f88d 1006 	strb.w	r1, [sp, #6]
 80177f4:	f360 030f 	bfi	r3, r0, #0, #16
 80177f8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80177fc:	f362 431f 	bfi	r3, r2, #16, #16
 8017800:	4618      	mov	r0, r3
 8017802:	b002      	add	sp, #8
 8017804:	4770      	bx	lr
 8017806:	bf00      	nop

08017808 <uxr_object_id_from_raw>:
 8017808:	7843      	ldrb	r3, [r0, #1]
 801780a:	b082      	sub	sp, #8
 801780c:	7801      	ldrb	r1, [r0, #0]
 801780e:	2000      	movs	r0, #0
 8017810:	091a      	lsrs	r2, r3, #4
 8017812:	f003 030f 	and.w	r3, r3, #15
 8017816:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 801781a:	f88d 3006 	strb.w	r3, [sp, #6]
 801781e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8017822:	f362 000f 	bfi	r0, r2, #0, #16
 8017826:	f363 401f 	bfi	r0, r3, #16, #16
 801782a:	b002      	add	sp, #8
 801782c:	4770      	bx	lr
 801782e:	bf00      	nop

08017830 <uxr_object_id_to_raw>:
 8017830:	4602      	mov	r2, r0
 8017832:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8017836:	b082      	sub	sp, #8
 8017838:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 801783c:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8017840:	f881 c000 	strb.w	ip, [r1]
 8017844:	7048      	strb	r0, [r1, #1]
 8017846:	b002      	add	sp, #8
 8017848:	4770      	bx	lr
 801784a:	bf00      	nop

0801784c <uxr_buffer_request_data>:
 801784c:	b530      	push	{r4, r5, lr}
 801784e:	b095      	sub	sp, #84	; 0x54
 8017850:	4604      	mov	r4, r0
 8017852:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8017854:	9303      	str	r3, [sp, #12]
 8017856:	2d00      	cmp	r5, #0
 8017858:	f88d 301c 	strb.w	r3, [sp, #28]
 801785c:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8017860:	f04f 0200 	mov.w	r2, #0
 8017864:	bf14      	ite	ne
 8017866:	2101      	movne	r1, #1
 8017868:	4611      	moveq	r1, r2
 801786a:	f88d 201d 	strb.w	r2, [sp, #29]
 801786e:	f88d 201e 	strb.w	r2, [sp, #30]
 8017872:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8017876:	d021      	beq.n	80178bc <uxr_buffer_request_data+0x70>
 8017878:	686b      	ldr	r3, [r5, #4]
 801787a:	2210      	movs	r2, #16
 801787c:	6829      	ldr	r1, [r5, #0]
 801787e:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 8017882:	f8cd 1026 	str.w	r1, [sp, #38]	; 0x26
 8017886:	2308      	movs	r3, #8
 8017888:	2100      	movs	r1, #0
 801788a:	4620      	mov	r0, r4
 801788c:	e9cd 3100 	strd	r3, r1, [sp]
 8017890:	ab0c      	add	r3, sp, #48	; 0x30
 8017892:	9905      	ldr	r1, [sp, #20]
 8017894:	f001 f834 	bl	8018900 <uxr_prepare_stream_to_write_submessage>
 8017898:	b918      	cbnz	r0, 80178a2 <uxr_buffer_request_data+0x56>
 801789a:	4604      	mov	r4, r0
 801789c:	4620      	mov	r0, r4
 801789e:	b015      	add	sp, #84	; 0x54
 80178a0:	bd30      	pop	{r4, r5, pc}
 80178a2:	9904      	ldr	r1, [sp, #16]
 80178a4:	aa06      	add	r2, sp, #24
 80178a6:	4620      	mov	r0, r4
 80178a8:	f001 f966 	bl	8018b78 <uxr_init_base_object_request>
 80178ac:	4604      	mov	r4, r0
 80178ae:	a906      	add	r1, sp, #24
 80178b0:	a80c      	add	r0, sp, #48	; 0x30
 80178b2:	f003 f915 	bl	801aae0 <uxr_serialize_READ_DATA_Payload>
 80178b6:	4620      	mov	r0, r4
 80178b8:	b015      	add	sp, #84	; 0x54
 80178ba:	bd30      	pop	{r4, r5, pc}
 80178bc:	2208      	movs	r2, #8
 80178be:	e7e2      	b.n	8017886 <uxr_buffer_request_data+0x3a>

080178c0 <uxr_buffer_cancel_data>:
 80178c0:	b510      	push	{r4, lr}
 80178c2:	2300      	movs	r3, #0
 80178c4:	b094      	sub	sp, #80	; 0x50
 80178c6:	4604      	mov	r4, r0
 80178c8:	9205      	str	r2, [sp, #20]
 80178ca:	9301      	str	r3, [sp, #4]
 80178cc:	f8ad 301c 	strh.w	r3, [sp, #28]
 80178d0:	f88d 301e 	strb.w	r3, [sp, #30]
 80178d4:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 80178d8:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 80178dc:	2308      	movs	r3, #8
 80178de:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80178e2:	2201      	movs	r2, #1
 80178e4:	9300      	str	r3, [sp, #0]
 80178e6:	ab0c      	add	r3, sp, #48	; 0x30
 80178e8:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 80178ec:	2210      	movs	r2, #16
 80178ee:	f001 f807 	bl	8018900 <uxr_prepare_stream_to_write_submessage>
 80178f2:	b918      	cbnz	r0, 80178fc <uxr_buffer_cancel_data+0x3c>
 80178f4:	4604      	mov	r4, r0
 80178f6:	4620      	mov	r0, r4
 80178f8:	b014      	add	sp, #80	; 0x50
 80178fa:	bd10      	pop	{r4, pc}
 80178fc:	9905      	ldr	r1, [sp, #20]
 80178fe:	aa06      	add	r2, sp, #24
 8017900:	4620      	mov	r0, r4
 8017902:	f001 f939 	bl	8018b78 <uxr_init_base_object_request>
 8017906:	4604      	mov	r4, r0
 8017908:	a906      	add	r1, sp, #24
 801790a:	a80c      	add	r0, sp, #48	; 0x30
 801790c:	f003 f8e8 	bl	801aae0 <uxr_serialize_READ_DATA_Payload>
 8017910:	4620      	mov	r0, r4
 8017912:	b014      	add	sp, #80	; 0x50
 8017914:	bd10      	pop	{r4, pc}
 8017916:	bf00      	nop

08017918 <read_submessage_format>:
 8017918:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801791c:	b095      	sub	sp, #84	; 0x54
 801791e:	f8bd 7078 	ldrh.w	r7, [sp, #120]	; 0x78
 8017922:	b113      	cbz	r3, 801792a <read_submessage_format+0x12>
 8017924:	b015      	add	sp, #84	; 0x54
 8017926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801792a:	4606      	mov	r6, r0
 801792c:	981c      	ldr	r0, [sp, #112]	; 0x70
 801792e:	460c      	mov	r4, r1
 8017930:	4615      	mov	r5, r2
 8017932:	9004      	str	r0, [sp, #16]
 8017934:	4699      	mov	r9, r3
 8017936:	981d      	ldr	r0, [sp, #116]	; 0x74
 8017938:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 801793c:	9005      	str	r0, [sp, #20]
 801793e:	a80c      	add	r0, sp, #48	; 0x30
 8017940:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8017944:	1a52      	subs	r2, r2, r1
 8017946:	f7fb f997 	bl	8012c78 <ucdr_init_buffer>
 801794a:	a80c      	add	r0, sp, #48	; 0x30
 801794c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017950:	f7fb f966 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 8017954:	69e2      	ldr	r2, [r4, #28]
 8017956:	b19a      	cbz	r2, 8017980 <read_submessage_format+0x68>
 8017958:	f1b8 0f07 	cmp.w	r8, #7
 801795c:	f882 9014 	strb.w	r9, [r2, #20]
 8017960:	d040      	beq.n	80179e4 <read_submessage_format+0xcc>
 8017962:	f1b8 0f08 	cmp.w	r8, #8
 8017966:	d02e      	beq.n	80179c6 <read_submessage_format+0xae>
 8017968:	f1b8 0f06 	cmp.w	r8, #6
 801796c:	d011      	beq.n	8017992 <read_submessage_format+0x7a>
 801796e:	2301      	movs	r3, #1
 8017970:	7513      	strb	r3, [r2, #20]
 8017972:	4629      	mov	r1, r5
 8017974:	4620      	mov	r0, r4
 8017976:	f7fb f9d3 	bl	8012d20 <ucdr_advance_buffer>
 801797a:	b015      	add	sp, #84	; 0x54
 801797c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017980:	f1b8 0f07 	cmp.w	r8, #7
 8017984:	d02e      	beq.n	80179e4 <read_submessage_format+0xcc>
 8017986:	f1b8 0f08 	cmp.w	r8, #8
 801798a:	d01c      	beq.n	80179c6 <read_submessage_format+0xae>
 801798c:	f1b8 0f06 	cmp.w	r8, #6
 8017990:	d1ef      	bne.n	8017972 <read_submessage_format+0x5a>
 8017992:	f8d6 8088 	ldr.w	r8, [r6, #136]	; 0x88
 8017996:	f1b8 0f00 	cmp.w	r8, #0
 801799a:	d011      	beq.n	80179c0 <read_submessage_format+0xa8>
 801799c:	ab0c      	add	r3, sp, #48	; 0x30
 801799e:	9501      	str	r5, [sp, #4]
 80179a0:	463a      	mov	r2, r7
 80179a2:	4630      	mov	r0, r6
 80179a4:	9300      	str	r3, [sp, #0]
 80179a6:	2306      	movs	r3, #6
 80179a8:	f88d 3016 	strb.w	r3, [sp, #22]
 80179ac:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 80179b0:	9302      	str	r3, [sp, #8]
 80179b2:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80179b6:	47c0      	blx	r8
 80179b8:	2301      	movs	r3, #1
 80179ba:	69e2      	ldr	r2, [r4, #28]
 80179bc:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 80179c0:	2a00      	cmp	r2, #0
 80179c2:	d1d4      	bne.n	801796e <read_submessage_format+0x56>
 80179c4:	e7d5      	b.n	8017972 <read_submessage_format+0x5a>
 80179c6:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 80179ca:	2b00      	cmp	r3, #0
 80179cc:	d0f8      	beq.n	80179c0 <read_submessage_format+0xa8>
 80179ce:	a80c      	add	r0, sp, #48	; 0x30
 80179d0:	a906      	add	r1, sp, #24
 80179d2:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80179d6:	f003 f94f 	bl	801ac78 <uxr_deserialize_SampleIdentity>
 80179da:	b9a0      	cbnz	r0, 8017a06 <read_submessage_format+0xee>
 80179dc:	69e2      	ldr	r2, [r4, #28]
 80179de:	2a00      	cmp	r2, #0
 80179e0:	d1c5      	bne.n	801796e <read_submessage_format+0x56>
 80179e2:	e7c6      	b.n	8017972 <read_submessage_format+0x5a>
 80179e4:	f8d6 30ac 	ldr.w	r3, [r6, #172]	; 0xac
 80179e8:	b13b      	cbz	r3, 80179fa <read_submessage_format+0xe2>
 80179ea:	a906      	add	r1, sp, #24
 80179ec:	a80c      	add	r0, sp, #48	; 0x30
 80179ee:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80179f2:	f002 fe15 	bl	801a620 <uxr_deserialize_BaseObjectRequest>
 80179f6:	bb60      	cbnz	r0, 8017a52 <read_submessage_format+0x13a>
 80179f8:	69e2      	ldr	r2, [r4, #28]
 80179fa:	68a3      	ldr	r3, [r4, #8]
 80179fc:	442b      	add	r3, r5
 80179fe:	60a3      	str	r3, [r4, #8]
 8017a00:	2a00      	cmp	r2, #0
 8017a02:	d1b4      	bne.n	801796e <read_submessage_format+0x56>
 8017a04:	e7b5      	b.n	8017972 <read_submessage_format+0x5a>
 8017a06:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017a08:	a80c      	add	r0, sp, #48	; 0x30
 8017a0a:	eba8 0803 	sub.w	r8, r8, r3
 8017a0e:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8017a12:	44a8      	add	r8, r5
 8017a14:	1a52      	subs	r2, r2, r1
 8017a16:	f7fb f92f 	bl	8012c78 <ucdr_init_buffer>
 8017a1a:	a80c      	add	r0, sp, #48	; 0x30
 8017a1c:	fa1f f888 	uxth.w	r8, r8
 8017a20:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017a24:	f7fb f8fc 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 8017a28:	ab0c      	add	r3, sp, #48	; 0x30
 8017a2a:	2108      	movs	r1, #8
 8017a2c:	f8cd 8004 	str.w	r8, [sp, #4]
 8017a30:	9300      	str	r3, [sp, #0]
 8017a32:	463a      	mov	r2, r7
 8017a34:	f88d 1016 	strb.w	r1, [sp, #22]
 8017a38:	ab06      	add	r3, sp, #24
 8017a3a:	f8d6 10a8 	ldr.w	r1, [r6, #168]	; 0xa8
 8017a3e:	4630      	mov	r0, r6
 8017a40:	9102      	str	r1, [sp, #8]
 8017a42:	9905      	ldr	r1, [sp, #20]
 8017a44:	f8d6 70a4 	ldr.w	r7, [r6, #164]	; 0xa4
 8017a48:	47b8      	blx	r7
 8017a4a:	2301      	movs	r3, #1
 8017a4c:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8017a50:	e7c4      	b.n	80179dc <read_submessage_format+0xc4>
 8017a52:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8017a56:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017a58:	a80c      	add	r0, sp, #48	; 0x30
 8017a5a:	1a52      	subs	r2, r2, r1
 8017a5c:	eba8 0803 	sub.w	r8, r8, r3
 8017a60:	f7fb f90a 	bl	8012c78 <ucdr_init_buffer>
 8017a64:	a80c      	add	r0, sp, #48	; 0x30
 8017a66:	44a8      	add	r8, r5
 8017a68:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017a6c:	f7fb f8d8 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 8017a70:	ab0c      	add	r3, sp, #48	; 0x30
 8017a72:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8017a76:	fa1f f888 	uxth.w	r8, r8
 8017a7a:	9300      	str	r3, [sp, #0]
 8017a7c:	463a      	mov	r2, r7
 8017a7e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8017a82:	4630      	mov	r0, r6
 8017a84:	f8cd 8004 	str.w	r8, [sp, #4]
 8017a88:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8017a8c:	2107      	movs	r1, #7
 8017a8e:	f88d 1016 	strb.w	r1, [sp, #22]
 8017a92:	b29b      	uxth	r3, r3
 8017a94:	f8d6 10b0 	ldr.w	r1, [r6, #176]	; 0xb0
 8017a98:	9102      	str	r1, [sp, #8]
 8017a9a:	9905      	ldr	r1, [sp, #20]
 8017a9c:	f8d6 70ac 	ldr.w	r7, [r6, #172]	; 0xac
 8017aa0:	47b8      	blx	r7
 8017aa2:	2301      	movs	r3, #1
 8017aa4:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8017aa8:	e7a6      	b.n	80179f8 <read_submessage_format+0xe0>
 8017aaa:	bf00      	nop

08017aac <on_get_fragmentation_info>:
 8017aac:	b500      	push	{lr}
 8017aae:	b08b      	sub	sp, #44	; 0x2c
 8017ab0:	4601      	mov	r1, r0
 8017ab2:	2204      	movs	r2, #4
 8017ab4:	a802      	add	r0, sp, #8
 8017ab6:	f7fb f8df 	bl	8012c78 <ucdr_init_buffer>
 8017aba:	f10d 0305 	add.w	r3, sp, #5
 8017abe:	f10d 0206 	add.w	r2, sp, #6
 8017ac2:	a901      	add	r1, sp, #4
 8017ac4:	a802      	add	r0, sp, #8
 8017ac6:	f001 fe5d 	bl	8019784 <uxr_read_submessage_header>
 8017aca:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8017ace:	2b0d      	cmp	r3, #13
 8017ad0:	d003      	beq.n	8017ada <on_get_fragmentation_info+0x2e>
 8017ad2:	2000      	movs	r0, #0
 8017ad4:	b00b      	add	sp, #44	; 0x2c
 8017ad6:	f85d fb04 	ldr.w	pc, [sp], #4
 8017ada:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8017ade:	f013 0f02 	tst.w	r3, #2
 8017ae2:	bf14      	ite	ne
 8017ae4:	2002      	movne	r0, #2
 8017ae6:	2001      	moveq	r0, #1
 8017ae8:	b00b      	add	sp, #44	; 0x2c
 8017aea:	f85d fb04 	ldr.w	pc, [sp], #4
 8017aee:	bf00      	nop

08017af0 <read_submessage_get_info>:
 8017af0:	b570      	push	{r4, r5, r6, lr}
 8017af2:	2500      	movs	r5, #0
 8017af4:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 8017af8:	460e      	mov	r6, r1
 8017afa:	4604      	mov	r4, r0
 8017afc:	f44f 7224 	mov.w	r2, #656	; 0x290
 8017b00:	4629      	mov	r1, r5
 8017b02:	a810      	add	r0, sp, #64	; 0x40
 8017b04:	9503      	str	r5, [sp, #12]
 8017b06:	9504      	str	r5, [sp, #16]
 8017b08:	f008 fe20 	bl	802074c <memset>
 8017b0c:	a903      	add	r1, sp, #12
 8017b0e:	4630      	mov	r0, r6
 8017b10:	f002 ff26 	bl	801a960 <uxr_deserialize_GET_INFO_Payload>
 8017b14:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8017b18:	4620      	mov	r0, r4
 8017b1a:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8017b1e:	f001 f823 	bl	8018b68 <uxr_session_header_offset>
 8017b22:	462b      	mov	r3, r5
 8017b24:	220c      	movs	r2, #12
 8017b26:	a905      	add	r1, sp, #20
 8017b28:	9000      	str	r0, [sp, #0]
 8017b2a:	a808      	add	r0, sp, #32
 8017b2c:	f7fb f892 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 8017b30:	a910      	add	r1, sp, #64	; 0x40
 8017b32:	a808      	add	r0, sp, #32
 8017b34:	f002 ff88 	bl	801aa48 <uxr_serialize_INFO_Payload>
 8017b38:	9b08      	ldr	r3, [sp, #32]
 8017b3a:	462a      	mov	r2, r5
 8017b3c:	4629      	mov	r1, r5
 8017b3e:	4620      	mov	r0, r4
 8017b40:	f000 ffbe 	bl	8018ac0 <uxr_stamp_session_header>
 8017b44:	a808      	add	r0, sp, #32
 8017b46:	f7fb f8c5 	bl	8012cd4 <ucdr_buffer_length>
 8017b4a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8017b4c:	4602      	mov	r2, r0
 8017b4e:	a905      	add	r1, sp, #20
 8017b50:	e9d3 0400 	ldrd	r0, r4, [r3]
 8017b54:	47a0      	blx	r4
 8017b56:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
 8017b5a:	bd70      	pop	{r4, r5, r6, pc}

08017b5c <write_submessage_acknack.isra.0>:
 8017b5c:	b570      	push	{r4, r5, r6, lr}
 8017b5e:	b092      	sub	sp, #72	; 0x48
 8017b60:	4605      	mov	r5, r0
 8017b62:	460e      	mov	r6, r1
 8017b64:	4614      	mov	r4, r2
 8017b66:	f000 ffff 	bl	8018b68 <uxr_session_header_offset>
 8017b6a:	a905      	add	r1, sp, #20
 8017b6c:	9000      	str	r0, [sp, #0]
 8017b6e:	2300      	movs	r3, #0
 8017b70:	a80a      	add	r0, sp, #40	; 0x28
 8017b72:	2211      	movs	r2, #17
 8017b74:	f7fb f86e 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 8017b78:	2218      	movs	r2, #24
 8017b7a:	2300      	movs	r3, #0
 8017b7c:	210a      	movs	r1, #10
 8017b7e:	fb02 5404 	mla	r4, r2, r4, r5
 8017b82:	a80a      	add	r0, sp, #40	; 0x28
 8017b84:	2205      	movs	r2, #5
 8017b86:	3450      	adds	r4, #80	; 0x50
 8017b88:	f001 fde2 	bl	8019750 <uxr_buffer_submessage_header>
 8017b8c:	a903      	add	r1, sp, #12
 8017b8e:	4620      	mov	r0, r4
 8017b90:	f006 fb50 	bl	801e234 <uxr_compute_acknack>
 8017b94:	ba40      	rev16	r0, r0
 8017b96:	a903      	add	r1, sp, #12
 8017b98:	f88d 6010 	strb.w	r6, [sp, #16]
 8017b9c:	f8ad 000e 	strh.w	r0, [sp, #14]
 8017ba0:	a80a      	add	r0, sp, #40	; 0x28
 8017ba2:	f002 ffc3 	bl	801ab2c <uxr_serialize_ACKNACK_Payload>
 8017ba6:	2200      	movs	r2, #0
 8017ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017baa:	4628      	mov	r0, r5
 8017bac:	4611      	mov	r1, r2
 8017bae:	f000 ff87 	bl	8018ac0 <uxr_stamp_session_header>
 8017bb2:	a80a      	add	r0, sp, #40	; 0x28
 8017bb4:	f7fb f88e 	bl	8012cd4 <ucdr_buffer_length>
 8017bb8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8017bba:	4602      	mov	r2, r0
 8017bbc:	a905      	add	r1, sp, #20
 8017bbe:	e9d3 0400 	ldrd	r0, r4, [r3]
 8017bc2:	47a0      	blx	r4
 8017bc4:	b012      	add	sp, #72	; 0x48
 8017bc6:	bd70      	pop	{r4, r5, r6, pc}

08017bc8 <uxr_init_session>:
 8017bc8:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8017c00 <uxr_init_session+0x38>
 8017bcc:	2300      	movs	r3, #0
 8017bce:	b510      	push	{r4, lr}
 8017bd0:	4604      	mov	r4, r0
 8017bd2:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 8017bd6:	e9c0 131c 	strd	r1, r3, [r0, #112]	; 0x70
 8017bda:	e9c0 331e 	strd	r3, r3, [r0, #120]	; 0x78
 8017bde:	e9c0 3320 	strd	r3, r3, [r0, #128]	; 0x80
 8017be2:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
 8017be6:	e9c0 3324 	strd	r3, r3, [r0, #144]	; 0x90
 8017bea:	ed80 7b26 	vstr	d7, [r0, #152]	; 0x98
 8017bee:	2181      	movs	r1, #129	; 0x81
 8017bf0:	f000 feca 	bl	8018988 <uxr_init_session_info>
 8017bf4:	f104 0008 	add.w	r0, r4, #8
 8017bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017bfc:	f001 bcc4 	b.w	8019588 <uxr_init_stream_storage>
	...

08017c08 <uxr_set_status_callback>:
 8017c08:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 8017c0c:	4770      	bx	lr
 8017c0e:	bf00      	nop

08017c10 <uxr_set_topic_callback>:
 8017c10:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 8017c14:	4770      	bx	lr
 8017c16:	bf00      	nop

08017c18 <uxr_set_request_callback>:
 8017c18:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 8017c1c:	4770      	bx	lr
 8017c1e:	bf00      	nop

08017c20 <uxr_set_reply_callback>:
 8017c20:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 8017c24:	4770      	bx	lr
 8017c26:	bf00      	nop

08017c28 <uxr_create_output_best_effort_stream>:
 8017c28:	b510      	push	{r4, lr}
 8017c2a:	4604      	mov	r4, r0
 8017c2c:	b084      	sub	sp, #16
 8017c2e:	e9cd 2100 	strd	r2, r1, [sp]
 8017c32:	f000 ff99 	bl	8018b68 <uxr_session_header_offset>
 8017c36:	4603      	mov	r3, r0
 8017c38:	f104 0008 	add.w	r0, r4, #8
 8017c3c:	e9dd 2100 	ldrd	r2, r1, [sp]
 8017c40:	b004      	add	sp, #16
 8017c42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017c46:	f001 bce5 	b.w	8019614 <uxr_add_output_best_effort_buffer>
 8017c4a:	bf00      	nop

08017c4c <uxr_create_output_reliable_stream>:
 8017c4c:	b530      	push	{r4, r5, lr}
 8017c4e:	b089      	sub	sp, #36	; 0x24
 8017c50:	4604      	mov	r4, r0
 8017c52:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8017c56:	9303      	str	r3, [sp, #12]
 8017c58:	f000 ff86 	bl	8018b68 <uxr_session_header_offset>
 8017c5c:	4605      	mov	r5, r0
 8017c5e:	9905      	ldr	r1, [sp, #20]
 8017c60:	f104 0008 	add.w	r0, r4, #8
 8017c64:	9500      	str	r5, [sp, #0]
 8017c66:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8017c6a:	f001 fce7 	bl	801963c <uxr_add_output_reliable_buffer>
 8017c6e:	2200      	movs	r2, #0
 8017c70:	fa5f fc80 	uxtb.w	ip, r0
 8017c74:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8017c78:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8017c7c:	0e03      	lsrs	r3, r0, #24
 8017c7e:	f36c 0207 	bfi	r2, ip, #0, #8
 8017c82:	f364 220f 	bfi	r2, r4, #8, #8
 8017c86:	f361 4217 	bfi	r2, r1, #16, #8
 8017c8a:	f363 621f 	bfi	r2, r3, #24, #8
 8017c8e:	4610      	mov	r0, r2
 8017c90:	b009      	add	sp, #36	; 0x24
 8017c92:	bd30      	pop	{r4, r5, pc}

08017c94 <uxr_create_input_best_effort_stream>:
 8017c94:	b082      	sub	sp, #8
 8017c96:	3008      	adds	r0, #8
 8017c98:	b002      	add	sp, #8
 8017c9a:	f001 bce9 	b.w	8019670 <uxr_add_input_best_effort_buffer>
 8017c9e:	bf00      	nop

08017ca0 <uxr_create_input_reliable_stream>:
 8017ca0:	b510      	push	{r4, lr}
 8017ca2:	4c0c      	ldr	r4, [pc, #48]	; (8017cd4 <uxr_create_input_reliable_stream+0x34>)
 8017ca4:	b084      	sub	sp, #16
 8017ca6:	3008      	adds	r0, #8
 8017ca8:	9400      	str	r4, [sp, #0]
 8017caa:	f001 fcf7 	bl	801969c <uxr_add_input_reliable_buffer>
 8017cae:	2200      	movs	r2, #0
 8017cb0:	fa5f fe80 	uxtb.w	lr, r0
 8017cb4:	f3c0 2c07 	ubfx	ip, r0, #8, #8
 8017cb8:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8017cbc:	0e03      	lsrs	r3, r0, #24
 8017cbe:	f36e 0207 	bfi	r2, lr, #0, #8
 8017cc2:	f36c 220f 	bfi	r2, ip, #8, #8
 8017cc6:	f361 4217 	bfi	r2, r1, #16, #8
 8017cca:	f363 621f 	bfi	r2, r3, #24, #8
 8017cce:	4610      	mov	r0, r2
 8017cd0:	b004      	add	sp, #16
 8017cd2:	bd10      	pop	{r4, pc}
 8017cd4:	08017aad 	.word	0x08017aad

08017cd8 <uxr_epoch_nanos>:
 8017cd8:	b510      	push	{r4, lr}
 8017cda:	4604      	mov	r4, r0
 8017cdc:	f001 fd9a 	bl	8019814 <uxr_nanos>
 8017ce0:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 8017ce4:	1ac0      	subs	r0, r0, r3
 8017ce6:	eb61 0102 	sbc.w	r1, r1, r2
 8017cea:	bd10      	pop	{r4, pc}

08017cec <uxr_flash_output_streams>:
 8017cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017cf0:	7e03      	ldrb	r3, [r0, #24]
 8017cf2:	b084      	sub	sp, #16
 8017cf4:	4604      	mov	r4, r0
 8017cf6:	b1fb      	cbz	r3, 8017d38 <uxr_flash_output_streams+0x4c>
 8017cf8:	f04f 0900 	mov.w	r9, #0
 8017cfc:	f10d 0802 	add.w	r8, sp, #2
 8017d00:	af03      	add	r7, sp, #12
 8017d02:	ae02      	add	r6, sp, #8
 8017d04:	4648      	mov	r0, r9
 8017d06:	2201      	movs	r2, #1
 8017d08:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8017d0c:	4611      	mov	r1, r2
 8017d0e:	3508      	adds	r5, #8
 8017d10:	f001 fbe0 	bl	80194d4 <uxr_stream_id>
 8017d14:	4684      	mov	ip, r0
 8017d16:	4643      	mov	r3, r8
 8017d18:	463a      	mov	r2, r7
 8017d1a:	4631      	mov	r1, r6
 8017d1c:	4628      	mov	r0, r5
 8017d1e:	f8cd c004 	str.w	ip, [sp, #4]
 8017d22:	f006 fb11 	bl	801e348 <uxr_prepare_best_effort_buffer_to_send>
 8017d26:	2800      	cmp	r0, #0
 8017d28:	d13d      	bne.n	8017da6 <uxr_flash_output_streams+0xba>
 8017d2a:	f109 0901 	add.w	r9, r9, #1
 8017d2e:	7e23      	ldrb	r3, [r4, #24]
 8017d30:	fa5f f089 	uxtb.w	r0, r9
 8017d34:	4283      	cmp	r3, r0
 8017d36:	d8e6      	bhi.n	8017d06 <uxr_flash_output_streams+0x1a>
 8017d38:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8017d3c:	b383      	cbz	r3, 8017da0 <uxr_flash_output_streams+0xb4>
 8017d3e:	f04f 0900 	mov.w	r9, #0
 8017d42:	f10d 0802 	add.w	r8, sp, #2
 8017d46:	af03      	add	r7, sp, #12
 8017d48:	ae02      	add	r6, sp, #8
 8017d4a:	4648      	mov	r0, r9
 8017d4c:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8017d50:	2201      	movs	r2, #1
 8017d52:	2102      	movs	r1, #2
 8017d54:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8017d58:	f001 fbbc 	bl	80194d4 <uxr_stream_id>
 8017d5c:	9001      	str	r0, [sp, #4]
 8017d5e:	3520      	adds	r5, #32
 8017d60:	e00c      	b.n	8017d7c <uxr_flash_output_streams+0x90>
 8017d62:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8017d66:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8017d6a:	9b02      	ldr	r3, [sp, #8]
 8017d6c:	f000 fea8 	bl	8018ac0 <uxr_stamp_session_header>
 8017d70:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8017d72:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8017d76:	e9d3 0a00 	ldrd	r0, sl, [r3]
 8017d7a:	47d0      	blx	sl
 8017d7c:	4643      	mov	r3, r8
 8017d7e:	463a      	mov	r2, r7
 8017d80:	4631      	mov	r1, r6
 8017d82:	4628      	mov	r0, r5
 8017d84:	f006 fd04 	bl	801e790 <uxr_prepare_next_reliable_buffer_to_send>
 8017d88:	4603      	mov	r3, r0
 8017d8a:	4620      	mov	r0, r4
 8017d8c:	2b00      	cmp	r3, #0
 8017d8e:	d1e8      	bne.n	8017d62 <uxr_flash_output_streams+0x76>
 8017d90:	f109 0901 	add.w	r9, r9, #1
 8017d94:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8017d98:	fa5f f089 	uxtb.w	r0, r9
 8017d9c:	4283      	cmp	r3, r0
 8017d9e:	d8d5      	bhi.n	8017d4c <uxr_flash_output_streams+0x60>
 8017da0:	b004      	add	sp, #16
 8017da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017da6:	9b02      	ldr	r3, [sp, #8]
 8017da8:	4620      	mov	r0, r4
 8017daa:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8017dae:	f109 0901 	add.w	r9, r9, #1
 8017db2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8017db6:	f000 fe83 	bl	8018ac0 <uxr_stamp_session_header>
 8017dba:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8017dbc:	9a03      	ldr	r2, [sp, #12]
 8017dbe:	685d      	ldr	r5, [r3, #4]
 8017dc0:	6818      	ldr	r0, [r3, #0]
 8017dc2:	9902      	ldr	r1, [sp, #8]
 8017dc4:	47a8      	blx	r5
 8017dc6:	7e23      	ldrb	r3, [r4, #24]
 8017dc8:	fa5f f089 	uxtb.w	r0, r9
 8017dcc:	4283      	cmp	r3, r0
 8017dce:	d89a      	bhi.n	8017d06 <uxr_flash_output_streams+0x1a>
 8017dd0:	e7b2      	b.n	8017d38 <uxr_flash_output_streams+0x4c>
 8017dd2:	bf00      	nop

08017dd4 <read_submessage_info>:
 8017dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017dd8:	460d      	mov	r5, r1
 8017dda:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8017dde:	4606      	mov	r6, r0
 8017de0:	4669      	mov	r1, sp
 8017de2:	4628      	mov	r0, r5
 8017de4:	f002 fcce 	bl	801a784 <uxr_deserialize_BaseObjectReply>
 8017de8:	4604      	mov	r4, r0
 8017dea:	a902      	add	r1, sp, #8
 8017dec:	4628      	mov	r0, r5
 8017dee:	f89d 7005 	ldrb.w	r7, [sp, #5]
 8017df2:	f7f9 fc51 	bl	8011698 <ucdr_deserialize_bool>
 8017df6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8017dfa:	4004      	ands	r4, r0
 8017dfc:	b2e4      	uxtb	r4, r4
 8017dfe:	b95b      	cbnz	r3, 8017e18 <read_submessage_info+0x44>
 8017e00:	a987      	add	r1, sp, #540	; 0x21c
 8017e02:	4628      	mov	r0, r5
 8017e04:	f7f9 fc48 	bl	8011698 <ucdr_deserialize_bool>
 8017e08:	f89d 321c 	ldrb.w	r3, [sp, #540]	; 0x21c
 8017e0c:	4680      	mov	r8, r0
 8017e0e:	b94b      	cbnz	r3, 8017e24 <read_submessage_info+0x50>
 8017e10:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 8017e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e18:	a903      	add	r1, sp, #12
 8017e1a:	4628      	mov	r0, r5
 8017e1c:	f002 fb5e 	bl	801a4dc <uxr_deserialize_ObjectVariant>
 8017e20:	4004      	ands	r4, r0
 8017e22:	e7ed      	b.n	8017e00 <read_submessage_info+0x2c>
 8017e24:	a988      	add	r1, sp, #544	; 0x220
 8017e26:	4628      	mov	r0, r5
 8017e28:	f7f9 fc64 	bl	80116f4 <ucdr_deserialize_uint8_t>
 8017e2c:	ea14 0f08 	tst.w	r4, r8
 8017e30:	d0ee      	beq.n	8017e10 <read_submessage_info+0x3c>
 8017e32:	2800      	cmp	r0, #0
 8017e34:	d0ec      	beq.n	8017e10 <read_submessage_info+0x3c>
 8017e36:	f89d 3220 	ldrb.w	r3, [sp, #544]	; 0x220
 8017e3a:	2b0d      	cmp	r3, #13
 8017e3c:	d1e8      	bne.n	8017e10 <read_submessage_info+0x3c>
 8017e3e:	a98a      	add	r1, sp, #552	; 0x228
 8017e40:	4628      	mov	r0, r5
 8017e42:	f7fa f9fd 	bl	8012240 <ucdr_deserialize_int16_t>
 8017e46:	b138      	cbz	r0, 8017e58 <read_submessage_info+0x84>
 8017e48:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	; 0x228
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	dd06      	ble.n	8017e5e <read_submessage_info+0x8a>
 8017e50:	2f00      	cmp	r7, #0
 8017e52:	bf14      	ite	ne
 8017e54:	2001      	movne	r0, #1
 8017e56:	2002      	moveq	r0, #2
 8017e58:	f886 00b5 	strb.w	r0, [r6, #181]	; 0xb5
 8017e5c:	e7d8      	b.n	8017e10 <read_submessage_info+0x3c>
 8017e5e:	2000      	movs	r0, #0
 8017e60:	e7fa      	b.n	8017e58 <read_submessage_info+0x84>
 8017e62:	bf00      	nop

08017e64 <read_submessage_list>:
 8017e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e68:	4604      	mov	r4, r0
 8017e6a:	b097      	sub	sp, #92	; 0x5c
 8017e6c:	460d      	mov	r5, r1
 8017e6e:	4ec1      	ldr	r6, [pc, #772]	; (8018174 <read_submessage_list+0x310>)
 8017e70:	9209      	str	r2, [sp, #36]	; 0x24
 8017e72:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 8017e76:	aa0c      	add	r2, sp, #48	; 0x30
 8017e78:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8017e7c:	4628      	mov	r0, r5
 8017e7e:	f001 fc81 	bl	8019784 <uxr_read_submessage_header>
 8017e82:	2800      	cmp	r0, #0
 8017e84:	f000 8142 	beq.w	801810c <read_submessage_list+0x2a8>
 8017e88:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 8017e8c:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 8017e90:	3b02      	subs	r3, #2
 8017e92:	2b0d      	cmp	r3, #13
 8017e94:	d8ed      	bhi.n	8017e72 <read_submessage_list+0xe>
 8017e96:	a101      	add	r1, pc, #4	; (adr r1, 8017e9c <read_submessage_list+0x38>)
 8017e98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017e9c:	08018103 	.word	0x08018103
 8017ea0:	08017e73 	.word	0x08017e73
 8017ea4:	080180f3 	.word	0x080180f3
 8017ea8:	08018091 	.word	0x08018091
 8017eac:	08018087 	.word	0x08018087
 8017eb0:	08017e73 	.word	0x08017e73
 8017eb4:	08017e73 	.word	0x08017e73
 8017eb8:	08017fdd 	.word	0x08017fdd
 8017ebc:	08017f6f 	.word	0x08017f6f
 8017ec0:	08017f2f 	.word	0x08017f2f
 8017ec4:	08017e73 	.word	0x08017e73
 8017ec8:	08017e73 	.word	0x08017e73
 8017ecc:	08017e73 	.word	0x08017e73
 8017ed0:	08017ed5 	.word	0x08017ed5
 8017ed4:	a910      	add	r1, sp, #64	; 0x40
 8017ed6:	4628      	mov	r0, r5
 8017ed8:	f002 fe7c 	bl	801abd4 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8017edc:	f8d4 8090 	ldr.w	r8, [r4, #144]	; 0x90
 8017ee0:	f1b8 0f00 	cmp.w	r8, #0
 8017ee4:	f000 811a 	beq.w	801811c <read_submessage_list+0x2b8>
 8017ee8:	f001 fc94 	bl	8019814 <uxr_nanos>
 8017eec:	4602      	mov	r2, r0
 8017eee:	460b      	mov	r3, r1
 8017ef0:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8017ef4:	2100      	movs	r1, #0
 8017ef6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8017ef8:	9006      	str	r0, [sp, #24]
 8017efa:	468c      	mov	ip, r1
 8017efc:	9815      	ldr	r0, [sp, #84]	; 0x54
 8017efe:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8017f02:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8017f04:	e9cd 0c04 	strd	r0, ip, [sp, #16]
 8017f08:	468c      	mov	ip, r1
 8017f0a:	9811      	ldr	r0, [sp, #68]	; 0x44
 8017f0c:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8017f10:	e9cd 0c02 	strd	r0, ip, [sp, #8]
 8017f14:	e9dd 7012 	ldrd	r7, r0, [sp, #72]	; 0x48
 8017f18:	fbc7 0106 	smlal	r0, r1, r7, r6
 8017f1c:	e9cd 0100 	strd	r0, r1, [sp]
 8017f20:	4620      	mov	r0, r4
 8017f22:	47c0      	blx	r8
 8017f24:	f04f 0301 	mov.w	r3, #1
 8017f28:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 8017f2c:	e7a1      	b.n	8017e72 <read_submessage_list+0xe>
 8017f2e:	a910      	add	r1, sp, #64	; 0x40
 8017f30:	4628      	mov	r0, r5
 8017f32:	f002 fe3b 	bl	801abac <uxr_deserialize_HEARTBEAT_Payload>
 8017f36:	2100      	movs	r1, #0
 8017f38:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8017f3c:	f001 faf8 	bl	8019530 <uxr_stream_id_from_raw>
 8017f40:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8017f44:	900f      	str	r0, [sp, #60]	; 0x3c
 8017f46:	f104 0008 	add.w	r0, r4, #8
 8017f4a:	4641      	mov	r1, r8
 8017f4c:	f001 fbde 	bl	801970c <uxr_get_input_reliable_stream>
 8017f50:	2800      	cmp	r0, #0
 8017f52:	d08e      	beq.n	8017e72 <read_submessage_list+0xe>
 8017f54:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 8017f58:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 8017f5c:	f006 f95e 	bl	801e21c <uxr_process_heartbeat>
 8017f60:	4642      	mov	r2, r8
 8017f62:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 8017f66:	4620      	mov	r0, r4
 8017f68:	f7ff fdf8 	bl	8017b5c <write_submessage_acknack.isra.0>
 8017f6c:	e781      	b.n	8017e72 <read_submessage_list+0xe>
 8017f6e:	a910      	add	r1, sp, #64	; 0x40
 8017f70:	4628      	mov	r0, r5
 8017f72:	f002 fdf3 	bl	801ab5c <uxr_deserialize_ACKNACK_Payload>
 8017f76:	2100      	movs	r1, #0
 8017f78:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8017f7c:	f001 fad8 	bl	8019530 <uxr_stream_id_from_raw>
 8017f80:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8017f84:	900d      	str	r0, [sp, #52]	; 0x34
 8017f86:	f104 0008 	add.w	r0, r4, #8
 8017f8a:	f001 fba9 	bl	80196e0 <uxr_get_output_reliable_stream>
 8017f8e:	4680      	mov	r8, r0
 8017f90:	2800      	cmp	r0, #0
 8017f92:	f43f af6e 	beq.w	8017e72 <read_submessage_list+0xe>
 8017f96:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 8017f9a:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8017f9e:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 8017fa2:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 8017fa6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8017faa:	b289      	uxth	r1, r1
 8017fac:	f006 fc98 	bl	801e8e0 <uxr_process_acknack>
 8017fb0:	4640      	mov	r0, r8
 8017fb2:	f006 fc59 	bl	801e868 <uxr_begin_output_nack_buffer_it>
 8017fb6:	f8ad 0032 	strh.w	r0, [sp, #50]	; 0x32
 8017fba:	e005      	b.n	8017fc8 <read_submessage_list+0x164>
 8017fbc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8017fbe:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 8017fc2:	e9d3 0900 	ldrd	r0, r9, [r3]
 8017fc6:	47c8      	blx	r9
 8017fc8:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 8017fcc:	aa0f      	add	r2, sp, #60	; 0x3c
 8017fce:	4651      	mov	r1, sl
 8017fd0:	4640      	mov	r0, r8
 8017fd2:	f006 fc4b 	bl	801e86c <uxr_next_reliable_nack_buffer_to_send>
 8017fd6:	2800      	cmp	r0, #0
 8017fd8:	d1f0      	bne.n	8017fbc <read_submessage_list+0x158>
 8017fda:	e74a      	b.n	8017e72 <read_submessage_list+0xe>
 8017fdc:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 8017fe0:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8017fe4:	f8bd 8030 	ldrh.w	r8, [sp, #48]	; 0x30
 8017fe8:	4628      	mov	r0, r5
 8017fea:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8017fee:	4651      	mov	r1, sl
 8017ff0:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 8017ff4:	f1a8 0804 	sub.w	r8, r8, #4
 8017ff8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
 8017ffc:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
 8018000:	fa1f f888 	uxth.w	r8, r8
 8018004:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8018008:	f009 090e 	and.w	r9, r9, #14
 801800c:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8018010:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8018014:	f002 fb04 	bl	801a620 <uxr_deserialize_BaseObjectRequest>
 8018018:	4650      	mov	r0, sl
 801801a:	a90f      	add	r1, sp, #60	; 0x3c
 801801c:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 8018020:	f000 fdca 	bl	8018bb8 <uxr_parse_base_object_request>
 8018024:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8018026:	f8d4 b080 	ldr.w	fp, [r4, #128]	; 0x80
 801802a:	f8bd a032 	ldrh.w	sl, [sp, #50]	; 0x32
 801802e:	9110      	str	r1, [sp, #64]	; 0x40
 8018030:	f1bb 0f00 	cmp.w	fp, #0
 8018034:	d006      	beq.n	8018044 <read_submessage_list+0x1e0>
 8018036:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 801803a:	4652      	mov	r2, sl
 801803c:	4620      	mov	r0, r4
 801803e:	9300      	str	r3, [sp, #0]
 8018040:	2300      	movs	r3, #0
 8018042:	47d8      	blx	fp
 8018044:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8018046:	b182      	cbz	r2, 801806a <read_submessage_list+0x206>
 8018048:	6f61      	ldr	r1, [r4, #116]	; 0x74
 801804a:	f04f 0c00 	mov.w	ip, #0
 801804e:	3902      	subs	r1, #2
 8018050:	e003      	b.n	801805a <read_submessage_list+0x1f6>
 8018052:	f10c 0c01 	add.w	ip, ip, #1
 8018056:	4594      	cmp	ip, r2
 8018058:	d007      	beq.n	801806a <read_submessage_list+0x206>
 801805a:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 801805e:	4553      	cmp	r3, sl
 8018060:	d1f7      	bne.n	8018052 <read_submessage_list+0x1ee>
 8018062:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8018064:	2200      	movs	r2, #0
 8018066:	f803 200c 	strb.w	r2, [r3, ip]
 801806a:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
 801806e:	464b      	mov	r3, r9
 8018070:	4642      	mov	r2, r8
 8018072:	4620      	mov	r0, r4
 8018074:	9102      	str	r1, [sp, #8]
 8018076:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8018078:	9101      	str	r1, [sp, #4]
 801807a:	990d      	ldr	r1, [sp, #52]	; 0x34
 801807c:	9100      	str	r1, [sp, #0]
 801807e:	4629      	mov	r1, r5
 8018080:	f7ff fc4a 	bl	8017918 <read_submessage_format>
 8018084:	e6f5      	b.n	8017e72 <read_submessage_list+0xe>
 8018086:	4629      	mov	r1, r5
 8018088:	4620      	mov	r0, r4
 801808a:	f7ff fea3 	bl	8017dd4 <read_submessage_info>
 801808e:	e6f0      	b.n	8017e72 <read_submessage_list+0xe>
 8018090:	2a00      	cmp	r2, #0
 8018092:	d03e      	beq.n	8018112 <read_submessage_list+0x2ae>
 8018094:	a910      	add	r1, sp, #64	; 0x40
 8018096:	4628      	mov	r0, r5
 8018098:	f002 fcb8 	bl	801aa0c <uxr_deserialize_STATUS_Payload>
 801809c:	a90e      	add	r1, sp, #56	; 0x38
 801809e:	aa0d      	add	r2, sp, #52	; 0x34
 80180a0:	a810      	add	r0, sp, #64	; 0x40
 80180a2:	f000 fd89 	bl	8018bb8 <uxr_parse_base_object_request>
 80180a6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80180a8:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 80180ac:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
 80180b0:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 80180b4:	910f      	str	r1, [sp, #60]	; 0x3c
 80180b6:	f1ba 0f00 	cmp.w	sl, #0
 80180ba:	d006      	beq.n	80180ca <read_submessage_list+0x266>
 80180bc:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80180c0:	4642      	mov	r2, r8
 80180c2:	4620      	mov	r0, r4
 80180c4:	9300      	str	r3, [sp, #0]
 80180c6:	464b      	mov	r3, r9
 80180c8:	47d0      	blx	sl
 80180ca:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80180cc:	2a00      	cmp	r2, #0
 80180ce:	f43f aed0 	beq.w	8017e72 <read_submessage_list+0xe>
 80180d2:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80180d4:	2100      	movs	r1, #0
 80180d6:	3802      	subs	r0, #2
 80180d8:	e003      	b.n	80180e2 <read_submessage_list+0x27e>
 80180da:	3101      	adds	r1, #1
 80180dc:	4291      	cmp	r1, r2
 80180de:	f43f aec8 	beq.w	8017e72 <read_submessage_list+0xe>
 80180e2:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80180e6:	4543      	cmp	r3, r8
 80180e8:	d1f7      	bne.n	80180da <read_submessage_list+0x276>
 80180ea:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80180ec:	f803 9001 	strb.w	r9, [r3, r1]
 80180f0:	e6bf      	b.n	8017e72 <read_submessage_list+0xe>
 80180f2:	2a00      	cmp	r2, #0
 80180f4:	f47f aebd 	bne.w	8017e72 <read_submessage_list+0xe>
 80180f8:	4629      	mov	r1, r5
 80180fa:	4620      	mov	r0, r4
 80180fc:	f000 fca0 	bl	8018a40 <uxr_read_create_session_status>
 8018100:	e6b7      	b.n	8017e72 <read_submessage_list+0xe>
 8018102:	4629      	mov	r1, r5
 8018104:	4620      	mov	r0, r4
 8018106:	f7ff fcf3 	bl	8017af0 <read_submessage_get_info>
 801810a:	e6b2      	b.n	8017e72 <read_submessage_list+0xe>
 801810c:	b017      	add	sp, #92	; 0x5c
 801810e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018112:	4629      	mov	r1, r5
 8018114:	4620      	mov	r0, r4
 8018116:	f000 fca1 	bl	8018a5c <uxr_read_delete_session_status>
 801811a:	e6aa      	b.n	8017e72 <read_submessage_list+0xe>
 801811c:	f001 fb7a 	bl	8019814 <uxr_nanos>
 8018120:	4642      	mov	r2, r8
 8018122:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8018124:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018126:	fbc7 3206 	smlal	r3, r2, r7, r6
 801812a:	1818      	adds	r0, r3, r0
 801812c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 801812e:	eb42 0101 	adc.w	r1, r2, r1
 8018132:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018134:	4642      	mov	r2, r8
 8018136:	fbc7 3206 	smlal	r3, r2, r7, r6
 801813a:	469c      	mov	ip, r3
 801813c:	e9dd 3710 	ldrd	r3, r7, [sp, #64]	; 0x40
 8018140:	fbc3 7806 	smlal	r7, r8, r3, r6
 8018144:	4643      	mov	r3, r8
 8018146:	eb1c 0c07 	adds.w	ip, ip, r7
 801814a:	eb42 0203 	adc.w	r2, r2, r3
 801814e:	ebb0 030c 	subs.w	r3, r0, ip
 8018152:	eb61 0202 	sbc.w	r2, r1, r2
 8018156:	2a00      	cmp	r2, #0
 8018158:	db08      	blt.n	801816c <read_submessage_list+0x308>
 801815a:	085b      	lsrs	r3, r3, #1
 801815c:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8018160:	1052      	asrs	r2, r2, #1
 8018162:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
 8018166:	f8c4 209c 	str.w	r2, [r4, #156]	; 0x9c
 801816a:	e6db      	b.n	8017f24 <read_submessage_list+0xc0>
 801816c:	3301      	adds	r3, #1
 801816e:	f142 0200 	adc.w	r2, r2, #0
 8018172:	e7f2      	b.n	801815a <read_submessage_list+0x2f6>
 8018174:	3b9aca00 	.word	0x3b9aca00

08018178 <listen_message_reliably>:
 8018178:	1e0b      	subs	r3, r1, #0
 801817a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801817e:	bfb8      	it	lt
 8018180:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8018184:	b09d      	sub	sp, #116	; 0x74
 8018186:	4680      	mov	r8, r0
 8018188:	9305      	str	r3, [sp, #20]
 801818a:	f001 fb27 	bl	80197dc <uxr_millis>
 801818e:	f898 2048 	ldrb.w	r2, [r8, #72]	; 0x48
 8018192:	4681      	mov	r9, r0
 8018194:	2a00      	cmp	r2, #0
 8018196:	f000 809a 	beq.w	80182ce <listen_message_reliably+0x156>
 801819a:	2600      	movs	r6, #0
 801819c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80181a0:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80181a4:	460f      	mov	r7, r1
 80181a6:	4630      	mov	r0, r6
 80181a8:	9303      	str	r3, [sp, #12]
 80181aa:	e00e      	b.n	80181ca <listen_message_reliably+0x52>
 80181ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80181ae:	3601      	adds	r6, #1
 80181b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80181b2:	455a      	cmp	r2, fp
 80181b4:	9903      	ldr	r1, [sp, #12]
 80181b6:	b2f0      	uxtb	r0, r6
 80181b8:	eb73 0101 	sbcs.w	r1, r3, r1
 80181bc:	da01      	bge.n	80181c2 <listen_message_reliably+0x4a>
 80181be:	4693      	mov	fp, r2
 80181c0:	9303      	str	r3, [sp, #12]
 80181c2:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 80181c6:	4283      	cmp	r3, r0
 80181c8:	d95f      	bls.n	801828a <listen_message_reliably+0x112>
 80181ca:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 80181ce:	2102      	movs	r1, #2
 80181d0:	2201      	movs	r2, #1
 80181d2:	00e4      	lsls	r4, r4, #3
 80181d4:	f001 f97e 	bl	80194d4 <uxr_stream_id>
 80181d8:	4601      	mov	r1, r0
 80181da:	f104 0520 	add.w	r5, r4, #32
 80181de:	463b      	mov	r3, r7
 80181e0:	464a      	mov	r2, r9
 80181e2:	9109      	str	r1, [sp, #36]	; 0x24
 80181e4:	4445      	add	r5, r8
 80181e6:	4628      	mov	r0, r5
 80181e8:	f006 fb12 	bl	801e810 <uxr_update_output_stream_heartbeat_timestamp>
 80181ec:	eb08 0304 	add.w	r3, r8, r4
 80181f0:	2800      	cmp	r0, #0
 80181f2:	d0db      	beq.n	80181ac <listen_message_reliably+0x34>
 80181f4:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 80181f8:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 80181fc:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8018200:	4640      	mov	r0, r8
 8018202:	3501      	adds	r5, #1
 8018204:	4444      	add	r4, r8
 8018206:	9304      	str	r3, [sp, #16]
 8018208:	f000 fcae 	bl	8018b68 <uxr_session_header_offset>
 801820c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8018210:	2300      	movs	r3, #0
 8018212:	2211      	movs	r2, #17
 8018214:	a90c      	add	r1, sp, #48	; 0x30
 8018216:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 801821a:	9000      	str	r0, [sp, #0]
 801821c:	4650      	mov	r0, sl
 801821e:	3601      	adds	r6, #1
 8018220:	f7fa fd18 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 8018224:	2300      	movs	r3, #0
 8018226:	2205      	movs	r2, #5
 8018228:	210b      	movs	r1, #11
 801822a:	4650      	mov	r0, sl
 801822c:	f001 fa90 	bl	8019750 <uxr_buffer_submessage_header>
 8018230:	2101      	movs	r1, #1
 8018232:	8968      	ldrh	r0, [r5, #10]
 8018234:	f006 fbb0 	bl	801e998 <uxr_seq_num_add>
 8018238:	892b      	ldrh	r3, [r5, #8]
 801823a:	4602      	mov	r2, r0
 801823c:	a90a      	add	r1, sp, #40	; 0x28
 801823e:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8018242:	4650      	mov	r0, sl
 8018244:	9b04      	ldr	r3, [sp, #16]
 8018246:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 801824a:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 801824e:	f002 fc99 	bl	801ab84 <uxr_serialize_HEARTBEAT_Payload>
 8018252:	2200      	movs	r2, #0
 8018254:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018256:	4640      	mov	r0, r8
 8018258:	4611      	mov	r1, r2
 801825a:	f000 fc31 	bl	8018ac0 <uxr_stamp_session_header>
 801825e:	4650      	mov	r0, sl
 8018260:	f7fa fd38 	bl	8012cd4 <ucdr_buffer_length>
 8018264:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8018268:	4602      	mov	r2, r0
 801826a:	a90c      	add	r1, sp, #48	; 0x30
 801826c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8018270:	47a8      	blx	r5
 8018272:	9903      	ldr	r1, [sp, #12]
 8018274:	b2f0      	uxtb	r0, r6
 8018276:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 801827a:	455a      	cmp	r2, fp
 801827c:	eb73 0101 	sbcs.w	r1, r3, r1
 8018280:	db9d      	blt.n	80181be <listen_message_reliably+0x46>
 8018282:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8018286:	4283      	cmp	r3, r0
 8018288:	d89f      	bhi.n	80181ca <listen_message_reliably+0x52>
 801828a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801828e:	9a03      	ldr	r2, [sp, #12]
 8018290:	429a      	cmp	r2, r3
 8018292:	bf08      	it	eq
 8018294:	f1bb 3fff 	cmpeq.w	fp, #4294967295	; 0xffffffff
 8018298:	d019      	beq.n	80182ce <listen_message_reliably+0x156>
 801829a:	ebab 0309 	sub.w	r3, fp, r9
 801829e:	2b00      	cmp	r3, #0
 80182a0:	9d05      	ldr	r5, [sp, #20]
 80182a2:	f8d8 0070 	ldr.w	r0, [r8, #112]	; 0x70
 80182a6:	aa08      	add	r2, sp, #32
 80182a8:	bf08      	it	eq
 80182aa:	2301      	moveq	r3, #1
 80182ac:	a907      	add	r1, sp, #28
 80182ae:	6884      	ldr	r4, [r0, #8]
 80182b0:	429d      	cmp	r5, r3
 80182b2:	6800      	ldr	r0, [r0, #0]
 80182b4:	bfa8      	it	ge
 80182b6:	461d      	movge	r5, r3
 80182b8:	462b      	mov	r3, r5
 80182ba:	47a0      	blx	r4
 80182bc:	b948      	cbnz	r0, 80182d2 <listen_message_reliably+0x15a>
 80182be:	9b05      	ldr	r3, [sp, #20]
 80182c0:	1b5b      	subs	r3, r3, r5
 80182c2:	2b00      	cmp	r3, #0
 80182c4:	9305      	str	r3, [sp, #20]
 80182c6:	f73f af60 	bgt.w	801818a <listen_message_reliably+0x12>
 80182ca:	4604      	mov	r4, r0
 80182cc:	e012      	b.n	80182f4 <listen_message_reliably+0x17c>
 80182ce:	9b05      	ldr	r3, [sp, #20]
 80182d0:	e7e5      	b.n	801829e <listen_message_reliably+0x126>
 80182d2:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80182d6:	4604      	mov	r4, r0
 80182d8:	2500      	movs	r5, #0
 80182da:	a80c      	add	r0, sp, #48	; 0x30
 80182dc:	f7fa fccc 	bl	8012c78 <ucdr_init_buffer>
 80182e0:	f10d 031a 	add.w	r3, sp, #26
 80182e4:	aa06      	add	r2, sp, #24
 80182e6:	a90c      	add	r1, sp, #48	; 0x30
 80182e8:	4640      	mov	r0, r8
 80182ea:	f88d 5018 	strb.w	r5, [sp, #24]
 80182ee:	f000 fbfb 	bl	8018ae8 <uxr_read_session_header>
 80182f2:	b918      	cbnz	r0, 80182fc <listen_message_reliably+0x184>
 80182f4:	4620      	mov	r0, r4
 80182f6:	b01d      	add	sp, #116	; 0x74
 80182f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182fc:	4629      	mov	r1, r5
 80182fe:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8018302:	f001 f915 	bl	8019530 <uxr_stream_id_from_raw>
 8018306:	f3c0 4607 	ubfx	r6, r0, #16, #8
 801830a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801830e:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8018312:	2e01      	cmp	r6, #1
 8018314:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8018318:	d04b      	beq.n	80183b2 <listen_message_reliably+0x23a>
 801831a:	2e02      	cmp	r6, #2
 801831c:	d00f      	beq.n	801833e <listen_message_reliably+0x1c6>
 801831e:	2e00      	cmp	r6, #0
 8018320:	d1e8      	bne.n	80182f4 <listen_message_reliably+0x17c>
 8018322:	4631      	mov	r1, r6
 8018324:	4630      	mov	r0, r6
 8018326:	f001 f903 	bl	8019530 <uxr_stream_id_from_raw>
 801832a:	4602      	mov	r2, r0
 801832c:	a90c      	add	r1, sp, #48	; 0x30
 801832e:	4640      	mov	r0, r8
 8018330:	920a      	str	r2, [sp, #40]	; 0x28
 8018332:	f7ff fd97 	bl	8017e64 <read_submessage_list>
 8018336:	4620      	mov	r0, r4
 8018338:	b01d      	add	sp, #116	; 0x74
 801833a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801833e:	4629      	mov	r1, r5
 8018340:	f108 0008 	add.w	r0, r8, #8
 8018344:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8018348:	f001 f9e0 	bl	801970c <uxr_get_input_reliable_stream>
 801834c:	4607      	mov	r7, r0
 801834e:	b338      	cbz	r0, 80183a0 <listen_message_reliably+0x228>
 8018350:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018352:	a80c      	add	r0, sp, #48	; 0x30
 8018354:	9203      	str	r2, [sp, #12]
 8018356:	f7fa fcc1 	bl	8012cdc <ucdr_buffer_remaining>
 801835a:	4603      	mov	r3, r0
 801835c:	f10d 0019 	add.w	r0, sp, #25
 8018360:	9a03      	ldr	r2, [sp, #12]
 8018362:	4651      	mov	r1, sl
 8018364:	9000      	str	r0, [sp, #0]
 8018366:	4638      	mov	r0, r7
 8018368:	f005 fe5c 	bl	801e024 <uxr_receive_reliable_message>
 801836c:	b1c0      	cbz	r0, 80183a0 <listen_message_reliably+0x228>
 801836e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8018372:	b393      	cbz	r3, 80183da <listen_message_reliably+0x262>
 8018374:	ae14      	add	r6, sp, #80	; 0x50
 8018376:	f04f 0a02 	mov.w	sl, #2
 801837a:	e00a      	b.n	8018392 <listen_message_reliably+0x21a>
 801837c:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
 8018380:	4631      	mov	r1, r6
 8018382:	f88d 5029 	strb.w	r5, [sp, #41]	; 0x29
 8018386:	4640      	mov	r0, r8
 8018388:	f88d a02a 	strb.w	sl, [sp, #42]	; 0x2a
 801838c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801838e:	f7ff fd69 	bl	8017e64 <read_submessage_list>
 8018392:	2204      	movs	r2, #4
 8018394:	4631      	mov	r1, r6
 8018396:	4638      	mov	r0, r7
 8018398:	f005 fec6 	bl	801e128 <uxr_next_input_reliable_buffer_available>
 801839c:	2800      	cmp	r0, #0
 801839e:	d1ed      	bne.n	801837c <listen_message_reliably+0x204>
 80183a0:	4640      	mov	r0, r8
 80183a2:	462a      	mov	r2, r5
 80183a4:	4649      	mov	r1, r9
 80183a6:	f7ff fbd9 	bl	8017b5c <write_submessage_acknack.isra.0>
 80183aa:	4620      	mov	r0, r4
 80183ac:	b01d      	add	sp, #116	; 0x74
 80183ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183b2:	4629      	mov	r1, r5
 80183b4:	f108 0008 	add.w	r0, r8, #8
 80183b8:	f001 f99e 	bl	80196f8 <uxr_get_input_best_effort_stream>
 80183bc:	2800      	cmp	r0, #0
 80183be:	d099      	beq.n	80182f4 <listen_message_reliably+0x17c>
 80183c0:	4651      	mov	r1, sl
 80183c2:	f005 fda5 	bl	801df10 <uxr_receive_best_effort_message>
 80183c6:	2800      	cmp	r0, #0
 80183c8:	d094      	beq.n	80182f4 <listen_message_reliably+0x17c>
 80183ca:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 80183ce:	a90c      	add	r1, sp, #48	; 0x30
 80183d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80183d2:	4640      	mov	r0, r8
 80183d4:	f7ff fd46 	bl	8017e64 <read_submessage_list>
 80183d8:	e78c      	b.n	80182f4 <listen_message_reliably+0x17c>
 80183da:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 80183de:	a90c      	add	r1, sp, #48	; 0x30
 80183e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80183e2:	4640      	mov	r0, r8
 80183e4:	f7ff fd3e 	bl	8017e64 <read_submessage_list>
 80183e8:	e7c4      	b.n	8018374 <listen_message_reliably+0x1fc>
 80183ea:	bf00      	nop

080183ec <uxr_run_session_timeout>:
 80183ec:	b570      	push	{r4, r5, r6, lr}
 80183ee:	4604      	mov	r4, r0
 80183f0:	460d      	mov	r5, r1
 80183f2:	f001 f9f3 	bl	80197dc <uxr_millis>
 80183f6:	4606      	mov	r6, r0
 80183f8:	4620      	mov	r0, r4
 80183fa:	f7ff fc77 	bl	8017cec <uxr_flash_output_streams>
 80183fe:	4629      	mov	r1, r5
 8018400:	4620      	mov	r0, r4
 8018402:	f7ff feb9 	bl	8018178 <listen_message_reliably>
 8018406:	f001 f9e9 	bl	80197dc <uxr_millis>
 801840a:	1b83      	subs	r3, r0, r6
 801840c:	1ae9      	subs	r1, r5, r3
 801840e:	2900      	cmp	r1, #0
 8018410:	dcf6      	bgt.n	8018400 <uxr_run_session_timeout+0x14>
 8018412:	f104 0008 	add.w	r0, r4, #8
 8018416:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801841a:	f001 b983 	b.w	8019724 <uxr_output_streams_confirmed>
 801841e:	bf00      	nop

08018420 <uxr_run_session_until_data>:
 8018420:	b570      	push	{r4, r5, r6, lr}
 8018422:	4604      	mov	r4, r0
 8018424:	460d      	mov	r5, r1
 8018426:	f001 f9d9 	bl	80197dc <uxr_millis>
 801842a:	4606      	mov	r6, r0
 801842c:	4620      	mov	r0, r4
 801842e:	f7ff fc5d 	bl	8017cec <uxr_flash_output_streams>
 8018432:	2300      	movs	r3, #0
 8018434:	4629      	mov	r1, r5
 8018436:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
 801843a:	e005      	b.n	8018448 <uxr_run_session_until_data+0x28>
 801843c:	f001 f9ce 	bl	80197dc <uxr_millis>
 8018440:	1b83      	subs	r3, r0, r6
 8018442:	1ae9      	subs	r1, r5, r3
 8018444:	2900      	cmp	r1, #0
 8018446:	dd07      	ble.n	8018458 <uxr_run_session_until_data+0x38>
 8018448:	4620      	mov	r0, r4
 801844a:	f7ff fe95 	bl	8018178 <listen_message_reliably>
 801844e:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8018452:	2800      	cmp	r0, #0
 8018454:	d0f2      	beq.n	801843c <uxr_run_session_until_data+0x1c>
 8018456:	bd70      	pop	{r4, r5, r6, pc}
 8018458:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 801845c:	bd70      	pop	{r4, r5, r6, pc}
 801845e:	bf00      	nop

08018460 <uxr_run_session_until_confirm_delivery>:
 8018460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018464:	4606      	mov	r6, r0
 8018466:	460d      	mov	r5, r1
 8018468:	f001 f9b8 	bl	80197dc <uxr_millis>
 801846c:	4607      	mov	r7, r0
 801846e:	4630      	mov	r0, r6
 8018470:	f106 0808 	add.w	r8, r6, #8
 8018474:	f7ff fc3a 	bl	8017cec <uxr_flash_output_streams>
 8018478:	2d00      	cmp	r5, #0
 801847a:	db10      	blt.n	801849e <uxr_run_session_until_confirm_delivery+0x3e>
 801847c:	462c      	mov	r4, r5
 801847e:	e006      	b.n	801848e <uxr_run_session_until_confirm_delivery+0x2e>
 8018480:	f7ff fe7a 	bl	8018178 <listen_message_reliably>
 8018484:	f001 f9aa 	bl	80197dc <uxr_millis>
 8018488:	1bc3      	subs	r3, r0, r7
 801848a:	1aec      	subs	r4, r5, r3
 801848c:	d407      	bmi.n	801849e <uxr_run_session_until_confirm_delivery+0x3e>
 801848e:	4640      	mov	r0, r8
 8018490:	f001 f948 	bl	8019724 <uxr_output_streams_confirmed>
 8018494:	4603      	mov	r3, r0
 8018496:	4621      	mov	r1, r4
 8018498:	4630      	mov	r0, r6
 801849a:	2b00      	cmp	r3, #0
 801849c:	d0f0      	beq.n	8018480 <uxr_run_session_until_confirm_delivery+0x20>
 801849e:	4640      	mov	r0, r8
 80184a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80184a4:	f001 b93e 	b.w	8019724 <uxr_output_streams_confirmed>

080184a8 <uxr_run_session_until_all_status>:
 80184a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184ac:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80184b0:	4606      	mov	r6, r0
 80184b2:	4688      	mov	r8, r1
 80184b4:	4692      	mov	sl, r2
 80184b6:	461f      	mov	r7, r3
 80184b8:	f7ff fc18 	bl	8017cec <uxr_flash_output_streams>
 80184bc:	f1bb 0f00 	cmp.w	fp, #0
 80184c0:	d004      	beq.n	80184cc <uxr_run_session_until_all_status+0x24>
 80184c2:	465a      	mov	r2, fp
 80184c4:	21ff      	movs	r1, #255	; 0xff
 80184c6:	4638      	mov	r0, r7
 80184c8:	f008 f940 	bl	802074c <memset>
 80184cc:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 80184d0:	1e7d      	subs	r5, r7, #1
 80184d2:	e9c6 a71d 	strd	sl, r7, [r6, #116]	; 0x74
 80184d6:	f001 f981 	bl	80197dc <uxr_millis>
 80184da:	4641      	mov	r1, r8
 80184dc:	4681      	mov	r9, r0
 80184de:	4630      	mov	r0, r6
 80184e0:	f7ff fe4a 	bl	8018178 <listen_message_reliably>
 80184e4:	f001 f97a 	bl	80197dc <uxr_millis>
 80184e8:	eba0 0009 	sub.w	r0, r0, r9
 80184ec:	eba8 0100 	sub.w	r1, r8, r0
 80184f0:	f1bb 0f00 	cmp.w	fp, #0
 80184f4:	d029      	beq.n	801854a <uxr_run_session_until_all_status+0xa2>
 80184f6:	46ae      	mov	lr, r5
 80184f8:	f04f 0c00 	mov.w	ip, #0
 80184fc:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8018500:	2cff      	cmp	r4, #255	; 0xff
 8018502:	d015      	beq.n	8018530 <uxr_run_session_until_all_status+0x88>
 8018504:	f10c 0c01 	add.w	ip, ip, #1
 8018508:	45e3      	cmp	fp, ip
 801850a:	d8f7      	bhi.n	80184fc <uxr_run_session_until_all_status+0x54>
 801850c:	2300      	movs	r3, #0
 801850e:	67f3      	str	r3, [r6, #124]	; 0x7c
 8018510:	e000      	b.n	8018514 <uxr_run_session_until_all_status+0x6c>
 8018512:	b158      	cbz	r0, 801852c <uxr_run_session_until_all_status+0x84>
 8018514:	462b      	mov	r3, r5
 8018516:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 801851a:	3302      	adds	r3, #2
 801851c:	2801      	cmp	r0, #1
 801851e:	eba3 0307 	sub.w	r3, r3, r7
 8018522:	bf8c      	ite	hi
 8018524:	2000      	movhi	r0, #0
 8018526:	2001      	movls	r0, #1
 8018528:	459b      	cmp	fp, r3
 801852a:	d8f2      	bhi.n	8018512 <uxr_run_session_until_all_status+0x6a>
 801852c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018530:	f83a 301c 	ldrh.w	r3, [sl, ip, lsl #1]
 8018534:	f10c 0c01 	add.w	ip, ip, #1
 8018538:	45dc      	cmp	ip, fp
 801853a:	d201      	bcs.n	8018540 <uxr_run_session_until_all_status+0x98>
 801853c:	2b00      	cmp	r3, #0
 801853e:	d0dd      	beq.n	80184fc <uxr_run_session_until_all_status+0x54>
 8018540:	2900      	cmp	r1, #0
 8018542:	dde3      	ble.n	801850c <uxr_run_session_until_all_status+0x64>
 8018544:	2b00      	cmp	r3, #0
 8018546:	d1ca      	bne.n	80184de <uxr_run_session_until_all_status+0x36>
 8018548:	e7e0      	b.n	801850c <uxr_run_session_until_all_status+0x64>
 801854a:	2001      	movs	r0, #1
 801854c:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8018550:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018554 <wait_session_status>:
 8018554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018558:	4604      	mov	r4, r0
 801855a:	b09d      	sub	sp, #116	; 0x74
 801855c:	20ff      	movs	r0, #255	; 0xff
 801855e:	9303      	str	r3, [sp, #12]
 8018560:	7160      	strb	r0, [r4, #5]
 8018562:	2b00      	cmp	r3, #0
 8018564:	f000 80b6 	beq.w	80186d4 <wait_session_status+0x180>
 8018568:	4689      	mov	r9, r1
 801856a:	4692      	mov	sl, r2
 801856c:	f04f 0b00 	mov.w	fp, #0
 8018570:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8018572:	4652      	mov	r2, sl
 8018574:	4649      	mov	r1, r9
 8018576:	e9d3 0500 	ldrd	r0, r5, [r3]
 801857a:	47a8      	blx	r5
 801857c:	f001 f92e 	bl	80197dc <uxr_millis>
 8018580:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8018584:	4605      	mov	r5, r0
 8018586:	e009      	b.n	801859c <wait_session_status+0x48>
 8018588:	f001 f928 	bl	80197dc <uxr_millis>
 801858c:	1b40      	subs	r0, r0, r5
 801858e:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8018592:	2b00      	cmp	r3, #0
 8018594:	dd40      	ble.n	8018618 <wait_session_status+0xc4>
 8018596:	7960      	ldrb	r0, [r4, #5]
 8018598:	28ff      	cmp	r0, #255	; 0xff
 801859a:	d145      	bne.n	8018628 <wait_session_status+0xd4>
 801859c:	6f22      	ldr	r2, [r4, #112]	; 0x70
 801859e:	a908      	add	r1, sp, #32
 80185a0:	6896      	ldr	r6, [r2, #8]
 80185a2:	6810      	ldr	r0, [r2, #0]
 80185a4:	aa09      	add	r2, sp, #36	; 0x24
 80185a6:	47b0      	blx	r6
 80185a8:	2800      	cmp	r0, #0
 80185aa:	d0ed      	beq.n	8018588 <wait_session_status+0x34>
 80185ac:	a80c      	add	r0, sp, #48	; 0x30
 80185ae:	2600      	movs	r6, #0
 80185b0:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 80185b4:	f7fa fb60 	bl	8012c78 <ucdr_init_buffer>
 80185b8:	f10d 031e 	add.w	r3, sp, #30
 80185bc:	aa07      	add	r2, sp, #28
 80185be:	a90c      	add	r1, sp, #48	; 0x30
 80185c0:	4620      	mov	r0, r4
 80185c2:	f88d 601c 	strb.w	r6, [sp, #28]
 80185c6:	f000 fa8f 	bl	8018ae8 <uxr_read_session_header>
 80185ca:	2800      	cmp	r0, #0
 80185cc:	d0dc      	beq.n	8018588 <wait_session_status+0x34>
 80185ce:	4631      	mov	r1, r6
 80185d0:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80185d4:	f000 ffac 	bl	8019530 <uxr_stream_id_from_raw>
 80185d8:	f3c0 4707 	ubfx	r7, r0, #16, #8
 80185dc:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80185e0:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80185e4:	2f01      	cmp	r7, #1
 80185e6:	9302      	str	r3, [sp, #8]
 80185e8:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 80185ec:	d05c      	beq.n	80186a8 <wait_session_status+0x154>
 80185ee:	2f02      	cmp	r7, #2
 80185f0:	d020      	beq.n	8018634 <wait_session_status+0xe0>
 80185f2:	2f00      	cmp	r7, #0
 80185f4:	d1c8      	bne.n	8018588 <wait_session_status+0x34>
 80185f6:	4639      	mov	r1, r7
 80185f8:	4638      	mov	r0, r7
 80185fa:	f000 ff99 	bl	8019530 <uxr_stream_id_from_raw>
 80185fe:	a90c      	add	r1, sp, #48	; 0x30
 8018600:	4602      	mov	r2, r0
 8018602:	900b      	str	r0, [sp, #44]	; 0x2c
 8018604:	4620      	mov	r0, r4
 8018606:	f7ff fc2d 	bl	8017e64 <read_submessage_list>
 801860a:	f001 f8e7 	bl	80197dc <uxr_millis>
 801860e:	1b40      	subs	r0, r0, r5
 8018610:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8018614:	2b00      	cmp	r3, #0
 8018616:	dcbe      	bgt.n	8018596 <wait_session_status+0x42>
 8018618:	f10b 0b01 	add.w	fp, fp, #1
 801861c:	9b03      	ldr	r3, [sp, #12]
 801861e:	7960      	ldrb	r0, [r4, #5]
 8018620:	455b      	cmp	r3, fp
 8018622:	d001      	beq.n	8018628 <wait_session_status+0xd4>
 8018624:	28ff      	cmp	r0, #255	; 0xff
 8018626:	d0a3      	beq.n	8018570 <wait_session_status+0x1c>
 8018628:	38ff      	subs	r0, #255	; 0xff
 801862a:	bf18      	it	ne
 801862c:	2001      	movne	r0, #1
 801862e:	b01d      	add	sp, #116	; 0x74
 8018630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018634:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8018638:	4631      	mov	r1, r6
 801863a:	f104 0008 	add.w	r0, r4, #8
 801863e:	9304      	str	r3, [sp, #16]
 8018640:	f001 f864 	bl	801970c <uxr_get_input_reliable_stream>
 8018644:	4680      	mov	r8, r0
 8018646:	b348      	cbz	r0, 801869c <wait_session_status+0x148>
 8018648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801864a:	a80c      	add	r0, sp, #48	; 0x30
 801864c:	9205      	str	r2, [sp, #20]
 801864e:	f7fa fb45 	bl	8012cdc <ucdr_buffer_remaining>
 8018652:	4603      	mov	r3, r0
 8018654:	f10d 001d 	add.w	r0, sp, #29
 8018658:	9a05      	ldr	r2, [sp, #20]
 801865a:	9000      	str	r0, [sp, #0]
 801865c:	4640      	mov	r0, r8
 801865e:	9902      	ldr	r1, [sp, #8]
 8018660:	f005 fce0 	bl	801e024 <uxr_receive_reliable_message>
 8018664:	b1d0      	cbz	r0, 801869c <wait_session_status+0x148>
 8018666:	f89d 301d 	ldrb.w	r3, [sp, #29]
 801866a:	2b00      	cmp	r3, #0
 801866c:	d03a      	beq.n	80186e4 <wait_session_status+0x190>
 801866e:	9f04      	ldr	r7, [sp, #16]
 8018670:	e00a      	b.n	8018688 <wait_session_status+0x134>
 8018672:	f04f 0302 	mov.w	r3, #2
 8018676:	f88d 702c 	strb.w	r7, [sp, #44]	; 0x2c
 801867a:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
 801867e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
 8018682:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8018684:	f7ff fbee 	bl	8017e64 <read_submessage_list>
 8018688:	a914      	add	r1, sp, #80	; 0x50
 801868a:	2204      	movs	r2, #4
 801868c:	4640      	mov	r0, r8
 801868e:	f005 fd4b 	bl	801e128 <uxr_next_input_reliable_buffer_available>
 8018692:	4603      	mov	r3, r0
 8018694:	a914      	add	r1, sp, #80	; 0x50
 8018696:	4620      	mov	r0, r4
 8018698:	2b00      	cmp	r3, #0
 801869a:	d1ea      	bne.n	8018672 <wait_session_status+0x11e>
 801869c:	4632      	mov	r2, r6
 801869e:	9904      	ldr	r1, [sp, #16]
 80186a0:	4620      	mov	r0, r4
 80186a2:	f7ff fa5b 	bl	8017b5c <write_submessage_acknack.isra.0>
 80186a6:	e76f      	b.n	8018588 <wait_session_status+0x34>
 80186a8:	4631      	mov	r1, r6
 80186aa:	f104 0008 	add.w	r0, r4, #8
 80186ae:	f001 f823 	bl	80196f8 <uxr_get_input_best_effort_stream>
 80186b2:	2800      	cmp	r0, #0
 80186b4:	f43f af68 	beq.w	8018588 <wait_session_status+0x34>
 80186b8:	9902      	ldr	r1, [sp, #8]
 80186ba:	f005 fc29 	bl	801df10 <uxr_receive_best_effort_message>
 80186be:	2800      	cmp	r0, #0
 80186c0:	f43f af62 	beq.w	8018588 <wait_session_status+0x34>
 80186c4:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 80186c8:	a90c      	add	r1, sp, #48	; 0x30
 80186ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80186cc:	4620      	mov	r0, r4
 80186ce:	f7ff fbc9 	bl	8017e64 <read_submessage_list>
 80186d2:	e759      	b.n	8018588 <wait_session_status+0x34>
 80186d4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80186d6:	e9d3 0400 	ldrd	r0, r4, [r3]
 80186da:	47a0      	blx	r4
 80186dc:	2001      	movs	r0, #1
 80186de:	b01d      	add	sp, #116	; 0x74
 80186e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186e4:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 80186e8:	a90c      	add	r1, sp, #48	; 0x30
 80186ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80186ec:	4620      	mov	r0, r4
 80186ee:	f7ff fbb9 	bl	8017e64 <read_submessage_list>
 80186f2:	e7bc      	b.n	801866e <wait_session_status+0x11a>

080186f4 <uxr_delete_session_retries>:
 80186f4:	b530      	push	{r4, r5, lr}
 80186f6:	b08f      	sub	sp, #60	; 0x3c
 80186f8:	4604      	mov	r4, r0
 80186fa:	460d      	mov	r5, r1
 80186fc:	f000 fa34 	bl	8018b68 <uxr_session_header_offset>
 8018700:	2300      	movs	r3, #0
 8018702:	2210      	movs	r2, #16
 8018704:	a902      	add	r1, sp, #8
 8018706:	9000      	str	r0, [sp, #0]
 8018708:	a806      	add	r0, sp, #24
 801870a:	f7fa faa3 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 801870e:	a906      	add	r1, sp, #24
 8018710:	4620      	mov	r0, r4
 8018712:	f000 f979 	bl	8018a08 <uxr_buffer_delete_session>
 8018716:	2200      	movs	r2, #0
 8018718:	9b06      	ldr	r3, [sp, #24]
 801871a:	4620      	mov	r0, r4
 801871c:	4611      	mov	r1, r2
 801871e:	f000 f9cf 	bl	8018ac0 <uxr_stamp_session_header>
 8018722:	a806      	add	r0, sp, #24
 8018724:	f7fa fad6 	bl	8012cd4 <ucdr_buffer_length>
 8018728:	462b      	mov	r3, r5
 801872a:	4602      	mov	r2, r0
 801872c:	a902      	add	r1, sp, #8
 801872e:	4620      	mov	r0, r4
 8018730:	f7ff ff10 	bl	8018554 <wait_session_status>
 8018734:	b118      	cbz	r0, 801873e <uxr_delete_session_retries+0x4a>
 8018736:	7960      	ldrb	r0, [r4, #5]
 8018738:	fab0 f080 	clz	r0, r0
 801873c:	0940      	lsrs	r0, r0, #5
 801873e:	b00f      	add	sp, #60	; 0x3c
 8018740:	bd30      	pop	{r4, r5, pc}
 8018742:	bf00      	nop

08018744 <uxr_create_session>:
 8018744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018748:	f100 0b08 	add.w	fp, r0, #8
 801874c:	4604      	mov	r4, r0
 801874e:	b0ab      	sub	sp, #172	; 0xac
 8018750:	4658      	mov	r0, fp
 8018752:	465e      	mov	r6, fp
 8018754:	f000 ff22 	bl	801959c <uxr_reset_stream_storage>
 8018758:	4620      	mov	r0, r4
 801875a:	f000 fa05 	bl	8018b68 <uxr_session_header_offset>
 801875e:	2300      	movs	r3, #0
 8018760:	221c      	movs	r2, #28
 8018762:	a90b      	add	r1, sp, #44	; 0x2c
 8018764:	9000      	str	r0, [sp, #0]
 8018766:	a812      	add	r0, sp, #72	; 0x48
 8018768:	f7fa fa74 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 801876c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801876e:	a912      	add	r1, sp, #72	; 0x48
 8018770:	4620      	mov	r0, r4
 8018772:	8a1a      	ldrh	r2, [r3, #16]
 8018774:	3a04      	subs	r2, #4
 8018776:	b292      	uxth	r2, r2
 8018778:	f000 f91c 	bl	80189b4 <uxr_buffer_create_session>
 801877c:	9912      	ldr	r1, [sp, #72]	; 0x48
 801877e:	4620      	mov	r0, r4
 8018780:	f000 f98a 	bl	8018a98 <uxr_stamp_create_session_header>
 8018784:	a812      	add	r0, sp, #72	; 0x48
 8018786:	f7fa faa5 	bl	8012cd4 <ucdr_buffer_length>
 801878a:	23ff      	movs	r3, #255	; 0xff
 801878c:	4681      	mov	r9, r0
 801878e:	7163      	strb	r3, [r4, #5]
 8018790:	230a      	movs	r3, #10
 8018792:	9303      	str	r3, [sp, #12]
 8018794:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8018796:	464a      	mov	r2, r9
 8018798:	a90b      	add	r1, sp, #44	; 0x2c
 801879a:	e9d3 0500 	ldrd	r0, r5, [r3]
 801879e:	47a8      	blx	r5
 80187a0:	f001 f81c 	bl	80197dc <uxr_millis>
 80187a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80187a8:	4605      	mov	r5, r0
 80187aa:	e009      	b.n	80187c0 <uxr_create_session+0x7c>
 80187ac:	f001 f816 	bl	80197dc <uxr_millis>
 80187b0:	1b40      	subs	r0, r0, r5
 80187b2:	7962      	ldrb	r2, [r4, #5]
 80187b4:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80187b8:	2b00      	cmp	r3, #0
 80187ba:	dd38      	ble.n	801882e <uxr_create_session+0xea>
 80187bc:	2aff      	cmp	r2, #255	; 0xff
 80187be:	d13c      	bne.n	801883a <uxr_create_session+0xf6>
 80187c0:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80187c2:	a907      	add	r1, sp, #28
 80187c4:	6897      	ldr	r7, [r2, #8]
 80187c6:	6810      	ldr	r0, [r2, #0]
 80187c8:	aa08      	add	r2, sp, #32
 80187ca:	47b8      	blx	r7
 80187cc:	2800      	cmp	r0, #0
 80187ce:	d0ed      	beq.n	80187ac <uxr_create_session+0x68>
 80187d0:	a81a      	add	r0, sp, #104	; 0x68
 80187d2:	2700      	movs	r7, #0
 80187d4:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80187d8:	f7fa fa4e 	bl	8012c78 <ucdr_init_buffer>
 80187dc:	f10d 031a 	add.w	r3, sp, #26
 80187e0:	aa06      	add	r2, sp, #24
 80187e2:	a91a      	add	r1, sp, #104	; 0x68
 80187e4:	4620      	mov	r0, r4
 80187e6:	f88d 7018 	strb.w	r7, [sp, #24]
 80187ea:	f000 f97d 	bl	8018ae8 <uxr_read_session_header>
 80187ee:	2800      	cmp	r0, #0
 80187f0:	d0dc      	beq.n	80187ac <uxr_create_session+0x68>
 80187f2:	4639      	mov	r1, r7
 80187f4:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80187f8:	f000 fe9a 	bl	8019530 <uxr_stream_id_from_raw>
 80187fc:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8018800:	f8bd b01a 	ldrh.w	fp, [sp, #26]
 8018804:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8018808:	2f01      	cmp	r7, #1
 801880a:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 801880e:	d053      	beq.n	80188b8 <uxr_create_session+0x174>
 8018810:	2f02      	cmp	r7, #2
 8018812:	d018      	beq.n	8018846 <uxr_create_session+0x102>
 8018814:	2f00      	cmp	r7, #0
 8018816:	d1c9      	bne.n	80187ac <uxr_create_session+0x68>
 8018818:	4639      	mov	r1, r7
 801881a:	4638      	mov	r0, r7
 801881c:	f000 fe88 	bl	8019530 <uxr_stream_id_from_raw>
 8018820:	a91a      	add	r1, sp, #104	; 0x68
 8018822:	4602      	mov	r2, r0
 8018824:	900a      	str	r0, [sp, #40]	; 0x28
 8018826:	4620      	mov	r0, r4
 8018828:	f7ff fb1c 	bl	8017e64 <read_submessage_list>
 801882c:	e7be      	b.n	80187ac <uxr_create_session+0x68>
 801882e:	9b03      	ldr	r3, [sp, #12]
 8018830:	3b01      	subs	r3, #1
 8018832:	9303      	str	r3, [sp, #12]
 8018834:	d001      	beq.n	801883a <uxr_create_session+0xf6>
 8018836:	2aff      	cmp	r2, #255	; 0xff
 8018838:	d0ac      	beq.n	8018794 <uxr_create_session+0x50>
 801883a:	2a00      	cmp	r2, #0
 801883c:	d051      	beq.n	80188e2 <uxr_create_session+0x19e>
 801883e:	2000      	movs	r0, #0
 8018840:	b02b      	add	sp, #172	; 0xac
 8018842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018846:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 801884a:	4641      	mov	r1, r8
 801884c:	4630      	mov	r0, r6
 801884e:	9304      	str	r3, [sp, #16]
 8018850:	f000 ff5c 	bl	801970c <uxr_get_input_reliable_stream>
 8018854:	4682      	mov	sl, r0
 8018856:	b348      	cbz	r0, 80188ac <uxr_create_session+0x168>
 8018858:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801885a:	a81a      	add	r0, sp, #104	; 0x68
 801885c:	9205      	str	r2, [sp, #20]
 801885e:	f7fa fa3d 	bl	8012cdc <ucdr_buffer_remaining>
 8018862:	4603      	mov	r3, r0
 8018864:	f10d 0019 	add.w	r0, sp, #25
 8018868:	9a05      	ldr	r2, [sp, #20]
 801886a:	4659      	mov	r1, fp
 801886c:	9000      	str	r0, [sp, #0]
 801886e:	4650      	mov	r0, sl
 8018870:	f005 fbd8 	bl	801e024 <uxr_receive_reliable_message>
 8018874:	b1d0      	cbz	r0, 80188ac <uxr_create_session+0x168>
 8018876:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801887a:	2b00      	cmp	r3, #0
 801887c:	d038      	beq.n	80188f0 <uxr_create_session+0x1ac>
 801887e:	9f04      	ldr	r7, [sp, #16]
 8018880:	e00a      	b.n	8018898 <uxr_create_session+0x154>
 8018882:	f04f 0302 	mov.w	r3, #2
 8018886:	f88d 7028 	strb.w	r7, [sp, #40]	; 0x28
 801888a:	f88d 8029 	strb.w	r8, [sp, #41]	; 0x29
 801888e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018892:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018894:	f7ff fae6 	bl	8017e64 <read_submessage_list>
 8018898:	a922      	add	r1, sp, #136	; 0x88
 801889a:	2204      	movs	r2, #4
 801889c:	4650      	mov	r0, sl
 801889e:	f005 fc43 	bl	801e128 <uxr_next_input_reliable_buffer_available>
 80188a2:	4603      	mov	r3, r0
 80188a4:	a922      	add	r1, sp, #136	; 0x88
 80188a6:	4620      	mov	r0, r4
 80188a8:	2b00      	cmp	r3, #0
 80188aa:	d1ea      	bne.n	8018882 <uxr_create_session+0x13e>
 80188ac:	4642      	mov	r2, r8
 80188ae:	9904      	ldr	r1, [sp, #16]
 80188b0:	4620      	mov	r0, r4
 80188b2:	f7ff f953 	bl	8017b5c <write_submessage_acknack.isra.0>
 80188b6:	e779      	b.n	80187ac <uxr_create_session+0x68>
 80188b8:	4641      	mov	r1, r8
 80188ba:	4630      	mov	r0, r6
 80188bc:	f000 ff1c 	bl	80196f8 <uxr_get_input_best_effort_stream>
 80188c0:	2800      	cmp	r0, #0
 80188c2:	f43f af73 	beq.w	80187ac <uxr_create_session+0x68>
 80188c6:	4659      	mov	r1, fp
 80188c8:	f005 fb22 	bl	801df10 <uxr_receive_best_effort_message>
 80188cc:	2800      	cmp	r0, #0
 80188ce:	f43f af6d 	beq.w	80187ac <uxr_create_session+0x68>
 80188d2:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 80188d6:	a91a      	add	r1, sp, #104	; 0x68
 80188d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80188da:	4620      	mov	r0, r4
 80188dc:	f7ff fac2 	bl	8017e64 <read_submessage_list>
 80188e0:	e764      	b.n	80187ac <uxr_create_session+0x68>
 80188e2:	4630      	mov	r0, r6
 80188e4:	f000 fe5a 	bl	801959c <uxr_reset_stream_storage>
 80188e8:	2001      	movs	r0, #1
 80188ea:	b02b      	add	sp, #172	; 0xac
 80188ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80188f0:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 80188f4:	a91a      	add	r1, sp, #104	; 0x68
 80188f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80188f8:	4620      	mov	r0, r4
 80188fa:	f7ff fab3 	bl	8017e64 <read_submessage_list>
 80188fe:	e7be      	b.n	801887e <uxr_create_session+0x13a>

08018900 <uxr_prepare_stream_to_write_submessage>:
 8018900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018904:	b082      	sub	sp, #8
 8018906:	4604      	mov	r4, r0
 8018908:	4610      	mov	r0, r2
 801890a:	4615      	mov	r5, r2
 801890c:	461e      	mov	r6, r3
 801890e:	f3c1 2a07 	ubfx	sl, r1, #8, #8
 8018912:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8018916:	f105 0904 	add.w	r9, r5, #4
 801891a:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 801891e:	9101      	str	r1, [sp, #4]
 8018920:	f000 ff56 	bl	80197d0 <uxr_submessage_padding>
 8018924:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8018928:	4481      	add	r9, r0
 801892a:	2b01      	cmp	r3, #1
 801892c:	d01d      	beq.n	801896a <uxr_prepare_stream_to_write_submessage+0x6a>
 801892e:	2b02      	cmp	r3, #2
 8018930:	d116      	bne.n	8018960 <uxr_prepare_stream_to_write_submessage+0x60>
 8018932:	f104 0008 	add.w	r0, r4, #8
 8018936:	4651      	mov	r1, sl
 8018938:	f000 fed2 	bl	80196e0 <uxr_get_output_reliable_stream>
 801893c:	4604      	mov	r4, r0
 801893e:	b158      	cbz	r0, 8018958 <uxr_prepare_stream_to_write_submessage+0x58>
 8018940:	4649      	mov	r1, r9
 8018942:	4632      	mov	r2, r6
 8018944:	f005 fdb6 	bl	801e4b4 <uxr_prepare_reliable_buffer_to_write>
 8018948:	4604      	mov	r4, r0
 801894a:	b12c      	cbz	r4, 8018958 <uxr_prepare_stream_to_write_submessage+0x58>
 801894c:	4643      	mov	r3, r8
 801894e:	b2aa      	uxth	r2, r5
 8018950:	4639      	mov	r1, r7
 8018952:	4630      	mov	r0, r6
 8018954:	f000 fefc 	bl	8019750 <uxr_buffer_submessage_header>
 8018958:	4620      	mov	r0, r4
 801895a:	b002      	add	sp, #8
 801895c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018960:	2400      	movs	r4, #0
 8018962:	4620      	mov	r0, r4
 8018964:	b002      	add	sp, #8
 8018966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801896a:	f104 0008 	add.w	r0, r4, #8
 801896e:	4651      	mov	r1, sl
 8018970:	f000 feae 	bl	80196d0 <uxr_get_output_best_effort_stream>
 8018974:	4604      	mov	r4, r0
 8018976:	2800      	cmp	r0, #0
 8018978:	d0ee      	beq.n	8018958 <uxr_prepare_stream_to_write_submessage+0x58>
 801897a:	4649      	mov	r1, r9
 801897c:	4632      	mov	r2, r6
 801897e:	f005 fcc3 	bl	801e308 <uxr_prepare_best_effort_buffer_to_write>
 8018982:	4604      	mov	r4, r0
 8018984:	e7e1      	b.n	801894a <uxr_prepare_stream_to_write_submessage+0x4a>
 8018986:	bf00      	nop

08018988 <uxr_init_session_info>:
 8018988:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 801898c:	23ff      	movs	r3, #255	; 0xff
 801898e:	7102      	strb	r2, [r0, #4]
 8018990:	f880 c001 	strb.w	ip, [r0, #1]
 8018994:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8018998:	f3c2 2207 	ubfx	r2, r2, #8, #8
 801899c:	7001      	strb	r1, [r0, #0]
 801899e:	f880 c002 	strb.w	ip, [r0, #2]
 80189a2:	7143      	strb	r3, [r0, #5]
 80189a4:	70c2      	strb	r2, [r0, #3]
 80189a6:	b500      	push	{lr}
 80189a8:	f04f 0e09 	mov.w	lr, #9
 80189ac:	f8a0 e006 	strh.w	lr, [r0, #6]
 80189b0:	f85d fb04 	ldr.w	pc, [sp], #4

080189b4 <uxr_buffer_create_session>:
 80189b4:	b530      	push	{r4, r5, lr}
 80189b6:	2300      	movs	r3, #0
 80189b8:	b089      	sub	sp, #36	; 0x24
 80189ba:	4d12      	ldr	r5, [pc, #72]	; (8018a04 <uxr_buffer_create_session+0x50>)
 80189bc:	460c      	mov	r4, r1
 80189be:	9307      	str	r3, [sp, #28]
 80189c0:	4619      	mov	r1, r3
 80189c2:	f8ad 201c 	strh.w	r2, [sp, #28]
 80189c6:	2201      	movs	r2, #1
 80189c8:	9301      	str	r3, [sp, #4]
 80189ca:	80c2      	strh	r2, [r0, #6]
 80189cc:	f88d 2004 	strb.w	r2, [sp, #4]
 80189d0:	682a      	ldr	r2, [r5, #0]
 80189d2:	9303      	str	r3, [sp, #12]
 80189d4:	9200      	str	r2, [sp, #0]
 80189d6:	88aa      	ldrh	r2, [r5, #4]
 80189d8:	9306      	str	r3, [sp, #24]
 80189da:	f8ad 2006 	strh.w	r2, [sp, #6]
 80189de:	f8d0 2001 	ldr.w	r2, [r0, #1]
 80189e2:	9202      	str	r2, [sp, #8]
 80189e4:	7802      	ldrb	r2, [r0, #0]
 80189e6:	4620      	mov	r0, r4
 80189e8:	f88d 200c 	strb.w	r2, [sp, #12]
 80189ec:	2210      	movs	r2, #16
 80189ee:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80189f2:	f000 fead 	bl	8019750 <uxr_buffer_submessage_header>
 80189f6:	4669      	mov	r1, sp
 80189f8:	4620      	mov	r0, r4
 80189fa:	f001 ff1f 	bl	801a83c <uxr_serialize_CREATE_CLIENT_Payload>
 80189fe:	b009      	add	sp, #36	; 0x24
 8018a00:	bd30      	pop	{r4, r5, pc}
 8018a02:	bf00      	nop
 8018a04:	08023e9c 	.word	0x08023e9c

08018a08 <uxr_buffer_delete_session>:
 8018a08:	4a0c      	ldr	r2, [pc, #48]	; (8018a3c <uxr_buffer_delete_session+0x34>)
 8018a0a:	2302      	movs	r3, #2
 8018a0c:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8018a10:	b510      	push	{r4, lr}
 8018a12:	460c      	mov	r4, r1
 8018a14:	b082      	sub	sp, #8
 8018a16:	8911      	ldrh	r1, [r2, #8]
 8018a18:	2204      	movs	r2, #4
 8018a1a:	80c3      	strh	r3, [r0, #6]
 8018a1c:	2300      	movs	r3, #0
 8018a1e:	f8ad 1006 	strh.w	r1, [sp, #6]
 8018a22:	4620      	mov	r0, r4
 8018a24:	2103      	movs	r1, #3
 8018a26:	f8ad c004 	strh.w	ip, [sp, #4]
 8018a2a:	f000 fe91 	bl	8019750 <uxr_buffer_submessage_header>
 8018a2e:	a901      	add	r1, sp, #4
 8018a30:	4620      	mov	r0, r4
 8018a32:	f001 ffab 	bl	801a98c <uxr_serialize_DELETE_Payload>
 8018a36:	b002      	add	sp, #8
 8018a38:	bd10      	pop	{r4, pc}
 8018a3a:	bf00      	nop
 8018a3c:	08023e9c 	.word	0x08023e9c

08018a40 <uxr_read_create_session_status>:
 8018a40:	b510      	push	{r4, lr}
 8018a42:	460b      	mov	r3, r1
 8018a44:	b088      	sub	sp, #32
 8018a46:	4604      	mov	r4, r0
 8018a48:	a901      	add	r1, sp, #4
 8018a4a:	4618      	mov	r0, r3
 8018a4c:	f001 ffae 	bl	801a9ac <uxr_deserialize_STATUS_AGENT_Payload>
 8018a50:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8018a54:	7163      	strb	r3, [r4, #5]
 8018a56:	b008      	add	sp, #32
 8018a58:	bd10      	pop	{r4, pc}
 8018a5a:	bf00      	nop

08018a5c <uxr_read_delete_session_status>:
 8018a5c:	b510      	push	{r4, lr}
 8018a5e:	b084      	sub	sp, #16
 8018a60:	4604      	mov	r4, r0
 8018a62:	4608      	mov	r0, r1
 8018a64:	a902      	add	r1, sp, #8
 8018a66:	f001 ffd1 	bl	801aa0c <uxr_deserialize_STATUS_Payload>
 8018a6a:	88e3      	ldrh	r3, [r4, #6]
 8018a6c:	2b02      	cmp	r3, #2
 8018a6e:	d001      	beq.n	8018a74 <uxr_read_delete_session_status+0x18>
 8018a70:	b004      	add	sp, #16
 8018a72:	bd10      	pop	{r4, pc}
 8018a74:	f10d 000a 	add.w	r0, sp, #10
 8018a78:	f7fe fec6 	bl	8017808 <uxr_object_id_from_raw>
 8018a7c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8018a80:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8018a84:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8018a88:	b29b      	uxth	r3, r3
 8018a8a:	2b02      	cmp	r3, #2
 8018a8c:	d1f0      	bne.n	8018a70 <uxr_read_delete_session_status+0x14>
 8018a8e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8018a92:	7163      	strb	r3, [r4, #5]
 8018a94:	e7ec      	b.n	8018a70 <uxr_read_delete_session_status+0x14>
 8018a96:	bf00      	nop

08018a98 <uxr_stamp_create_session_header>:
 8018a98:	b510      	push	{r4, lr}
 8018a9a:	2208      	movs	r2, #8
 8018a9c:	b08a      	sub	sp, #40	; 0x28
 8018a9e:	4604      	mov	r4, r0
 8018aa0:	eb0d 0002 	add.w	r0, sp, r2
 8018aa4:	f7fa f8e8 	bl	8012c78 <ucdr_init_buffer>
 8018aa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018aac:	2300      	movs	r3, #0
 8018aae:	a802      	add	r0, sp, #8
 8018ab0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8018ab4:	9400      	str	r4, [sp, #0]
 8018ab6:	461a      	mov	r2, r3
 8018ab8:	f001 f846 	bl	8019b48 <uxr_serialize_message_header>
 8018abc:	b00a      	add	sp, #40	; 0x28
 8018abe:	bd10      	pop	{r4, pc}

08018ac0 <uxr_stamp_session_header>:
 8018ac0:	b530      	push	{r4, r5, lr}
 8018ac2:	b08d      	sub	sp, #52	; 0x34
 8018ac4:	4604      	mov	r4, r0
 8018ac6:	460d      	mov	r5, r1
 8018ac8:	4619      	mov	r1, r3
 8018aca:	a804      	add	r0, sp, #16
 8018acc:	9203      	str	r2, [sp, #12]
 8018ace:	2208      	movs	r2, #8
 8018ad0:	f7fa f8d2 	bl	8012c78 <ucdr_init_buffer>
 8018ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018ad8:	9b03      	ldr	r3, [sp, #12]
 8018ada:	462a      	mov	r2, r5
 8018adc:	a804      	add	r0, sp, #16
 8018ade:	9400      	str	r4, [sp, #0]
 8018ae0:	f001 f832 	bl	8019b48 <uxr_serialize_message_header>
 8018ae4:	b00d      	add	sp, #52	; 0x34
 8018ae6:	bd30      	pop	{r4, r5, pc}

08018ae8 <uxr_read_session_header>:
 8018ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018aec:	4607      	mov	r7, r0
 8018aee:	b084      	sub	sp, #16
 8018af0:	4608      	mov	r0, r1
 8018af2:	460c      	mov	r4, r1
 8018af4:	4615      	mov	r5, r2
 8018af6:	461e      	mov	r6, r3
 8018af8:	f7fa f8f0 	bl	8012cdc <ucdr_buffer_remaining>
 8018afc:	2808      	cmp	r0, #8
 8018afe:	d803      	bhi.n	8018b08 <uxr_read_session_header+0x20>
 8018b00:	2000      	movs	r0, #0
 8018b02:	b004      	add	sp, #16
 8018b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b08:	f10d 080c 	add.w	r8, sp, #12
 8018b0c:	4633      	mov	r3, r6
 8018b0e:	462a      	mov	r2, r5
 8018b10:	4620      	mov	r0, r4
 8018b12:	f10d 010b 	add.w	r1, sp, #11
 8018b16:	f8cd 8000 	str.w	r8, [sp]
 8018b1a:	f001 f833 	bl	8019b84 <uxr_deserialize_message_header>
 8018b1e:	783a      	ldrb	r2, [r7, #0]
 8018b20:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8018b24:	4293      	cmp	r3, r2
 8018b26:	d1eb      	bne.n	8018b00 <uxr_read_session_header+0x18>
 8018b28:	061b      	lsls	r3, r3, #24
 8018b2a:	d41b      	bmi.n	8018b64 <uxr_read_session_header+0x7c>
 8018b2c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8018b30:	787b      	ldrb	r3, [r7, #1]
 8018b32:	429a      	cmp	r2, r3
 8018b34:	d003      	beq.n	8018b3e <uxr_read_session_header+0x56>
 8018b36:	2001      	movs	r0, #1
 8018b38:	f080 0001 	eor.w	r0, r0, #1
 8018b3c:	e7e1      	b.n	8018b02 <uxr_read_session_header+0x1a>
 8018b3e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8018b42:	1cb8      	adds	r0, r7, #2
 8018b44:	78bb      	ldrb	r3, [r7, #2]
 8018b46:	429a      	cmp	r2, r3
 8018b48:	d1f5      	bne.n	8018b36 <uxr_read_session_header+0x4e>
 8018b4a:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8018b4e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8018b52:	429a      	cmp	r2, r3
 8018b54:	d1ef      	bne.n	8018b36 <uxr_read_session_header+0x4e>
 8018b56:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8018b5a:	7843      	ldrb	r3, [r0, #1]
 8018b5c:	429a      	cmp	r2, r3
 8018b5e:	d1ea      	bne.n	8018b36 <uxr_read_session_header+0x4e>
 8018b60:	2000      	movs	r0, #0
 8018b62:	e7e9      	b.n	8018b38 <uxr_read_session_header+0x50>
 8018b64:	2001      	movs	r0, #1
 8018b66:	e7cc      	b.n	8018b02 <uxr_read_session_header+0x1a>

08018b68 <uxr_session_header_offset>:
 8018b68:	f990 3000 	ldrsb.w	r3, [r0]
 8018b6c:	2b00      	cmp	r3, #0
 8018b6e:	bfac      	ite	ge
 8018b70:	2008      	movge	r0, #8
 8018b72:	2004      	movlt	r0, #4
 8018b74:	4770      	bx	lr
 8018b76:	bf00      	nop

08018b78 <uxr_init_base_object_request>:
 8018b78:	b510      	push	{r4, lr}
 8018b7a:	b082      	sub	sp, #8
 8018b7c:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 8018b80:	9101      	str	r1, [sp, #4]
 8018b82:	88c3      	ldrh	r3, [r0, #6]
 8018b84:	f1a3 010a 	sub.w	r1, r3, #10
 8018b88:	b289      	uxth	r1, r1
 8018b8a:	42a1      	cmp	r1, r4
 8018b8c:	d80f      	bhi.n	8018bae <uxr_init_base_object_request+0x36>
 8018b8e:	3301      	adds	r3, #1
 8018b90:	b29c      	uxth	r4, r3
 8018b92:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 8018b96:	b2db      	uxtb	r3, r3
 8018b98:	80c4      	strh	r4, [r0, #6]
 8018b9a:	1c91      	adds	r1, r2, #2
 8018b9c:	9801      	ldr	r0, [sp, #4]
 8018b9e:	f882 c000 	strb.w	ip, [r2]
 8018ba2:	7053      	strb	r3, [r2, #1]
 8018ba4:	f7fe fe44 	bl	8017830 <uxr_object_id_to_raw>
 8018ba8:	4620      	mov	r0, r4
 8018baa:	b002      	add	sp, #8
 8018bac:	bd10      	pop	{r4, pc}
 8018bae:	230a      	movs	r3, #10
 8018bb0:	f04f 0c00 	mov.w	ip, #0
 8018bb4:	461c      	mov	r4, r3
 8018bb6:	e7ef      	b.n	8018b98 <uxr_init_base_object_request+0x20>

08018bb8 <uxr_parse_base_object_request>:
 8018bb8:	b570      	push	{r4, r5, r6, lr}
 8018bba:	4604      	mov	r4, r0
 8018bbc:	3002      	adds	r0, #2
 8018bbe:	460d      	mov	r5, r1
 8018bc0:	4616      	mov	r6, r2
 8018bc2:	f7fe fe21 	bl	8017808 <uxr_object_id_from_raw>
 8018bc6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8018bca:	8028      	strh	r0, [r5, #0]
 8018bcc:	806b      	strh	r3, [r5, #2]
 8018bce:	7822      	ldrb	r2, [r4, #0]
 8018bd0:	7863      	ldrb	r3, [r4, #1]
 8018bd2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8018bd6:	8033      	strh	r3, [r6, #0]
 8018bd8:	bd70      	pop	{r4, r5, r6, pc}
 8018bda:	bf00      	nop

08018bdc <uxr_init_framing_io>:
 8018bdc:	2300      	movs	r3, #0
 8018bde:	7041      	strb	r1, [r0, #1]
 8018be0:	7003      	strb	r3, [r0, #0]
 8018be2:	8583      	strh	r3, [r0, #44]	; 0x2c
 8018be4:	4770      	bx	lr
 8018be6:	bf00      	nop

08018be8 <uxr_write_framed_msg>:
 8018be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018bec:	4617      	mov	r7, r2
 8018bee:	7842      	ldrb	r2, [r0, #1]
 8018bf0:	460e      	mov	r6, r1
 8018bf2:	b083      	sub	sp, #12
 8018bf4:	f1a2 017d 	sub.w	r1, r2, #125	; 0x7d
 8018bf8:	469b      	mov	fp, r3
 8018bfa:	237e      	movs	r3, #126	; 0x7e
 8018bfc:	4604      	mov	r4, r0
 8018bfe:	2901      	cmp	r1, #1
 8018c00:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8018c04:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8018c08:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
 8018c0c:	f240 8115 	bls.w	8018e3a <uxr_write_framed_msg+0x252>
 8018c10:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8018c14:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 8018c18:	2202      	movs	r2, #2
 8018c1a:	2901      	cmp	r1, #1
 8018c1c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018c20:	d952      	bls.n	8018cc8 <uxr_write_framed_msg+0xe0>
 8018c22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018c24:	2103      	movs	r1, #3
 8018c26:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 8018c2a:	b2dd      	uxtb	r5, r3
 8018c2c:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8018c30:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8018c34:	2a01      	cmp	r2, #1
 8018c36:	d95c      	bls.n	8018cf2 <uxr_write_framed_msg+0x10a>
 8018c38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018c3a:	1862      	adds	r2, r4, r1
 8018c3c:	3101      	adds	r1, #1
 8018c3e:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8018c42:	f882 5038 	strb.w	r5, [r2, #56]	; 0x38
 8018c46:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8018c4a:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8018c4e:	2a01      	cmp	r2, #1
 8018c50:	d961      	bls.n	8018d16 <uxr_write_framed_msg+0x12e>
 8018c52:	1c4a      	adds	r2, r1, #1
 8018c54:	4421      	add	r1, r4
 8018c56:	b2d2      	uxtb	r2, r2
 8018c58:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 8018c5c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018c60:	2b00      	cmp	r3, #0
 8018c62:	d06a      	beq.n	8018d3a <uxr_write_framed_msg+0x152>
 8018c64:	f04f 0800 	mov.w	r8, #0
 8018c68:	46c1      	mov	r9, r8
 8018c6a:	e016      	b.n	8018c9a <uxr_write_framed_msg+0xb2>
 8018c6c:	2a29      	cmp	r2, #41	; 0x29
 8018c6e:	d868      	bhi.n	8018d42 <uxr_write_framed_msg+0x15a>
 8018c70:	18a0      	adds	r0, r4, r2
 8018c72:	3201      	adds	r2, #1
 8018c74:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 8018c78:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018c7c:	ea88 0101 	eor.w	r1, r8, r1
 8018c80:	4b7d      	ldr	r3, [pc, #500]	; (8018e78 <uxr_write_framed_msg+0x290>)
 8018c82:	f109 0901 	add.w	r9, r9, #1
 8018c86:	b2c9      	uxtb	r1, r1
 8018c88:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8018c8c:	ea82 2818 	eor.w	r8, r2, r8, lsr #8
 8018c90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018c92:	454b      	cmp	r3, r9
 8018c94:	d969      	bls.n	8018d6a <uxr_write_framed_msg+0x182>
 8018c96:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8018c9a:	f81b 1009 	ldrb.w	r1, [fp, r9]
 8018c9e:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 8018ca2:	2801      	cmp	r0, #1
 8018ca4:	d8e2      	bhi.n	8018c6c <uxr_write_framed_msg+0x84>
 8018ca6:	1c50      	adds	r0, r2, #1
 8018ca8:	b2c0      	uxtb	r0, r0
 8018caa:	2829      	cmp	r0, #41	; 0x29
 8018cac:	d849      	bhi.n	8018d42 <uxr_write_framed_msg+0x15a>
 8018cae:	18a0      	adds	r0, r4, r2
 8018cb0:	f04f 037d 	mov.w	r3, #125	; 0x7d
 8018cb4:	3202      	adds	r2, #2
 8018cb6:	f081 0520 	eor.w	r5, r1, #32
 8018cba:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8018cbe:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
 8018cc2:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018cc6:	e7d9      	b.n	8018c7c <uxr_write_framed_msg+0x94>
 8018cc8:	2104      	movs	r1, #4
 8018cca:	f04f 0c03 	mov.w	ip, #3
 8018cce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018cd0:	4422      	add	r2, r4
 8018cd2:	f04f 0e7d 	mov.w	lr, #125	; 0x7d
 8018cd6:	44a4      	add	ip, r4
 8018cd8:	b2dd      	uxtb	r5, r3
 8018cda:	f080 0020 	eor.w	r0, r0, #32
 8018cde:	f882 e038 	strb.w	lr, [r2, #56]	; 0x38
 8018ce2:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8018ce6:	f88c 0038 	strb.w	r0, [ip, #56]	; 0x38
 8018cea:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8018cee:	2a01      	cmp	r2, #1
 8018cf0:	d8a2      	bhi.n	8018c38 <uxr_write_framed_msg+0x50>
 8018cf2:	1862      	adds	r2, r4, r1
 8018cf4:	207d      	movs	r0, #125	; 0x7d
 8018cf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018cf8:	f085 0520 	eor.w	r5, r5, #32
 8018cfc:	f882 0038 	strb.w	r0, [r2, #56]	; 0x38
 8018d00:	3102      	adds	r1, #2
 8018d02:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8018d06:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
 8018d0a:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8018d0e:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8018d12:	2a01      	cmp	r2, #1
 8018d14:	d89d      	bhi.n	8018c52 <uxr_write_framed_msg+0x6a>
 8018d16:	1c4d      	adds	r5, r1, #1
 8018d18:	1c8a      	adds	r2, r1, #2
 8018d1a:	f080 0020 	eor.w	r0, r0, #32
 8018d1e:	4421      	add	r1, r4
 8018d20:	fa54 f585 	uxtab	r5, r4, r5
 8018d24:	b2d2      	uxtb	r2, r2
 8018d26:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8018d2a:	f881 c038 	strb.w	ip, [r1, #56]	; 0x38
 8018d2e:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
 8018d32:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018d36:	2b00      	cmp	r3, #0
 8018d38:	d194      	bne.n	8018c64 <uxr_write_framed_msg+0x7c>
 8018d3a:	4619      	mov	r1, r3
 8018d3c:	f8ad 3004 	strh.w	r3, [sp, #4]
 8018d40:	e019      	b.n	8018d76 <uxr_write_framed_msg+0x18e>
 8018d42:	2500      	movs	r5, #0
 8018d44:	e000      	b.n	8018d48 <uxr_write_framed_msg+0x160>
 8018d46:	b160      	cbz	r0, 8018d62 <uxr_write_framed_msg+0x17a>
 8018d48:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8018d4c:	1b52      	subs	r2, r2, r5
 8018d4e:	4653      	mov	r3, sl
 8018d50:	4638      	mov	r0, r7
 8018d52:	4421      	add	r1, r4
 8018d54:	47b0      	blx	r6
 8018d56:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8018d5a:	4405      	add	r5, r0
 8018d5c:	4295      	cmp	r5, r2
 8018d5e:	d3f2      	bcc.n	8018d46 <uxr_write_framed_msg+0x15e>
 8018d60:	d066      	beq.n	8018e30 <uxr_write_framed_msg+0x248>
 8018d62:	2000      	movs	r0, #0
 8018d64:	b003      	add	sp, #12
 8018d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d6a:	fa5f f188 	uxtb.w	r1, r8
 8018d6e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8018d72:	f8ad 8004 	strh.w	r8, [sp, #4]
 8018d76:	f04f 0900 	mov.w	r9, #0
 8018d7a:	f04f 0b7d 	mov.w	fp, #125	; 0x7d
 8018d7e:	46c8      	mov	r8, r9
 8018d80:	e013      	b.n	8018daa <uxr_write_framed_msg+0x1c2>
 8018d82:	2a29      	cmp	r2, #41	; 0x29
 8018d84:	d824      	bhi.n	8018dd0 <uxr_write_framed_msg+0x1e8>
 8018d86:	18a3      	adds	r3, r4, r2
 8018d88:	3201      	adds	r2, #1
 8018d8a:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
 8018d8e:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018d92:	f109 0901 	add.w	r9, r9, #1
 8018d96:	f1b9 0f02 	cmp.w	r9, #2
 8018d9a:	d02d      	beq.n	8018df8 <uxr_write_framed_msg+0x210>
 8018d9c:	f109 0308 	add.w	r3, r9, #8
 8018da0:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8018da4:	446b      	add	r3, sp
 8018da6:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 8018daa:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 8018dae:	2b01      	cmp	r3, #1
 8018db0:	d8e7      	bhi.n	8018d82 <uxr_write_framed_msg+0x19a>
 8018db2:	1c53      	adds	r3, r2, #1
 8018db4:	b2db      	uxtb	r3, r3
 8018db6:	2b29      	cmp	r3, #41	; 0x29
 8018db8:	d80a      	bhi.n	8018dd0 <uxr_write_framed_msg+0x1e8>
 8018dba:	18a3      	adds	r3, r4, r2
 8018dbc:	f081 0120 	eor.w	r1, r1, #32
 8018dc0:	3202      	adds	r2, #2
 8018dc2:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
 8018dc6:	f883 b038 	strb.w	fp, [r3, #56]	; 0x38
 8018dca:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018dce:	e7e0      	b.n	8018d92 <uxr_write_framed_msg+0x1aa>
 8018dd0:	2500      	movs	r5, #0
 8018dd2:	e001      	b.n	8018dd8 <uxr_write_framed_msg+0x1f0>
 8018dd4:	2800      	cmp	r0, #0
 8018dd6:	d0c4      	beq.n	8018d62 <uxr_write_framed_msg+0x17a>
 8018dd8:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8018ddc:	1b52      	subs	r2, r2, r5
 8018dde:	4653      	mov	r3, sl
 8018de0:	4638      	mov	r0, r7
 8018de2:	4421      	add	r1, r4
 8018de4:	47b0      	blx	r6
 8018de6:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8018dea:	4405      	add	r5, r0
 8018dec:	4295      	cmp	r5, r2
 8018dee:	d3f1      	bcc.n	8018dd4 <uxr_write_framed_msg+0x1ec>
 8018df0:	d1b7      	bne.n	8018d62 <uxr_write_framed_msg+0x17a>
 8018df2:	f884 8062 	strb.w	r8, [r4, #98]	; 0x62
 8018df6:	e7d1      	b.n	8018d9c <uxr_write_framed_msg+0x1b4>
 8018df8:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8018dfc:	b19a      	cbz	r2, 8018e26 <uxr_write_framed_msg+0x23e>
 8018dfe:	2500      	movs	r5, #0
 8018e00:	e001      	b.n	8018e06 <uxr_write_framed_msg+0x21e>
 8018e02:	2800      	cmp	r0, #0
 8018e04:	d0ad      	beq.n	8018d62 <uxr_write_framed_msg+0x17a>
 8018e06:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8018e0a:	1b52      	subs	r2, r2, r5
 8018e0c:	4653      	mov	r3, sl
 8018e0e:	4638      	mov	r0, r7
 8018e10:	4421      	add	r1, r4
 8018e12:	47b0      	blx	r6
 8018e14:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8018e18:	4405      	add	r5, r0
 8018e1a:	4295      	cmp	r5, r2
 8018e1c:	d3f1      	bcc.n	8018e02 <uxr_write_framed_msg+0x21a>
 8018e1e:	d1a0      	bne.n	8018d62 <uxr_write_framed_msg+0x17a>
 8018e20:	2300      	movs	r3, #0
 8018e22:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8018e26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018e28:	b298      	uxth	r0, r3
 8018e2a:	b003      	add	sp, #12
 8018e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e30:	f04f 0300 	mov.w	r3, #0
 8018e34:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8018e38:	e72a      	b.n	8018c90 <uxr_write_framed_msg+0xa8>
 8018e3a:	217d      	movs	r1, #125	; 0x7d
 8018e3c:	f082 0220 	eor.w	r2, r2, #32
 8018e40:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 8018e44:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8018e48:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8018e4c:	2203      	movs	r2, #3
 8018e4e:	2901      	cmp	r1, #1
 8018e50:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018e54:	d803      	bhi.n	8018e5e <uxr_write_framed_msg+0x276>
 8018e56:	2105      	movs	r1, #5
 8018e58:	f04f 0c04 	mov.w	ip, #4
 8018e5c:	e737      	b.n	8018cce <uxr_write_framed_msg+0xe6>
 8018e5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018e60:	2104      	movs	r1, #4
 8018e62:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 8018e66:	b2dd      	uxtb	r5, r3
 8018e68:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8018e6c:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8018e70:	2a01      	cmp	r2, #1
 8018e72:	f63f aee1 	bhi.w	8018c38 <uxr_write_framed_msg+0x50>
 8018e76:	e73c      	b.n	8018cf2 <uxr_write_framed_msg+0x10a>
 8018e78:	0802502c 	.word	0x0802502c

08018e7c <uxr_framing_read_transport>:
 8018e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e80:	4604      	mov	r4, r0
 8018e82:	b085      	sub	sp, #20
 8018e84:	4692      	mov	sl, r2
 8018e86:	4689      	mov	r9, r1
 8018e88:	461d      	mov	r5, r3
 8018e8a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8018e8c:	f000 fca6 	bl	80197dc <uxr_millis>
 8018e90:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8018e94:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
 8018e98:	4680      	mov	r8, r0
 8018e9a:	42ba      	cmp	r2, r7
 8018e9c:	d05f      	beq.n	8018f5e <uxr_framing_read_transport+0xe2>
 8018e9e:	d817      	bhi.n	8018ed0 <uxr_framing_read_transport+0x54>
 8018ea0:	3f01      	subs	r7, #1
 8018ea2:	1aba      	subs	r2, r7, r2
 8018ea4:	2700      	movs	r7, #0
 8018ea6:	b2d2      	uxtb	r2, r2
 8018ea8:	42b2      	cmp	r2, r6
 8018eaa:	d81a      	bhi.n	8018ee2 <uxr_framing_read_transport+0x66>
 8018eac:	19d3      	adds	r3, r2, r7
 8018eae:	42b3      	cmp	r3, r6
 8018eb0:	d852      	bhi.n	8018f58 <uxr_framing_read_transport+0xdc>
 8018eb2:	b9d2      	cbnz	r2, 8018eea <uxr_framing_read_transport+0x6e>
 8018eb4:	2600      	movs	r6, #0
 8018eb6:	f000 fc91 	bl	80197dc <uxr_millis>
 8018eba:	682b      	ldr	r3, [r5, #0]
 8018ebc:	eba0 0008 	sub.w	r0, r0, r8
 8018ec0:	1a1b      	subs	r3, r3, r0
 8018ec2:	4630      	mov	r0, r6
 8018ec4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018ec8:	602b      	str	r3, [r5, #0]
 8018eca:	b005      	add	sp, #20
 8018ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ed0:	2f00      	cmp	r7, #0
 8018ed2:	d060      	beq.n	8018f96 <uxr_framing_read_transport+0x11a>
 8018ed4:	f1c2 022a 	rsb	r2, r2, #42	; 0x2a
 8018ed8:	3f01      	subs	r7, #1
 8018eda:	b2d2      	uxtb	r2, r2
 8018edc:	b2ff      	uxtb	r7, r7
 8018ede:	42b2      	cmp	r2, r6
 8018ee0:	d9e4      	bls.n	8018eac <uxr_framing_read_transport+0x30>
 8018ee2:	b2f2      	uxtb	r2, r6
 8018ee4:	2700      	movs	r7, #0
 8018ee6:	2a00      	cmp	r2, #0
 8018ee8:	d0e4      	beq.n	8018eb4 <uxr_framing_read_transport+0x38>
 8018eea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018eec:	4650      	mov	r0, sl
 8018eee:	9203      	str	r2, [sp, #12]
 8018ef0:	9300      	str	r3, [sp, #0]
 8018ef2:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8018ef6:	682b      	ldr	r3, [r5, #0]
 8018ef8:	3102      	adds	r1, #2
 8018efa:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8018fa0 <uxr_framing_read_transport+0x124>
 8018efe:	4421      	add	r1, r4
 8018f00:	47c8      	blx	r9
 8018f02:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8018f06:	4606      	mov	r6, r0
 8018f08:	4403      	add	r3, r0
 8018f0a:	0859      	lsrs	r1, r3, #1
 8018f0c:	fbab 2101 	umull	r2, r1, fp, r1
 8018f10:	222a      	movs	r2, #42	; 0x2a
 8018f12:	0889      	lsrs	r1, r1, #2
 8018f14:	fb02 3111 	mls	r1, r2, r1, r3
 8018f18:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8018f1c:	2800      	cmp	r0, #0
 8018f1e:	d0c9      	beq.n	8018eb4 <uxr_framing_read_transport+0x38>
 8018f20:	9a03      	ldr	r2, [sp, #12]
 8018f22:	4290      	cmp	r0, r2
 8018f24:	d1c7      	bne.n	8018eb6 <uxr_framing_read_transport+0x3a>
 8018f26:	2f00      	cmp	r7, #0
 8018f28:	d0c5      	beq.n	8018eb6 <uxr_framing_read_transport+0x3a>
 8018f2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018f2c:	3102      	adds	r1, #2
 8018f2e:	463a      	mov	r2, r7
 8018f30:	4650      	mov	r0, sl
 8018f32:	4421      	add	r1, r4
 8018f34:	9300      	str	r3, [sp, #0]
 8018f36:	2300      	movs	r3, #0
 8018f38:	47c8      	blx	r9
 8018f3a:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8018f3e:	4406      	add	r6, r0
 8018f40:	1813      	adds	r3, r2, r0
 8018f42:	085a      	lsrs	r2, r3, #1
 8018f44:	fbab 1b02 	umull	r1, fp, fp, r2
 8018f48:	222a      	movs	r2, #42	; 0x2a
 8018f4a:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
 8018f4e:	fb02 331b 	mls	r3, r2, fp, r3
 8018f52:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8018f56:	e7ae      	b.n	8018eb6 <uxr_framing_read_transport+0x3a>
 8018f58:	1ab6      	subs	r6, r6, r2
 8018f5a:	b2f7      	uxtb	r7, r6
 8018f5c:	e7a9      	b.n	8018eb2 <uxr_framing_read_transport+0x36>
 8018f5e:	2300      	movs	r3, #0
 8018f60:	2e28      	cmp	r6, #40	; 0x28
 8018f62:	85a3      	strh	r3, [r4, #44]	; 0x2c
 8018f64:	d9bd      	bls.n	8018ee2 <uxr_framing_read_transport+0x66>
 8018f66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018f68:	2229      	movs	r2, #41	; 0x29
 8018f6a:	1ca1      	adds	r1, r4, #2
 8018f6c:	4650      	mov	r0, sl
 8018f6e:	9300      	str	r3, [sp, #0]
 8018f70:	682b      	ldr	r3, [r5, #0]
 8018f72:	47c8      	blx	r9
 8018f74:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8018f78:	4606      	mov	r6, r0
 8018f7a:	212a      	movs	r1, #42	; 0x2a
 8018f7c:	4403      	add	r3, r0
 8018f7e:	4808      	ldr	r0, [pc, #32]	; (8018fa0 <uxr_framing_read_transport+0x124>)
 8018f80:	085a      	lsrs	r2, r3, #1
 8018f82:	fba0 0202 	umull	r0, r2, r0, r2
 8018f86:	0892      	lsrs	r2, r2, #2
 8018f88:	fb01 3312 	mls	r3, r1, r2, r3
 8018f8c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8018f90:	2e00      	cmp	r6, #0
 8018f92:	d08f      	beq.n	8018eb4 <uxr_framing_read_transport+0x38>
 8018f94:	e78f      	b.n	8018eb6 <uxr_framing_read_transport+0x3a>
 8018f96:	f1c2 0229 	rsb	r2, r2, #41	; 0x29
 8018f9a:	b2d2      	uxtb	r2, r2
 8018f9c:	e784      	b.n	8018ea8 <uxr_framing_read_transport+0x2c>
 8018f9e:	bf00      	nop
 8018fa0:	30c30c31 	.word	0x30c30c31

08018fa4 <uxr_read_framed_msg>:
 8018fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018fa8:	461e      	mov	r6, r3
 8018faa:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8018fae:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8018fb2:	b083      	sub	sp, #12
 8018fb4:	4604      	mov	r4, r0
 8018fb6:	4688      	mov	r8, r1
 8018fb8:	429d      	cmp	r5, r3
 8018fba:	4691      	mov	r9, r2
 8018fbc:	f000 818c 	beq.w	80192d8 <uxr_read_framed_msg+0x334>
 8018fc0:	7823      	ldrb	r3, [r4, #0]
 8018fc2:	4dc3      	ldr	r5, [pc, #780]	; (80192d0 <uxr_read_framed_msg+0x32c>)
 8018fc4:	4fc3      	ldr	r7, [pc, #780]	; (80192d4 <uxr_read_framed_msg+0x330>)
 8018fc6:	2b07      	cmp	r3, #7
 8018fc8:	d8fd      	bhi.n	8018fc6 <uxr_read_framed_msg+0x22>
 8018fca:	e8df f013 	tbh	[pc, r3, lsl #1]
 8018fce:	011c      	.short	0x011c
 8018fd0:	00d900fb 	.word	0x00d900fb
 8018fd4:	008f00ba 	.word	0x008f00ba
 8018fd8:	00320051 	.word	0x00320051
 8018fdc:	0008      	.short	0x0008
 8018fde:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8018fe2:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8018fe6:	4299      	cmp	r1, r3
 8018fe8:	f000 814d 	beq.w	8019286 <uxr_read_framed_msg+0x2e2>
 8018fec:	18e2      	adds	r2, r4, r3
 8018fee:	7892      	ldrb	r2, [r2, #2]
 8018ff0:	2a7d      	cmp	r2, #125	; 0x7d
 8018ff2:	f000 81b8 	beq.w	8019366 <uxr_read_framed_msg+0x3c2>
 8018ff6:	3301      	adds	r3, #1
 8018ff8:	212a      	movs	r1, #42	; 0x2a
 8018ffa:	2a7e      	cmp	r2, #126	; 0x7e
 8018ffc:	ea4f 0053 	mov.w	r0, r3, lsr #1
 8019000:	fba5 c000 	umull	ip, r0, r5, r0
 8019004:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8019008:	fb01 3310 	mls	r3, r1, r0, r3
 801900c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019010:	f000 8257 	beq.w	80194c2 <uxr_read_framed_msg+0x51e>
 8019014:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 8019016:	2000      	movs	r0, #0
 8019018:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 801901a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 801901e:	7020      	strb	r0, [r4, #0]
 8019020:	b29b      	uxth	r3, r3
 8019022:	4299      	cmp	r1, r3
 8019024:	86a3      	strh	r3, [r4, #52]	; 0x34
 8019026:	f000 8178 	beq.w	801931a <uxr_read_framed_msg+0x376>
 801902a:	2000      	movs	r0, #0
 801902c:	b003      	add	sp, #12
 801902e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019032:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8019036:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 801903a:	4298      	cmp	r0, r3
 801903c:	f000 8132 	beq.w	80192a4 <uxr_read_framed_msg+0x300>
 8019040:	18e2      	adds	r2, r4, r3
 8019042:	7891      	ldrb	r1, [r2, #2]
 8019044:	297d      	cmp	r1, #125	; 0x7d
 8019046:	f000 8170 	beq.w	801932a <uxr_read_framed_msg+0x386>
 801904a:	3301      	adds	r3, #1
 801904c:	202a      	movs	r0, #42	; 0x2a
 801904e:	297e      	cmp	r1, #126	; 0x7e
 8019050:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8019054:	fba5 c202 	umull	ip, r2, r5, r2
 8019058:	ea4f 0292 	mov.w	r2, r2, lsr #2
 801905c:	fb00 3312 	mls	r3, r0, r2, r3
 8019060:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019064:	f000 821d 	beq.w	80194a2 <uxr_read_framed_msg+0x4fe>
 8019068:	2307      	movs	r3, #7
 801906a:	86a1      	strh	r1, [r4, #52]	; 0x34
 801906c:	7023      	strb	r3, [r4, #0]
 801906e:	e7aa      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 8019070:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8019072:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8019076:	459e      	cmp	lr, r3
 8019078:	d827      	bhi.n	80190ca <uxr_read_framed_msg+0x126>
 801907a:	e032      	b.n	80190e2 <uxr_read_framed_msg+0x13e>
 801907c:	fba5 b101 	umull	fp, r1, r5, r1
 8019080:	f89c c002 	ldrb.w	ip, [ip, #2]
 8019084:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8019088:	0889      	lsrs	r1, r1, #2
 801908a:	f1bc 0f7d 	cmp.w	ip, #125	; 0x7d
 801908e:	fb0b 0111 	mls	r1, fp, r1, r0
 8019092:	f000 80d4 	beq.w	801923e <uxr_read_framed_msg+0x29a>
 8019096:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 801909a:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
 801909e:	f000 80cb 	beq.w	8019238 <uxr_read_framed_msg+0x294>
 80190a2:	f806 c003 	strb.w	ip, [r6, r3]
 80190a6:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 80190a8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80190aa:	ea80 010c 	eor.w	r1, r0, ip
 80190ae:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 80190b2:	3301      	adds	r3, #1
 80190b4:	b2c9      	uxtb	r1, r1
 80190b6:	b29b      	uxth	r3, r3
 80190b8:	f837 2011 	ldrh.w	r2, [r7, r1, lsl #1]
 80190bc:	4573      	cmp	r3, lr
 80190be:	8663      	strh	r3, [r4, #50]	; 0x32
 80190c0:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 80190c4:	86e2      	strh	r2, [r4, #54]	; 0x36
 80190c6:	f080 811d 	bcs.w	8019304 <uxr_read_framed_msg+0x360>
 80190ca:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 80190ce:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 80190d2:	1c50      	adds	r0, r2, #1
 80190d4:	eb04 0c02 	add.w	ip, r4, r2
 80190d8:	4592      	cmp	sl, r2
 80190da:	ea4f 0150 	mov.w	r1, r0, lsr #1
 80190de:	d1cd      	bne.n	801907c <uxr_read_framed_msg+0xd8>
 80190e0:	459e      	cmp	lr, r3
 80190e2:	f040 8114 	bne.w	801930e <uxr_read_framed_msg+0x36a>
 80190e6:	2306      	movs	r3, #6
 80190e8:	7023      	strb	r3, [r4, #0]
 80190ea:	e76c      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 80190ec:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 80190f0:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 80190f4:	4298      	cmp	r0, r3
 80190f6:	f000 80c6 	beq.w	8019286 <uxr_read_framed_msg+0x2e2>
 80190fa:	18e2      	adds	r2, r4, r3
 80190fc:	7891      	ldrb	r1, [r2, #2]
 80190fe:	297d      	cmp	r1, #125	; 0x7d
 8019100:	f000 8193 	beq.w	801942a <uxr_read_framed_msg+0x486>
 8019104:	3301      	adds	r3, #1
 8019106:	202a      	movs	r0, #42	; 0x2a
 8019108:	297e      	cmp	r1, #126	; 0x7e
 801910a:	ea4f 0253 	mov.w	r2, r3, lsr #1
 801910e:	fba5 c202 	umull	ip, r2, r5, r2
 8019112:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8019116:	fb00 3312 	mls	r3, r0, r2, r3
 801911a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801911e:	f000 81d0 	beq.w	80194c2 <uxr_read_framed_msg+0x51e>
 8019122:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8019124:	2000      	movs	r0, #0
 8019126:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801912a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801912c:	8660      	strh	r0, [r4, #50]	; 0x32
 801912e:	b29b      	uxth	r3, r3
 8019130:	86e0      	strh	r0, [r4, #54]	; 0x36
 8019132:	428b      	cmp	r3, r1
 8019134:	8623      	strh	r3, [r4, #48]	; 0x30
 8019136:	f240 80e2 	bls.w	80192fe <uxr_read_framed_msg+0x35a>
 801913a:	7020      	strb	r0, [r4, #0]
 801913c:	b003      	add	sp, #12
 801913e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019142:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8019146:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 801914a:	4298      	cmp	r0, r3
 801914c:	f000 80aa 	beq.w	80192a4 <uxr_read_framed_msg+0x300>
 8019150:	18e2      	adds	r2, r4, r3
 8019152:	7891      	ldrb	r1, [r2, #2]
 8019154:	297d      	cmp	r1, #125	; 0x7d
 8019156:	f000 8186 	beq.w	8019466 <uxr_read_framed_msg+0x4c2>
 801915a:	3301      	adds	r3, #1
 801915c:	202a      	movs	r0, #42	; 0x2a
 801915e:	297e      	cmp	r1, #126	; 0x7e
 8019160:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8019164:	fba5 c202 	umull	ip, r2, r5, r2
 8019168:	ea4f 0292 	mov.w	r2, r2, lsr #2
 801916c:	fb00 3312 	mls	r3, r0, r2, r3
 8019170:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019174:	f000 8195 	beq.w	80194a2 <uxr_read_framed_msg+0x4fe>
 8019178:	2304      	movs	r3, #4
 801917a:	8621      	strh	r1, [r4, #48]	; 0x30
 801917c:	7023      	strb	r3, [r4, #0]
 801917e:	e722      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 8019180:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8019184:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8019188:	4290      	cmp	r0, r2
 801918a:	f000 80b4 	beq.w	80192f6 <uxr_read_framed_msg+0x352>
 801918e:	18a3      	adds	r3, r4, r2
 8019190:	7899      	ldrb	r1, [r3, #2]
 8019192:	297d      	cmp	r1, #125	; 0x7d
 8019194:	f000 8107 	beq.w	80193a6 <uxr_read_framed_msg+0x402>
 8019198:	3201      	adds	r2, #1
 801919a:	232a      	movs	r3, #42	; 0x2a
 801919c:	297e      	cmp	r1, #126	; 0x7e
 801919e:	ea4f 0052 	mov.w	r0, r2, lsr #1
 80191a2:	fba5 c000 	umull	ip, r0, r5, r0
 80191a6:	ea4f 0090 	mov.w	r0, r0, lsr #2
 80191aa:	fb03 2210 	mls	r2, r3, r0, r2
 80191ae:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 80191b2:	f000 818a 	beq.w	80194ca <uxr_read_framed_msg+0x526>
 80191b6:	7863      	ldrb	r3, [r4, #1]
 80191b8:	428b      	cmp	r3, r1
 80191ba:	bf0c      	ite	eq
 80191bc:	2303      	moveq	r3, #3
 80191be:	2300      	movne	r3, #0
 80191c0:	7023      	strb	r3, [r4, #0]
 80191c2:	e700      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 80191c4:	2300      	movs	r3, #0
 80191c6:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 80191ca:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
 80191ce:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 80191d2:	4299      	cmp	r1, r3
 80191d4:	d06a      	beq.n	80192ac <uxr_read_framed_msg+0x308>
 80191d6:	18e2      	adds	r2, r4, r3
 80191d8:	7890      	ldrb	r0, [r2, #2]
 80191da:	287d      	cmp	r0, #125	; 0x7d
 80191dc:	f000 8100 	beq.w	80193e0 <uxr_read_framed_msg+0x43c>
 80191e0:	3301      	adds	r3, #1
 80191e2:	212a      	movs	r1, #42	; 0x2a
 80191e4:	287e      	cmp	r0, #126	; 0x7e
 80191e6:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
 80191ea:	ea4f 0253 	mov.w	r2, r3, lsr #1
 80191ee:	fba5 c202 	umull	ip, r2, r5, r2
 80191f2:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80191f6:	fb01 3312 	mls	r3, r1, r2, r3
 80191fa:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80191fe:	d055      	beq.n	80192ac <uxr_read_framed_msg+0x308>
 8019200:	2302      	movs	r3, #2
 8019202:	7023      	strb	r3, [r4, #0]
 8019204:	e6df      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 8019206:	f894 c02c 	ldrb.w	ip, [r4, #44]	; 0x2c
 801920a:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
 801920e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8019212:	1c5a      	adds	r2, r3, #1
 8019214:	459c      	cmp	ip, r3
 8019216:	eb04 0103 	add.w	r1, r4, r3
 801921a:	ea4f 0352 	mov.w	r3, r2, lsr #1
 801921e:	f43f af04 	beq.w	801902a <uxr_read_framed_msg+0x86>
 8019222:	fba5 0303 	umull	r0, r3, r5, r3
 8019226:	7889      	ldrb	r1, [r1, #2]
 8019228:	089b      	lsrs	r3, r3, #2
 801922a:	297e      	cmp	r1, #126	; 0x7e
 801922c:	fb0e 2313 	mls	r3, lr, r3, r2
 8019230:	b2db      	uxtb	r3, r3
 8019232:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019236:	d1ec      	bne.n	8019212 <uxr_read_framed_msg+0x26e>
 8019238:	2301      	movs	r3, #1
 801923a:	7023      	strb	r3, [r4, #0]
 801923c:	e6c3      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 801923e:	1c50      	adds	r0, r2, #1
 8019240:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 8019244:	3202      	adds	r2, #2
 8019246:	0841      	lsrs	r1, r0, #1
 8019248:	fba5 c101 	umull	ip, r1, r5, r1
 801924c:	0889      	lsrs	r1, r1, #2
 801924e:	fb0b 0111 	mls	r1, fp, r1, r0
 8019252:	1860      	adds	r0, r4, r1
 8019254:	b2c9      	uxtb	r1, r1
 8019256:	458a      	cmp	sl, r1
 8019258:	f43f af42 	beq.w	80190e0 <uxr_read_framed_msg+0x13c>
 801925c:	0851      	lsrs	r1, r2, #1
 801925e:	7880      	ldrb	r0, [r0, #2]
 8019260:	fba5 a101 	umull	sl, r1, r5, r1
 8019264:	287e      	cmp	r0, #126	; 0x7e
 8019266:	f080 0c20 	eor.w	ip, r0, #32
 801926a:	ea4f 0191 	mov.w	r1, r1, lsr #2
 801926e:	fb0b 2211 	mls	r2, fp, r1, r2
 8019272:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8019276:	f47f af14 	bne.w	80190a2 <uxr_read_framed_msg+0xfe>
 801927a:	459e      	cmp	lr, r3
 801927c:	f43f af33 	beq.w	80190e6 <uxr_read_framed_msg+0x142>
 8019280:	2301      	movs	r3, #1
 8019282:	7023      	strb	r3, [r4, #0]
 8019284:	e69f      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 8019286:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019288:	9300      	str	r3, [sp, #0]
 801928a:	2301      	movs	r3, #1
 801928c:	9301      	str	r3, [sp, #4]
 801928e:	464a      	mov	r2, r9
 8019290:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019292:	4641      	mov	r1, r8
 8019294:	4620      	mov	r0, r4
 8019296:	f7ff fdf1 	bl	8018e7c <uxr_framing_read_transport>
 801929a:	2800      	cmp	r0, #0
 801929c:	f43f aec5 	beq.w	801902a <uxr_read_framed_msg+0x86>
 80192a0:	7823      	ldrb	r3, [r4, #0]
 80192a2:	e690      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 80192a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80192a6:	9300      	str	r3, [sp, #0]
 80192a8:	2302      	movs	r3, #2
 80192aa:	e7ef      	b.n	801928c <uxr_read_framed_msg+0x2e8>
 80192ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80192ae:	464a      	mov	r2, r9
 80192b0:	4641      	mov	r1, r8
 80192b2:	4620      	mov	r0, r4
 80192b4:	9300      	str	r3, [sp, #0]
 80192b6:	2304      	movs	r3, #4
 80192b8:	9301      	str	r3, [sp, #4]
 80192ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80192bc:	f7ff fdde 	bl	8018e7c <uxr_framing_read_transport>
 80192c0:	2800      	cmp	r0, #0
 80192c2:	d1ed      	bne.n	80192a0 <uxr_read_framed_msg+0x2fc>
 80192c4:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 80192c8:	2b7e      	cmp	r3, #126	; 0x7e
 80192ca:	d0e9      	beq.n	80192a0 <uxr_read_framed_msg+0x2fc>
 80192cc:	e6ad      	b.n	801902a <uxr_read_framed_msg+0x86>
 80192ce:	bf00      	nop
 80192d0:	30c30c31 	.word	0x30c30c31
 80192d4:	0802502c 	.word	0x0802502c
 80192d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80192da:	9300      	str	r3, [sp, #0]
 80192dc:	2305      	movs	r3, #5
 80192de:	9301      	str	r3, [sp, #4]
 80192e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80192e2:	f7ff fdcb 	bl	8018e7c <uxr_framing_read_transport>
 80192e6:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 80192ea:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 80192ee:	429a      	cmp	r2, r3
 80192f0:	f43f ae9b 	beq.w	801902a <uxr_read_framed_msg+0x86>
 80192f4:	e664      	b.n	8018fc0 <uxr_read_framed_msg+0x1c>
 80192f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80192f8:	9300      	str	r3, [sp, #0]
 80192fa:	2303      	movs	r3, #3
 80192fc:	e7c6      	b.n	801928c <uxr_read_framed_msg+0x2e8>
 80192fe:	2305      	movs	r3, #5
 8019300:	7023      	strb	r3, [r4, #0]
 8019302:	e660      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 8019304:	f43f aeef 	beq.w	80190e6 <uxr_read_framed_msg+0x142>
 8019308:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 801930c:	d094      	beq.n	8019238 <uxr_read_framed_msg+0x294>
 801930e:	ebae 0303 	sub.w	r3, lr, r3
 8019312:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019314:	3302      	adds	r3, #2
 8019316:	9200      	str	r2, [sp, #0]
 8019318:	e7b8      	b.n	801928c <uxr_read_framed_msg+0x2e8>
 801931a:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 801931e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019320:	7013      	strb	r3, [r2, #0]
 8019322:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 8019324:	b003      	add	sp, #12
 8019326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801932a:	1c59      	adds	r1, r3, #1
 801932c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8019330:	084a      	lsrs	r2, r1, #1
 8019332:	fba5 e202 	umull	lr, r2, r5, r2
 8019336:	0892      	lsrs	r2, r2, #2
 8019338:	fb0c 1212 	mls	r2, ip, r2, r1
 801933c:	b2d1      	uxtb	r1, r2
 801933e:	4288      	cmp	r0, r1
 8019340:	d0b0      	beq.n	80192a4 <uxr_read_framed_msg+0x300>
 8019342:	3302      	adds	r3, #2
 8019344:	4422      	add	r2, r4
 8019346:	7891      	ldrb	r1, [r2, #2]
 8019348:	085a      	lsrs	r2, r3, #1
 801934a:	fba5 0202 	umull	r0, r2, r5, r2
 801934e:	297e      	cmp	r1, #126	; 0x7e
 8019350:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8019354:	fb0c 3312 	mls	r3, ip, r2, r3
 8019358:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801935c:	f000 80a1 	beq.w	80194a2 <uxr_read_framed_msg+0x4fe>
 8019360:	f081 0120 	eor.w	r1, r1, #32
 8019364:	e680      	b.n	8019068 <uxr_read_framed_msg+0xc4>
 8019366:	f103 0c01 	add.w	ip, r3, #1
 801936a:	202a      	movs	r0, #42	; 0x2a
 801936c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8019370:	fba5 e202 	umull	lr, r2, r5, r2
 8019374:	0892      	lsrs	r2, r2, #2
 8019376:	fb00 c212 	mls	r2, r0, r2, ip
 801937a:	fa5f fc82 	uxtb.w	ip, r2
 801937e:	4561      	cmp	r1, ip
 8019380:	d081      	beq.n	8019286 <uxr_read_framed_msg+0x2e2>
 8019382:	3302      	adds	r3, #2
 8019384:	4422      	add	r2, r4
 8019386:	0859      	lsrs	r1, r3, #1
 8019388:	7892      	ldrb	r2, [r2, #2]
 801938a:	fba5 c101 	umull	ip, r1, r5, r1
 801938e:	2a7e      	cmp	r2, #126	; 0x7e
 8019390:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8019394:	fb00 3311 	mls	r3, r0, r1, r3
 8019398:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801939c:	f000 8091 	beq.w	80194c2 <uxr_read_framed_msg+0x51e>
 80193a0:	f082 0220 	eor.w	r2, r2, #32
 80193a4:	e636      	b.n	8019014 <uxr_read_framed_msg+0x70>
 80193a6:	1c51      	adds	r1, r2, #1
 80193a8:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 80193ac:	084b      	lsrs	r3, r1, #1
 80193ae:	fba5 e303 	umull	lr, r3, r5, r3
 80193b2:	089b      	lsrs	r3, r3, #2
 80193b4:	fb0c 1313 	mls	r3, ip, r3, r1
 80193b8:	b2d9      	uxtb	r1, r3
 80193ba:	4288      	cmp	r0, r1
 80193bc:	d09b      	beq.n	80192f6 <uxr_read_framed_msg+0x352>
 80193be:	3202      	adds	r2, #2
 80193c0:	4423      	add	r3, r4
 80193c2:	0850      	lsrs	r0, r2, #1
 80193c4:	789b      	ldrb	r3, [r3, #2]
 80193c6:	fba5 1000 	umull	r1, r0, r5, r0
 80193ca:	2b7e      	cmp	r3, #126	; 0x7e
 80193cc:	ea4f 0090 	mov.w	r0, r0, lsr #2
 80193d0:	fb0c 2210 	mls	r2, ip, r0, r2
 80193d4:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 80193d8:	d077      	beq.n	80194ca <uxr_read_framed_msg+0x526>
 80193da:	f083 0120 	eor.w	r1, r3, #32
 80193de:	e6ea      	b.n	80191b6 <uxr_read_framed_msg+0x212>
 80193e0:	f103 0c01 	add.w	ip, r3, #1
 80193e4:	202a      	movs	r0, #42	; 0x2a
 80193e6:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80193ea:	fba5 e202 	umull	lr, r2, r5, r2
 80193ee:	0892      	lsrs	r2, r2, #2
 80193f0:	fb00 c212 	mls	r2, r0, r2, ip
 80193f4:	fa5f fc82 	uxtb.w	ip, r2
 80193f8:	4561      	cmp	r1, ip
 80193fa:	f43f af57 	beq.w	80192ac <uxr_read_framed_msg+0x308>
 80193fe:	3302      	adds	r3, #2
 8019400:	4422      	add	r2, r4
 8019402:	7891      	ldrb	r1, [r2, #2]
 8019404:	085a      	lsrs	r2, r3, #1
 8019406:	fba5 c202 	umull	ip, r2, r5, r2
 801940a:	297e      	cmp	r1, #126	; 0x7e
 801940c:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8019410:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8019414:	fb00 3312 	mls	r3, r0, r2, r3
 8019418:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801941c:	f43f af46 	beq.w	80192ac <uxr_read_framed_msg+0x308>
 8019420:	f081 0120 	eor.w	r1, r1, #32
 8019424:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8019428:	e6ea      	b.n	8019200 <uxr_read_framed_msg+0x25c>
 801942a:	1c59      	adds	r1, r3, #1
 801942c:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8019430:	084a      	lsrs	r2, r1, #1
 8019432:	fba5 e202 	umull	lr, r2, r5, r2
 8019436:	0892      	lsrs	r2, r2, #2
 8019438:	fb0c 1212 	mls	r2, ip, r2, r1
 801943c:	b2d1      	uxtb	r1, r2
 801943e:	4288      	cmp	r0, r1
 8019440:	f43f af21 	beq.w	8019286 <uxr_read_framed_msg+0x2e2>
 8019444:	3302      	adds	r3, #2
 8019446:	4422      	add	r2, r4
 8019448:	7891      	ldrb	r1, [r2, #2]
 801944a:	085a      	lsrs	r2, r3, #1
 801944c:	fba5 0202 	umull	r0, r2, r5, r2
 8019450:	297e      	cmp	r1, #126	; 0x7e
 8019452:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8019456:	fb0c 3312 	mls	r3, ip, r2, r3
 801945a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801945e:	d030      	beq.n	80194c2 <uxr_read_framed_msg+0x51e>
 8019460:	f081 0120 	eor.w	r1, r1, #32
 8019464:	e65d      	b.n	8019122 <uxr_read_framed_msg+0x17e>
 8019466:	1c59      	adds	r1, r3, #1
 8019468:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 801946c:	084a      	lsrs	r2, r1, #1
 801946e:	fba5 e202 	umull	lr, r2, r5, r2
 8019472:	0892      	lsrs	r2, r2, #2
 8019474:	fb0c 1212 	mls	r2, ip, r2, r1
 8019478:	b2d1      	uxtb	r1, r2
 801947a:	4288      	cmp	r0, r1
 801947c:	f43f af12 	beq.w	80192a4 <uxr_read_framed_msg+0x300>
 8019480:	3302      	adds	r3, #2
 8019482:	4422      	add	r2, r4
 8019484:	7891      	ldrb	r1, [r2, #2]
 8019486:	085a      	lsrs	r2, r3, #1
 8019488:	fba5 0202 	umull	r0, r2, r5, r2
 801948c:	297e      	cmp	r1, #126	; 0x7e
 801948e:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8019492:	fb0c 3312 	mls	r3, ip, r2, r3
 8019496:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801949a:	d002      	beq.n	80194a2 <uxr_read_framed_msg+0x4fe>
 801949c:	f081 0120 	eor.w	r1, r1, #32
 80194a0:	e66a      	b.n	8019178 <uxr_read_framed_msg+0x1d4>
 80194a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80194a4:	9300      	str	r3, [sp, #0]
 80194a6:	2302      	movs	r3, #2
 80194a8:	9301      	str	r3, [sp, #4]
 80194aa:	464a      	mov	r2, r9
 80194ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80194ae:	4641      	mov	r1, r8
 80194b0:	4620      	mov	r0, r4
 80194b2:	f7ff fce3 	bl	8018e7c <uxr_framing_read_transport>
 80194b6:	2800      	cmp	r0, #0
 80194b8:	f47f aef2 	bne.w	80192a0 <uxr_read_framed_msg+0x2fc>
 80194bc:	2301      	movs	r3, #1
 80194be:	7023      	strb	r3, [r4, #0]
 80194c0:	e581      	b.n	8018fc6 <uxr_read_framed_msg+0x22>
 80194c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80194c4:	9300      	str	r3, [sp, #0]
 80194c6:	2301      	movs	r3, #1
 80194c8:	e7ee      	b.n	80194a8 <uxr_read_framed_msg+0x504>
 80194ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80194cc:	9300      	str	r3, [sp, #0]
 80194ce:	2303      	movs	r3, #3
 80194d0:	e7ea      	b.n	80194a8 <uxr_read_framed_msg+0x504>
 80194d2:	bf00      	nop

080194d4 <uxr_stream_id>:
 80194d4:	2901      	cmp	r1, #1
 80194d6:	4684      	mov	ip, r0
 80194d8:	b500      	push	{lr}
 80194da:	b083      	sub	sp, #12
 80194dc:	d01f      	beq.n	801951e <uxr_stream_id+0x4a>
 80194de:	2902      	cmp	r1, #2
 80194e0:	f04f 0e00 	mov.w	lr, #0
 80194e4:	d020      	beq.n	8019528 <uxr_stream_id+0x54>
 80194e6:	2300      	movs	r3, #0
 80194e8:	2000      	movs	r0, #0
 80194ea:	f36e 0307 	bfi	r3, lr, #0, #8
 80194ee:	f36c 230f 	bfi	r3, ip, #8, #8
 80194f2:	f361 4317 	bfi	r3, r1, #16, #8
 80194f6:	f362 631f 	bfi	r3, r2, #24, #8
 80194fa:	fa5f fc83 	uxtb.w	ip, r3
 80194fe:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8019502:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8019506:	0e1b      	lsrs	r3, r3, #24
 8019508:	f36c 0007 	bfi	r0, ip, #0, #8
 801950c:	f361 200f 	bfi	r0, r1, #8, #8
 8019510:	f362 4017 	bfi	r0, r2, #16, #8
 8019514:	f363 601f 	bfi	r0, r3, #24, #8
 8019518:	b003      	add	sp, #12
 801951a:	f85d fb04 	ldr.w	pc, [sp], #4
 801951e:	f100 0e01 	add.w	lr, r0, #1
 8019522:	fa5f fe8e 	uxtb.w	lr, lr
 8019526:	e7de      	b.n	80194e6 <uxr_stream_id+0x12>
 8019528:	f080 0e80 	eor.w	lr, r0, #128	; 0x80
 801952c:	e7db      	b.n	80194e6 <uxr_stream_id+0x12>
 801952e:	bf00      	nop

08019530 <uxr_stream_id_from_raw>:
 8019530:	b082      	sub	sp, #8
 8019532:	b130      	cbz	r0, 8019542 <uxr_stream_id_from_raw+0x12>
 8019534:	0603      	lsls	r3, r0, #24
 8019536:	d421      	bmi.n	801957c <uxr_stream_id_from_raw+0x4c>
 8019538:	1e42      	subs	r2, r0, #1
 801953a:	f04f 0c01 	mov.w	ip, #1
 801953e:	b2d2      	uxtb	r2, r2
 8019540:	e001      	b.n	8019546 <uxr_stream_id_from_raw+0x16>
 8019542:	4684      	mov	ip, r0
 8019544:	4602      	mov	r2, r0
 8019546:	2300      	movs	r3, #0
 8019548:	f360 0307 	bfi	r3, r0, #0, #8
 801954c:	2000      	movs	r0, #0
 801954e:	f362 230f 	bfi	r3, r2, #8, #8
 8019552:	f36c 4317 	bfi	r3, ip, #16, #8
 8019556:	f361 631f 	bfi	r3, r1, #24, #8
 801955a:	fa5f fc83 	uxtb.w	ip, r3
 801955e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8019562:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8019566:	0e1b      	lsrs	r3, r3, #24
 8019568:	f36c 0007 	bfi	r0, ip, #0, #8
 801956c:	f361 200f 	bfi	r0, r1, #8, #8
 8019570:	f362 4017 	bfi	r0, r2, #16, #8
 8019574:	f363 601f 	bfi	r0, r3, #24, #8
 8019578:	b002      	add	sp, #8
 801957a:	4770      	bx	lr
 801957c:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 8019580:	f04f 0c02 	mov.w	ip, #2
 8019584:	e7df      	b.n	8019546 <uxr_stream_id_from_raw+0x16>
 8019586:	bf00      	nop

08019588 <uxr_init_stream_storage>:
 8019588:	2300      	movs	r3, #0
 801958a:	7403      	strb	r3, [r0, #16]
 801958c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8019590:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 8019594:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 8019598:	4770      	bx	lr
 801959a:	bf00      	nop

0801959c <uxr_reset_stream_storage>:
 801959c:	b570      	push	{r4, r5, r6, lr}
 801959e:	7c03      	ldrb	r3, [r0, #16]
 80195a0:	4604      	mov	r4, r0
 80195a2:	b14b      	cbz	r3, 80195b8 <uxr_reset_stream_storage+0x1c>
 80195a4:	4606      	mov	r6, r0
 80195a6:	2500      	movs	r5, #0
 80195a8:	4630      	mov	r0, r6
 80195aa:	3501      	adds	r5, #1
 80195ac:	f004 fea6 	bl	801e2fc <uxr_reset_output_best_effort_stream>
 80195b0:	7c23      	ldrb	r3, [r4, #16]
 80195b2:	3610      	adds	r6, #16
 80195b4:	42ab      	cmp	r3, r5
 80195b6:	d8f7      	bhi.n	80195a8 <uxr_reset_stream_storage+0xc>
 80195b8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80195bc:	b15b      	cbz	r3, 80195d6 <uxr_reset_stream_storage+0x3a>
 80195be:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80195c2:	2500      	movs	r5, #0
 80195c4:	4630      	mov	r0, r6
 80195c6:	3501      	adds	r5, #1
 80195c8:	f004 fc9e 	bl	801df08 <uxr_reset_input_best_effort_stream>
 80195cc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80195d0:	3602      	adds	r6, #2
 80195d2:	42ab      	cmp	r3, r5
 80195d4:	d8f6      	bhi.n	80195c4 <uxr_reset_stream_storage+0x28>
 80195d6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80195da:	b15b      	cbz	r3, 80195f4 <uxr_reset_stream_storage+0x58>
 80195dc:	f104 0618 	add.w	r6, r4, #24
 80195e0:	2500      	movs	r5, #0
 80195e2:	4630      	mov	r0, r6
 80195e4:	3501      	adds	r5, #1
 80195e6:	f004 ff37 	bl	801e458 <uxr_reset_output_reliable_stream>
 80195ea:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80195ee:	3628      	adds	r6, #40	; 0x28
 80195f0:	42ab      	cmp	r3, r5
 80195f2:	d8f6      	bhi.n	80195e2 <uxr_reset_stream_storage+0x46>
 80195f4:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 80195f8:	b15b      	cbz	r3, 8019612 <uxr_reset_stream_storage+0x76>
 80195fa:	f104 0648 	add.w	r6, r4, #72	; 0x48
 80195fe:	2500      	movs	r5, #0
 8019600:	4630      	mov	r0, r6
 8019602:	3501      	adds	r5, #1
 8019604:	f004 fcec 	bl	801dfe0 <uxr_reset_input_reliable_stream>
 8019608:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 801960c:	3618      	adds	r6, #24
 801960e:	42ab      	cmp	r3, r5
 8019610:	d8f6      	bhi.n	8019600 <uxr_reset_stream_storage+0x64>
 8019612:	bd70      	pop	{r4, r5, r6, pc}

08019614 <uxr_add_output_best_effort_buffer>:
 8019614:	b510      	push	{r4, lr}
 8019616:	7c04      	ldrb	r4, [r0, #16]
 8019618:	b082      	sub	sp, #8
 801961a:	f104 0c01 	add.w	ip, r4, #1
 801961e:	f880 c010 	strb.w	ip, [r0, #16]
 8019622:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8019626:	f004 fe5f 	bl	801e2e8 <uxr_init_output_best_effort_stream>
 801962a:	2201      	movs	r2, #1
 801962c:	4620      	mov	r0, r4
 801962e:	4611      	mov	r1, r2
 8019630:	b002      	add	sp, #8
 8019632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019636:	f7ff bf4d 	b.w	80194d4 <uxr_stream_id>
 801963a:	bf00      	nop

0801963c <uxr_add_output_reliable_buffer>:
 801963c:	b510      	push	{r4, lr}
 801963e:	b084      	sub	sp, #16
 8019640:	4684      	mov	ip, r0
 8019642:	2028      	movs	r0, #40	; 0x28
 8019644:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8019648:	9400      	str	r4, [sp, #0]
 801964a:	f89c 4040 	ldrb.w	r4, [ip, #64]	; 0x40
 801964e:	fb00 c004 	mla	r0, r0, r4, ip
 8019652:	f104 0e01 	add.w	lr, r4, #1
 8019656:	3018      	adds	r0, #24
 8019658:	f88c e040 	strb.w	lr, [ip, #64]	; 0x40
 801965c:	f004 fec4 	bl	801e3e8 <uxr_init_output_reliable_stream>
 8019660:	2201      	movs	r2, #1
 8019662:	2102      	movs	r1, #2
 8019664:	4620      	mov	r0, r4
 8019666:	b004      	add	sp, #16
 8019668:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801966c:	f7ff bf32 	b.w	80194d4 <uxr_stream_id>

08019670 <uxr_add_input_best_effort_buffer>:
 8019670:	b510      	push	{r4, lr}
 8019672:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 8019676:	b082      	sub	sp, #8
 8019678:	1c62      	adds	r2, r4, #1
 801967a:	f104 0321 	add.w	r3, r4, #33	; 0x21
 801967e:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 8019682:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8019686:	f004 fc3b 	bl	801df00 <uxr_init_input_best_effort_stream>
 801968a:	2200      	movs	r2, #0
 801968c:	2101      	movs	r1, #1
 801968e:	4620      	mov	r0, r4
 8019690:	b002      	add	sp, #8
 8019692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019696:	f7ff bf1d 	b.w	80194d4 <uxr_stream_id>
 801969a:	bf00      	nop

0801969c <uxr_add_input_reliable_buffer>:
 801969c:	b510      	push	{r4, lr}
 801969e:	b084      	sub	sp, #16
 80196a0:	4684      	mov	ip, r0
 80196a2:	2018      	movs	r0, #24
 80196a4:	9c06      	ldr	r4, [sp, #24]
 80196a6:	9400      	str	r4, [sp, #0]
 80196a8:	f89c 4060 	ldrb.w	r4, [ip, #96]	; 0x60
 80196ac:	fb00 c004 	mla	r0, r0, r4, ip
 80196b0:	f104 0e01 	add.w	lr, r4, #1
 80196b4:	3048      	adds	r0, #72	; 0x48
 80196b6:	f88c e060 	strb.w	lr, [ip, #96]	; 0x60
 80196ba:	f004 fc6b 	bl	801df94 <uxr_init_input_reliable_stream>
 80196be:	2200      	movs	r2, #0
 80196c0:	2102      	movs	r1, #2
 80196c2:	4620      	mov	r0, r4
 80196c4:	b004      	add	sp, #16
 80196c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80196ca:	f7ff bf03 	b.w	80194d4 <uxr_stream_id>
 80196ce:	bf00      	nop

080196d0 <uxr_get_output_best_effort_stream>:
 80196d0:	7c03      	ldrb	r3, [r0, #16]
 80196d2:	428b      	cmp	r3, r1
 80196d4:	bf8c      	ite	hi
 80196d6:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80196da:	2000      	movls	r0, #0
 80196dc:	4770      	bx	lr
 80196de:	bf00      	nop

080196e0 <uxr_get_output_reliable_stream>:
 80196e0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80196e4:	428b      	cmp	r3, r1
 80196e6:	d904      	bls.n	80196f2 <uxr_get_output_reliable_stream+0x12>
 80196e8:	2328      	movs	r3, #40	; 0x28
 80196ea:	fb03 0001 	mla	r0, r3, r1, r0
 80196ee:	3018      	adds	r0, #24
 80196f0:	4770      	bx	lr
 80196f2:	2000      	movs	r0, #0
 80196f4:	4770      	bx	lr
 80196f6:	bf00      	nop

080196f8 <uxr_get_input_best_effort_stream>:
 80196f8:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80196fc:	428b      	cmp	r3, r1
 80196fe:	d903      	bls.n	8019708 <uxr_get_input_best_effort_stream+0x10>
 8019700:	3121      	adds	r1, #33	; 0x21
 8019702:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 8019706:	4770      	bx	lr
 8019708:	2000      	movs	r0, #0
 801970a:	4770      	bx	lr

0801970c <uxr_get_input_reliable_stream>:
 801970c:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8019710:	428b      	cmp	r3, r1
 8019712:	d904      	bls.n	801971e <uxr_get_input_reliable_stream+0x12>
 8019714:	2318      	movs	r3, #24
 8019716:	fb03 0001 	mla	r0, r3, r1, r0
 801971a:	3048      	adds	r0, #72	; 0x48
 801971c:	4770      	bx	lr
 801971e:	2000      	movs	r0, #0
 8019720:	4770      	bx	lr
 8019722:	bf00      	nop

08019724 <uxr_output_streams_confirmed>:
 8019724:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8019728:	b183      	cbz	r3, 801974c <uxr_output_streams_confirmed+0x28>
 801972a:	b570      	push	{r4, r5, r6, lr}
 801972c:	4606      	mov	r6, r0
 801972e:	f100 0518 	add.w	r5, r0, #24
 8019732:	2400      	movs	r4, #0
 8019734:	e000      	b.n	8019738 <uxr_output_streams_confirmed+0x14>
 8019736:	b140      	cbz	r0, 801974a <uxr_output_streams_confirmed+0x26>
 8019738:	4628      	mov	r0, r5
 801973a:	3401      	adds	r4, #1
 801973c:	f005 f900 	bl	801e940 <uxr_is_output_up_to_date>
 8019740:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 8019744:	3528      	adds	r5, #40	; 0x28
 8019746:	42a3      	cmp	r3, r4
 8019748:	d8f5      	bhi.n	8019736 <uxr_output_streams_confirmed+0x12>
 801974a:	bd70      	pop	{r4, r5, r6, pc}
 801974c:	2001      	movs	r0, #1
 801974e:	4770      	bx	lr

08019750 <uxr_buffer_submessage_header>:
 8019750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019752:	460e      	mov	r6, r1
 8019754:	2104      	movs	r1, #4
 8019756:	4604      	mov	r4, r0
 8019758:	4615      	mov	r5, r2
 801975a:	461f      	mov	r7, r3
 801975c:	f7f9 faa8 	bl	8012cb0 <ucdr_align_to>
 8019760:	2301      	movs	r3, #1
 8019762:	4631      	mov	r1, r6
 8019764:	4620      	mov	r0, r4
 8019766:	ea47 0203 	orr.w	r2, r7, r3
 801976a:	7523      	strb	r3, [r4, #20]
 801976c:	462b      	mov	r3, r5
 801976e:	f000 fa29 	bl	8019bc4 <uxr_serialize_submessage_header>
 8019772:	4620      	mov	r0, r4
 8019774:	f7f9 fab2 	bl	8012cdc <ucdr_buffer_remaining>
 8019778:	42a8      	cmp	r0, r5
 801977a:	bf34      	ite	cc
 801977c:	2000      	movcc	r0, #0
 801977e:	2001      	movcs	r0, #1
 8019780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019782:	bf00      	nop

08019784 <uxr_read_submessage_header>:
 8019784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019788:	4604      	mov	r4, r0
 801978a:	460d      	mov	r5, r1
 801978c:	2104      	movs	r1, #4
 801978e:	4616      	mov	r6, r2
 8019790:	4698      	mov	r8, r3
 8019792:	f7f9 fa8d 	bl	8012cb0 <ucdr_align_to>
 8019796:	4620      	mov	r0, r4
 8019798:	f7f9 faa0 	bl	8012cdc <ucdr_buffer_remaining>
 801979c:	2803      	cmp	r0, #3
 801979e:	bf8c      	ite	hi
 80197a0:	2701      	movhi	r7, #1
 80197a2:	2700      	movls	r7, #0
 80197a4:	d802      	bhi.n	80197ac <uxr_read_submessage_header+0x28>
 80197a6:	4638      	mov	r0, r7
 80197a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80197ac:	4633      	mov	r3, r6
 80197ae:	4642      	mov	r2, r8
 80197b0:	4620      	mov	r0, r4
 80197b2:	4629      	mov	r1, r5
 80197b4:	f000 fa1a 	bl	8019bec <uxr_deserialize_submessage_header>
 80197b8:	f898 3000 	ldrb.w	r3, [r8]
 80197bc:	4638      	mov	r0, r7
 80197be:	f003 0201 	and.w	r2, r3, #1
 80197c2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80197c6:	f888 3000 	strb.w	r3, [r8]
 80197ca:	7522      	strb	r2, [r4, #20]
 80197cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080197d0 <uxr_submessage_padding>:
 80197d0:	f010 0003 	ands.w	r0, r0, #3
 80197d4:	bf18      	it	ne
 80197d6:	f1c0 0004 	rsbne	r0, r0, #4
 80197da:	4770      	bx	lr

080197dc <uxr_millis>:
 80197dc:	b510      	push	{r4, lr}
 80197de:	b084      	sub	sp, #16
 80197e0:	2001      	movs	r0, #1
 80197e2:	4669      	mov	r1, sp
 80197e4:	f7e9 fcf4 	bl	80031d0 <clock_gettime>
 80197e8:	4908      	ldr	r1, [pc, #32]	; (801980c <uxr_millis+0x30>)
 80197ea:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80197ee:	fba0 0301 	umull	r0, r3, r0, r1
 80197f2:	1900      	adds	r0, r0, r4
 80197f4:	fb01 3102 	mla	r1, r1, r2, r3
 80197f8:	4a05      	ldr	r2, [pc, #20]	; (8019810 <uxr_millis+0x34>)
 80197fa:	f04f 0300 	mov.w	r3, #0
 80197fe:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8019802:	f7e6 ff41 	bl	8000688 <__aeabi_ldivmod>
 8019806:	b004      	add	sp, #16
 8019808:	bd10      	pop	{r4, pc}
 801980a:	bf00      	nop
 801980c:	3b9aca00 	.word	0x3b9aca00
 8019810:	000f4240 	.word	0x000f4240

08019814 <uxr_nanos>:
 8019814:	b510      	push	{r4, lr}
 8019816:	b084      	sub	sp, #16
 8019818:	2001      	movs	r0, #1
 801981a:	4669      	mov	r1, sp
 801981c:	f7e9 fcd8 	bl	80031d0 <clock_gettime>
 8019820:	4a06      	ldr	r2, [pc, #24]	; (801983c <uxr_nanos+0x28>)
 8019822:	9800      	ldr	r0, [sp, #0]
 8019824:	9902      	ldr	r1, [sp, #8]
 8019826:	fba0 0302 	umull	r0, r3, r0, r2
 801982a:	9c01      	ldr	r4, [sp, #4]
 801982c:	1840      	adds	r0, r0, r1
 801982e:	fb02 3304 	mla	r3, r2, r4, r3
 8019832:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8019836:	b004      	add	sp, #16
 8019838:	bd10      	pop	{r4, pc}
 801983a:	bf00      	nop
 801983c:	3b9aca00 	.word	0x3b9aca00

08019840 <on_full_output_buffer_fragmented>:
 8019840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019844:	460c      	mov	r4, r1
 8019846:	b08a      	sub	sp, #40	; 0x28
 8019848:	4606      	mov	r6, r0
 801984a:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 801984e:	f104 0008 	add.w	r0, r4, #8
 8019852:	f7ff ff45 	bl	80196e0 <uxr_get_output_reliable_stream>
 8019856:	4605      	mov	r5, r0
 8019858:	f005 f87c 	bl	801e954 <get_available_free_slots>
 801985c:	b968      	cbnz	r0, 801987a <on_full_output_buffer_fragmented+0x3a>
 801985e:	4620      	mov	r0, r4
 8019860:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 8019864:	4798      	blx	r3
 8019866:	b918      	cbnz	r0, 8019870 <on_full_output_buffer_fragmented+0x30>
 8019868:	2001      	movs	r0, #1
 801986a:	b00a      	add	sp, #40	; 0x28
 801986c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019870:	4628      	mov	r0, r5
 8019872:	f005 f86f 	bl	801e954 <get_available_free_slots>
 8019876:	2800      	cmp	r0, #0
 8019878:	d0f6      	beq.n	8019868 <on_full_output_buffer_fragmented+0x28>
 801987a:	8929      	ldrh	r1, [r5, #8]
 801987c:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8019880:	89eb      	ldrh	r3, [r5, #14]
 8019882:	7b28      	ldrb	r0, [r5, #12]
 8019884:	686f      	ldr	r7, [r5, #4]
 8019886:	1a12      	subs	r2, r2, r0
 8019888:	fbb3 f0f1 	udiv	r0, r3, r1
 801988c:	fbb7 f7f1 	udiv	r7, r7, r1
 8019890:	fb01 3110 	mls	r1, r1, r0, r3
 8019894:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 8019898:	b289      	uxth	r1, r1
 801989a:	fb07 f101 	mul.w	r1, r7, r1
 801989e:	3f04      	subs	r7, #4
 80198a0:	443a      	add	r2, r7
 80198a2:	3104      	adds	r1, #4
 80198a4:	fa1f f882 	uxth.w	r8, r2
 80198a8:	463a      	mov	r2, r7
 80198aa:	eba3 0308 	sub.w	r3, r3, r8
 80198ae:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 80198b2:	682b      	ldr	r3, [r5, #0]
 80198b4:	4419      	add	r1, r3
 80198b6:	2300      	movs	r3, #0
 80198b8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80198bc:	9000      	str	r0, [sp, #0]
 80198be:	a802      	add	r0, sp, #8
 80198c0:	f7f9 f9c8 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 80198c4:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80198c8:	f102 0308 	add.w	r3, r2, #8
 80198cc:	42bb      	cmp	r3, r7
 80198ce:	d927      	bls.n	8019920 <on_full_output_buffer_fragmented+0xe0>
 80198d0:	4642      	mov	r2, r8
 80198d2:	2300      	movs	r3, #0
 80198d4:	210d      	movs	r1, #13
 80198d6:	a802      	add	r0, sp, #8
 80198d8:	f7ff ff3a 	bl	8019750 <uxr_buffer_submessage_header>
 80198dc:	8929      	ldrh	r1, [r5, #8]
 80198de:	89eb      	ldrh	r3, [r5, #14]
 80198e0:	686a      	ldr	r2, [r5, #4]
 80198e2:	fbb3 f0f1 	udiv	r0, r3, r1
 80198e6:	fbb2 f2f1 	udiv	r2, r2, r1
 80198ea:	fb01 3310 	mls	r3, r1, r0, r3
 80198ee:	b29b      	uxth	r3, r3
 80198f0:	fb02 f303 	mul.w	r3, r2, r3
 80198f4:	682a      	ldr	r2, [r5, #0]
 80198f6:	50d7      	str	r7, [r2, r3]
 80198f8:	2101      	movs	r1, #1
 80198fa:	89e8      	ldrh	r0, [r5, #14]
 80198fc:	f005 f84c 	bl	801e998 <uxr_seq_num_add>
 8019900:	9904      	ldr	r1, [sp, #16]
 8019902:	9a03      	ldr	r2, [sp, #12]
 8019904:	81e8      	strh	r0, [r5, #14]
 8019906:	4630      	mov	r0, r6
 8019908:	1a52      	subs	r2, r2, r1
 801990a:	f7f9 f9b5 	bl	8012c78 <ucdr_init_buffer>
 801990e:	4630      	mov	r0, r6
 8019910:	4622      	mov	r2, r4
 8019912:	490f      	ldr	r1, [pc, #60]	; (8019950 <on_full_output_buffer_fragmented+0x110>)
 8019914:	f7f9 f984 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 8019918:	2000      	movs	r0, #0
 801991a:	b00a      	add	sp, #40	; 0x28
 801991c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019920:	b292      	uxth	r2, r2
 8019922:	2302      	movs	r3, #2
 8019924:	210d      	movs	r1, #13
 8019926:	a802      	add	r0, sp, #8
 8019928:	f7ff ff12 	bl	8019750 <uxr_buffer_submessage_header>
 801992c:	8928      	ldrh	r0, [r5, #8]
 801992e:	89eb      	ldrh	r3, [r5, #14]
 8019930:	6869      	ldr	r1, [r5, #4]
 8019932:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 8019936:	fbb3 f7f0 	udiv	r7, r3, r0
 801993a:	fbb1 f1f0 	udiv	r1, r1, r0
 801993e:	fb00 3317 	mls	r3, r0, r7, r3
 8019942:	3208      	adds	r2, #8
 8019944:	b29b      	uxth	r3, r3
 8019946:	fb01 f303 	mul.w	r3, r1, r3
 801994a:	6829      	ldr	r1, [r5, #0]
 801994c:	50ca      	str	r2, [r1, r3]
 801994e:	e7d3      	b.n	80198f8 <on_full_output_buffer_fragmented+0xb8>
 8019950:	08019841 	.word	0x08019841

08019954 <uxr_prepare_output_stream>:
 8019954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019956:	b087      	sub	sp, #28
 8019958:	2707      	movs	r7, #7
 801995a:	2500      	movs	r5, #0
 801995c:	461c      	mov	r4, r3
 801995e:	4606      	mov	r6, r0
 8019960:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8019964:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019966:	e9cd 7500 	strd	r7, r5, [sp]
 801996a:	3204      	adds	r2, #4
 801996c:	f7fe ffc8 	bl	8018900 <uxr_prepare_stream_to_write_submessage>
 8019970:	f080 0201 	eor.w	r2, r0, #1
 8019974:	b2d2      	uxtb	r2, r2
 8019976:	75a2      	strb	r2, [r4, #22]
 8019978:	b112      	cbz	r2, 8019980 <uxr_prepare_output_stream+0x2c>
 801997a:	4628      	mov	r0, r5
 801997c:	b007      	add	sp, #28
 801997e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019980:	aa05      	add	r2, sp, #20
 8019982:	9902      	ldr	r1, [sp, #8]
 8019984:	4630      	mov	r0, r6
 8019986:	f7ff f8f7 	bl	8018b78 <uxr_init_base_object_request>
 801998a:	a905      	add	r1, sp, #20
 801998c:	4605      	mov	r5, r0
 801998e:	4620      	mov	r0, r4
 8019990:	f001 f8bc 	bl	801ab0c <uxr_serialize_WRITE_DATA_Payload_Data>
 8019994:	69a6      	ldr	r6, [r4, #24]
 8019996:	69e7      	ldr	r7, [r4, #28]
 8019998:	4620      	mov	r0, r4
 801999a:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801999e:	1a52      	subs	r2, r2, r1
 80199a0:	f7f9 f96a 	bl	8012c78 <ucdr_init_buffer>
 80199a4:	4620      	mov	r0, r4
 80199a6:	463a      	mov	r2, r7
 80199a8:	4631      	mov	r1, r6
 80199aa:	f7f9 f939 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 80199ae:	4628      	mov	r0, r5
 80199b0:	b007      	add	sp, #28
 80199b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080199b4 <uxr_prepare_output_stream_fragmented>:
 80199b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80199b8:	b091      	sub	sp, #68	; 0x44
 80199ba:	4605      	mov	r5, r0
 80199bc:	3008      	adds	r0, #8
 80199be:	461e      	mov	r6, r3
 80199c0:	9105      	str	r1, [sp, #20]
 80199c2:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80199c6:	9204      	str	r2, [sp, #16]
 80199c8:	f7ff fe8a 	bl	80196e0 <uxr_get_output_reliable_stream>
 80199cc:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80199d0:	2b01      	cmp	r3, #1
 80199d2:	f000 8093 	beq.w	8019afc <uxr_prepare_output_stream_fragmented+0x148>
 80199d6:	4604      	mov	r4, r0
 80199d8:	2800      	cmp	r0, #0
 80199da:	f000 808f 	beq.w	8019afc <uxr_prepare_output_stream_fragmented+0x148>
 80199de:	f004 ffb9 	bl	801e954 <get_available_free_slots>
 80199e2:	2800      	cmp	r0, #0
 80199e4:	f000 8085 	beq.w	8019af2 <uxr_prepare_output_stream_fragmented+0x13e>
 80199e8:	8923      	ldrh	r3, [r4, #8]
 80199ea:	89e7      	ldrh	r7, [r4, #14]
 80199ec:	6862      	ldr	r2, [r4, #4]
 80199ee:	fbb7 f9f3 	udiv	r9, r7, r3
 80199f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80199f6:	fb03 7919 	mls	r9, r3, r9, r7
 80199fa:	6823      	ldr	r3, [r4, #0]
 80199fc:	f1a2 0b04 	sub.w	fp, r2, #4
 8019a00:	9203      	str	r2, [sp, #12]
 8019a02:	fa1f f989 	uxth.w	r9, r9
 8019a06:	fb02 f909 	mul.w	r9, r2, r9
 8019a0a:	f109 0904 	add.w	r9, r9, #4
 8019a0e:	4499      	add	r9, r3
 8019a10:	7b23      	ldrb	r3, [r4, #12]
 8019a12:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8019a16:	4543      	cmp	r3, r8
 8019a18:	d37c      	bcc.n	8019b14 <uxr_prepare_output_stream_fragmented+0x160>
 8019a1a:	f1ab 0a04 	sub.w	sl, fp, #4
 8019a1e:	465a      	mov	r2, fp
 8019a20:	4649      	mov	r1, r9
 8019a22:	a808      	add	r0, sp, #32
 8019a24:	ebaa 0a03 	sub.w	sl, sl, r3
 8019a28:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8019a2a:	f8cd 8000 	str.w	r8, [sp]
 8019a2e:	3308      	adds	r3, #8
 8019a30:	fa1f fa8a 	uxth.w	sl, sl
 8019a34:	9302      	str	r3, [sp, #8]
 8019a36:	2300      	movs	r3, #0
 8019a38:	f7f9 f90c 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 8019a3c:	9b02      	ldr	r3, [sp, #8]
 8019a3e:	4652      	mov	r2, sl
 8019a40:	210d      	movs	r1, #13
 8019a42:	455b      	cmp	r3, fp
 8019a44:	bf34      	ite	cc
 8019a46:	2302      	movcc	r3, #2
 8019a48:	2300      	movcs	r3, #0
 8019a4a:	a808      	add	r0, sp, #32
 8019a4c:	f7ff fe80 	bl	8019750 <uxr_buffer_submessage_header>
 8019a50:	8921      	ldrh	r1, [r4, #8]
 8019a52:	6863      	ldr	r3, [r4, #4]
 8019a54:	4638      	mov	r0, r7
 8019a56:	fbb7 f2f1 	udiv	r2, r7, r1
 8019a5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8019a5e:	fb01 7212 	mls	r2, r1, r2, r7
 8019a62:	2101      	movs	r1, #1
 8019a64:	b292      	uxth	r2, r2
 8019a66:	fb02 f303 	mul.w	r3, r2, r3
 8019a6a:	6822      	ldr	r2, [r4, #0]
 8019a6c:	f842 b003 	str.w	fp, [r2, r3]
 8019a70:	f004 ff92 	bl	801e998 <uxr_seq_num_add>
 8019a74:	9b03      	ldr	r3, [sp, #12]
 8019a76:	f108 0104 	add.w	r1, r8, #4
 8019a7a:	4607      	mov	r7, r0
 8019a7c:	f1a3 0208 	sub.w	r2, r3, #8
 8019a80:	4630      	mov	r0, r6
 8019a82:	4449      	add	r1, r9
 8019a84:	eba2 0208 	sub.w	r2, r2, r8
 8019a88:	f7f9 f8f6 	bl	8012c78 <ucdr_init_buffer>
 8019a8c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8019a8e:	2107      	movs	r1, #7
 8019a90:	81e7      	strh	r7, [r4, #14]
 8019a92:	1d1a      	adds	r2, r3, #4
 8019a94:	2300      	movs	r3, #0
 8019a96:	4630      	mov	r0, r6
 8019a98:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8019a9c:	bf28      	it	cs
 8019a9e:	461a      	movcs	r2, r3
 8019aa0:	b292      	uxth	r2, r2
 8019aa2:	f7ff fe55 	bl	8019750 <uxr_buffer_submessage_header>
 8019aa6:	aa07      	add	r2, sp, #28
 8019aa8:	9904      	ldr	r1, [sp, #16]
 8019aaa:	4628      	mov	r0, r5
 8019aac:	f7ff f864 	bl	8018b78 <uxr_init_base_object_request>
 8019ab0:	4604      	mov	r4, r0
 8019ab2:	b320      	cbz	r0, 8019afe <uxr_prepare_output_stream_fragmented+0x14a>
 8019ab4:	a907      	add	r1, sp, #28
 8019ab6:	4630      	mov	r0, r6
 8019ab8:	f001 f828 	bl	801ab0c <uxr_serialize_WRITE_DATA_Payload_Data>
 8019abc:	4630      	mov	r0, r6
 8019abe:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8019ac2:	1a52      	subs	r2, r2, r1
 8019ac4:	f7f9 f8d8 	bl	8012c78 <ucdr_init_buffer>
 8019ac8:	9b05      	ldr	r3, [sp, #20]
 8019aca:	9a02      	ldr	r2, [sp, #8]
 8019acc:	4630      	mov	r0, r6
 8019ace:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 8019ad2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8019ad4:	f8c5 20c4 	str.w	r2, [r5, #196]	; 0xc4
 8019ad8:	462a      	mov	r2, r5
 8019ada:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 8019ade:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8019ae0:	4918      	ldr	r1, [pc, #96]	; (8019b44 <uxr_prepare_output_stream_fragmented+0x190>)
 8019ae2:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
 8019ae6:	f7f9 f89b 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 8019aea:	4620      	mov	r0, r4
 8019aec:	b011      	add	sp, #68	; 0x44
 8019aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019af2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8019af4:	4628      	mov	r0, r5
 8019af6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8019af8:	4798      	blx	r3
 8019afa:	b920      	cbnz	r0, 8019b06 <uxr_prepare_output_stream_fragmented+0x152>
 8019afc:	2400      	movs	r4, #0
 8019afe:	4620      	mov	r0, r4
 8019b00:	b011      	add	sp, #68	; 0x44
 8019b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b06:	4620      	mov	r0, r4
 8019b08:	f004 ff24 	bl	801e954 <get_available_free_slots>
 8019b0c:	2800      	cmp	r0, #0
 8019b0e:	f47f af6b 	bne.w	80199e8 <uxr_prepare_output_stream_fragmented+0x34>
 8019b12:	e7f3      	b.n	8019afc <uxr_prepare_output_stream_fragmented+0x148>
 8019b14:	4638      	mov	r0, r7
 8019b16:	2101      	movs	r1, #1
 8019b18:	f004 ff3e 	bl	801e998 <uxr_seq_num_add>
 8019b1c:	8922      	ldrh	r2, [r4, #8]
 8019b1e:	6863      	ldr	r3, [r4, #4]
 8019b20:	4607      	mov	r7, r0
 8019b22:	fbb3 f9f2 	udiv	r9, r3, r2
 8019b26:	fbb0 f3f2 	udiv	r3, r0, r2
 8019b2a:	fb02 0313 	mls	r3, r2, r3, r0
 8019b2e:	b29b      	uxth	r3, r3
 8019b30:	fb03 f909 	mul.w	r9, r3, r9
 8019b34:	6823      	ldr	r3, [r4, #0]
 8019b36:	f109 0904 	add.w	r9, r9, #4
 8019b3a:	4499      	add	r9, r3
 8019b3c:	7b23      	ldrb	r3, [r4, #12]
 8019b3e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8019b42:	e76a      	b.n	8019a1a <uxr_prepare_output_stream_fragmented+0x66>
 8019b44:	08019841 	.word	0x08019841

08019b48 <uxr_serialize_message_header>:
 8019b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019b4a:	4616      	mov	r6, r2
 8019b4c:	b083      	sub	sp, #12
 8019b4e:	4604      	mov	r4, r0
 8019b50:	460d      	mov	r5, r1
 8019b52:	9301      	str	r3, [sp, #4]
 8019b54:	9f08      	ldr	r7, [sp, #32]
 8019b56:	f7f7 fdb7 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019b5a:	4631      	mov	r1, r6
 8019b5c:	4620      	mov	r0, r4
 8019b5e:	f7f7 fdb3 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019b62:	9a01      	ldr	r2, [sp, #4]
 8019b64:	2101      	movs	r1, #1
 8019b66:	4620      	mov	r0, r4
 8019b68:	f7f7 fe5a 	bl	8011820 <ucdr_serialize_endian_uint16_t>
 8019b6c:	062b      	lsls	r3, r5, #24
 8019b6e:	d501      	bpl.n	8019b74 <uxr_serialize_message_header+0x2c>
 8019b70:	b003      	add	sp, #12
 8019b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019b74:	2204      	movs	r2, #4
 8019b76:	4639      	mov	r1, r7
 8019b78:	4620      	mov	r0, r4
 8019b7a:	b003      	add	sp, #12
 8019b7c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8019b80:	f7fd ba6e 	b.w	8017060 <ucdr_serialize_array_uint8_t>

08019b84 <uxr_deserialize_message_header>:
 8019b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019b86:	4616      	mov	r6, r2
 8019b88:	b083      	sub	sp, #12
 8019b8a:	4604      	mov	r4, r0
 8019b8c:	460d      	mov	r5, r1
 8019b8e:	9301      	str	r3, [sp, #4]
 8019b90:	9f08      	ldr	r7, [sp, #32]
 8019b92:	f7f7 fdaf 	bl	80116f4 <ucdr_deserialize_uint8_t>
 8019b96:	4631      	mov	r1, r6
 8019b98:	4620      	mov	r0, r4
 8019b9a:	f7f7 fdab 	bl	80116f4 <ucdr_deserialize_uint8_t>
 8019b9e:	9a01      	ldr	r2, [sp, #4]
 8019ba0:	2101      	movs	r1, #1
 8019ba2:	4620      	mov	r0, r4
 8019ba4:	f7f7 ff30 	bl	8011a08 <ucdr_deserialize_endian_uint16_t>
 8019ba8:	f995 3000 	ldrsb.w	r3, [r5]
 8019bac:	2b00      	cmp	r3, #0
 8019bae:	da01      	bge.n	8019bb4 <uxr_deserialize_message_header+0x30>
 8019bb0:	b003      	add	sp, #12
 8019bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019bb4:	2204      	movs	r2, #4
 8019bb6:	4639      	mov	r1, r7
 8019bb8:	4620      	mov	r0, r4
 8019bba:	b003      	add	sp, #12
 8019bbc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8019bc0:	f7fd bab2 	b.w	8017128 <ucdr_deserialize_array_uint8_t>

08019bc4 <uxr_serialize_submessage_header>:
 8019bc4:	b530      	push	{r4, r5, lr}
 8019bc6:	4615      	mov	r5, r2
 8019bc8:	b083      	sub	sp, #12
 8019bca:	4604      	mov	r4, r0
 8019bcc:	9301      	str	r3, [sp, #4]
 8019bce:	f7f7 fd7b 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019bd2:	4629      	mov	r1, r5
 8019bd4:	4620      	mov	r0, r4
 8019bd6:	f7f7 fd77 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019bda:	9a01      	ldr	r2, [sp, #4]
 8019bdc:	2101      	movs	r1, #1
 8019bde:	4620      	mov	r0, r4
 8019be0:	b003      	add	sp, #12
 8019be2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019be6:	f7f7 be1b 	b.w	8011820 <ucdr_serialize_endian_uint16_t>
 8019bea:	bf00      	nop

08019bec <uxr_deserialize_submessage_header>:
 8019bec:	b530      	push	{r4, r5, lr}
 8019bee:	4615      	mov	r5, r2
 8019bf0:	b083      	sub	sp, #12
 8019bf2:	4604      	mov	r4, r0
 8019bf4:	9301      	str	r3, [sp, #4]
 8019bf6:	f7f7 fd7d 	bl	80116f4 <ucdr_deserialize_uint8_t>
 8019bfa:	4629      	mov	r1, r5
 8019bfc:	4620      	mov	r0, r4
 8019bfe:	f7f7 fd79 	bl	80116f4 <ucdr_deserialize_uint8_t>
 8019c02:	9a01      	ldr	r2, [sp, #4]
 8019c04:	2101      	movs	r1, #1
 8019c06:	4620      	mov	r0, r4
 8019c08:	b003      	add	sp, #12
 8019c0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019c0e:	f7f7 befb 	b.w	8011a08 <ucdr_deserialize_endian_uint16_t>
 8019c12:	bf00      	nop

08019c14 <uxr_serialize_CLIENT_Representation>:
 8019c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019c18:	2204      	movs	r2, #4
 8019c1a:	460e      	mov	r6, r1
 8019c1c:	4605      	mov	r5, r0
 8019c1e:	f7fd fa1f 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019c22:	4607      	mov	r7, r0
 8019c24:	2202      	movs	r2, #2
 8019c26:	1d31      	adds	r1, r6, #4
 8019c28:	4628      	mov	r0, r5
 8019c2a:	f7fd fa19 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019c2e:	4038      	ands	r0, r7
 8019c30:	2202      	movs	r2, #2
 8019c32:	1db1      	adds	r1, r6, #6
 8019c34:	b2c7      	uxtb	r7, r0
 8019c36:	4628      	mov	r0, r5
 8019c38:	f7fd fa12 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019c3c:	2204      	movs	r2, #4
 8019c3e:	4007      	ands	r7, r0
 8019c40:	f106 0108 	add.w	r1, r6, #8
 8019c44:	4628      	mov	r0, r5
 8019c46:	f7fd fa0b 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019c4a:	4007      	ands	r7, r0
 8019c4c:	7b31      	ldrb	r1, [r6, #12]
 8019c4e:	4628      	mov	r0, r5
 8019c50:	f7f7 fd3a 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019c54:	7b71      	ldrb	r1, [r6, #13]
 8019c56:	4007      	ands	r7, r0
 8019c58:	4628      	mov	r0, r5
 8019c5a:	f7f7 fd07 	bl	801166c <ucdr_serialize_bool>
 8019c5e:	7b73      	ldrb	r3, [r6, #13]
 8019c60:	ea07 0800 	and.w	r8, r7, r0
 8019c64:	b93b      	cbnz	r3, 8019c76 <uxr_serialize_CLIENT_Representation+0x62>
 8019c66:	8bb1      	ldrh	r1, [r6, #28]
 8019c68:	4628      	mov	r0, r5
 8019c6a:	f7f7 fd59 	bl	8011720 <ucdr_serialize_uint16_t>
 8019c6e:	ea08 0000 	and.w	r0, r8, r0
 8019c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019c76:	6931      	ldr	r1, [r6, #16]
 8019c78:	4628      	mov	r0, r5
 8019c7a:	f7f7 ff3b 	bl	8011af4 <ucdr_serialize_uint32_t>
 8019c7e:	6933      	ldr	r3, [r6, #16]
 8019c80:	b1e3      	cbz	r3, 8019cbc <uxr_serialize_CLIENT_Representation+0xa8>
 8019c82:	b1c0      	cbz	r0, 8019cb6 <uxr_serialize_CLIENT_Representation+0xa2>
 8019c84:	4637      	mov	r7, r6
 8019c86:	f04f 0900 	mov.w	r9, #0
 8019c8a:	e000      	b.n	8019c8e <uxr_serialize_CLIENT_Representation+0x7a>
 8019c8c:	b19c      	cbz	r4, 8019cb6 <uxr_serialize_CLIENT_Representation+0xa2>
 8019c8e:	6979      	ldr	r1, [r7, #20]
 8019c90:	4628      	mov	r0, r5
 8019c92:	f004 f91d 	bl	801ded0 <ucdr_serialize_string>
 8019c96:	69b9      	ldr	r1, [r7, #24]
 8019c98:	4604      	mov	r4, r0
 8019c9a:	4628      	mov	r0, r5
 8019c9c:	f004 f918 	bl	801ded0 <ucdr_serialize_string>
 8019ca0:	f109 0901 	add.w	r9, r9, #1
 8019ca4:	6933      	ldr	r3, [r6, #16]
 8019ca6:	4004      	ands	r4, r0
 8019ca8:	3708      	adds	r7, #8
 8019caa:	4599      	cmp	r9, r3
 8019cac:	b2e4      	uxtb	r4, r4
 8019cae:	d3ed      	bcc.n	8019c8c <uxr_serialize_CLIENT_Representation+0x78>
 8019cb0:	ea08 0804 	and.w	r8, r8, r4
 8019cb4:	e7d7      	b.n	8019c66 <uxr_serialize_CLIENT_Representation+0x52>
 8019cb6:	f04f 0800 	mov.w	r8, #0
 8019cba:	e7d4      	b.n	8019c66 <uxr_serialize_CLIENT_Representation+0x52>
 8019cbc:	ea08 0800 	and.w	r8, r8, r0
 8019cc0:	e7d1      	b.n	8019c66 <uxr_serialize_CLIENT_Representation+0x52>
 8019cc2:	bf00      	nop

08019cc4 <uxr_deserialize_CLIENT_Representation>:
 8019cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019cc8:	2204      	movs	r2, #4
 8019cca:	460c      	mov	r4, r1
 8019ccc:	4605      	mov	r5, r0
 8019cce:	f7fd fa2b 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 8019cd2:	4607      	mov	r7, r0
 8019cd4:	2202      	movs	r2, #2
 8019cd6:	1d21      	adds	r1, r4, #4
 8019cd8:	4628      	mov	r0, r5
 8019cda:	f7fd fa25 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 8019cde:	4038      	ands	r0, r7
 8019ce0:	2202      	movs	r2, #2
 8019ce2:	1da1      	adds	r1, r4, #6
 8019ce4:	b2c6      	uxtb	r6, r0
 8019ce6:	4628      	mov	r0, r5
 8019ce8:	f7fd fa1e 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 8019cec:	2204      	movs	r2, #4
 8019cee:	4006      	ands	r6, r0
 8019cf0:	f104 0108 	add.w	r1, r4, #8
 8019cf4:	4628      	mov	r0, r5
 8019cf6:	f7fd fa17 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 8019cfa:	4006      	ands	r6, r0
 8019cfc:	f104 010c 	add.w	r1, r4, #12
 8019d00:	4628      	mov	r0, r5
 8019d02:	f7f7 fcf7 	bl	80116f4 <ucdr_deserialize_uint8_t>
 8019d06:	f104 010d 	add.w	r1, r4, #13
 8019d0a:	ea06 0700 	and.w	r7, r6, r0
 8019d0e:	4628      	mov	r0, r5
 8019d10:	f7f7 fcc2 	bl	8011698 <ucdr_deserialize_bool>
 8019d14:	7b63      	ldrb	r3, [r4, #13]
 8019d16:	4007      	ands	r7, r0
 8019d18:	b93b      	cbnz	r3, 8019d2a <uxr_deserialize_CLIENT_Representation+0x66>
 8019d1a:	f104 011c 	add.w	r1, r4, #28
 8019d1e:	4628      	mov	r0, r5
 8019d20:	f7f7 fdfe 	bl	8011920 <ucdr_deserialize_uint16_t>
 8019d24:	4038      	ands	r0, r7
 8019d26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019d2a:	f104 0110 	add.w	r1, r4, #16
 8019d2e:	4628      	mov	r0, r5
 8019d30:	f7f8 f810 	bl	8011d54 <ucdr_deserialize_uint32_t>
 8019d34:	6923      	ldr	r3, [r4, #16]
 8019d36:	2b01      	cmp	r3, #1
 8019d38:	d903      	bls.n	8019d42 <uxr_deserialize_CLIENT_Representation+0x7e>
 8019d3a:	2301      	movs	r3, #1
 8019d3c:	2700      	movs	r7, #0
 8019d3e:	75ab      	strb	r3, [r5, #22]
 8019d40:	e7eb      	b.n	8019d1a <uxr_deserialize_CLIENT_Representation+0x56>
 8019d42:	b30b      	cbz	r3, 8019d88 <uxr_deserialize_CLIENT_Representation+0xc4>
 8019d44:	b1f0      	cbz	r0, 8019d84 <uxr_deserialize_CLIENT_Representation+0xc0>
 8019d46:	46a0      	mov	r8, r4
 8019d48:	f04f 0900 	mov.w	r9, #0
 8019d4c:	e000      	b.n	8019d50 <uxr_deserialize_CLIENT_Representation+0x8c>
 8019d4e:	b1ce      	cbz	r6, 8019d84 <uxr_deserialize_CLIENT_Representation+0xc0>
 8019d50:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8019d54:	f108 0808 	add.w	r8, r8, #8
 8019d58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8019d5c:	4628      	mov	r0, r5
 8019d5e:	f004 f8c7 	bl	801def0 <ucdr_deserialize_string>
 8019d62:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019d66:	4606      	mov	r6, r0
 8019d68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8019d6c:	4628      	mov	r0, r5
 8019d6e:	f109 0901 	add.w	r9, r9, #1
 8019d72:	f004 f8bd 	bl	801def0 <ucdr_deserialize_string>
 8019d76:	6923      	ldr	r3, [r4, #16]
 8019d78:	4006      	ands	r6, r0
 8019d7a:	4599      	cmp	r9, r3
 8019d7c:	b2f6      	uxtb	r6, r6
 8019d7e:	d3e6      	bcc.n	8019d4e <uxr_deserialize_CLIENT_Representation+0x8a>
 8019d80:	4037      	ands	r7, r6
 8019d82:	e7ca      	b.n	8019d1a <uxr_deserialize_CLIENT_Representation+0x56>
 8019d84:	2700      	movs	r7, #0
 8019d86:	e7c8      	b.n	8019d1a <uxr_deserialize_CLIENT_Representation+0x56>
 8019d88:	4007      	ands	r7, r0
 8019d8a:	e7c6      	b.n	8019d1a <uxr_deserialize_CLIENT_Representation+0x56>

08019d8c <uxr_serialize_AGENT_Representation>:
 8019d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019d90:	2204      	movs	r2, #4
 8019d92:	460f      	mov	r7, r1
 8019d94:	4605      	mov	r5, r0
 8019d96:	f7fd f963 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019d9a:	4604      	mov	r4, r0
 8019d9c:	2202      	movs	r2, #2
 8019d9e:	1d39      	adds	r1, r7, #4
 8019da0:	4628      	mov	r0, r5
 8019da2:	f7fd f95d 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019da6:	4020      	ands	r0, r4
 8019da8:	2202      	movs	r2, #2
 8019daa:	1db9      	adds	r1, r7, #6
 8019dac:	b2c4      	uxtb	r4, r0
 8019dae:	4628      	mov	r0, r5
 8019db0:	f7fd f956 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019db4:	7a39      	ldrb	r1, [r7, #8]
 8019db6:	4004      	ands	r4, r0
 8019db8:	4628      	mov	r0, r5
 8019dba:	f7f7 fc57 	bl	801166c <ucdr_serialize_bool>
 8019dbe:	7a3b      	ldrb	r3, [r7, #8]
 8019dc0:	ea00 0804 	and.w	r8, r0, r4
 8019dc4:	b913      	cbnz	r3, 8019dcc <uxr_serialize_AGENT_Representation+0x40>
 8019dc6:	4640      	mov	r0, r8
 8019dc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019dcc:	68f9      	ldr	r1, [r7, #12]
 8019dce:	4628      	mov	r0, r5
 8019dd0:	f7f7 fe90 	bl	8011af4 <ucdr_serialize_uint32_t>
 8019dd4:	68fb      	ldr	r3, [r7, #12]
 8019dd6:	b303      	cbz	r3, 8019e1a <uxr_serialize_AGENT_Representation+0x8e>
 8019dd8:	b1d0      	cbz	r0, 8019e10 <uxr_serialize_AGENT_Representation+0x84>
 8019dda:	463e      	mov	r6, r7
 8019ddc:	f04f 0900 	mov.w	r9, #0
 8019de0:	e000      	b.n	8019de4 <uxr_serialize_AGENT_Representation+0x58>
 8019de2:	b1ac      	cbz	r4, 8019e10 <uxr_serialize_AGENT_Representation+0x84>
 8019de4:	6931      	ldr	r1, [r6, #16]
 8019de6:	4628      	mov	r0, r5
 8019de8:	f004 f872 	bl	801ded0 <ucdr_serialize_string>
 8019dec:	6971      	ldr	r1, [r6, #20]
 8019dee:	4604      	mov	r4, r0
 8019df0:	4628      	mov	r0, r5
 8019df2:	f004 f86d 	bl	801ded0 <ucdr_serialize_string>
 8019df6:	f109 0901 	add.w	r9, r9, #1
 8019dfa:	68fb      	ldr	r3, [r7, #12]
 8019dfc:	4004      	ands	r4, r0
 8019dfe:	3608      	adds	r6, #8
 8019e00:	4599      	cmp	r9, r3
 8019e02:	b2e4      	uxtb	r4, r4
 8019e04:	d3ed      	bcc.n	8019de2 <uxr_serialize_AGENT_Representation+0x56>
 8019e06:	ea08 0804 	and.w	r8, r8, r4
 8019e0a:	4640      	mov	r0, r8
 8019e0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e10:	f04f 0800 	mov.w	r8, #0
 8019e14:	4640      	mov	r0, r8
 8019e16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e1a:	ea08 0800 	and.w	r8, r8, r0
 8019e1e:	e7d2      	b.n	8019dc6 <uxr_serialize_AGENT_Representation+0x3a>

08019e20 <uxr_serialize_DATAWRITER_Representation>:
 8019e20:	b570      	push	{r4, r5, r6, lr}
 8019e22:	460d      	mov	r5, r1
 8019e24:	7809      	ldrb	r1, [r1, #0]
 8019e26:	4606      	mov	r6, r0
 8019e28:	f7f7 fc4e 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019e2c:	4604      	mov	r4, r0
 8019e2e:	b130      	cbz	r0, 8019e3e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8019e30:	782b      	ldrb	r3, [r5, #0]
 8019e32:	2b02      	cmp	r3, #2
 8019e34:	d00c      	beq.n	8019e50 <uxr_serialize_DATAWRITER_Representation+0x30>
 8019e36:	2b03      	cmp	r3, #3
 8019e38:	d010      	beq.n	8019e5c <uxr_serialize_DATAWRITER_Representation+0x3c>
 8019e3a:	2b01      	cmp	r3, #1
 8019e3c:	d008      	beq.n	8019e50 <uxr_serialize_DATAWRITER_Representation+0x30>
 8019e3e:	2202      	movs	r2, #2
 8019e40:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8019e44:	4630      	mov	r0, r6
 8019e46:	f7fd f90b 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019e4a:	4020      	ands	r0, r4
 8019e4c:	b2c0      	uxtb	r0, r0
 8019e4e:	bd70      	pop	{r4, r5, r6, pc}
 8019e50:	6869      	ldr	r1, [r5, #4]
 8019e52:	4630      	mov	r0, r6
 8019e54:	f004 f83c 	bl	801ded0 <ucdr_serialize_string>
 8019e58:	4604      	mov	r4, r0
 8019e5a:	e7f0      	b.n	8019e3e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8019e5c:	4629      	mov	r1, r5
 8019e5e:	4630      	mov	r0, r6
 8019e60:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8019e64:	3104      	adds	r1, #4
 8019e66:	f7f8 ffa7 	bl	8012db8 <ucdr_serialize_sequence_uint8_t>
 8019e6a:	4604      	mov	r4, r0
 8019e6c:	e7e7      	b.n	8019e3e <uxr_serialize_DATAWRITER_Representation+0x1e>
 8019e6e:	bf00      	nop

08019e70 <uxr_serialize_ObjectVariant.part.0>:
 8019e70:	b570      	push	{r4, r5, r6, lr}
 8019e72:	780b      	ldrb	r3, [r1, #0]
 8019e74:	460c      	mov	r4, r1
 8019e76:	4605      	mov	r5, r0
 8019e78:	3b01      	subs	r3, #1
 8019e7a:	2b0d      	cmp	r3, #13
 8019e7c:	d854      	bhi.n	8019f28 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8019e7e:	e8df f003 	tbb	[pc, r3]
 8019e82:	0730      	.short	0x0730
 8019e84:	07071b1b 	.word	0x07071b1b
 8019e88:	0c530707 	.word	0x0c530707
 8019e8c:	494e0c0c 	.word	0x494e0c0c
 8019e90:	3104      	adds	r1, #4
 8019e92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019e96:	f7ff bfc3 	b.w	8019e20 <uxr_serialize_DATAWRITER_Representation>
 8019e9a:	7909      	ldrb	r1, [r1, #4]
 8019e9c:	f7f7 fc14 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019ea0:	b1e8      	cbz	r0, 8019ede <uxr_serialize_ObjectVariant.part.0+0x6e>
 8019ea2:	7923      	ldrb	r3, [r4, #4]
 8019ea4:	2b01      	cmp	r3, #1
 8019ea6:	d001      	beq.n	8019eac <uxr_serialize_ObjectVariant.part.0+0x3c>
 8019ea8:	2b02      	cmp	r3, #2
 8019eaa:	d13d      	bne.n	8019f28 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8019eac:	68a1      	ldr	r1, [r4, #8]
 8019eae:	4628      	mov	r0, r5
 8019eb0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019eb4:	f004 b80c 	b.w	801ded0 <ucdr_serialize_string>
 8019eb8:	7909      	ldrb	r1, [r1, #4]
 8019eba:	f7f7 fc05 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019ebe:	4606      	mov	r6, r0
 8019ec0:	b120      	cbz	r0, 8019ecc <uxr_serialize_ObjectVariant.part.0+0x5c>
 8019ec2:	7923      	ldrb	r3, [r4, #4]
 8019ec4:	2b02      	cmp	r3, #2
 8019ec6:	d039      	beq.n	8019f3c <uxr_serialize_ObjectVariant.part.0+0xcc>
 8019ec8:	2b03      	cmp	r3, #3
 8019eca:	d02f      	beq.n	8019f2c <uxr_serialize_ObjectVariant.part.0+0xbc>
 8019ecc:	2202      	movs	r2, #2
 8019ece:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8019ed2:	4628      	mov	r0, r5
 8019ed4:	f7fd f8c4 	bl	8017060 <ucdr_serialize_array_uint8_t>
 8019ed8:	4030      	ands	r0, r6
 8019eda:	b2c0      	uxtb	r0, r0
 8019edc:	bd70      	pop	{r4, r5, r6, pc}
 8019ede:	2000      	movs	r0, #0
 8019ee0:	bd70      	pop	{r4, r5, r6, pc}
 8019ee2:	7909      	ldrb	r1, [r1, #4]
 8019ee4:	f7f7 fbf0 	bl	80116c8 <ucdr_serialize_uint8_t>
 8019ee8:	4606      	mov	r6, r0
 8019eea:	b158      	cbz	r0, 8019f04 <uxr_serialize_ObjectVariant.part.0+0x94>
 8019eec:	7923      	ldrb	r3, [r4, #4]
 8019eee:	2b02      	cmp	r3, #2
 8019ef0:	d003      	beq.n	8019efa <uxr_serialize_ObjectVariant.part.0+0x8a>
 8019ef2:	2b03      	cmp	r3, #3
 8019ef4:	d028      	beq.n	8019f48 <uxr_serialize_ObjectVariant.part.0+0xd8>
 8019ef6:	2b01      	cmp	r3, #1
 8019ef8:	d104      	bne.n	8019f04 <uxr_serialize_ObjectVariant.part.0+0x94>
 8019efa:	68a1      	ldr	r1, [r4, #8]
 8019efc:	4628      	mov	r0, r5
 8019efe:	f003 ffe7 	bl	801ded0 <ucdr_serialize_string>
 8019f02:	4606      	mov	r6, r0
 8019f04:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	; 0x20c
 8019f08:	4628      	mov	r0, r5
 8019f0a:	f7f8 f919 	bl	8012140 <ucdr_serialize_int16_t>
 8019f0e:	4030      	ands	r0, r6
 8019f10:	b2c0      	uxtb	r0, r0
 8019f12:	bd70      	pop	{r4, r5, r6, pc}
 8019f14:	3104      	adds	r1, #4
 8019f16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019f1a:	f7ff be7b 	b.w	8019c14 <uxr_serialize_CLIENT_Representation>
 8019f1e:	3104      	adds	r1, #4
 8019f20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019f24:	f7ff bf32 	b.w	8019d8c <uxr_serialize_AGENT_Representation>
 8019f28:	2001      	movs	r0, #1
 8019f2a:	bd70      	pop	{r4, r5, r6, pc}
 8019f2c:	68a2      	ldr	r2, [r4, #8]
 8019f2e:	f104 010c 	add.w	r1, r4, #12
 8019f32:	4628      	mov	r0, r5
 8019f34:	f7f8 ff40 	bl	8012db8 <ucdr_serialize_sequence_uint8_t>
 8019f38:	4606      	mov	r6, r0
 8019f3a:	e7c7      	b.n	8019ecc <uxr_serialize_ObjectVariant.part.0+0x5c>
 8019f3c:	68a1      	ldr	r1, [r4, #8]
 8019f3e:	4628      	mov	r0, r5
 8019f40:	f003 ffc6 	bl	801ded0 <ucdr_serialize_string>
 8019f44:	4606      	mov	r6, r0
 8019f46:	e7c1      	b.n	8019ecc <uxr_serialize_ObjectVariant.part.0+0x5c>
 8019f48:	68a2      	ldr	r2, [r4, #8]
 8019f4a:	f104 010c 	add.w	r1, r4, #12
 8019f4e:	4628      	mov	r0, r5
 8019f50:	f7f8 ff32 	bl	8012db8 <ucdr_serialize_sequence_uint8_t>
 8019f54:	4606      	mov	r6, r0
 8019f56:	e7d5      	b.n	8019f04 <uxr_serialize_ObjectVariant.part.0+0x94>

08019f58 <uxr_deserialize_DATAWRITER_Representation>:
 8019f58:	b570      	push	{r4, r5, r6, lr}
 8019f5a:	4606      	mov	r6, r0
 8019f5c:	460d      	mov	r5, r1
 8019f5e:	f7f7 fbc9 	bl	80116f4 <ucdr_deserialize_uint8_t>
 8019f62:	4604      	mov	r4, r0
 8019f64:	b130      	cbz	r0, 8019f74 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8019f66:	782b      	ldrb	r3, [r5, #0]
 8019f68:	2b02      	cmp	r3, #2
 8019f6a:	d00c      	beq.n	8019f86 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8019f6c:	2b03      	cmp	r3, #3
 8019f6e:	d012      	beq.n	8019f96 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8019f70:	2b01      	cmp	r3, #1
 8019f72:	d008      	beq.n	8019f86 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8019f74:	2202      	movs	r2, #2
 8019f76:	f505 7102 	add.w	r1, r5, #520	; 0x208
 8019f7a:	4630      	mov	r0, r6
 8019f7c:	f7fd f8d4 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 8019f80:	4020      	ands	r0, r4
 8019f82:	b2c0      	uxtb	r0, r0
 8019f84:	bd70      	pop	{r4, r5, r6, pc}
 8019f86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8019f8a:	6869      	ldr	r1, [r5, #4]
 8019f8c:	4630      	mov	r0, r6
 8019f8e:	f003 ffaf 	bl	801def0 <ucdr_deserialize_string>
 8019f92:	4604      	mov	r4, r0
 8019f94:	e7ee      	b.n	8019f74 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8019f96:	1d2b      	adds	r3, r5, #4
 8019f98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8019f9c:	f105 0108 	add.w	r1, r5, #8
 8019fa0:	4630      	mov	r0, r6
 8019fa2:	f7f8 ff1b 	bl	8012ddc <ucdr_deserialize_sequence_uint8_t>
 8019fa6:	4604      	mov	r4, r0
 8019fa8:	e7e4      	b.n	8019f74 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8019faa:	bf00      	nop

08019fac <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8019fac:	b570      	push	{r4, r5, r6, lr}
 8019fae:	460d      	mov	r5, r1
 8019fb0:	7809      	ldrb	r1, [r1, #0]
 8019fb2:	4606      	mov	r6, r0
 8019fb4:	f7f7 fb5a 	bl	801166c <ucdr_serialize_bool>
 8019fb8:	782b      	ldrb	r3, [r5, #0]
 8019fba:	4604      	mov	r4, r0
 8019fbc:	b94b      	cbnz	r3, 8019fd2 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8019fbe:	7a29      	ldrb	r1, [r5, #8]
 8019fc0:	4630      	mov	r0, r6
 8019fc2:	f7f7 fb53 	bl	801166c <ucdr_serialize_bool>
 8019fc6:	7a2b      	ldrb	r3, [r5, #8]
 8019fc8:	4004      	ands	r4, r0
 8019fca:	b2e4      	uxtb	r4, r4
 8019fcc:	b943      	cbnz	r3, 8019fe0 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8019fce:	4620      	mov	r0, r4
 8019fd0:	bd70      	pop	{r4, r5, r6, pc}
 8019fd2:	6869      	ldr	r1, [r5, #4]
 8019fd4:	4630      	mov	r0, r6
 8019fd6:	f003 ff7b 	bl	801ded0 <ucdr_serialize_string>
 8019fda:	4004      	ands	r4, r0
 8019fdc:	b2e4      	uxtb	r4, r4
 8019fde:	e7ee      	b.n	8019fbe <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8019fe0:	68e9      	ldr	r1, [r5, #12]
 8019fe2:	4630      	mov	r0, r6
 8019fe4:	f003 ff74 	bl	801ded0 <ucdr_serialize_string>
 8019fe8:	4004      	ands	r4, r0
 8019fea:	4620      	mov	r0, r4
 8019fec:	bd70      	pop	{r4, r5, r6, pc}
 8019fee:	bf00      	nop

08019ff0 <uxr_serialize_OBJK_Topic_Binary>:
 8019ff0:	b570      	push	{r4, r5, r6, lr}
 8019ff2:	460d      	mov	r5, r1
 8019ff4:	4606      	mov	r6, r0
 8019ff6:	6809      	ldr	r1, [r1, #0]
 8019ff8:	f003 ff6a 	bl	801ded0 <ucdr_serialize_string>
 8019ffc:	4604      	mov	r4, r0
 8019ffe:	7929      	ldrb	r1, [r5, #4]
 801a000:	4630      	mov	r0, r6
 801a002:	f7f7 fb33 	bl	801166c <ucdr_serialize_bool>
 801a006:	792b      	ldrb	r3, [r5, #4]
 801a008:	4004      	ands	r4, r0
 801a00a:	b2e4      	uxtb	r4, r4
 801a00c:	b943      	cbnz	r3, 801a020 <uxr_serialize_OBJK_Topic_Binary+0x30>
 801a00e:	7b29      	ldrb	r1, [r5, #12]
 801a010:	4630      	mov	r0, r6
 801a012:	f7f7 fb2b 	bl	801166c <ucdr_serialize_bool>
 801a016:	7b2b      	ldrb	r3, [r5, #12]
 801a018:	4004      	ands	r4, r0
 801a01a:	b93b      	cbnz	r3, 801a02c <uxr_serialize_OBJK_Topic_Binary+0x3c>
 801a01c:	4620      	mov	r0, r4
 801a01e:	bd70      	pop	{r4, r5, r6, pc}
 801a020:	68a9      	ldr	r1, [r5, #8]
 801a022:	4630      	mov	r0, r6
 801a024:	f003 ff54 	bl	801ded0 <ucdr_serialize_string>
 801a028:	4004      	ands	r4, r0
 801a02a:	e7f0      	b.n	801a00e <uxr_serialize_OBJK_Topic_Binary+0x1e>
 801a02c:	6929      	ldr	r1, [r5, #16]
 801a02e:	4630      	mov	r0, r6
 801a030:	f003 ff4e 	bl	801ded0 <ucdr_serialize_string>
 801a034:	4004      	ands	r4, r0
 801a036:	b2e4      	uxtb	r4, r4
 801a038:	4620      	mov	r0, r4
 801a03a:	bd70      	pop	{r4, r5, r6, pc}

0801a03c <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 801a03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a040:	460c      	mov	r4, r1
 801a042:	7809      	ldrb	r1, [r1, #0]
 801a044:	4606      	mov	r6, r0
 801a046:	f7f7 fb11 	bl	801166c <ucdr_serialize_bool>
 801a04a:	7823      	ldrb	r3, [r4, #0]
 801a04c:	4605      	mov	r5, r0
 801a04e:	b96b      	cbnz	r3, 801a06c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 801a050:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 801a054:	4630      	mov	r0, r6
 801a056:	f7f7 fb09 	bl	801166c <ucdr_serialize_bool>
 801a05a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 801a05e:	4005      	ands	r5, r0
 801a060:	b2ed      	uxtb	r5, r5
 801a062:	2b00      	cmp	r3, #0
 801a064:	d169      	bne.n	801a13a <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 801a066:	4628      	mov	r0, r5
 801a068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a06c:	6861      	ldr	r1, [r4, #4]
 801a06e:	4630      	mov	r0, r6
 801a070:	f7f7 fd40 	bl	8011af4 <ucdr_serialize_uint32_t>
 801a074:	6863      	ldr	r3, [r4, #4]
 801a076:	2b00      	cmp	r3, #0
 801a078:	d06b      	beq.n	801a152 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 801a07a:	2800      	cmp	r0, #0
 801a07c:	d067      	beq.n	801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a07e:	68a1      	ldr	r1, [r4, #8]
 801a080:	4630      	mov	r0, r6
 801a082:	f003 ff25 	bl	801ded0 <ucdr_serialize_string>
 801a086:	6863      	ldr	r3, [r4, #4]
 801a088:	2b01      	cmp	r3, #1
 801a08a:	d953      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a08c:	2800      	cmp	r0, #0
 801a08e:	d05e      	beq.n	801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a090:	68e1      	ldr	r1, [r4, #12]
 801a092:	4630      	mov	r0, r6
 801a094:	f003 ff1c 	bl	801ded0 <ucdr_serialize_string>
 801a098:	6863      	ldr	r3, [r4, #4]
 801a09a:	2b02      	cmp	r3, #2
 801a09c:	d94a      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a09e:	2800      	cmp	r0, #0
 801a0a0:	d055      	beq.n	801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a0a2:	6921      	ldr	r1, [r4, #16]
 801a0a4:	4630      	mov	r0, r6
 801a0a6:	f003 ff13 	bl	801ded0 <ucdr_serialize_string>
 801a0aa:	6863      	ldr	r3, [r4, #4]
 801a0ac:	2b03      	cmp	r3, #3
 801a0ae:	d941      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a0b0:	2800      	cmp	r0, #0
 801a0b2:	d04c      	beq.n	801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a0b4:	6961      	ldr	r1, [r4, #20]
 801a0b6:	4630      	mov	r0, r6
 801a0b8:	f003 ff0a 	bl	801ded0 <ucdr_serialize_string>
 801a0bc:	6863      	ldr	r3, [r4, #4]
 801a0be:	2b04      	cmp	r3, #4
 801a0c0:	d938      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a0c2:	2800      	cmp	r0, #0
 801a0c4:	d043      	beq.n	801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a0c6:	69a1      	ldr	r1, [r4, #24]
 801a0c8:	4630      	mov	r0, r6
 801a0ca:	f003 ff01 	bl	801ded0 <ucdr_serialize_string>
 801a0ce:	6863      	ldr	r3, [r4, #4]
 801a0d0:	2b05      	cmp	r3, #5
 801a0d2:	d92f      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a0d4:	2800      	cmp	r0, #0
 801a0d6:	d03a      	beq.n	801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a0d8:	69e1      	ldr	r1, [r4, #28]
 801a0da:	4630      	mov	r0, r6
 801a0dc:	f003 fef8 	bl	801ded0 <ucdr_serialize_string>
 801a0e0:	6863      	ldr	r3, [r4, #4]
 801a0e2:	2b06      	cmp	r3, #6
 801a0e4:	d926      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a0e6:	b390      	cbz	r0, 801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a0e8:	6a21      	ldr	r1, [r4, #32]
 801a0ea:	4630      	mov	r0, r6
 801a0ec:	f003 fef0 	bl	801ded0 <ucdr_serialize_string>
 801a0f0:	6863      	ldr	r3, [r4, #4]
 801a0f2:	2b07      	cmp	r3, #7
 801a0f4:	d91e      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a0f6:	b350      	cbz	r0, 801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a0f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801a0fa:	4630      	mov	r0, r6
 801a0fc:	f003 fee8 	bl	801ded0 <ucdr_serialize_string>
 801a100:	6863      	ldr	r3, [r4, #4]
 801a102:	2b08      	cmp	r3, #8
 801a104:	d916      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a106:	b310      	cbz	r0, 801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a108:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 801a10a:	4630      	mov	r0, r6
 801a10c:	f003 fee0 	bl	801ded0 <ucdr_serialize_string>
 801a110:	6863      	ldr	r3, [r4, #4]
 801a112:	2b09      	cmp	r3, #9
 801a114:	d90e      	bls.n	801a134 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a116:	b1d0      	cbz	r0, 801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a118:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 801a11c:	2709      	movs	r7, #9
 801a11e:	e000      	b.n	801a122 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 801a120:	b1a8      	cbz	r0, 801a14e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a122:	f858 1b04 	ldr.w	r1, [r8], #4
 801a126:	4630      	mov	r0, r6
 801a128:	f003 fed2 	bl	801ded0 <ucdr_serialize_string>
 801a12c:	3701      	adds	r7, #1
 801a12e:	6862      	ldr	r2, [r4, #4]
 801a130:	4297      	cmp	r7, r2
 801a132:	d3f5      	bcc.n	801a120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 801a134:	4005      	ands	r5, r0
 801a136:	b2ed      	uxtb	r5, r5
 801a138:	e78a      	b.n	801a050 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 801a13a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801a13c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801a140:	4630      	mov	r0, r6
 801a142:	f7f8 fe39 	bl	8012db8 <ucdr_serialize_sequence_uint8_t>
 801a146:	4005      	ands	r5, r0
 801a148:	4628      	mov	r0, r5
 801a14a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a14e:	2500      	movs	r5, #0
 801a150:	e77e      	b.n	801a050 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 801a152:	4028      	ands	r0, r5
 801a154:	b2c5      	uxtb	r5, r0
 801a156:	e77b      	b.n	801a050 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

0801a158 <uxr_serialize_OBJK_Publisher_Binary>:
 801a158:	b570      	push	{r4, r5, r6, lr}
 801a15a:	460d      	mov	r5, r1
 801a15c:	7809      	ldrb	r1, [r1, #0]
 801a15e:	4606      	mov	r6, r0
 801a160:	f7f7 fa84 	bl	801166c <ucdr_serialize_bool>
 801a164:	782b      	ldrb	r3, [r5, #0]
 801a166:	4604      	mov	r4, r0
 801a168:	b94b      	cbnz	r3, 801a17e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801a16a:	7a29      	ldrb	r1, [r5, #8]
 801a16c:	4630      	mov	r0, r6
 801a16e:	f7f7 fa7d 	bl	801166c <ucdr_serialize_bool>
 801a172:	7a2b      	ldrb	r3, [r5, #8]
 801a174:	4004      	ands	r4, r0
 801a176:	b2e4      	uxtb	r4, r4
 801a178:	b943      	cbnz	r3, 801a18c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801a17a:	4620      	mov	r0, r4
 801a17c:	bd70      	pop	{r4, r5, r6, pc}
 801a17e:	6869      	ldr	r1, [r5, #4]
 801a180:	4630      	mov	r0, r6
 801a182:	f003 fea5 	bl	801ded0 <ucdr_serialize_string>
 801a186:	4004      	ands	r4, r0
 801a188:	b2e4      	uxtb	r4, r4
 801a18a:	e7ee      	b.n	801a16a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 801a18c:	f105 010c 	add.w	r1, r5, #12
 801a190:	4630      	mov	r0, r6
 801a192:	f7ff ff53 	bl	801a03c <uxr_serialize_OBJK_Publisher_Binary_Qos>
 801a196:	4004      	ands	r4, r0
 801a198:	4620      	mov	r0, r4
 801a19a:	bd70      	pop	{r4, r5, r6, pc}

0801a19c <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 801a19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a1a0:	460c      	mov	r4, r1
 801a1a2:	7809      	ldrb	r1, [r1, #0]
 801a1a4:	4606      	mov	r6, r0
 801a1a6:	f7f7 fa61 	bl	801166c <ucdr_serialize_bool>
 801a1aa:	7823      	ldrb	r3, [r4, #0]
 801a1ac:	4605      	mov	r5, r0
 801a1ae:	b96b      	cbnz	r3, 801a1cc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 801a1b0:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 801a1b4:	4630      	mov	r0, r6
 801a1b6:	f7f7 fa59 	bl	801166c <ucdr_serialize_bool>
 801a1ba:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 801a1be:	4005      	ands	r5, r0
 801a1c0:	b2ed      	uxtb	r5, r5
 801a1c2:	2b00      	cmp	r3, #0
 801a1c4:	d169      	bne.n	801a29a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 801a1c6:	4628      	mov	r0, r5
 801a1c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a1cc:	6861      	ldr	r1, [r4, #4]
 801a1ce:	4630      	mov	r0, r6
 801a1d0:	f7f7 fc90 	bl	8011af4 <ucdr_serialize_uint32_t>
 801a1d4:	6863      	ldr	r3, [r4, #4]
 801a1d6:	2b00      	cmp	r3, #0
 801a1d8:	d06b      	beq.n	801a2b2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 801a1da:	2800      	cmp	r0, #0
 801a1dc:	d067      	beq.n	801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a1de:	68a1      	ldr	r1, [r4, #8]
 801a1e0:	4630      	mov	r0, r6
 801a1e2:	f003 fe75 	bl	801ded0 <ucdr_serialize_string>
 801a1e6:	6863      	ldr	r3, [r4, #4]
 801a1e8:	2b01      	cmp	r3, #1
 801a1ea:	d953      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a1ec:	2800      	cmp	r0, #0
 801a1ee:	d05e      	beq.n	801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a1f0:	68e1      	ldr	r1, [r4, #12]
 801a1f2:	4630      	mov	r0, r6
 801a1f4:	f003 fe6c 	bl	801ded0 <ucdr_serialize_string>
 801a1f8:	6863      	ldr	r3, [r4, #4]
 801a1fa:	2b02      	cmp	r3, #2
 801a1fc:	d94a      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a1fe:	2800      	cmp	r0, #0
 801a200:	d055      	beq.n	801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a202:	6921      	ldr	r1, [r4, #16]
 801a204:	4630      	mov	r0, r6
 801a206:	f003 fe63 	bl	801ded0 <ucdr_serialize_string>
 801a20a:	6863      	ldr	r3, [r4, #4]
 801a20c:	2b03      	cmp	r3, #3
 801a20e:	d941      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a210:	2800      	cmp	r0, #0
 801a212:	d04c      	beq.n	801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a214:	6961      	ldr	r1, [r4, #20]
 801a216:	4630      	mov	r0, r6
 801a218:	f003 fe5a 	bl	801ded0 <ucdr_serialize_string>
 801a21c:	6863      	ldr	r3, [r4, #4]
 801a21e:	2b04      	cmp	r3, #4
 801a220:	d938      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a222:	2800      	cmp	r0, #0
 801a224:	d043      	beq.n	801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a226:	69a1      	ldr	r1, [r4, #24]
 801a228:	4630      	mov	r0, r6
 801a22a:	f003 fe51 	bl	801ded0 <ucdr_serialize_string>
 801a22e:	6863      	ldr	r3, [r4, #4]
 801a230:	2b05      	cmp	r3, #5
 801a232:	d92f      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a234:	2800      	cmp	r0, #0
 801a236:	d03a      	beq.n	801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a238:	69e1      	ldr	r1, [r4, #28]
 801a23a:	4630      	mov	r0, r6
 801a23c:	f003 fe48 	bl	801ded0 <ucdr_serialize_string>
 801a240:	6863      	ldr	r3, [r4, #4]
 801a242:	2b06      	cmp	r3, #6
 801a244:	d926      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a246:	b390      	cbz	r0, 801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a248:	6a21      	ldr	r1, [r4, #32]
 801a24a:	4630      	mov	r0, r6
 801a24c:	f003 fe40 	bl	801ded0 <ucdr_serialize_string>
 801a250:	6863      	ldr	r3, [r4, #4]
 801a252:	2b07      	cmp	r3, #7
 801a254:	d91e      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a256:	b350      	cbz	r0, 801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a258:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801a25a:	4630      	mov	r0, r6
 801a25c:	f003 fe38 	bl	801ded0 <ucdr_serialize_string>
 801a260:	6863      	ldr	r3, [r4, #4]
 801a262:	2b08      	cmp	r3, #8
 801a264:	d916      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a266:	b310      	cbz	r0, 801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a268:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 801a26a:	4630      	mov	r0, r6
 801a26c:	f003 fe30 	bl	801ded0 <ucdr_serialize_string>
 801a270:	6863      	ldr	r3, [r4, #4]
 801a272:	2b09      	cmp	r3, #9
 801a274:	d90e      	bls.n	801a294 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a276:	b1d0      	cbz	r0, 801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a278:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 801a27c:	2709      	movs	r7, #9
 801a27e:	e000      	b.n	801a282 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 801a280:	b1a8      	cbz	r0, 801a2ae <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a282:	f858 1b04 	ldr.w	r1, [r8], #4
 801a286:	4630      	mov	r0, r6
 801a288:	f003 fe22 	bl	801ded0 <ucdr_serialize_string>
 801a28c:	3701      	adds	r7, #1
 801a28e:	6862      	ldr	r2, [r4, #4]
 801a290:	4297      	cmp	r7, r2
 801a292:	d3f5      	bcc.n	801a280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 801a294:	4005      	ands	r5, r0
 801a296:	b2ed      	uxtb	r5, r5
 801a298:	e78a      	b.n	801a1b0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801a29a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801a29c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801a2a0:	4630      	mov	r0, r6
 801a2a2:	f7f8 fd89 	bl	8012db8 <ucdr_serialize_sequence_uint8_t>
 801a2a6:	4005      	ands	r5, r0
 801a2a8:	4628      	mov	r0, r5
 801a2aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a2ae:	2500      	movs	r5, #0
 801a2b0:	e77e      	b.n	801a1b0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801a2b2:	4028      	ands	r0, r5
 801a2b4:	b2c5      	uxtb	r5, r0
 801a2b6:	e77b      	b.n	801a1b0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

0801a2b8 <uxr_serialize_OBJK_Subscriber_Binary>:
 801a2b8:	b570      	push	{r4, r5, r6, lr}
 801a2ba:	460d      	mov	r5, r1
 801a2bc:	7809      	ldrb	r1, [r1, #0]
 801a2be:	4606      	mov	r6, r0
 801a2c0:	f7f7 f9d4 	bl	801166c <ucdr_serialize_bool>
 801a2c4:	782b      	ldrb	r3, [r5, #0]
 801a2c6:	4604      	mov	r4, r0
 801a2c8:	b94b      	cbnz	r3, 801a2de <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801a2ca:	7a29      	ldrb	r1, [r5, #8]
 801a2cc:	4630      	mov	r0, r6
 801a2ce:	f7f7 f9cd 	bl	801166c <ucdr_serialize_bool>
 801a2d2:	7a2b      	ldrb	r3, [r5, #8]
 801a2d4:	4004      	ands	r4, r0
 801a2d6:	b2e4      	uxtb	r4, r4
 801a2d8:	b943      	cbnz	r3, 801a2ec <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 801a2da:	4620      	mov	r0, r4
 801a2dc:	bd70      	pop	{r4, r5, r6, pc}
 801a2de:	6869      	ldr	r1, [r5, #4]
 801a2e0:	4630      	mov	r0, r6
 801a2e2:	f003 fdf5 	bl	801ded0 <ucdr_serialize_string>
 801a2e6:	4004      	ands	r4, r0
 801a2e8:	b2e4      	uxtb	r4, r4
 801a2ea:	e7ee      	b.n	801a2ca <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 801a2ec:	f105 010c 	add.w	r1, r5, #12
 801a2f0:	4630      	mov	r0, r6
 801a2f2:	f7ff ff53 	bl	801a19c <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 801a2f6:	4004      	ands	r4, r0
 801a2f8:	4620      	mov	r0, r4
 801a2fa:	bd70      	pop	{r4, r5, r6, pc}

0801a2fc <uxr_serialize_OBJK_Endpoint_QosBinary>:
 801a2fc:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 801a300:	4688      	mov	r8, r1
 801a302:	4681      	mov	r9, r0
 801a304:	8809      	ldrh	r1, [r1, #0]
 801a306:	f7f7 fa0b 	bl	8011720 <ucdr_serialize_uint16_t>
 801a30a:	4606      	mov	r6, r0
 801a30c:	f898 1002 	ldrb.w	r1, [r8, #2]
 801a310:	4648      	mov	r0, r9
 801a312:	f7f7 f9ab 	bl	801166c <ucdr_serialize_bool>
 801a316:	f898 3002 	ldrb.w	r3, [r8, #2]
 801a31a:	4006      	ands	r6, r0
 801a31c:	b2f5      	uxtb	r5, r6
 801a31e:	b9eb      	cbnz	r3, 801a35c <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 801a320:	f898 1006 	ldrb.w	r1, [r8, #6]
 801a324:	4648      	mov	r0, r9
 801a326:	f7f7 f9a1 	bl	801166c <ucdr_serialize_bool>
 801a32a:	f898 3006 	ldrb.w	r3, [r8, #6]
 801a32e:	4005      	ands	r5, r0
 801a330:	bb7b      	cbnz	r3, 801a392 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 801a332:	f898 100c 	ldrb.w	r1, [r8, #12]
 801a336:	4648      	mov	r0, r9
 801a338:	f7f7 f998 	bl	801166c <ucdr_serialize_bool>
 801a33c:	f898 300c 	ldrb.w	r3, [r8, #12]
 801a340:	4005      	ands	r5, r0
 801a342:	b9f3      	cbnz	r3, 801a382 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 801a344:	f898 1014 	ldrb.w	r1, [r8, #20]
 801a348:	4648      	mov	r0, r9
 801a34a:	f7f7 f98f 	bl	801166c <ucdr_serialize_bool>
 801a34e:	f898 3014 	ldrb.w	r3, [r8, #20]
 801a352:	4005      	ands	r5, r0
 801a354:	b94b      	cbnz	r3, 801a36a <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 801a356:	4628      	mov	r0, r5
 801a358:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 801a35c:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 801a360:	4648      	mov	r0, r9
 801a362:	f7f7 f9dd 	bl	8011720 <ucdr_serialize_uint16_t>
 801a366:	4005      	ands	r5, r0
 801a368:	e7da      	b.n	801a320 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 801a36a:	f8d8 2018 	ldr.w	r2, [r8, #24]
 801a36e:	f108 011c 	add.w	r1, r8, #28
 801a372:	4648      	mov	r0, r9
 801a374:	f7f8 fd20 	bl	8012db8 <ucdr_serialize_sequence_uint8_t>
 801a378:	4028      	ands	r0, r5
 801a37a:	b2c5      	uxtb	r5, r0
 801a37c:	4628      	mov	r0, r5
 801a37e:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 801a382:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801a386:	4648      	mov	r0, r9
 801a388:	f7f7 fbb4 	bl	8011af4 <ucdr_serialize_uint32_t>
 801a38c:	4028      	ands	r0, r5
 801a38e:	b2c5      	uxtb	r5, r0
 801a390:	e7d8      	b.n	801a344 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 801a392:	f8d8 1008 	ldr.w	r1, [r8, #8]
 801a396:	4648      	mov	r0, r9
 801a398:	f7f7 fbac 	bl	8011af4 <ucdr_serialize_uint32_t>
 801a39c:	4028      	ands	r0, r5
 801a39e:	b2c5      	uxtb	r5, r0
 801a3a0:	e7c7      	b.n	801a332 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 801a3a2:	bf00      	nop

0801a3a4 <uxr_serialize_OBJK_DataReader_Binary>:
 801a3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a3a6:	2202      	movs	r2, #2
 801a3a8:	460c      	mov	r4, r1
 801a3aa:	4606      	mov	r6, r0
 801a3ac:	f7fc fe58 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a3b0:	4605      	mov	r5, r0
 801a3b2:	78a1      	ldrb	r1, [r4, #2]
 801a3b4:	4630      	mov	r0, r6
 801a3b6:	f7f7 f959 	bl	801166c <ucdr_serialize_bool>
 801a3ba:	78a3      	ldrb	r3, [r4, #2]
 801a3bc:	4005      	ands	r5, r0
 801a3be:	b2ed      	uxtb	r5, r5
 801a3c0:	b90b      	cbnz	r3, 801a3c6 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 801a3c2:	4628      	mov	r0, r5
 801a3c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a3c6:	f104 0108 	add.w	r1, r4, #8
 801a3ca:	4630      	mov	r0, r6
 801a3cc:	f7ff ff96 	bl	801a2fc <uxr_serialize_OBJK_Endpoint_QosBinary>
 801a3d0:	4607      	mov	r7, r0
 801a3d2:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 801a3d6:	4630      	mov	r0, r6
 801a3d8:	f7f7 f948 	bl	801166c <ucdr_serialize_bool>
 801a3dc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 801a3e0:	4038      	ands	r0, r7
 801a3e2:	b2c7      	uxtb	r7, r0
 801a3e4:	b95b      	cbnz	r3, 801a3fe <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 801a3e6:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 801a3ea:	4630      	mov	r0, r6
 801a3ec:	f7f7 f93e 	bl	801166c <ucdr_serialize_bool>
 801a3f0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 801a3f4:	4007      	ands	r7, r0
 801a3f6:	b94b      	cbnz	r3, 801a40c <uxr_serialize_OBJK_DataReader_Binary+0x68>
 801a3f8:	403d      	ands	r5, r7
 801a3fa:	4628      	mov	r0, r5
 801a3fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a3fe:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 801a402:	4630      	mov	r0, r6
 801a404:	f7f7 fdcc 	bl	8011fa0 <ucdr_serialize_uint64_t>
 801a408:	4007      	ands	r7, r0
 801a40a:	e7ec      	b.n	801a3e6 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 801a40c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801a40e:	4630      	mov	r0, r6
 801a410:	f003 fd5e 	bl	801ded0 <ucdr_serialize_string>
 801a414:	4007      	ands	r7, r0
 801a416:	b2ff      	uxtb	r7, r7
 801a418:	e7ee      	b.n	801a3f8 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 801a41a:	bf00      	nop

0801a41c <uxr_serialize_OBJK_DataWriter_Binary>:
 801a41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a41e:	2202      	movs	r2, #2
 801a420:	460d      	mov	r5, r1
 801a422:	4606      	mov	r6, r0
 801a424:	f7fc fe1c 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a428:	4604      	mov	r4, r0
 801a42a:	78a9      	ldrb	r1, [r5, #2]
 801a42c:	4630      	mov	r0, r6
 801a42e:	f7f7 f91d 	bl	801166c <ucdr_serialize_bool>
 801a432:	78ab      	ldrb	r3, [r5, #2]
 801a434:	4004      	ands	r4, r0
 801a436:	b2e4      	uxtb	r4, r4
 801a438:	b90b      	cbnz	r3, 801a43e <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801a43a:	4620      	mov	r0, r4
 801a43c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a43e:	f105 0108 	add.w	r1, r5, #8
 801a442:	4630      	mov	r0, r6
 801a444:	f7ff ff5a 	bl	801a2fc <uxr_serialize_OBJK_Endpoint_QosBinary>
 801a448:	4607      	mov	r7, r0
 801a44a:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 801a44e:	4630      	mov	r0, r6
 801a450:	f7f7 f90c 	bl	801166c <ucdr_serialize_bool>
 801a454:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 801a458:	4038      	ands	r0, r7
 801a45a:	b2c7      	uxtb	r7, r0
 801a45c:	b913      	cbnz	r3, 801a464 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 801a45e:	403c      	ands	r4, r7
 801a460:	4620      	mov	r0, r4
 801a462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a464:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 801a468:	4630      	mov	r0, r6
 801a46a:	f7f7 fd99 	bl	8011fa0 <ucdr_serialize_uint64_t>
 801a46e:	4007      	ands	r7, r0
 801a470:	e7f5      	b.n	801a45e <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 801a472:	bf00      	nop

0801a474 <uxr_serialize_OBJK_Replier_Binary>:
 801a474:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 801a478:	460f      	mov	r7, r1
 801a47a:	4680      	mov	r8, r0
 801a47c:	6809      	ldr	r1, [r1, #0]
 801a47e:	f003 fd27 	bl	801ded0 <ucdr_serialize_string>
 801a482:	4605      	mov	r5, r0
 801a484:	6879      	ldr	r1, [r7, #4]
 801a486:	4640      	mov	r0, r8
 801a488:	f003 fd22 	bl	801ded0 <ucdr_serialize_string>
 801a48c:	4005      	ands	r5, r0
 801a48e:	68b9      	ldr	r1, [r7, #8]
 801a490:	4640      	mov	r0, r8
 801a492:	b2ec      	uxtb	r4, r5
 801a494:	f003 fd1c 	bl	801ded0 <ucdr_serialize_string>
 801a498:	7b39      	ldrb	r1, [r7, #12]
 801a49a:	4004      	ands	r4, r0
 801a49c:	4640      	mov	r0, r8
 801a49e:	f7f7 f8e5 	bl	801166c <ucdr_serialize_bool>
 801a4a2:	7b3b      	ldrb	r3, [r7, #12]
 801a4a4:	4004      	ands	r4, r0
 801a4a6:	b94b      	cbnz	r3, 801a4bc <uxr_serialize_OBJK_Replier_Binary+0x48>
 801a4a8:	7d39      	ldrb	r1, [r7, #20]
 801a4aa:	4640      	mov	r0, r8
 801a4ac:	f7f7 f8de 	bl	801166c <ucdr_serialize_bool>
 801a4b0:	7d3b      	ldrb	r3, [r7, #20]
 801a4b2:	4004      	ands	r4, r0
 801a4b4:	b943      	cbnz	r3, 801a4c8 <uxr_serialize_OBJK_Replier_Binary+0x54>
 801a4b6:	4620      	mov	r0, r4
 801a4b8:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 801a4bc:	6939      	ldr	r1, [r7, #16]
 801a4be:	4640      	mov	r0, r8
 801a4c0:	f003 fd06 	bl	801ded0 <ucdr_serialize_string>
 801a4c4:	4004      	ands	r4, r0
 801a4c6:	e7ef      	b.n	801a4a8 <uxr_serialize_OBJK_Replier_Binary+0x34>
 801a4c8:	69b9      	ldr	r1, [r7, #24]
 801a4ca:	4640      	mov	r0, r8
 801a4cc:	f003 fd00 	bl	801ded0 <ucdr_serialize_string>
 801a4d0:	4004      	ands	r4, r0
 801a4d2:	b2e4      	uxtb	r4, r4
 801a4d4:	4620      	mov	r0, r4
 801a4d6:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 801a4da:	bf00      	nop

0801a4dc <uxr_deserialize_ObjectVariant>:
 801a4dc:	b570      	push	{r4, r5, r6, lr}
 801a4de:	4605      	mov	r5, r0
 801a4e0:	460e      	mov	r6, r1
 801a4e2:	f7f7 f907 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801a4e6:	b168      	cbz	r0, 801a504 <uxr_deserialize_ObjectVariant+0x28>
 801a4e8:	7833      	ldrb	r3, [r6, #0]
 801a4ea:	4604      	mov	r4, r0
 801a4ec:	3b01      	subs	r3, #1
 801a4ee:	2b0d      	cmp	r3, #13
 801a4f0:	d809      	bhi.n	801a506 <uxr_deserialize_ObjectVariant+0x2a>
 801a4f2:	e8df f003 	tbb	[pc, r3]
 801a4f6:	0a41      	.short	0x0a41
 801a4f8:	0a0a2323 	.word	0x0a0a2323
 801a4fc:	10080a0a 	.word	0x10080a0a
 801a500:	565c1010 	.word	0x565c1010
 801a504:	2400      	movs	r4, #0
 801a506:	4620      	mov	r0, r4
 801a508:	bd70      	pop	{r4, r5, r6, pc}
 801a50a:	1d31      	adds	r1, r6, #4
 801a50c:	4628      	mov	r0, r5
 801a50e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a512:	f7ff bd21 	b.w	8019f58 <uxr_deserialize_DATAWRITER_Representation>
 801a516:	1d31      	adds	r1, r6, #4
 801a518:	4628      	mov	r0, r5
 801a51a:	f7f7 f8eb 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801a51e:	2800      	cmp	r0, #0
 801a520:	d0f0      	beq.n	801a504 <uxr_deserialize_ObjectVariant+0x28>
 801a522:	7933      	ldrb	r3, [r6, #4]
 801a524:	2b01      	cmp	r3, #1
 801a526:	d001      	beq.n	801a52c <uxr_deserialize_ObjectVariant+0x50>
 801a528:	2b02      	cmp	r3, #2
 801a52a:	d1ec      	bne.n	801a506 <uxr_deserialize_ObjectVariant+0x2a>
 801a52c:	68b1      	ldr	r1, [r6, #8]
 801a52e:	4628      	mov	r0, r5
 801a530:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a534:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a538:	f003 bcda 	b.w	801def0 <ucdr_deserialize_string>
 801a53c:	1d31      	adds	r1, r6, #4
 801a53e:	4628      	mov	r0, r5
 801a540:	f7f7 f8d8 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801a544:	4604      	mov	r4, r0
 801a546:	b170      	cbz	r0, 801a566 <uxr_deserialize_ObjectVariant+0x8a>
 801a548:	7933      	ldrb	r3, [r6, #4]
 801a54a:	2b02      	cmp	r3, #2
 801a54c:	d04c      	beq.n	801a5e8 <uxr_deserialize_ObjectVariant+0x10c>
 801a54e:	2b03      	cmp	r3, #3
 801a550:	d109      	bne.n	801a566 <uxr_deserialize_ObjectVariant+0x8a>
 801a552:	f106 0308 	add.w	r3, r6, #8
 801a556:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a55a:	f106 010c 	add.w	r1, r6, #12
 801a55e:	4628      	mov	r0, r5
 801a560:	f7f8 fc3c 	bl	8012ddc <ucdr_deserialize_sequence_uint8_t>
 801a564:	4604      	mov	r4, r0
 801a566:	2202      	movs	r2, #2
 801a568:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 801a56c:	4628      	mov	r0, r5
 801a56e:	f7fc fddb 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a572:	4020      	ands	r0, r4
 801a574:	b2c4      	uxtb	r4, r0
 801a576:	e7c6      	b.n	801a506 <uxr_deserialize_ObjectVariant+0x2a>
 801a578:	1d31      	adds	r1, r6, #4
 801a57a:	4628      	mov	r0, r5
 801a57c:	f7f7 f8ba 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801a580:	4604      	mov	r4, r0
 801a582:	b130      	cbz	r0, 801a592 <uxr_deserialize_ObjectVariant+0xb6>
 801a584:	7933      	ldrb	r3, [r6, #4]
 801a586:	2b02      	cmp	r3, #2
 801a588:	d036      	beq.n	801a5f8 <uxr_deserialize_ObjectVariant+0x11c>
 801a58a:	2b03      	cmp	r3, #3
 801a58c:	d03c      	beq.n	801a608 <uxr_deserialize_ObjectVariant+0x12c>
 801a58e:	2b01      	cmp	r3, #1
 801a590:	d032      	beq.n	801a5f8 <uxr_deserialize_ObjectVariant+0x11c>
 801a592:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 801a596:	4628      	mov	r0, r5
 801a598:	f7f7 fe52 	bl	8012240 <ucdr_deserialize_int16_t>
 801a59c:	4020      	ands	r0, r4
 801a59e:	b2c4      	uxtb	r4, r0
 801a5a0:	e7b1      	b.n	801a506 <uxr_deserialize_ObjectVariant+0x2a>
 801a5a2:	1d31      	adds	r1, r6, #4
 801a5a4:	4628      	mov	r0, r5
 801a5a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a5aa:	f7ff bb8b 	b.w	8019cc4 <uxr_deserialize_CLIENT_Representation>
 801a5ae:	2204      	movs	r2, #4
 801a5b0:	4628      	mov	r0, r5
 801a5b2:	18b1      	adds	r1, r6, r2
 801a5b4:	f7fc fdb8 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a5b8:	4604      	mov	r4, r0
 801a5ba:	2202      	movs	r2, #2
 801a5bc:	f106 0108 	add.w	r1, r6, #8
 801a5c0:	4628      	mov	r0, r5
 801a5c2:	f7fc fdb1 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a5c6:	4004      	ands	r4, r0
 801a5c8:	2202      	movs	r2, #2
 801a5ca:	f106 010a 	add.w	r1, r6, #10
 801a5ce:	4628      	mov	r0, r5
 801a5d0:	b2e4      	uxtb	r4, r4
 801a5d2:	f7fc fda9 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a5d6:	4603      	mov	r3, r0
 801a5d8:	f106 010c 	add.w	r1, r6, #12
 801a5dc:	4628      	mov	r0, r5
 801a5de:	401c      	ands	r4, r3
 801a5e0:	f7f7 f85a 	bl	8011698 <ucdr_deserialize_bool>
 801a5e4:	4004      	ands	r4, r0
 801a5e6:	e78e      	b.n	801a506 <uxr_deserialize_ObjectVariant+0x2a>
 801a5e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a5ec:	68b1      	ldr	r1, [r6, #8]
 801a5ee:	4628      	mov	r0, r5
 801a5f0:	f003 fc7e 	bl	801def0 <ucdr_deserialize_string>
 801a5f4:	4604      	mov	r4, r0
 801a5f6:	e7b6      	b.n	801a566 <uxr_deserialize_ObjectVariant+0x8a>
 801a5f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a5fc:	68b1      	ldr	r1, [r6, #8]
 801a5fe:	4628      	mov	r0, r5
 801a600:	f003 fc76 	bl	801def0 <ucdr_deserialize_string>
 801a604:	4604      	mov	r4, r0
 801a606:	e7c4      	b.n	801a592 <uxr_deserialize_ObjectVariant+0xb6>
 801a608:	f106 0308 	add.w	r3, r6, #8
 801a60c:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a610:	f106 010c 	add.w	r1, r6, #12
 801a614:	4628      	mov	r0, r5
 801a616:	f7f8 fbe1 	bl	8012ddc <ucdr_deserialize_sequence_uint8_t>
 801a61a:	4604      	mov	r4, r0
 801a61c:	e7b9      	b.n	801a592 <uxr_deserialize_ObjectVariant+0xb6>
 801a61e:	bf00      	nop

0801a620 <uxr_deserialize_BaseObjectRequest>:
 801a620:	b570      	push	{r4, r5, r6, lr}
 801a622:	2202      	movs	r2, #2
 801a624:	4605      	mov	r5, r0
 801a626:	460e      	mov	r6, r1
 801a628:	f7fc fd7e 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a62c:	2202      	movs	r2, #2
 801a62e:	4604      	mov	r4, r0
 801a630:	4628      	mov	r0, r5
 801a632:	18b1      	adds	r1, r6, r2
 801a634:	f7fc fd78 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a638:	4020      	ands	r0, r4
 801a63a:	b2c0      	uxtb	r0, r0
 801a63c:	bd70      	pop	{r4, r5, r6, pc}
 801a63e:	bf00      	nop

0801a640 <uxr_serialize_ActivityInfoVariant>:
 801a640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a644:	460e      	mov	r6, r1
 801a646:	7809      	ldrb	r1, [r1, #0]
 801a648:	4680      	mov	r8, r0
 801a64a:	f7f7 f83d 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a64e:	4607      	mov	r7, r0
 801a650:	b138      	cbz	r0, 801a662 <uxr_serialize_ActivityInfoVariant+0x22>
 801a652:	7833      	ldrb	r3, [r6, #0]
 801a654:	2b06      	cmp	r3, #6
 801a656:	f000 8081 	beq.w	801a75c <uxr_serialize_ActivityInfoVariant+0x11c>
 801a65a:	2b0d      	cmp	r3, #13
 801a65c:	d014      	beq.n	801a688 <uxr_serialize_ActivityInfoVariant+0x48>
 801a65e:	2b05      	cmp	r3, #5
 801a660:	d002      	beq.n	801a668 <uxr_serialize_ActivityInfoVariant+0x28>
 801a662:	4638      	mov	r0, r7
 801a664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a668:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801a66c:	4640      	mov	r0, r8
 801a66e:	f7f7 fd67 	bl	8012140 <ucdr_serialize_int16_t>
 801a672:	4607      	mov	r7, r0
 801a674:	4640      	mov	r0, r8
 801a676:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 801a67a:	f7f7 fc91 	bl	8011fa0 <ucdr_serialize_uint64_t>
 801a67e:	4038      	ands	r0, r7
 801a680:	b2c7      	uxtb	r7, r0
 801a682:	4638      	mov	r0, r7
 801a684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a688:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801a68c:	4640      	mov	r0, r8
 801a68e:	f7f7 fd57 	bl	8012140 <ucdr_serialize_int16_t>
 801a692:	68f1      	ldr	r1, [r6, #12]
 801a694:	4607      	mov	r7, r0
 801a696:	4640      	mov	r0, r8
 801a698:	f7f7 fa2c 	bl	8011af4 <ucdr_serialize_uint32_t>
 801a69c:	68f3      	ldr	r3, [r6, #12]
 801a69e:	2b00      	cmp	r3, #0
 801a6a0:	d0ed      	beq.n	801a67e <uxr_serialize_ActivityInfoVariant+0x3e>
 801a6a2:	b318      	cbz	r0, 801a6ec <uxr_serialize_ActivityInfoVariant+0xac>
 801a6a4:	f106 090c 	add.w	r9, r6, #12
 801a6a8:	2400      	movs	r4, #0
 801a6aa:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 801a6ae:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 801a6b2:	7c29      	ldrb	r1, [r5, #16]
 801a6b4:	4640      	mov	r0, r8
 801a6b6:	f7f7 f807 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a6ba:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 801a6be:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 801a6c2:	2800      	cmp	r0, #0
 801a6c4:	d051      	beq.n	801a76a <uxr_serialize_ActivityInfoVariant+0x12a>
 801a6c6:	7c2b      	ldrb	r3, [r5, #16]
 801a6c8:	00c9      	lsls	r1, r1, #3
 801a6ca:	2b03      	cmp	r3, #3
 801a6cc:	d854      	bhi.n	801a778 <uxr_serialize_ActivityInfoVariant+0x138>
 801a6ce:	e8df f003 	tbb	[pc, r3]
 801a6d2:	2133      	.short	0x2133
 801a6d4:	020f      	.short	0x020f
 801a6d6:	4449      	add	r1, r9
 801a6d8:	4640      	mov	r0, r8
 801a6da:	6889      	ldr	r1, [r1, #8]
 801a6dc:	f003 fbf8 	bl	801ded0 <ucdr_serialize_string>
 801a6e0:	3401      	adds	r4, #1
 801a6e2:	68f2      	ldr	r2, [r6, #12]
 801a6e4:	4294      	cmp	r4, r2
 801a6e6:	d244      	bcs.n	801a772 <uxr_serialize_ActivityInfoVariant+0x132>
 801a6e8:	2800      	cmp	r0, #0
 801a6ea:	d1de      	bne.n	801a6aa <uxr_serialize_ActivityInfoVariant+0x6a>
 801a6ec:	2700      	movs	r7, #0
 801a6ee:	e7b8      	b.n	801a662 <uxr_serialize_ActivityInfoVariant+0x22>
 801a6f0:	3108      	adds	r1, #8
 801a6f2:	44a2      	add	sl, r4
 801a6f4:	2210      	movs	r2, #16
 801a6f6:	4640      	mov	r0, r8
 801a6f8:	4449      	add	r1, r9
 801a6fa:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801a6fe:	f7fc fcaf 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a702:	4605      	mov	r5, r0
 801a704:	f8da 1024 	ldr.w	r1, [sl, #36]	; 0x24
 801a708:	4640      	mov	r0, r8
 801a70a:	f7f7 f9f3 	bl	8011af4 <ucdr_serialize_uint32_t>
 801a70e:	4028      	ands	r0, r5
 801a710:	b2c0      	uxtb	r0, r0
 801a712:	e7e5      	b.n	801a6e0 <uxr_serialize_ActivityInfoVariant+0xa0>
 801a714:	3108      	adds	r1, #8
 801a716:	44a2      	add	sl, r4
 801a718:	2204      	movs	r2, #4
 801a71a:	4640      	mov	r0, r8
 801a71c:	4449      	add	r1, r9
 801a71e:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801a722:	f7fc fc9d 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a726:	4605      	mov	r5, r0
 801a728:	f8ba 1018 	ldrh.w	r1, [sl, #24]
 801a72c:	4640      	mov	r0, r8
 801a72e:	f7f6 fff7 	bl	8011720 <ucdr_serialize_uint16_t>
 801a732:	4028      	ands	r0, r5
 801a734:	b2c0      	uxtb	r0, r0
 801a736:	e7d3      	b.n	801a6e0 <uxr_serialize_ActivityInfoVariant+0xa0>
 801a738:	3108      	adds	r1, #8
 801a73a:	44a2      	add	sl, r4
 801a73c:	2202      	movs	r2, #2
 801a73e:	4640      	mov	r0, r8
 801a740:	4449      	add	r1, r9
 801a742:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801a746:	f7fc fc8b 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a74a:	4605      	mov	r5, r0
 801a74c:	f89a 1016 	ldrb.w	r1, [sl, #22]
 801a750:	4640      	mov	r0, r8
 801a752:	f7f6 ffb9 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a756:	4028      	ands	r0, r5
 801a758:	b2c0      	uxtb	r0, r0
 801a75a:	e7c1      	b.n	801a6e0 <uxr_serialize_ActivityInfoVariant+0xa0>
 801a75c:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801a760:	4640      	mov	r0, r8
 801a762:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a766:	f7f7 bceb 	b.w	8012140 <ucdr_serialize_int16_t>
 801a76a:	3401      	adds	r4, #1
 801a76c:	68f2      	ldr	r2, [r6, #12]
 801a76e:	42a2      	cmp	r2, r4
 801a770:	d8bc      	bhi.n	801a6ec <uxr_serialize_ActivityInfoVariant+0xac>
 801a772:	4007      	ands	r7, r0
 801a774:	b2ff      	uxtb	r7, r7
 801a776:	e774      	b.n	801a662 <uxr_serialize_ActivityInfoVariant+0x22>
 801a778:	3401      	adds	r4, #1
 801a77a:	68f3      	ldr	r3, [r6, #12]
 801a77c:	3518      	adds	r5, #24
 801a77e:	429c      	cmp	r4, r3
 801a780:	d397      	bcc.n	801a6b2 <uxr_serialize_ActivityInfoVariant+0x72>
 801a782:	e76e      	b.n	801a662 <uxr_serialize_ActivityInfoVariant+0x22>

0801a784 <uxr_deserialize_BaseObjectReply>:
 801a784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a788:	2202      	movs	r2, #2
 801a78a:	4606      	mov	r6, r0
 801a78c:	460f      	mov	r7, r1
 801a78e:	f7fc fccb 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a792:	2202      	movs	r2, #2
 801a794:	4605      	mov	r5, r0
 801a796:	4630      	mov	r0, r6
 801a798:	18b9      	adds	r1, r7, r2
 801a79a:	f7fc fcc5 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a79e:	4680      	mov	r8, r0
 801a7a0:	1d39      	adds	r1, r7, #4
 801a7a2:	4630      	mov	r0, r6
 801a7a4:	f7f6 ffa6 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801a7a8:	ea05 0508 	and.w	r5, r5, r8
 801a7ac:	4604      	mov	r4, r0
 801a7ae:	1d79      	adds	r1, r7, #5
 801a7b0:	4630      	mov	r0, r6
 801a7b2:	402c      	ands	r4, r5
 801a7b4:	f7f6 ff9e 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801a7b8:	4020      	ands	r0, r4
 801a7ba:	b2c0      	uxtb	r0, r0
 801a7bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a7c0 <uxr_serialize_ReadSpecification>:
 801a7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7c2:	460e      	mov	r6, r1
 801a7c4:	4607      	mov	r7, r0
 801a7c6:	7809      	ldrb	r1, [r1, #0]
 801a7c8:	f7f6 ff7e 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a7cc:	4604      	mov	r4, r0
 801a7ce:	7871      	ldrb	r1, [r6, #1]
 801a7d0:	4638      	mov	r0, r7
 801a7d2:	f7f6 ff79 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a7d6:	4004      	ands	r4, r0
 801a7d8:	78b1      	ldrb	r1, [r6, #2]
 801a7da:	4638      	mov	r0, r7
 801a7dc:	f7f6 ff46 	bl	801166c <ucdr_serialize_bool>
 801a7e0:	78b3      	ldrb	r3, [r6, #2]
 801a7e2:	b2e4      	uxtb	r4, r4
 801a7e4:	4004      	ands	r4, r0
 801a7e6:	b943      	cbnz	r3, 801a7fa <uxr_serialize_ReadSpecification+0x3a>
 801a7e8:	7a31      	ldrb	r1, [r6, #8]
 801a7ea:	4638      	mov	r0, r7
 801a7ec:	f7f6 ff3e 	bl	801166c <ucdr_serialize_bool>
 801a7f0:	7a33      	ldrb	r3, [r6, #8]
 801a7f2:	4004      	ands	r4, r0
 801a7f4:	b93b      	cbnz	r3, 801a806 <uxr_serialize_ReadSpecification+0x46>
 801a7f6:	4620      	mov	r0, r4
 801a7f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a7fa:	6871      	ldr	r1, [r6, #4]
 801a7fc:	4638      	mov	r0, r7
 801a7fe:	f003 fb67 	bl	801ded0 <ucdr_serialize_string>
 801a802:	4004      	ands	r4, r0
 801a804:	e7f0      	b.n	801a7e8 <uxr_serialize_ReadSpecification+0x28>
 801a806:	8971      	ldrh	r1, [r6, #10]
 801a808:	4638      	mov	r0, r7
 801a80a:	f7f6 ff89 	bl	8011720 <ucdr_serialize_uint16_t>
 801a80e:	4605      	mov	r5, r0
 801a810:	89b1      	ldrh	r1, [r6, #12]
 801a812:	4638      	mov	r0, r7
 801a814:	f7f6 ff84 	bl	8011720 <ucdr_serialize_uint16_t>
 801a818:	4005      	ands	r5, r0
 801a81a:	89f1      	ldrh	r1, [r6, #14]
 801a81c:	4638      	mov	r0, r7
 801a81e:	b2ed      	uxtb	r5, r5
 801a820:	f7f6 ff7e 	bl	8011720 <ucdr_serialize_uint16_t>
 801a824:	8a31      	ldrh	r1, [r6, #16]
 801a826:	4025      	ands	r5, r4
 801a828:	4604      	mov	r4, r0
 801a82a:	4638      	mov	r0, r7
 801a82c:	4025      	ands	r5, r4
 801a82e:	f7f6 ff77 	bl	8011720 <ucdr_serialize_uint16_t>
 801a832:	ea00 0405 	and.w	r4, r0, r5
 801a836:	4620      	mov	r0, r4
 801a838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a83a:	bf00      	nop

0801a83c <uxr_serialize_CREATE_CLIENT_Payload>:
 801a83c:	f7ff b9ea 	b.w	8019c14 <uxr_serialize_CLIENT_Representation>

0801a840 <uxr_serialize_CREATE_Payload>:
 801a840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a842:	2202      	movs	r2, #2
 801a844:	4607      	mov	r7, r0
 801a846:	460e      	mov	r6, r1
 801a848:	f7fc fc0a 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a84c:	2202      	movs	r2, #2
 801a84e:	4605      	mov	r5, r0
 801a850:	4638      	mov	r0, r7
 801a852:	18b1      	adds	r1, r6, r2
 801a854:	f7fc fc04 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a858:	7931      	ldrb	r1, [r6, #4]
 801a85a:	4604      	mov	r4, r0
 801a85c:	4638      	mov	r0, r7
 801a85e:	f7f6 ff33 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a862:	b170      	cbz	r0, 801a882 <uxr_serialize_CREATE_Payload+0x42>
 801a864:	7933      	ldrb	r3, [r6, #4]
 801a866:	402c      	ands	r4, r5
 801a868:	3b01      	subs	r3, #1
 801a86a:	b2e4      	uxtb	r4, r4
 801a86c:	2b0d      	cmp	r3, #13
 801a86e:	d809      	bhi.n	801a884 <uxr_serialize_CREATE_Payload+0x44>
 801a870:	e8df f003 	tbb	[pc, r3]
 801a874:	23230a4c 	.word	0x23230a4c
 801a878:	0a0a0a0a 	.word	0x0a0a0a0a
 801a87c:	12121208 	.word	0x12121208
 801a880:	3e45      	.short	0x3e45
 801a882:	2400      	movs	r4, #0
 801a884:	4620      	mov	r0, r4
 801a886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a888:	f106 0108 	add.w	r1, r6, #8
 801a88c:	4638      	mov	r0, r7
 801a88e:	f7ff fac7 	bl	8019e20 <uxr_serialize_DATAWRITER_Representation>
 801a892:	4004      	ands	r4, r0
 801a894:	4620      	mov	r0, r4
 801a896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a898:	7a31      	ldrb	r1, [r6, #8]
 801a89a:	4638      	mov	r0, r7
 801a89c:	f7f6 ff14 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a8a0:	2800      	cmp	r0, #0
 801a8a2:	d0ee      	beq.n	801a882 <uxr_serialize_CREATE_Payload+0x42>
 801a8a4:	7a33      	ldrb	r3, [r6, #8]
 801a8a6:	2b01      	cmp	r3, #1
 801a8a8:	d001      	beq.n	801a8ae <uxr_serialize_CREATE_Payload+0x6e>
 801a8aa:	2b02      	cmp	r3, #2
 801a8ac:	d1ea      	bne.n	801a884 <uxr_serialize_CREATE_Payload+0x44>
 801a8ae:	68f1      	ldr	r1, [r6, #12]
 801a8b0:	4638      	mov	r0, r7
 801a8b2:	f003 fb0d 	bl	801ded0 <ucdr_serialize_string>
 801a8b6:	4004      	ands	r4, r0
 801a8b8:	e7e4      	b.n	801a884 <uxr_serialize_CREATE_Payload+0x44>
 801a8ba:	7a31      	ldrb	r1, [r6, #8]
 801a8bc:	4638      	mov	r0, r7
 801a8be:	f7f6 ff03 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a8c2:	4605      	mov	r5, r0
 801a8c4:	b158      	cbz	r0, 801a8de <uxr_serialize_CREATE_Payload+0x9e>
 801a8c6:	7a33      	ldrb	r3, [r6, #8]
 801a8c8:	2b02      	cmp	r3, #2
 801a8ca:	d034      	beq.n	801a936 <uxr_serialize_CREATE_Payload+0xf6>
 801a8cc:	2b03      	cmp	r3, #3
 801a8ce:	d106      	bne.n	801a8de <uxr_serialize_CREATE_Payload+0x9e>
 801a8d0:	68f2      	ldr	r2, [r6, #12]
 801a8d2:	f106 0110 	add.w	r1, r6, #16
 801a8d6:	4638      	mov	r0, r7
 801a8d8:	f7f8 fa6e 	bl	8012db8 <ucdr_serialize_sequence_uint8_t>
 801a8dc:	4605      	mov	r5, r0
 801a8de:	2202      	movs	r2, #2
 801a8e0:	f506 7104 	add.w	r1, r6, #528	; 0x210
 801a8e4:	4638      	mov	r0, r7
 801a8e6:	f7fc fbbb 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a8ea:	4028      	ands	r0, r5
 801a8ec:	4004      	ands	r4, r0
 801a8ee:	e7c9      	b.n	801a884 <uxr_serialize_CREATE_Payload+0x44>
 801a8f0:	f106 0108 	add.w	r1, r6, #8
 801a8f4:	4638      	mov	r0, r7
 801a8f6:	f7ff f98d 	bl	8019c14 <uxr_serialize_CLIENT_Representation>
 801a8fa:	4004      	ands	r4, r0
 801a8fc:	e7c2      	b.n	801a884 <uxr_serialize_CREATE_Payload+0x44>
 801a8fe:	f106 0108 	add.w	r1, r6, #8
 801a902:	4638      	mov	r0, r7
 801a904:	f7ff fa42 	bl	8019d8c <uxr_serialize_AGENT_Representation>
 801a908:	4004      	ands	r4, r0
 801a90a:	e7bb      	b.n	801a884 <uxr_serialize_CREATE_Payload+0x44>
 801a90c:	7a31      	ldrb	r1, [r6, #8]
 801a90e:	4638      	mov	r0, r7
 801a910:	f7f6 feda 	bl	80116c8 <ucdr_serialize_uint8_t>
 801a914:	4605      	mov	r5, r0
 801a916:	b130      	cbz	r0, 801a926 <uxr_serialize_CREATE_Payload+0xe6>
 801a918:	7a33      	ldrb	r3, [r6, #8]
 801a91a:	2b02      	cmp	r3, #2
 801a91c:	d011      	beq.n	801a942 <uxr_serialize_CREATE_Payload+0x102>
 801a91e:	2b03      	cmp	r3, #3
 801a920:	d015      	beq.n	801a94e <uxr_serialize_CREATE_Payload+0x10e>
 801a922:	2b01      	cmp	r3, #1
 801a924:	d00d      	beq.n	801a942 <uxr_serialize_CREATE_Payload+0x102>
 801a926:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	; 0x210
 801a92a:	4638      	mov	r0, r7
 801a92c:	f7f7 fc08 	bl	8012140 <ucdr_serialize_int16_t>
 801a930:	4028      	ands	r0, r5
 801a932:	4004      	ands	r4, r0
 801a934:	e7a6      	b.n	801a884 <uxr_serialize_CREATE_Payload+0x44>
 801a936:	68f1      	ldr	r1, [r6, #12]
 801a938:	4638      	mov	r0, r7
 801a93a:	f003 fac9 	bl	801ded0 <ucdr_serialize_string>
 801a93e:	4605      	mov	r5, r0
 801a940:	e7cd      	b.n	801a8de <uxr_serialize_CREATE_Payload+0x9e>
 801a942:	68f1      	ldr	r1, [r6, #12]
 801a944:	4638      	mov	r0, r7
 801a946:	f003 fac3 	bl	801ded0 <ucdr_serialize_string>
 801a94a:	4605      	mov	r5, r0
 801a94c:	e7eb      	b.n	801a926 <uxr_serialize_CREATE_Payload+0xe6>
 801a94e:	68f2      	ldr	r2, [r6, #12]
 801a950:	f106 0110 	add.w	r1, r6, #16
 801a954:	4638      	mov	r0, r7
 801a956:	f7f8 fa2f 	bl	8012db8 <ucdr_serialize_sequence_uint8_t>
 801a95a:	4605      	mov	r5, r0
 801a95c:	e7e3      	b.n	801a926 <uxr_serialize_CREATE_Payload+0xe6>
 801a95e:	bf00      	nop

0801a960 <uxr_deserialize_GET_INFO_Payload>:
 801a960:	b570      	push	{r4, r5, r6, lr}
 801a962:	2202      	movs	r2, #2
 801a964:	4605      	mov	r5, r0
 801a966:	460e      	mov	r6, r1
 801a968:	f7fc fbde 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a96c:	2202      	movs	r2, #2
 801a96e:	4604      	mov	r4, r0
 801a970:	4628      	mov	r0, r5
 801a972:	18b1      	adds	r1, r6, r2
 801a974:	f7fc fbd8 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a978:	4603      	mov	r3, r0
 801a97a:	1d31      	adds	r1, r6, #4
 801a97c:	4628      	mov	r0, r5
 801a97e:	401c      	ands	r4, r3
 801a980:	f7f7 f9e8 	bl	8011d54 <ucdr_deserialize_uint32_t>
 801a984:	b2e4      	uxtb	r4, r4
 801a986:	4020      	ands	r0, r4
 801a988:	bd70      	pop	{r4, r5, r6, pc}
 801a98a:	bf00      	nop

0801a98c <uxr_serialize_DELETE_Payload>:
 801a98c:	b570      	push	{r4, r5, r6, lr}
 801a98e:	2202      	movs	r2, #2
 801a990:	4605      	mov	r5, r0
 801a992:	460e      	mov	r6, r1
 801a994:	f7fc fb64 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a998:	2202      	movs	r2, #2
 801a99a:	4604      	mov	r4, r0
 801a99c:	4628      	mov	r0, r5
 801a99e:	18b1      	adds	r1, r6, r2
 801a9a0:	f7fc fb5e 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801a9a4:	4020      	ands	r0, r4
 801a9a6:	b2c0      	uxtb	r0, r0
 801a9a8:	bd70      	pop	{r4, r5, r6, pc}
 801a9aa:	bf00      	nop

0801a9ac <uxr_deserialize_STATUS_AGENT_Payload>:
 801a9ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a9b0:	460e      	mov	r6, r1
 801a9b2:	4605      	mov	r5, r0
 801a9b4:	f7f6 fe9e 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801a9b8:	4604      	mov	r4, r0
 801a9ba:	1c71      	adds	r1, r6, #1
 801a9bc:	4628      	mov	r0, r5
 801a9be:	f7f6 fe99 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801a9c2:	2204      	movs	r2, #4
 801a9c4:	4681      	mov	r9, r0
 801a9c6:	4628      	mov	r0, r5
 801a9c8:	18b1      	adds	r1, r6, r2
 801a9ca:	f7fc fbad 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a9ce:	f106 0108 	add.w	r1, r6, #8
 801a9d2:	4680      	mov	r8, r0
 801a9d4:	2202      	movs	r2, #2
 801a9d6:	4628      	mov	r0, r5
 801a9d8:	f7fc fba6 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a9dc:	ea04 0309 	and.w	r3, r4, r9
 801a9e0:	4607      	mov	r7, r0
 801a9e2:	2202      	movs	r2, #2
 801a9e4:	b2db      	uxtb	r3, r3
 801a9e6:	f106 010a 	add.w	r1, r6, #10
 801a9ea:	4628      	mov	r0, r5
 801a9ec:	ea03 0408 	and.w	r4, r3, r8
 801a9f0:	f7fc fb9a 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801a9f4:	4603      	mov	r3, r0
 801a9f6:	4628      	mov	r0, r5
 801a9f8:	403c      	ands	r4, r7
 801a9fa:	f106 010c 	add.w	r1, r6, #12
 801a9fe:	461d      	mov	r5, r3
 801aa00:	f7f6 fe4a 	bl	8011698 <ucdr_deserialize_bool>
 801aa04:	4025      	ands	r5, r4
 801aa06:	4028      	ands	r0, r5
 801aa08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801aa0c <uxr_deserialize_STATUS_Payload>:
 801aa0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aa10:	2202      	movs	r2, #2
 801aa12:	4606      	mov	r6, r0
 801aa14:	460f      	mov	r7, r1
 801aa16:	f7fc fb87 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801aa1a:	2202      	movs	r2, #2
 801aa1c:	4605      	mov	r5, r0
 801aa1e:	4630      	mov	r0, r6
 801aa20:	18b9      	adds	r1, r7, r2
 801aa22:	f7fc fb81 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801aa26:	4680      	mov	r8, r0
 801aa28:	1d39      	adds	r1, r7, #4
 801aa2a:	4630      	mov	r0, r6
 801aa2c:	f7f6 fe62 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801aa30:	ea05 0508 	and.w	r5, r5, r8
 801aa34:	4604      	mov	r4, r0
 801aa36:	1d79      	adds	r1, r7, #5
 801aa38:	4630      	mov	r0, r6
 801aa3a:	402c      	ands	r4, r5
 801aa3c:	f7f6 fe5a 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801aa40:	4020      	ands	r0, r4
 801aa42:	b2c0      	uxtb	r0, r0
 801aa44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801aa48 <uxr_serialize_INFO_Payload>:
 801aa48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aa4c:	2202      	movs	r2, #2
 801aa4e:	460c      	mov	r4, r1
 801aa50:	4605      	mov	r5, r0
 801aa52:	f7fc fb05 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801aa56:	2202      	movs	r2, #2
 801aa58:	4680      	mov	r8, r0
 801aa5a:	4628      	mov	r0, r5
 801aa5c:	18a1      	adds	r1, r4, r2
 801aa5e:	f7fc faff 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801aa62:	4607      	mov	r7, r0
 801aa64:	7921      	ldrb	r1, [r4, #4]
 801aa66:	4628      	mov	r0, r5
 801aa68:	f7f6 fe2e 	bl	80116c8 <ucdr_serialize_uint8_t>
 801aa6c:	ea08 0807 	and.w	r8, r8, r7
 801aa70:	4606      	mov	r6, r0
 801aa72:	7961      	ldrb	r1, [r4, #5]
 801aa74:	4628      	mov	r0, r5
 801aa76:	ea06 0608 	and.w	r6, r6, r8
 801aa7a:	f7f6 fe25 	bl	80116c8 <ucdr_serialize_uint8_t>
 801aa7e:	7a21      	ldrb	r1, [r4, #8]
 801aa80:	4030      	ands	r0, r6
 801aa82:	b2c7      	uxtb	r7, r0
 801aa84:	4628      	mov	r0, r5
 801aa86:	f7f6 fdf1 	bl	801166c <ucdr_serialize_bool>
 801aa8a:	7a23      	ldrb	r3, [r4, #8]
 801aa8c:	4606      	mov	r6, r0
 801aa8e:	b96b      	cbnz	r3, 801aaac <uxr_serialize_INFO_Payload+0x64>
 801aa90:	f894 121c 	ldrb.w	r1, [r4, #540]	; 0x21c
 801aa94:	4628      	mov	r0, r5
 801aa96:	f7f6 fde9 	bl	801166c <ucdr_serialize_bool>
 801aa9a:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 801aa9e:	4030      	ands	r0, r6
 801aaa0:	b2c6      	uxtb	r6, r0
 801aaa2:	b983      	cbnz	r3, 801aac6 <uxr_serialize_INFO_Payload+0x7e>
 801aaa4:	ea06 0007 	and.w	r0, r6, r7
 801aaa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aaac:	7b21      	ldrb	r1, [r4, #12]
 801aaae:	4628      	mov	r0, r5
 801aab0:	f7f6 fe0a 	bl	80116c8 <ucdr_serialize_uint8_t>
 801aab4:	b188      	cbz	r0, 801aada <uxr_serialize_INFO_Payload+0x92>
 801aab6:	f104 010c 	add.w	r1, r4, #12
 801aaba:	4628      	mov	r0, r5
 801aabc:	f7ff f9d8 	bl	8019e70 <uxr_serialize_ObjectVariant.part.0>
 801aac0:	4030      	ands	r0, r6
 801aac2:	b2c6      	uxtb	r6, r0
 801aac4:	e7e4      	b.n	801aa90 <uxr_serialize_INFO_Payload+0x48>
 801aac6:	f504 7108 	add.w	r1, r4, #544	; 0x220
 801aaca:	4628      	mov	r0, r5
 801aacc:	f7ff fdb8 	bl	801a640 <uxr_serialize_ActivityInfoVariant>
 801aad0:	4006      	ands	r6, r0
 801aad2:	ea06 0007 	and.w	r0, r6, r7
 801aad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aada:	4606      	mov	r6, r0
 801aadc:	e7d8      	b.n	801aa90 <uxr_serialize_INFO_Payload+0x48>
 801aade:	bf00      	nop

0801aae0 <uxr_serialize_READ_DATA_Payload>:
 801aae0:	b570      	push	{r4, r5, r6, lr}
 801aae2:	2202      	movs	r2, #2
 801aae4:	4605      	mov	r5, r0
 801aae6:	460e      	mov	r6, r1
 801aae8:	f7fc faba 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801aaec:	2202      	movs	r2, #2
 801aaee:	4604      	mov	r4, r0
 801aaf0:	4628      	mov	r0, r5
 801aaf2:	18b1      	adds	r1, r6, r2
 801aaf4:	f7fc fab4 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801aaf8:	4603      	mov	r3, r0
 801aafa:	1d31      	adds	r1, r6, #4
 801aafc:	4628      	mov	r0, r5
 801aafe:	401c      	ands	r4, r3
 801ab00:	f7ff fe5e 	bl	801a7c0 <uxr_serialize_ReadSpecification>
 801ab04:	b2e4      	uxtb	r4, r4
 801ab06:	4020      	ands	r0, r4
 801ab08:	bd70      	pop	{r4, r5, r6, pc}
 801ab0a:	bf00      	nop

0801ab0c <uxr_serialize_WRITE_DATA_Payload_Data>:
 801ab0c:	b570      	push	{r4, r5, r6, lr}
 801ab0e:	2202      	movs	r2, #2
 801ab10:	4605      	mov	r5, r0
 801ab12:	460e      	mov	r6, r1
 801ab14:	f7fc faa4 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801ab18:	2202      	movs	r2, #2
 801ab1a:	4604      	mov	r4, r0
 801ab1c:	4628      	mov	r0, r5
 801ab1e:	18b1      	adds	r1, r6, r2
 801ab20:	f7fc fa9e 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801ab24:	4020      	ands	r0, r4
 801ab26:	b2c0      	uxtb	r0, r0
 801ab28:	bd70      	pop	{r4, r5, r6, pc}
 801ab2a:	bf00      	nop

0801ab2c <uxr_serialize_ACKNACK_Payload>:
 801ab2c:	b570      	push	{r4, r5, r6, lr}
 801ab2e:	460c      	mov	r4, r1
 801ab30:	4605      	mov	r5, r0
 801ab32:	460e      	mov	r6, r1
 801ab34:	f834 1b02 	ldrh.w	r1, [r4], #2
 801ab38:	f7f6 fdf2 	bl	8011720 <ucdr_serialize_uint16_t>
 801ab3c:	2202      	movs	r2, #2
 801ab3e:	4621      	mov	r1, r4
 801ab40:	4604      	mov	r4, r0
 801ab42:	4628      	mov	r0, r5
 801ab44:	f7fc fa8c 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801ab48:	4603      	mov	r3, r0
 801ab4a:	7931      	ldrb	r1, [r6, #4]
 801ab4c:	4628      	mov	r0, r5
 801ab4e:	401c      	ands	r4, r3
 801ab50:	f7f6 fdba 	bl	80116c8 <ucdr_serialize_uint8_t>
 801ab54:	b2e4      	uxtb	r4, r4
 801ab56:	4020      	ands	r0, r4
 801ab58:	bd70      	pop	{r4, r5, r6, pc}
 801ab5a:	bf00      	nop

0801ab5c <uxr_deserialize_ACKNACK_Payload>:
 801ab5c:	b570      	push	{r4, r5, r6, lr}
 801ab5e:	460e      	mov	r6, r1
 801ab60:	4605      	mov	r5, r0
 801ab62:	f7f6 fedd 	bl	8011920 <ucdr_deserialize_uint16_t>
 801ab66:	2202      	movs	r2, #2
 801ab68:	4604      	mov	r4, r0
 801ab6a:	4628      	mov	r0, r5
 801ab6c:	18b1      	adds	r1, r6, r2
 801ab6e:	f7fc fadb 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801ab72:	4603      	mov	r3, r0
 801ab74:	1d31      	adds	r1, r6, #4
 801ab76:	4628      	mov	r0, r5
 801ab78:	401c      	ands	r4, r3
 801ab7a:	f7f6 fdbb 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801ab7e:	b2e4      	uxtb	r4, r4
 801ab80:	4020      	ands	r0, r4
 801ab82:	bd70      	pop	{r4, r5, r6, pc}

0801ab84 <uxr_serialize_HEARTBEAT_Payload>:
 801ab84:	b570      	push	{r4, r5, r6, lr}
 801ab86:	460d      	mov	r5, r1
 801ab88:	4606      	mov	r6, r0
 801ab8a:	8809      	ldrh	r1, [r1, #0]
 801ab8c:	f7f6 fdc8 	bl	8011720 <ucdr_serialize_uint16_t>
 801ab90:	8869      	ldrh	r1, [r5, #2]
 801ab92:	4604      	mov	r4, r0
 801ab94:	4630      	mov	r0, r6
 801ab96:	f7f6 fdc3 	bl	8011720 <ucdr_serialize_uint16_t>
 801ab9a:	4603      	mov	r3, r0
 801ab9c:	7929      	ldrb	r1, [r5, #4]
 801ab9e:	4630      	mov	r0, r6
 801aba0:	401c      	ands	r4, r3
 801aba2:	f7f6 fd91 	bl	80116c8 <ucdr_serialize_uint8_t>
 801aba6:	b2e4      	uxtb	r4, r4
 801aba8:	4020      	ands	r0, r4
 801abaa:	bd70      	pop	{r4, r5, r6, pc}

0801abac <uxr_deserialize_HEARTBEAT_Payload>:
 801abac:	b570      	push	{r4, r5, r6, lr}
 801abae:	460e      	mov	r6, r1
 801abb0:	4605      	mov	r5, r0
 801abb2:	f7f6 feb5 	bl	8011920 <ucdr_deserialize_uint16_t>
 801abb6:	4604      	mov	r4, r0
 801abb8:	1cb1      	adds	r1, r6, #2
 801abba:	4628      	mov	r0, r5
 801abbc:	f7f6 feb0 	bl	8011920 <ucdr_deserialize_uint16_t>
 801abc0:	4603      	mov	r3, r0
 801abc2:	1d31      	adds	r1, r6, #4
 801abc4:	4628      	mov	r0, r5
 801abc6:	401c      	ands	r4, r3
 801abc8:	f7f6 fd94 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801abcc:	b2e4      	uxtb	r4, r4
 801abce:	4020      	ands	r0, r4
 801abd0:	bd70      	pop	{r4, r5, r6, pc}
 801abd2:	bf00      	nop

0801abd4 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 801abd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801abd8:	460e      	mov	r6, r1
 801abda:	4605      	mov	r5, r0
 801abdc:	f7f7 fc3c 	bl	8012458 <ucdr_deserialize_int32_t>
 801abe0:	4607      	mov	r7, r0
 801abe2:	1d31      	adds	r1, r6, #4
 801abe4:	4628      	mov	r0, r5
 801abe6:	f7f7 f8b5 	bl	8011d54 <ucdr_deserialize_uint32_t>
 801abea:	4680      	mov	r8, r0
 801abec:	f106 0108 	add.w	r1, r6, #8
 801abf0:	4628      	mov	r0, r5
 801abf2:	f7f7 fc31 	bl	8012458 <ucdr_deserialize_int32_t>
 801abf6:	ea07 0708 	and.w	r7, r7, r8
 801abfa:	4604      	mov	r4, r0
 801abfc:	f106 010c 	add.w	r1, r6, #12
 801ac00:	4628      	mov	r0, r5
 801ac02:	403c      	ands	r4, r7
 801ac04:	f7f7 f8a6 	bl	8011d54 <ucdr_deserialize_uint32_t>
 801ac08:	f106 0110 	add.w	r1, r6, #16
 801ac0c:	4004      	ands	r4, r0
 801ac0e:	4628      	mov	r0, r5
 801ac10:	f7f7 fc22 	bl	8012458 <ucdr_deserialize_int32_t>
 801ac14:	4603      	mov	r3, r0
 801ac16:	b2e4      	uxtb	r4, r4
 801ac18:	4628      	mov	r0, r5
 801ac1a:	461d      	mov	r5, r3
 801ac1c:	f106 0114 	add.w	r1, r6, #20
 801ac20:	f7f7 f898 	bl	8011d54 <ucdr_deserialize_uint32_t>
 801ac24:	402c      	ands	r4, r5
 801ac26:	4020      	ands	r0, r4
 801ac28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801ac2c <uxr_serialize_SampleIdentity>:
 801ac2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ac30:	4604      	mov	r4, r0
 801ac32:	460d      	mov	r5, r1
 801ac34:	220c      	movs	r2, #12
 801ac36:	f7fc fa13 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801ac3a:	2203      	movs	r2, #3
 801ac3c:	f105 010c 	add.w	r1, r5, #12
 801ac40:	4607      	mov	r7, r0
 801ac42:	4620      	mov	r0, r4
 801ac44:	f7fc fa0c 	bl	8017060 <ucdr_serialize_array_uint8_t>
 801ac48:	7be9      	ldrb	r1, [r5, #15]
 801ac4a:	4680      	mov	r8, r0
 801ac4c:	4620      	mov	r0, r4
 801ac4e:	f7f6 fd3b 	bl	80116c8 <ucdr_serialize_uint8_t>
 801ac52:	6929      	ldr	r1, [r5, #16]
 801ac54:	4606      	mov	r6, r0
 801ac56:	4620      	mov	r0, r4
 801ac58:	f7f7 fb66 	bl	8012328 <ucdr_serialize_int32_t>
 801ac5c:	ea07 0708 	and.w	r7, r7, r8
 801ac60:	4603      	mov	r3, r0
 801ac62:	4620      	mov	r0, r4
 801ac64:	403e      	ands	r6, r7
 801ac66:	6969      	ldr	r1, [r5, #20]
 801ac68:	461c      	mov	r4, r3
 801ac6a:	f7f6 ff43 	bl	8011af4 <ucdr_serialize_uint32_t>
 801ac6e:	4034      	ands	r4, r6
 801ac70:	4020      	ands	r0, r4
 801ac72:	b2c0      	uxtb	r0, r0
 801ac74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801ac78 <uxr_deserialize_SampleIdentity>:
 801ac78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ac7c:	4604      	mov	r4, r0
 801ac7e:	460d      	mov	r5, r1
 801ac80:	220c      	movs	r2, #12
 801ac82:	f7fc fa51 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801ac86:	2203      	movs	r2, #3
 801ac88:	f105 010c 	add.w	r1, r5, #12
 801ac8c:	4607      	mov	r7, r0
 801ac8e:	4620      	mov	r0, r4
 801ac90:	f7fc fa4a 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801ac94:	f105 010f 	add.w	r1, r5, #15
 801ac98:	4680      	mov	r8, r0
 801ac9a:	4620      	mov	r0, r4
 801ac9c:	f7f6 fd2a 	bl	80116f4 <ucdr_deserialize_uint8_t>
 801aca0:	f105 0110 	add.w	r1, r5, #16
 801aca4:	4606      	mov	r6, r0
 801aca6:	4620      	mov	r0, r4
 801aca8:	f7f7 fbd6 	bl	8012458 <ucdr_deserialize_int32_t>
 801acac:	ea07 0708 	and.w	r7, r7, r8
 801acb0:	4603      	mov	r3, r0
 801acb2:	4620      	mov	r0, r4
 801acb4:	403e      	ands	r6, r7
 801acb6:	f105 0114 	add.w	r1, r5, #20
 801acba:	461c      	mov	r4, r3
 801acbc:	f7f7 f84a 	bl	8011d54 <ucdr_deserialize_uint32_t>
 801acc0:	4034      	ands	r4, r6
 801acc2:	4020      	ands	r0, r4
 801acc4:	b2c0      	uxtb	r0, r0
 801acc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801acca:	bf00      	nop

0801accc <rcl_client_get_rmw_handle>:
 801accc:	b118      	cbz	r0, 801acd6 <rcl_client_get_rmw_handle+0xa>
 801acce:	6800      	ldr	r0, [r0, #0]
 801acd0:	b108      	cbz	r0, 801acd6 <rcl_client_get_rmw_handle+0xa>
 801acd2:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 801acd6:	4770      	bx	lr

0801acd8 <rcl_send_request>:
 801acd8:	b570      	push	{r4, r5, r6, lr}
 801acda:	b082      	sub	sp, #8
 801acdc:	b1f8      	cbz	r0, 801ad1e <rcl_send_request+0x46>
 801acde:	4604      	mov	r4, r0
 801ace0:	6800      	ldr	r0, [r0, #0]
 801ace2:	b1e0      	cbz	r0, 801ad1e <rcl_send_request+0x46>
 801ace4:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 801ace8:	b1cb      	cbz	r3, 801ad1e <rcl_send_request+0x46>
 801acea:	460e      	mov	r6, r1
 801acec:	b1e1      	cbz	r1, 801ad28 <rcl_send_request+0x50>
 801acee:	4615      	mov	r5, r2
 801acf0:	b1d2      	cbz	r2, 801ad28 <rcl_send_request+0x50>
 801acf2:	2105      	movs	r1, #5
 801acf4:	f500 7088 	add.w	r0, r0, #272	; 0x110
 801acf8:	f002 fa2e 	bl	801d158 <__atomic_load_8>
 801acfc:	4602      	mov	r2, r0
 801acfe:	460b      	mov	r3, r1
 801ad00:	4631      	mov	r1, r6
 801ad02:	e9c5 2300 	strd	r2, r3, [r5]
 801ad06:	6823      	ldr	r3, [r4, #0]
 801ad08:	462a      	mov	r2, r5
 801ad0a:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 801ad0e:	f7fa fefb 	bl	8015b08 <rmw_send_request>
 801ad12:	4606      	mov	r6, r0
 801ad14:	b160      	cbz	r0, 801ad30 <rcl_send_request+0x58>
 801ad16:	2601      	movs	r6, #1
 801ad18:	4630      	mov	r0, r6
 801ad1a:	b002      	add	sp, #8
 801ad1c:	bd70      	pop	{r4, r5, r6, pc}
 801ad1e:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 801ad22:	4630      	mov	r0, r6
 801ad24:	b002      	add	sp, #8
 801ad26:	bd70      	pop	{r4, r5, r6, pc}
 801ad28:	260b      	movs	r6, #11
 801ad2a:	4630      	mov	r0, r6
 801ad2c:	b002      	add	sp, #8
 801ad2e:	bd70      	pop	{r4, r5, r6, pc}
 801ad30:	6820      	ldr	r0, [r4, #0]
 801ad32:	2105      	movs	r1, #5
 801ad34:	e9d5 2300 	ldrd	r2, r3, [r5]
 801ad38:	f500 7088 	add.w	r0, r0, #272	; 0x110
 801ad3c:	9100      	str	r1, [sp, #0]
 801ad3e:	f002 fa77 	bl	801d230 <__atomic_exchange_8>
 801ad42:	4630      	mov	r0, r6
 801ad44:	b002      	add	sp, #8
 801ad46:	bd70      	pop	{r4, r5, r6, pc}

0801ad48 <rcl_take_response>:
 801ad48:	b570      	push	{r4, r5, r6, lr}
 801ad4a:	468e      	mov	lr, r1
 801ad4c:	b08c      	sub	sp, #48	; 0x30
 801ad4e:	460c      	mov	r4, r1
 801ad50:	4616      	mov	r6, r2
 801ad52:	f10d 0c18 	add.w	ip, sp, #24
 801ad56:	4605      	mov	r5, r0
 801ad58:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801ad5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ad60:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801ad64:	e88c 0003 	stmia.w	ip, {r0, r1}
 801ad68:	b35d      	cbz	r5, 801adc2 <rcl_take_response+0x7a>
 801ad6a:	682b      	ldr	r3, [r5, #0]
 801ad6c:	b34b      	cbz	r3, 801adc2 <rcl_take_response+0x7a>
 801ad6e:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 801ad72:	b330      	cbz	r0, 801adc2 <rcl_take_response+0x7a>
 801ad74:	b346      	cbz	r6, 801adc8 <rcl_take_response+0x80>
 801ad76:	2300      	movs	r3, #0
 801ad78:	4632      	mov	r2, r6
 801ad7a:	a902      	add	r1, sp, #8
 801ad7c:	f88d 3007 	strb.w	r3, [sp, #7]
 801ad80:	f10d 0307 	add.w	r3, sp, #7
 801ad84:	ed9f 7b12 	vldr	d7, [pc, #72]	; 801add0 <rcl_take_response+0x88>
 801ad88:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ad8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 801ad90:	f7fa ffc2 	bl	8015d18 <rmw_take_response>
 801ad94:	4605      	mov	r5, r0
 801ad96:	b9c8      	cbnz	r0, 801adcc <rcl_take_response+0x84>
 801ad98:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801ad9c:	f240 13f5 	movw	r3, #501	; 0x1f5
 801ada0:	2a00      	cmp	r2, #0
 801ada2:	bf08      	it	eq
 801ada4:	461d      	moveq	r5, r3
 801ada6:	f10d 0e18 	add.w	lr, sp, #24
 801adaa:	46a4      	mov	ip, r4
 801adac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801adb0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801adb4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801adb8:	e88c 0003 	stmia.w	ip, {r0, r1}
 801adbc:	4628      	mov	r0, r5
 801adbe:	b00c      	add	sp, #48	; 0x30
 801adc0:	bd70      	pop	{r4, r5, r6, pc}
 801adc2:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
 801adc6:	e7ee      	b.n	801ada6 <rcl_take_response+0x5e>
 801adc8:	250b      	movs	r5, #11
 801adca:	e7ec      	b.n	801ada6 <rcl_take_response+0x5e>
 801adcc:	2501      	movs	r5, #1
 801adce:	e7ea      	b.n	801ada6 <rcl_take_response+0x5e>
	...

0801add8 <rcl_client_is_valid>:
 801add8:	b130      	cbz	r0, 801ade8 <rcl_client_is_valid+0x10>
 801adda:	6800      	ldr	r0, [r0, #0]
 801addc:	b120      	cbz	r0, 801ade8 <rcl_client_is_valid+0x10>
 801adde:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 801ade2:	3800      	subs	r0, #0
 801ade4:	bf18      	it	ne
 801ade6:	2001      	movne	r0, #1
 801ade8:	4770      	bx	lr
 801adea:	bf00      	nop

0801adec <rcl_convert_rmw_ret_to_rcl_ret>:
 801adec:	280b      	cmp	r0, #11
 801adee:	dc0d      	bgt.n	801ae0c <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 801adf0:	2800      	cmp	r0, #0
 801adf2:	db09      	blt.n	801ae08 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801adf4:	280b      	cmp	r0, #11
 801adf6:	d807      	bhi.n	801ae08 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801adf8:	e8df f000 	tbb	[pc, r0]
 801adfc:	07060607 	.word	0x07060607
 801ae00:	06060606 	.word	0x06060606
 801ae04:	07070606 	.word	0x07070606
 801ae08:	2001      	movs	r0, #1
 801ae0a:	4770      	bx	lr
 801ae0c:	28cb      	cmp	r0, #203	; 0xcb
 801ae0e:	bf18      	it	ne
 801ae10:	2001      	movne	r0, #1
 801ae12:	4770      	bx	lr

0801ae14 <rcl_get_zero_initialized_context>:
 801ae14:	4a03      	ldr	r2, [pc, #12]	; (801ae24 <rcl_get_zero_initialized_context+0x10>)
 801ae16:	4603      	mov	r3, r0
 801ae18:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ae1c:	e883 0003 	stmia.w	r3, {r0, r1}
 801ae20:	4618      	mov	r0, r3
 801ae22:	4770      	bx	lr
 801ae24:	0802522c 	.word	0x0802522c

0801ae28 <rcl_context_is_valid>:
 801ae28:	b118      	cbz	r0, 801ae32 <rcl_context_is_valid+0xa>
 801ae2a:	6840      	ldr	r0, [r0, #4]
 801ae2c:	3800      	subs	r0, #0
 801ae2e:	bf18      	it	ne
 801ae30:	2001      	movne	r0, #1
 801ae32:	4770      	bx	lr

0801ae34 <__cleanup_context>:
 801ae34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ae38:	4606      	mov	r6, r0
 801ae3a:	2300      	movs	r3, #0
 801ae3c:	6800      	ldr	r0, [r0, #0]
 801ae3e:	6073      	str	r3, [r6, #4]
 801ae40:	2800      	cmp	r0, #0
 801ae42:	d049      	beq.n	801aed8 <__cleanup_context+0xa4>
 801ae44:	6947      	ldr	r7, [r0, #20]
 801ae46:	f8d0 8004 	ldr.w	r8, [r0, #4]
 801ae4a:	f8d0 9010 	ldr.w	r9, [r0, #16]
 801ae4e:	b137      	cbz	r7, 801ae5e <__cleanup_context+0x2a>
 801ae50:	3014      	adds	r0, #20
 801ae52:	f7f8 f845 	bl	8012ee0 <rcl_init_options_fini>
 801ae56:	4607      	mov	r7, r0
 801ae58:	2800      	cmp	r0, #0
 801ae5a:	d144      	bne.n	801aee6 <__cleanup_context+0xb2>
 801ae5c:	6830      	ldr	r0, [r6, #0]
 801ae5e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801ae60:	b143      	cbz	r3, 801ae74 <__cleanup_context+0x40>
 801ae62:	3028      	adds	r0, #40	; 0x28
 801ae64:	f7fa fb58 	bl	8015518 <rmw_context_fini>
 801ae68:	b118      	cbz	r0, 801ae72 <__cleanup_context+0x3e>
 801ae6a:	2f00      	cmp	r7, #0
 801ae6c:	d03e      	beq.n	801aeec <__cleanup_context+0xb8>
 801ae6e:	f7f9 fe17 	bl	8014aa0 <rcutils_reset_error>
 801ae72:	6830      	ldr	r0, [r6, #0]
 801ae74:	6a03      	ldr	r3, [r0, #32]
 801ae76:	b1db      	cbz	r3, 801aeb0 <__cleanup_context+0x7c>
 801ae78:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 801ae7c:	2a01      	cmp	r2, #1
 801ae7e:	f17c 0100 	sbcs.w	r1, ip, #0
 801ae82:	db11      	blt.n	801aea8 <__cleanup_context+0x74>
 801ae84:	2400      	movs	r4, #0
 801ae86:	4625      	mov	r5, r4
 801ae88:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801ae8c:	4649      	mov	r1, r9
 801ae8e:	b1b8      	cbz	r0, 801aec0 <__cleanup_context+0x8c>
 801ae90:	47c0      	blx	r8
 801ae92:	6833      	ldr	r3, [r6, #0]
 801ae94:	3401      	adds	r4, #1
 801ae96:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 801ae9a:	f145 0500 	adc.w	r5, r5, #0
 801ae9e:	6a1b      	ldr	r3, [r3, #32]
 801aea0:	4294      	cmp	r4, r2
 801aea2:	eb75 010c 	sbcs.w	r1, r5, ip
 801aea6:	dbef      	blt.n	801ae88 <__cleanup_context+0x54>
 801aea8:	4618      	mov	r0, r3
 801aeaa:	4649      	mov	r1, r9
 801aeac:	47c0      	blx	r8
 801aeae:	6830      	ldr	r0, [r6, #0]
 801aeb0:	4649      	mov	r1, r9
 801aeb2:	47c0      	blx	r8
 801aeb4:	2300      	movs	r3, #0
 801aeb6:	4638      	mov	r0, r7
 801aeb8:	e9c6 3300 	strd	r3, r3, [r6]
 801aebc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aec0:	3401      	adds	r4, #1
 801aec2:	f145 0500 	adc.w	r5, r5, #0
 801aec6:	4294      	cmp	r4, r2
 801aec8:	eb75 010c 	sbcs.w	r1, r5, ip
 801aecc:	dbdc      	blt.n	801ae88 <__cleanup_context+0x54>
 801aece:	4618      	mov	r0, r3
 801aed0:	4649      	mov	r1, r9
 801aed2:	47c0      	blx	r8
 801aed4:	6830      	ldr	r0, [r6, #0]
 801aed6:	e7eb      	b.n	801aeb0 <__cleanup_context+0x7c>
 801aed8:	4607      	mov	r7, r0
 801aeda:	2300      	movs	r3, #0
 801aedc:	4638      	mov	r0, r7
 801aede:	e9c6 3300 	strd	r3, r3, [r6]
 801aee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aee6:	f7f9 fddb 	bl	8014aa0 <rcutils_reset_error>
 801aeea:	e7b7      	b.n	801ae5c <__cleanup_context+0x28>
 801aeec:	f7ff ff7e 	bl	801adec <rcl_convert_rmw_ret_to_rcl_ret>
 801aef0:	4607      	mov	r7, r0
 801aef2:	e7bc      	b.n	801ae6e <__cleanup_context+0x3a>

0801aef4 <rcl_get_zero_initialized_guard_condition>:
 801aef4:	4a03      	ldr	r2, [pc, #12]	; (801af04 <rcl_get_zero_initialized_guard_condition+0x10>)
 801aef6:	4603      	mov	r3, r0
 801aef8:	e892 0003 	ldmia.w	r2, {r0, r1}
 801aefc:	e883 0003 	stmia.w	r3, {r0, r1}
 801af00:	4618      	mov	r0, r3
 801af02:	4770      	bx	lr
 801af04:	08025234 	.word	0x08025234

0801af08 <rcl_guard_condition_init_from_rmw>:
 801af08:	b082      	sub	sp, #8
 801af0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af0e:	b086      	sub	sp, #24
 801af10:	4604      	mov	r4, r0
 801af12:	460e      	mov	r6, r1
 801af14:	4615      	mov	r5, r2
 801af16:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 801af1a:	f10d 0e04 	add.w	lr, sp, #4
 801af1e:	f84c 3f04 	str.w	r3, [ip, #4]!
 801af22:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801af26:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801af2a:	f8dc 3000 	ldr.w	r3, [ip]
 801af2e:	a801      	add	r0, sp, #4
 801af30:	f8ce 3000 	str.w	r3, [lr]
 801af34:	f7f9 fd76 	bl	8014a24 <rcutils_allocator_is_valid>
 801af38:	f080 0301 	eor.w	r3, r0, #1
 801af3c:	b2db      	uxtb	r3, r3
 801af3e:	bb3b      	cbnz	r3, 801af90 <rcl_guard_condition_init_from_rmw+0x88>
 801af40:	b334      	cbz	r4, 801af90 <rcl_guard_condition_init_from_rmw+0x88>
 801af42:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801af46:	f1b8 0f00 	cmp.w	r8, #0
 801af4a:	d11a      	bne.n	801af82 <rcl_guard_condition_init_from_rmw+0x7a>
 801af4c:	b305      	cbz	r5, 801af90 <rcl_guard_condition_init_from_rmw+0x88>
 801af4e:	4628      	mov	r0, r5
 801af50:	f7ff ff6a 	bl	801ae28 <rcl_context_is_valid>
 801af54:	b1f0      	cbz	r0, 801af94 <rcl_guard_condition_init_from_rmw+0x8c>
 801af56:	9b01      	ldr	r3, [sp, #4]
 801af58:	201c      	movs	r0, #28
 801af5a:	9905      	ldr	r1, [sp, #20]
 801af5c:	4798      	blx	r3
 801af5e:	4607      	mov	r7, r0
 801af60:	6060      	str	r0, [r4, #4]
 801af62:	b320      	cbz	r0, 801afae <rcl_guard_condition_init_from_rmw+0xa6>
 801af64:	b1c6      	cbz	r6, 801af98 <rcl_guard_condition_init_from_rmw+0x90>
 801af66:	6006      	str	r6, [r0, #0]
 801af68:	f880 8004 	strb.w	r8, [r0, #4]
 801af6c:	ac01      	add	r4, sp, #4
 801af6e:	f107 0c08 	add.w	ip, r7, #8
 801af72:	2500      	movs	r5, #0
 801af74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801af76:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801af7a:	6823      	ldr	r3, [r4, #0]
 801af7c:	f8cc 3000 	str.w	r3, [ip]
 801af80:	e000      	b.n	801af84 <rcl_guard_condition_init_from_rmw+0x7c>
 801af82:	2564      	movs	r5, #100	; 0x64
 801af84:	4628      	mov	r0, r5
 801af86:	b006      	add	sp, #24
 801af88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801af8c:	b002      	add	sp, #8
 801af8e:	4770      	bx	lr
 801af90:	250b      	movs	r5, #11
 801af92:	e7f7      	b.n	801af84 <rcl_guard_condition_init_from_rmw+0x7c>
 801af94:	2565      	movs	r5, #101	; 0x65
 801af96:	e7f5      	b.n	801af84 <rcl_guard_condition_init_from_rmw+0x7c>
 801af98:	6828      	ldr	r0, [r5, #0]
 801af9a:	3028      	adds	r0, #40	; 0x28
 801af9c:	f002 fd56 	bl	801da4c <rmw_create_guard_condition>
 801afa0:	6038      	str	r0, [r7, #0]
 801afa2:	6867      	ldr	r7, [r4, #4]
 801afa4:	683e      	ldr	r6, [r7, #0]
 801afa6:	b126      	cbz	r6, 801afb2 <rcl_guard_condition_init_from_rmw+0xaa>
 801afa8:	2301      	movs	r3, #1
 801afaa:	713b      	strb	r3, [r7, #4]
 801afac:	e7de      	b.n	801af6c <rcl_guard_condition_init_from_rmw+0x64>
 801afae:	250a      	movs	r5, #10
 801afb0:	e7e8      	b.n	801af84 <rcl_guard_condition_init_from_rmw+0x7c>
 801afb2:	9b02      	ldr	r3, [sp, #8]
 801afb4:	4638      	mov	r0, r7
 801afb6:	9905      	ldr	r1, [sp, #20]
 801afb8:	2501      	movs	r5, #1
 801afba:	4798      	blx	r3
 801afbc:	6066      	str	r6, [r4, #4]
 801afbe:	e7e1      	b.n	801af84 <rcl_guard_condition_init_from_rmw+0x7c>

0801afc0 <rcl_guard_condition_fini>:
 801afc0:	b570      	push	{r4, r5, r6, lr}
 801afc2:	b082      	sub	sp, #8
 801afc4:	b1f0      	cbz	r0, 801b004 <rcl_guard_condition_fini+0x44>
 801afc6:	6843      	ldr	r3, [r0, #4]
 801afc8:	4604      	mov	r4, r0
 801afca:	b163      	cbz	r3, 801afe6 <rcl_guard_condition_fini+0x26>
 801afcc:	6818      	ldr	r0, [r3, #0]
 801afce:	68de      	ldr	r6, [r3, #12]
 801afd0:	6999      	ldr	r1, [r3, #24]
 801afd2:	b160      	cbz	r0, 801afee <rcl_guard_condition_fini+0x2e>
 801afd4:	791d      	ldrb	r5, [r3, #4]
 801afd6:	b965      	cbnz	r5, 801aff2 <rcl_guard_condition_fini+0x32>
 801afd8:	4618      	mov	r0, r3
 801afda:	47b0      	blx	r6
 801afdc:	2300      	movs	r3, #0
 801afde:	4628      	mov	r0, r5
 801afe0:	6063      	str	r3, [r4, #4]
 801afe2:	b002      	add	sp, #8
 801afe4:	bd70      	pop	{r4, r5, r6, pc}
 801afe6:	461d      	mov	r5, r3
 801afe8:	4628      	mov	r0, r5
 801afea:	b002      	add	sp, #8
 801afec:	bd70      	pop	{r4, r5, r6, pc}
 801afee:	4605      	mov	r5, r0
 801aff0:	e7f2      	b.n	801afd8 <rcl_guard_condition_fini+0x18>
 801aff2:	9101      	str	r1, [sp, #4]
 801aff4:	f002 fd40 	bl	801da78 <rmw_destroy_guard_condition>
 801aff8:	1e05      	subs	r5, r0, #0
 801affa:	6863      	ldr	r3, [r4, #4]
 801affc:	9901      	ldr	r1, [sp, #4]
 801affe:	bf18      	it	ne
 801b000:	2501      	movne	r5, #1
 801b002:	e7e9      	b.n	801afd8 <rcl_guard_condition_fini+0x18>
 801b004:	250b      	movs	r5, #11
 801b006:	4628      	mov	r0, r5
 801b008:	b002      	add	sp, #8
 801b00a:	bd70      	pop	{r4, r5, r6, pc}

0801b00c <rcl_guard_condition_get_default_options>:
 801b00c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b00e:	b087      	sub	sp, #28
 801b010:	4606      	mov	r6, r0
 801b012:	4c0b      	ldr	r4, [pc, #44]	; (801b040 <rcl_guard_condition_get_default_options+0x34>)
 801b014:	4668      	mov	r0, sp
 801b016:	f7f9 fcf7 	bl	8014a08 <rcutils_get_default_allocator>
 801b01a:	46ee      	mov	lr, sp
 801b01c:	46a4      	mov	ip, r4
 801b01e:	4625      	mov	r5, r4
 801b020:	4634      	mov	r4, r6
 801b022:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b026:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b02a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b02c:	f8de 7000 	ldr.w	r7, [lr]
 801b030:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801b032:	4630      	mov	r0, r6
 801b034:	f8cc 7000 	str.w	r7, [ip]
 801b038:	6027      	str	r7, [r4, #0]
 801b03a:	b007      	add	sp, #28
 801b03c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b03e:	bf00      	nop
 801b040:	20016e70 	.word	0x20016e70

0801b044 <rcl_guard_condition_get_rmw_handle>:
 801b044:	b110      	cbz	r0, 801b04c <rcl_guard_condition_get_rmw_handle+0x8>
 801b046:	6840      	ldr	r0, [r0, #4]
 801b048:	b100      	cbz	r0, 801b04c <rcl_guard_condition_get_rmw_handle+0x8>
 801b04a:	6800      	ldr	r0, [r0, #0]
 801b04c:	4770      	bx	lr
 801b04e:	bf00      	nop

0801b050 <rcl_init>:
 801b050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b054:	1e05      	subs	r5, r0, #0
 801b056:	b09e      	sub	sp, #120	; 0x78
 801b058:	460e      	mov	r6, r1
 801b05a:	4690      	mov	r8, r2
 801b05c:	461f      	mov	r7, r3
 801b05e:	f340 809f 	ble.w	801b1a0 <rcl_init+0x150>
 801b062:	2900      	cmp	r1, #0
 801b064:	f000 809f 	beq.w	801b1a6 <rcl_init+0x156>
 801b068:	f1a1 0e04 	sub.w	lr, r1, #4
 801b06c:	f04f 0c00 	mov.w	ip, #0
 801b070:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 801b074:	f10c 0c01 	add.w	ip, ip, #1
 801b078:	2c00      	cmp	r4, #0
 801b07a:	f000 8094 	beq.w	801b1a6 <rcl_init+0x156>
 801b07e:	4565      	cmp	r5, ip
 801b080:	d1f6      	bne.n	801b070 <rcl_init+0x20>
 801b082:	f1b8 0f00 	cmp.w	r8, #0
 801b086:	f000 808e 	beq.w	801b1a6 <rcl_init+0x156>
 801b08a:	f8d8 4000 	ldr.w	r4, [r8]
 801b08e:	2c00      	cmp	r4, #0
 801b090:	f000 8089 	beq.w	801b1a6 <rcl_init+0x156>
 801b094:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 801b098:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b09a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b09e:	6823      	ldr	r3, [r4, #0]
 801b0a0:	a819      	add	r0, sp, #100	; 0x64
 801b0a2:	f8cc 3000 	str.w	r3, [ip]
 801b0a6:	f7f9 fcbd 	bl	8014a24 <rcutils_allocator_is_valid>
 801b0aa:	f080 0001 	eor.w	r0, r0, #1
 801b0ae:	b2c0      	uxtb	r0, r0
 801b0b0:	2800      	cmp	r0, #0
 801b0b2:	d178      	bne.n	801b1a6 <rcl_init+0x156>
 801b0b4:	2f00      	cmp	r7, #0
 801b0b6:	d076      	beq.n	801b1a6 <rcl_init+0x156>
 801b0b8:	683b      	ldr	r3, [r7, #0]
 801b0ba:	2b00      	cmp	r3, #0
 801b0bc:	d178      	bne.n	801b1b0 <rcl_init+0x160>
 801b0be:	2178      	movs	r1, #120	; 0x78
 801b0c0:	2001      	movs	r0, #1
 801b0c2:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 801b0c6:	4798      	blx	r3
 801b0c8:	4604      	mov	r4, r0
 801b0ca:	6038      	str	r0, [r7, #0]
 801b0cc:	2800      	cmp	r0, #0
 801b0ce:	f000 80b6 	beq.w	801b23e <rcl_init+0x1ee>
 801b0d2:	a802      	add	r0, sp, #8
 801b0d4:	f002 fa4c 	bl	801d570 <rmw_get_zero_initialized_context>
 801b0d8:	a902      	add	r1, sp, #8
 801b0da:	f104 0028 	add.w	r0, r4, #40	; 0x28
 801b0de:	2250      	movs	r2, #80	; 0x50
 801b0e0:	f005 fc01 	bl	80208e6 <memcpy>
 801b0e4:	ac19      	add	r4, sp, #100	; 0x64
 801b0e6:	f8d7 e000 	ldr.w	lr, [r7]
 801b0ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b0ec:	46f4      	mov	ip, lr
 801b0ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b0f2:	6823      	ldr	r3, [r4, #0]
 801b0f4:	f10e 0114 	add.w	r1, lr, #20
 801b0f8:	4640      	mov	r0, r8
 801b0fa:	f8cc 3000 	str.w	r3, [ip]
 801b0fe:	f7f7 ff19 	bl	8012f34 <rcl_init_options_copy>
 801b102:	4604      	mov	r4, r0
 801b104:	2800      	cmp	r0, #0
 801b106:	d144      	bne.n	801b192 <rcl_init+0x142>
 801b108:	f8d7 9000 	ldr.w	r9, [r7]
 801b10c:	ea4f 78e5 	mov.w	r8, r5, asr #31
 801b110:	f8c9 0020 	str.w	r0, [r9, #32]
 801b114:	f8c9 5018 	str.w	r5, [r9, #24]
 801b118:	f8c9 801c 	str.w	r8, [r9, #28]
 801b11c:	2d00      	cmp	r5, #0
 801b11e:	d04e      	beq.n	801b1be <rcl_init+0x16e>
 801b120:	2e00      	cmp	r6, #0
 801b122:	d04c      	beq.n	801b1be <rcl_init+0x16e>
 801b124:	2104      	movs	r1, #4
 801b126:	4628      	mov	r0, r5
 801b128:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 801b12c:	4798      	blx	r3
 801b12e:	f8c9 0020 	str.w	r0, [r9, #32]
 801b132:	f8d7 9000 	ldr.w	r9, [r7]
 801b136:	f8d9 3020 	ldr.w	r3, [r9, #32]
 801b13a:	46ca      	mov	sl, r9
 801b13c:	b343      	cbz	r3, 801b190 <rcl_init+0x140>
 801b13e:	2d01      	cmp	r5, #1
 801b140:	f178 0300 	sbcs.w	r3, r8, #0
 801b144:	db3b      	blt.n	801b1be <rcl_init+0x16e>
 801b146:	2400      	movs	r4, #0
 801b148:	3e04      	subs	r6, #4
 801b14a:	46a1      	mov	r9, r4
 801b14c:	e00b      	b.n	801b166 <rcl_init+0x116>
 801b14e:	6831      	ldr	r1, [r6, #0]
 801b150:	f005 fbc9 	bl	80208e6 <memcpy>
 801b154:	3401      	adds	r4, #1
 801b156:	f149 0900 	adc.w	r9, r9, #0
 801b15a:	45c8      	cmp	r8, r9
 801b15c:	bf08      	it	eq
 801b15e:	42a5      	cmpeq	r5, r4
 801b160:	d02b      	beq.n	801b1ba <rcl_init+0x16a>
 801b162:	f8d7 a000 	ldr.w	sl, [r7]
 801b166:	f856 0f04 	ldr.w	r0, [r6, #4]!
 801b16a:	f7e5 f8c9 	bl	8000300 <strlen>
 801b16e:	1c42      	adds	r2, r0, #1
 801b170:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801b172:	4610      	mov	r0, r2
 801b174:	991d      	ldr	r1, [sp, #116]	; 0x74
 801b176:	f8da a020 	ldr.w	sl, [sl, #32]
 801b17a:	9201      	str	r2, [sp, #4]
 801b17c:	4798      	blx	r3
 801b17e:	683b      	ldr	r3, [r7, #0]
 801b180:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 801b184:	6a1b      	ldr	r3, [r3, #32]
 801b186:	9a01      	ldr	r2, [sp, #4]
 801b188:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801b18c:	2800      	cmp	r0, #0
 801b18e:	d1de      	bne.n	801b14e <rcl_init+0xfe>
 801b190:	240a      	movs	r4, #10
 801b192:	4638      	mov	r0, r7
 801b194:	f7ff fe4e 	bl	801ae34 <__cleanup_context>
 801b198:	4620      	mov	r0, r4
 801b19a:	b01e      	add	sp, #120	; 0x78
 801b19c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1a0:	2900      	cmp	r1, #0
 801b1a2:	f43f af6e 	beq.w	801b082 <rcl_init+0x32>
 801b1a6:	240b      	movs	r4, #11
 801b1a8:	4620      	mov	r0, r4
 801b1aa:	b01e      	add	sp, #120	; 0x78
 801b1ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1b0:	2464      	movs	r4, #100	; 0x64
 801b1b2:	4620      	mov	r0, r4
 801b1b4:	b01e      	add	sp, #120	; 0x78
 801b1b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1ba:	f8d7 9000 	ldr.w	r9, [r7]
 801b1be:	4926      	ldr	r1, [pc, #152]	; (801b258 <rcl_init+0x208>)
 801b1c0:	680b      	ldr	r3, [r1, #0]
 801b1c2:	3301      	adds	r3, #1
 801b1c4:	d036      	beq.n	801b234 <rcl_init+0x1e4>
 801b1c6:	461a      	mov	r2, r3
 801b1c8:	2400      	movs	r4, #0
 801b1ca:	600b      	str	r3, [r1, #0]
 801b1cc:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801b1d0:	607b      	str	r3, [r7, #4]
 801b1d2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801b1d4:	3301      	adds	r3, #1
 801b1d6:	e9c0 2406 	strd	r2, r4, [r0, #24]
 801b1da:	d034      	beq.n	801b246 <rcl_init+0x1f6>
 801b1dc:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 801b1e0:	b93b      	cbnz	r3, 801b1f2 <rcl_init+0x1a2>
 801b1e2:	3030      	adds	r0, #48	; 0x30
 801b1e4:	f000 f83a 	bl	801b25c <rcl_get_localhost_only>
 801b1e8:	4604      	mov	r4, r0
 801b1ea:	2800      	cmp	r0, #0
 801b1ec:	d1d1      	bne.n	801b192 <rcl_init+0x142>
 801b1ee:	683b      	ldr	r3, [r7, #0]
 801b1f0:	6958      	ldr	r0, [r3, #20]
 801b1f2:	aa18      	add	r2, sp, #96	; 0x60
 801b1f4:	a917      	add	r1, sp, #92	; 0x5c
 801b1f6:	6b40      	ldr	r0, [r0, #52]	; 0x34
 801b1f8:	f000 fc38 	bl	801ba6c <rcl_validate_enclave_name>
 801b1fc:	4604      	mov	r4, r0
 801b1fe:	2800      	cmp	r0, #0
 801b200:	d1c7      	bne.n	801b192 <rcl_init+0x142>
 801b202:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b204:	b9eb      	cbnz	r3, 801b242 <rcl_init+0x1f2>
 801b206:	6839      	ldr	r1, [r7, #0]
 801b208:	694b      	ldr	r3, [r1, #20]
 801b20a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 801b20e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 801b210:	f000 f9c8 	bl	801b5a4 <rcl_get_security_options_from_environment>
 801b214:	4604      	mov	r4, r0
 801b216:	2800      	cmp	r0, #0
 801b218:	d1bb      	bne.n	801b192 <rcl_init+0x142>
 801b21a:	6839      	ldr	r1, [r7, #0]
 801b21c:	6948      	ldr	r0, [r1, #20]
 801b21e:	3128      	adds	r1, #40	; 0x28
 801b220:	3018      	adds	r0, #24
 801b222:	f7fa f843 	bl	80152ac <rmw_init>
 801b226:	4604      	mov	r4, r0
 801b228:	2800      	cmp	r0, #0
 801b22a:	d0bd      	beq.n	801b1a8 <rcl_init+0x158>
 801b22c:	f7ff fdde 	bl	801adec <rcl_convert_rmw_ret_to_rcl_ret>
 801b230:	4604      	mov	r4, r0
 801b232:	e7ae      	b.n	801b192 <rcl_init+0x142>
 801b234:	2201      	movs	r2, #1
 801b236:	461c      	mov	r4, r3
 801b238:	600a      	str	r2, [r1, #0]
 801b23a:	4613      	mov	r3, r2
 801b23c:	e7c6      	b.n	801b1cc <rcl_init+0x17c>
 801b23e:	240a      	movs	r4, #10
 801b240:	e7b2      	b.n	801b1a8 <rcl_init+0x158>
 801b242:	2401      	movs	r4, #1
 801b244:	e7a5      	b.n	801b192 <rcl_init+0x142>
 801b246:	3024      	adds	r0, #36	; 0x24
 801b248:	f003 fbc6 	bl	801e9d8 <rcl_get_default_domain_id>
 801b24c:	4604      	mov	r4, r0
 801b24e:	2800      	cmp	r0, #0
 801b250:	d19f      	bne.n	801b192 <rcl_init+0x142>
 801b252:	683b      	ldr	r3, [r7, #0]
 801b254:	6958      	ldr	r0, [r3, #20]
 801b256:	e7c1      	b.n	801b1dc <rcl_init+0x18c>
 801b258:	20016e84 	.word	0x20016e84

0801b25c <rcl_get_localhost_only>:
 801b25c:	b510      	push	{r4, lr}
 801b25e:	2300      	movs	r3, #0
 801b260:	b082      	sub	sp, #8
 801b262:	9301      	str	r3, [sp, #4]
 801b264:	b1b8      	cbz	r0, 801b296 <rcl_get_localhost_only+0x3a>
 801b266:	4604      	mov	r4, r0
 801b268:	a901      	add	r1, sp, #4
 801b26a:	480c      	ldr	r0, [pc, #48]	; (801b29c <rcl_get_localhost_only+0x40>)
 801b26c:	f7f9 fbe8 	bl	8014a40 <rcutils_get_env>
 801b270:	b110      	cbz	r0, 801b278 <rcl_get_localhost_only+0x1c>
 801b272:	2001      	movs	r0, #1
 801b274:	b002      	add	sp, #8
 801b276:	bd10      	pop	{r4, pc}
 801b278:	9b01      	ldr	r3, [sp, #4]
 801b27a:	b113      	cbz	r3, 801b282 <rcl_get_localhost_only+0x26>
 801b27c:	781a      	ldrb	r2, [r3, #0]
 801b27e:	2a31      	cmp	r2, #49	; 0x31
 801b280:	d004      	beq.n	801b28c <rcl_get_localhost_only+0x30>
 801b282:	2302      	movs	r3, #2
 801b284:	2000      	movs	r0, #0
 801b286:	7023      	strb	r3, [r4, #0]
 801b288:	b002      	add	sp, #8
 801b28a:	bd10      	pop	{r4, pc}
 801b28c:	785b      	ldrb	r3, [r3, #1]
 801b28e:	2b00      	cmp	r3, #0
 801b290:	d1f7      	bne.n	801b282 <rcl_get_localhost_only+0x26>
 801b292:	2301      	movs	r3, #1
 801b294:	e7f6      	b.n	801b284 <rcl_get_localhost_only+0x28>
 801b296:	200b      	movs	r0, #11
 801b298:	b002      	add	sp, #8
 801b29a:	bd10      	pop	{r4, pc}
 801b29c:	0802523c 	.word	0x0802523c

0801b2a0 <rcl_node_resolve_name>:
 801b2a0:	b082      	sub	sp, #8
 801b2a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2a6:	b091      	sub	sp, #68	; 0x44
 801b2a8:	ac1a      	add	r4, sp, #104	; 0x68
 801b2aa:	f89d 807c 	ldrb.w	r8, [sp, #124]	; 0x7c
 801b2ae:	e884 000c 	stmia.w	r4, {r2, r3}
 801b2b2:	2800      	cmp	r0, #0
 801b2b4:	d03d      	beq.n	801b332 <rcl_node_resolve_name+0x92>
 801b2b6:	460c      	mov	r4, r1
 801b2b8:	4605      	mov	r5, r0
 801b2ba:	f7f8 f81d 	bl	80132f8 <rcl_node_get_options>
 801b2be:	2800      	cmp	r0, #0
 801b2c0:	d03a      	beq.n	801b338 <rcl_node_resolve_name+0x98>
 801b2c2:	4628      	mov	r0, r5
 801b2c4:	f7f8 f808 	bl	80132d8 <rcl_node_get_name>
 801b2c8:	4606      	mov	r6, r0
 801b2ca:	4628      	mov	r0, r5
 801b2cc:	ad0b      	add	r5, sp, #44	; 0x2c
 801b2ce:	f7f8 f80b 	bl	80132e8 <rcl_node_get_namespace>
 801b2d2:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 801b2d6:	4607      	mov	r7, r0
 801b2d8:	46ac      	mov	ip, r5
 801b2da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b2de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b2e2:	f8de 3000 	ldr.w	r3, [lr]
 801b2e6:	f8cc 3000 	str.w	r3, [ip]
 801b2ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b2ec:	b30b      	cbz	r3, 801b332 <rcl_node_resolve_name+0x92>
 801b2ee:	4689      	mov	r9, r1
 801b2f0:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 801b2f4:	f002 f80e 	bl	801d314 <rcutils_get_zero_initialized_string_map>
 801b2f8:	ab10      	add	r3, sp, #64	; 0x40
 801b2fa:	9008      	str	r0, [sp, #32]
 801b2fc:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801b300:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b304:	2100      	movs	r1, #0
 801b306:	a808      	add	r0, sp, #32
 801b308:	e895 000c 	ldmia.w	r5, {r2, r3}
 801b30c:	f002 f878 	bl	801d400 <rcutils_string_map_init>
 801b310:	4683      	mov	fp, r0
 801b312:	b1a0      	cbz	r0, 801b33e <rcl_node_resolve_name+0x9e>
 801b314:	f7f9 fbac 	bl	8014a70 <rcutils_get_error_string>
 801b318:	f7f9 fbc2 	bl	8014aa0 <rcutils_reset_error>
 801b31c:	f1bb 0f0a 	cmp.w	fp, #10
 801b320:	bf18      	it	ne
 801b322:	f04f 0b01 	movne.w	fp, #1
 801b326:	4658      	mov	r0, fp
 801b328:	b011      	add	sp, #68	; 0x44
 801b32a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b32e:	b002      	add	sp, #8
 801b330:	4770      	bx	lr
 801b332:	f04f 0b0b 	mov.w	fp, #11
 801b336:	e7f6      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b338:	f04f 0b01 	mov.w	fp, #1
 801b33c:	e7f3      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b33e:	9009      	str	r0, [sp, #36]	; 0x24
 801b340:	9007      	str	r0, [sp, #28]
 801b342:	a808      	add	r0, sp, #32
 801b344:	f003 fcdc 	bl	801ed00 <rcl_get_default_topic_name_substitutions>
 801b348:	4683      	mov	fp, r0
 801b34a:	b180      	cbz	r0, 801b36e <rcl_node_resolve_name+0xce>
 801b34c:	280a      	cmp	r0, #10
 801b34e:	a808      	add	r0, sp, #32
 801b350:	bf18      	it	ne
 801b352:	f04f 0b01 	movne.w	fp, #1
 801b356:	f002 f893 	bl	801d480 <rcutils_string_map_fini>
 801b35a:	4604      	mov	r4, r0
 801b35c:	2800      	cmp	r0, #0
 801b35e:	d15b      	bne.n	801b418 <rcl_node_resolve_name+0x178>
 801b360:	4651      	mov	r1, sl
 801b362:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b364:	47c8      	blx	r9
 801b366:	4651      	mov	r1, sl
 801b368:	4620      	mov	r0, r4
 801b36a:	47c8      	blx	r9
 801b36c:	e7db      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b36e:	ab09      	add	r3, sp, #36	; 0x24
 801b370:	46ec      	mov	ip, sp
 801b372:	9305      	str	r3, [sp, #20]
 801b374:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b376:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b37a:	682b      	ldr	r3, [r5, #0]
 801b37c:	463a      	mov	r2, r7
 801b37e:	4631      	mov	r1, r6
 801b380:	4620      	mov	r0, r4
 801b382:	f8cc 3000 	str.w	r3, [ip]
 801b386:	ab08      	add	r3, sp, #32
 801b388:	f003 fb5a 	bl	801ea40 <rcl_expand_topic_name>
 801b38c:	4683      	mov	fp, r0
 801b38e:	b9d8      	cbnz	r0, 801b3c8 <rcl_node_resolve_name+0x128>
 801b390:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801b392:	4602      	mov	r2, r0
 801b394:	9009      	str	r0, [sp, #36]	; 0x24
 801b396:	a90a      	add	r1, sp, #40	; 0x28
 801b398:	4620      	mov	r0, r4
 801b39a:	f002 f985 	bl	801d6a8 <rmw_validate_full_topic_name>
 801b39e:	bb50      	cbnz	r0, 801b3f6 <rcl_node_resolve_name+0x156>
 801b3a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801b3a2:	2d00      	cmp	r5, #0
 801b3a4:	d140      	bne.n	801b428 <rcl_node_resolve_name+0x188>
 801b3a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b3a8:	a808      	add	r0, sp, #32
 801b3aa:	601c      	str	r4, [r3, #0]
 801b3ac:	f002 f868 	bl	801d480 <rcutils_string_map_fini>
 801b3b0:	4683      	mov	fp, r0
 801b3b2:	2800      	cmp	r0, #0
 801b3b4:	d043      	beq.n	801b43e <rcl_node_resolve_name+0x19e>
 801b3b6:	f7f9 fb5b 	bl	8014a70 <rcutils_get_error_string>
 801b3ba:	46a8      	mov	r8, r5
 801b3bc:	f04f 0b01 	mov.w	fp, #1
 801b3c0:	462c      	mov	r4, r5
 801b3c2:	f7f9 fb6d 	bl	8014aa0 <rcutils_reset_error>
 801b3c6:	e00a      	b.n	801b3de <rcl_node_resolve_name+0x13e>
 801b3c8:	2867      	cmp	r0, #103	; 0x67
 801b3ca:	bf14      	ite	ne
 801b3cc:	f04f 0800 	movne.w	r8, #0
 801b3d0:	f008 0801 	andeq.w	r8, r8, #1
 801b3d4:	9c07      	ldr	r4, [sp, #28]
 801b3d6:	a808      	add	r0, sp, #32
 801b3d8:	f002 f852 	bl	801d480 <rcutils_string_map_fini>
 801b3dc:	bb50      	cbnz	r0, 801b434 <rcl_node_resolve_name+0x194>
 801b3de:	4651      	mov	r1, sl
 801b3e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b3e2:	47c8      	blx	r9
 801b3e4:	4651      	mov	r1, sl
 801b3e6:	4620      	mov	r0, r4
 801b3e8:	47c8      	blx	r9
 801b3ea:	f1b8 0f00 	cmp.w	r8, #0
 801b3ee:	bf18      	it	ne
 801b3f0:	f04f 0b68 	movne.w	fp, #104	; 0x68
 801b3f4:	e797      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b3f6:	f7f9 fb3b 	bl	8014a70 <rcutils_get_error_string>
 801b3fa:	f7f9 fb51 	bl	8014aa0 <rcutils_reset_error>
 801b3fe:	a808      	add	r0, sp, #32
 801b400:	f002 f83e 	bl	801d480 <rcutils_string_map_fini>
 801b404:	b998      	cbnz	r0, 801b42e <rcl_node_resolve_name+0x18e>
 801b406:	4651      	mov	r1, sl
 801b408:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b40a:	47c8      	blx	r9
 801b40c:	4651      	mov	r1, sl
 801b40e:	4620      	mov	r0, r4
 801b410:	f04f 0b01 	mov.w	fp, #1
 801b414:	47c8      	blx	r9
 801b416:	e786      	b.n	801b326 <rcl_node_resolve_name+0x86>
 801b418:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801b41c:	f7f9 fb28 	bl	8014a70 <rcutils_get_error_string>
 801b420:	f7f9 fb3e 	bl	8014aa0 <rcutils_reset_error>
 801b424:	4644      	mov	r4, r8
 801b426:	e7da      	b.n	801b3de <rcl_node_resolve_name+0x13e>
 801b428:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801b42c:	e7d3      	b.n	801b3d6 <rcl_node_resolve_name+0x136>
 801b42e:	46d8      	mov	r8, fp
 801b430:	f04f 0b01 	mov.w	fp, #1
 801b434:	f7f9 fb1c 	bl	8014a70 <rcutils_get_error_string>
 801b438:	f7f9 fb32 	bl	8014aa0 <rcutils_reset_error>
 801b43c:	e7cf      	b.n	801b3de <rcl_node_resolve_name+0x13e>
 801b43e:	4651      	mov	r1, sl
 801b440:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b442:	47c8      	blx	r9
 801b444:	4651      	mov	r1, sl
 801b446:	4658      	mov	r0, fp
 801b448:	47c8      	blx	r9
 801b44a:	e76c      	b.n	801b326 <rcl_node_resolve_name+0x86>

0801b44c <exact_match_lookup>:
 801b44c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b44e:	f102 0708 	add.w	r7, r2, #8
 801b452:	460b      	mov	r3, r1
 801b454:	b085      	sub	sp, #20
 801b456:	4614      	mov	r4, r2
 801b458:	4606      	mov	r6, r0
 801b45a:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 801b45e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b462:	4618      	mov	r0, r3
 801b464:	4919      	ldr	r1, [pc, #100]	; (801b4cc <exact_match_lookup+0x80>)
 801b466:	e894 000c 	ldmia.w	r4, {r2, r3}
 801b46a:	f001 ff1b 	bl	801d2a4 <rcutils_join_path>
 801b46e:	7833      	ldrb	r3, [r6, #0]
 801b470:	4605      	mov	r5, r0
 801b472:	2b2f      	cmp	r3, #47	; 0x2f
 801b474:	d023      	beq.n	801b4be <exact_match_lookup+0x72>
 801b476:	f104 030c 	add.w	r3, r4, #12
 801b47a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b47e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b482:	1c70      	adds	r0, r6, #1
 801b484:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b488:	f001 ff12 	bl	801d2b0 <rcutils_to_native_path>
 801b48c:	4606      	mov	r6, r0
 801b48e:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 801b492:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b496:	4631      	mov	r1, r6
 801b498:	4628      	mov	r0, r5
 801b49a:	e894 000c 	ldmia.w	r4, {r2, r3}
 801b49e:	f001 ff01 	bl	801d2a4 <rcutils_join_path>
 801b4a2:	4603      	mov	r3, r0
 801b4a4:	4630      	mov	r0, r6
 801b4a6:	6862      	ldr	r2, [r4, #4]
 801b4a8:	461e      	mov	r6, r3
 801b4aa:	6921      	ldr	r1, [r4, #16]
 801b4ac:	4790      	blx	r2
 801b4ae:	4628      	mov	r0, r5
 801b4b0:	4635      	mov	r5, r6
 801b4b2:	6863      	ldr	r3, [r4, #4]
 801b4b4:	6921      	ldr	r1, [r4, #16]
 801b4b6:	4798      	blx	r3
 801b4b8:	4628      	mov	r0, r5
 801b4ba:	b005      	add	sp, #20
 801b4bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b4be:	7873      	ldrb	r3, [r6, #1]
 801b4c0:	2b00      	cmp	r3, #0
 801b4c2:	d1d8      	bne.n	801b476 <exact_match_lookup+0x2a>
 801b4c4:	4628      	mov	r0, r5
 801b4c6:	b005      	add	sp, #20
 801b4c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b4ca:	bf00      	nop
 801b4cc:	0802528c 	.word	0x0802528c

0801b4d0 <rcl_get_secure_root>:
 801b4d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b4d4:	b085      	sub	sp, #20
 801b4d6:	b168      	cbz	r0, 801b4f4 <rcl_get_secure_root+0x24>
 801b4d8:	4607      	mov	r7, r0
 801b4da:	4608      	mov	r0, r1
 801b4dc:	460c      	mov	r4, r1
 801b4de:	f7f9 faa1 	bl	8014a24 <rcutils_allocator_is_valid>
 801b4e2:	b138      	cbz	r0, 801b4f4 <rcl_get_secure_root+0x24>
 801b4e4:	2300      	movs	r3, #0
 801b4e6:	482d      	ldr	r0, [pc, #180]	; (801b59c <rcl_get_secure_root+0xcc>)
 801b4e8:	a903      	add	r1, sp, #12
 801b4ea:	9303      	str	r3, [sp, #12]
 801b4ec:	f7f9 faa8 	bl	8014a40 <rcutils_get_env>
 801b4f0:	4605      	mov	r5, r0
 801b4f2:	b120      	cbz	r0, 801b4fe <rcl_get_secure_root+0x2e>
 801b4f4:	2500      	movs	r5, #0
 801b4f6:	4628      	mov	r0, r5
 801b4f8:	b005      	add	sp, #20
 801b4fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b4fe:	9b03      	ldr	r3, [sp, #12]
 801b500:	781a      	ldrb	r2, [r3, #0]
 801b502:	2a00      	cmp	r2, #0
 801b504:	d0f6      	beq.n	801b4f4 <rcl_get_secure_root+0x24>
 801b506:	f104 090c 	add.w	r9, r4, #12
 801b50a:	e899 0003 	ldmia.w	r9, {r0, r1}
 801b50e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b512:	4618      	mov	r0, r3
 801b514:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b518:	f7f9 fc18 	bl	8014d4c <rcutils_strdup>
 801b51c:	4680      	mov	r8, r0
 801b51e:	2800      	cmp	r0, #0
 801b520:	d0e8      	beq.n	801b4f4 <rcl_get_secure_root+0x24>
 801b522:	a903      	add	r1, sp, #12
 801b524:	481e      	ldr	r0, [pc, #120]	; (801b5a0 <rcl_get_secure_root+0xd0>)
 801b526:	9503      	str	r5, [sp, #12]
 801b528:	f7f9 fa8a 	bl	8014a40 <rcutils_get_env>
 801b52c:	b160      	cbz	r0, 801b548 <rcl_get_secure_root+0x78>
 801b52e:	2600      	movs	r6, #0
 801b530:	4630      	mov	r0, r6
 801b532:	6863      	ldr	r3, [r4, #4]
 801b534:	6921      	ldr	r1, [r4, #16]
 801b536:	4798      	blx	r3
 801b538:	4640      	mov	r0, r8
 801b53a:	6863      	ldr	r3, [r4, #4]
 801b53c:	6921      	ldr	r1, [r4, #16]
 801b53e:	4798      	blx	r3
 801b540:	4628      	mov	r0, r5
 801b542:	b005      	add	sp, #20
 801b544:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b548:	9b03      	ldr	r3, [sp, #12]
 801b54a:	781e      	ldrb	r6, [r3, #0]
 801b54c:	b1f6      	cbz	r6, 801b58c <rcl_get_secure_root+0xbc>
 801b54e:	e899 0003 	ldmia.w	r9, {r0, r1}
 801b552:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b556:	4618      	mov	r0, r3
 801b558:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b55c:	f7f9 fbf6 	bl	8014d4c <rcutils_strdup>
 801b560:	4606      	mov	r6, r0
 801b562:	2800      	cmp	r0, #0
 801b564:	d0e3      	beq.n	801b52e <rcl_get_secure_root+0x5e>
 801b566:	4622      	mov	r2, r4
 801b568:	4641      	mov	r1, r8
 801b56a:	f7ff ff6f 	bl	801b44c <exact_match_lookup>
 801b56e:	4605      	mov	r5, r0
 801b570:	2d00      	cmp	r5, #0
 801b572:	d0dd      	beq.n	801b530 <rcl_get_secure_root+0x60>
 801b574:	4628      	mov	r0, r5
 801b576:	f001 fe93 	bl	801d2a0 <rcutils_is_directory>
 801b57a:	4603      	mov	r3, r0
 801b57c:	2800      	cmp	r0, #0
 801b57e:	d1d7      	bne.n	801b530 <rcl_get_secure_root+0x60>
 801b580:	4628      	mov	r0, r5
 801b582:	6921      	ldr	r1, [r4, #16]
 801b584:	461d      	mov	r5, r3
 801b586:	6863      	ldr	r3, [r4, #4]
 801b588:	4798      	blx	r3
 801b58a:	e7d1      	b.n	801b530 <rcl_get_secure_root+0x60>
 801b58c:	4622      	mov	r2, r4
 801b58e:	4638      	mov	r0, r7
 801b590:	4641      	mov	r1, r8
 801b592:	f7ff ff5b 	bl	801b44c <exact_match_lookup>
 801b596:	4605      	mov	r5, r0
 801b598:	e7ea      	b.n	801b570 <rcl_get_secure_root+0xa0>
 801b59a:	bf00      	nop
 801b59c:	08025298 	.word	0x08025298
 801b5a0:	080252b0 	.word	0x080252b0

0801b5a4 <rcl_get_security_options_from_environment>:
 801b5a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b5a8:	b082      	sub	sp, #8
 801b5aa:	2300      	movs	r3, #0
 801b5ac:	4606      	mov	r6, r0
 801b5ae:	460f      	mov	r7, r1
 801b5b0:	4821      	ldr	r0, [pc, #132]	; (801b638 <rcl_get_security_options_from_environment+0x94>)
 801b5b2:	a901      	add	r1, sp, #4
 801b5b4:	4690      	mov	r8, r2
 801b5b6:	9301      	str	r3, [sp, #4]
 801b5b8:	f7f9 fa42 	bl	8014a40 <rcutils_get_env>
 801b5bc:	b120      	cbz	r0, 801b5c8 <rcl_get_security_options_from_environment+0x24>
 801b5be:	2501      	movs	r5, #1
 801b5c0:	4628      	mov	r0, r5
 801b5c2:	b002      	add	sp, #8
 801b5c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b5c8:	4604      	mov	r4, r0
 801b5ca:	491c      	ldr	r1, [pc, #112]	; (801b63c <rcl_get_security_options_from_environment+0x98>)
 801b5cc:	9801      	ldr	r0, [sp, #4]
 801b5ce:	f7e4 fe37 	bl	8000240 <strcmp>
 801b5d2:	4605      	mov	r5, r0
 801b5d4:	b9f0      	cbnz	r0, 801b614 <rcl_get_security_options_from_environment+0x70>
 801b5d6:	9001      	str	r0, [sp, #4]
 801b5d8:	f1b8 0f00 	cmp.w	r8, #0
 801b5dc:	d021      	beq.n	801b622 <rcl_get_security_options_from_environment+0x7e>
 801b5de:	a901      	add	r1, sp, #4
 801b5e0:	4817      	ldr	r0, [pc, #92]	; (801b640 <rcl_get_security_options_from_environment+0x9c>)
 801b5e2:	f7f9 fa2d 	bl	8014a40 <rcutils_get_env>
 801b5e6:	2800      	cmp	r0, #0
 801b5e8:	d1e9      	bne.n	801b5be <rcl_get_security_options_from_environment+0x1a>
 801b5ea:	4916      	ldr	r1, [pc, #88]	; (801b644 <rcl_get_security_options_from_environment+0xa0>)
 801b5ec:	9801      	ldr	r0, [sp, #4]
 801b5ee:	f7e4 fe27 	bl	8000240 <strcmp>
 801b5f2:	4603      	mov	r3, r0
 801b5f4:	4639      	mov	r1, r7
 801b5f6:	4630      	mov	r0, r6
 801b5f8:	fab3 f383 	clz	r3, r3
 801b5fc:	095b      	lsrs	r3, r3, #5
 801b5fe:	f888 3000 	strb.w	r3, [r8]
 801b602:	f7ff ff65 	bl	801b4d0 <rcl_get_secure_root>
 801b606:	b170      	cbz	r0, 801b626 <rcl_get_security_options_from_environment+0x82>
 801b608:	f8c8 0004 	str.w	r0, [r8, #4]
 801b60c:	4628      	mov	r0, r5
 801b60e:	b002      	add	sp, #8
 801b610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b614:	4625      	mov	r5, r4
 801b616:	f888 4000 	strb.w	r4, [r8]
 801b61a:	4628      	mov	r0, r5
 801b61c:	b002      	add	sp, #8
 801b61e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b622:	250b      	movs	r5, #11
 801b624:	e7cc      	b.n	801b5c0 <rcl_get_security_options_from_environment+0x1c>
 801b626:	f898 5000 	ldrb.w	r5, [r8]
 801b62a:	f1a5 0501 	sub.w	r5, r5, #1
 801b62e:	fab5 f585 	clz	r5, r5
 801b632:	096d      	lsrs	r5, r5, #5
 801b634:	e7c4      	b.n	801b5c0 <rcl_get_security_options_from_environment+0x1c>
 801b636:	bf00      	nop
 801b638:	08025250 	.word	0x08025250
 801b63c:	08025264 	.word	0x08025264
 801b640:	0802526c 	.word	0x0802526c
 801b644:	08025284 	.word	0x08025284

0801b648 <rcl_get_system_time>:
 801b648:	4608      	mov	r0, r1
 801b64a:	f7f9 bbbd 	b.w	8014dc8 <rcutils_system_time_now>
 801b64e:	bf00      	nop

0801b650 <rcl_get_steady_time>:
 801b650:	4608      	mov	r0, r1
 801b652:	f7f9 bbdf 	b.w	8014e14 <rcutils_steady_time_now>
 801b656:	bf00      	nop

0801b658 <rcl_get_ros_time>:
 801b658:	7a03      	ldrb	r3, [r0, #8]
 801b65a:	b510      	push	{r4, lr}
 801b65c:	460c      	mov	r4, r1
 801b65e:	b143      	cbz	r3, 801b672 <rcl_get_ros_time+0x1a>
 801b660:	2105      	movs	r1, #5
 801b662:	f001 fd79 	bl	801d158 <__atomic_load_8>
 801b666:	4602      	mov	r2, r0
 801b668:	460b      	mov	r3, r1
 801b66a:	2000      	movs	r0, #0
 801b66c:	e9c4 2300 	strd	r2, r3, [r4]
 801b670:	bd10      	pop	{r4, pc}
 801b672:	4608      	mov	r0, r1
 801b674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b678:	f7f9 bba6 	b.w	8014dc8 <rcutils_system_time_now>

0801b67c <rcl_clock_init>:
 801b67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b67e:	4605      	mov	r5, r0
 801b680:	4610      	mov	r0, r2
 801b682:	4614      	mov	r4, r2
 801b684:	460e      	mov	r6, r1
 801b686:	f7f9 f9cd 	bl	8014a24 <rcutils_allocator_is_valid>
 801b68a:	b128      	cbz	r0, 801b698 <rcl_clock_init+0x1c>
 801b68c:	2d03      	cmp	r5, #3
 801b68e:	d803      	bhi.n	801b698 <rcl_clock_init+0x1c>
 801b690:	e8df f005 	tbb	[pc, r5]
 801b694:	0659301f 	.word	0x0659301f
 801b698:	f04f 0c0b 	mov.w	ip, #11
 801b69c:	4660      	mov	r0, ip
 801b69e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b6a0:	2c00      	cmp	r4, #0
 801b6a2:	d0f9      	beq.n	801b698 <rcl_clock_init+0x1c>
 801b6a4:	fab6 f386 	clz	r3, r6
 801b6a8:	095b      	lsrs	r3, r3, #5
 801b6aa:	2e00      	cmp	r6, #0
 801b6ac:	d0f4      	beq.n	801b698 <rcl_clock_init+0x1c>
 801b6ae:	6133      	str	r3, [r6, #16]
 801b6b0:	469c      	mov	ip, r3
 801b6b2:	f106 0514 	add.w	r5, r6, #20
 801b6b6:	4f32      	ldr	r7, [pc, #200]	; (801b780 <rcl_clock_init+0x104>)
 801b6b8:	f04f 0e03 	mov.w	lr, #3
 801b6bc:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801b6c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b6c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801b6c4:	6823      	ldr	r3, [r4, #0]
 801b6c6:	4660      	mov	r0, ip
 801b6c8:	602b      	str	r3, [r5, #0]
 801b6ca:	60f7      	str	r7, [r6, #12]
 801b6cc:	f886 e000 	strb.w	lr, [r6]
 801b6d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b6d2:	2e00      	cmp	r6, #0
 801b6d4:	d0e0      	beq.n	801b698 <rcl_clock_init+0x1c>
 801b6d6:	2300      	movs	r3, #0
 801b6d8:	f106 0514 	add.w	r5, r6, #20
 801b6dc:	7033      	strb	r3, [r6, #0]
 801b6de:	469c      	mov	ip, r3
 801b6e0:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801b6e4:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801b6e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b6ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801b6ec:	6823      	ldr	r3, [r4, #0]
 801b6ee:	4660      	mov	r0, ip
 801b6f0:	602b      	str	r3, [r5, #0]
 801b6f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b6f4:	2c00      	cmp	r4, #0
 801b6f6:	d0cf      	beq.n	801b698 <rcl_clock_init+0x1c>
 801b6f8:	fab6 f586 	clz	r5, r6
 801b6fc:	096d      	lsrs	r5, r5, #5
 801b6fe:	2e00      	cmp	r6, #0
 801b700:	d0ca      	beq.n	801b698 <rcl_clock_init+0x1c>
 801b702:	46a6      	mov	lr, r4
 801b704:	7035      	strb	r5, [r6, #0]
 801b706:	f106 0c14 	add.w	ip, r6, #20
 801b70a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b70e:	e9c6 5501 	strd	r5, r5, [r6, #4]
 801b712:	e9c6 5503 	strd	r5, r5, [r6, #12]
 801b716:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b71a:	f8de 3000 	ldr.w	r3, [lr]
 801b71e:	2010      	movs	r0, #16
 801b720:	f8cc 3000 	str.w	r3, [ip]
 801b724:	6823      	ldr	r3, [r4, #0]
 801b726:	6921      	ldr	r1, [r4, #16]
 801b728:	4798      	blx	r3
 801b72a:	6130      	str	r0, [r6, #16]
 801b72c:	b320      	cbz	r0, 801b778 <rcl_clock_init+0xfc>
 801b72e:	2200      	movs	r2, #0
 801b730:	2300      	movs	r3, #0
 801b732:	46ac      	mov	ip, r5
 801b734:	7205      	strb	r5, [r0, #8]
 801b736:	e9c0 2300 	strd	r2, r3, [r0]
 801b73a:	4a12      	ldr	r2, [pc, #72]	; (801b784 <rcl_clock_init+0x108>)
 801b73c:	2301      	movs	r3, #1
 801b73e:	4660      	mov	r0, ip
 801b740:	60f2      	str	r2, [r6, #12]
 801b742:	7033      	strb	r3, [r6, #0]
 801b744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b746:	2c00      	cmp	r4, #0
 801b748:	d0a6      	beq.n	801b698 <rcl_clock_init+0x1c>
 801b74a:	fab6 f386 	clz	r3, r6
 801b74e:	095b      	lsrs	r3, r3, #5
 801b750:	2e00      	cmp	r6, #0
 801b752:	d0a1      	beq.n	801b698 <rcl_clock_init+0x1c>
 801b754:	6133      	str	r3, [r6, #16]
 801b756:	469c      	mov	ip, r3
 801b758:	f106 0514 	add.w	r5, r6, #20
 801b75c:	f8df e028 	ldr.w	lr, [pc, #40]	; 801b788 <rcl_clock_init+0x10c>
 801b760:	2702      	movs	r7, #2
 801b762:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801b766:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b768:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801b76a:	6823      	ldr	r3, [r4, #0]
 801b76c:	4660      	mov	r0, ip
 801b76e:	602b      	str	r3, [r5, #0]
 801b770:	f8c6 e00c 	str.w	lr, [r6, #12]
 801b774:	7037      	strb	r7, [r6, #0]
 801b776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b778:	f04f 0c0a 	mov.w	ip, #10
 801b77c:	e78e      	b.n	801b69c <rcl_clock_init+0x20>
 801b77e:	bf00      	nop
 801b780:	0801b651 	.word	0x0801b651
 801b784:	0801b659 	.word	0x0801b659
 801b788:	0801b649 	.word	0x0801b649

0801b78c <rcl_clock_get_now>:
 801b78c:	b140      	cbz	r0, 801b7a0 <rcl_clock_get_now+0x14>
 801b78e:	b139      	cbz	r1, 801b7a0 <rcl_clock_get_now+0x14>
 801b790:	7803      	ldrb	r3, [r0, #0]
 801b792:	b11b      	cbz	r3, 801b79c <rcl_clock_get_now+0x10>
 801b794:	68c3      	ldr	r3, [r0, #12]
 801b796:	b10b      	cbz	r3, 801b79c <rcl_clock_get_now+0x10>
 801b798:	6900      	ldr	r0, [r0, #16]
 801b79a:	4718      	bx	r3
 801b79c:	2001      	movs	r0, #1
 801b79e:	4770      	bx	lr
 801b7a0:	200b      	movs	r0, #11
 801b7a2:	4770      	bx	lr

0801b7a4 <rcl_timer_call>:
 801b7a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7a8:	b087      	sub	sp, #28
 801b7aa:	2800      	cmp	r0, #0
 801b7ac:	d06c      	beq.n	801b888 <rcl_timer_call+0xe4>
 801b7ae:	6803      	ldr	r3, [r0, #0]
 801b7b0:	4604      	mov	r4, r0
 801b7b2:	2b00      	cmp	r3, #0
 801b7b4:	d062      	beq.n	801b87c <rcl_timer_call+0xd8>
 801b7b6:	f3bf 8f5b 	dmb	ish
 801b7ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b7be:	f3bf 8f5b 	dmb	ish
 801b7c2:	2b00      	cmp	r3, #0
 801b7c4:	d14f      	bne.n	801b866 <rcl_timer_call+0xc2>
 801b7c6:	6803      	ldr	r3, [r0, #0]
 801b7c8:	a904      	add	r1, sp, #16
 801b7ca:	6818      	ldr	r0, [r3, #0]
 801b7cc:	f7ff ffde 	bl	801b78c <rcl_clock_get_now>
 801b7d0:	4605      	mov	r5, r0
 801b7d2:	2800      	cmp	r0, #0
 801b7d4:	d149      	bne.n	801b86a <rcl_timer_call+0xc6>
 801b7d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b7da:	2b00      	cmp	r3, #0
 801b7dc:	db49      	blt.n	801b872 <rcl_timer_call+0xce>
 801b7de:	2605      	movs	r6, #5
 801b7e0:	6820      	ldr	r0, [r4, #0]
 801b7e2:	9600      	str	r6, [sp, #0]
 801b7e4:	3020      	adds	r0, #32
 801b7e6:	f001 fd23 	bl	801d230 <__atomic_exchange_8>
 801b7ea:	6823      	ldr	r3, [r4, #0]
 801b7ec:	4680      	mov	r8, r0
 801b7ee:	f3bf 8f5b 	dmb	ish
 801b7f2:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801b7f6:	f3bf 8f5b 	dmb	ish
 801b7fa:	6820      	ldr	r0, [r4, #0]
 801b7fc:	4689      	mov	r9, r1
 801b7fe:	4631      	mov	r1, r6
 801b800:	3028      	adds	r0, #40	; 0x28
 801b802:	f001 fca9 	bl	801d158 <__atomic_load_8>
 801b806:	460f      	mov	r7, r1
 801b808:	4631      	mov	r1, r6
 801b80a:	4606      	mov	r6, r0
 801b80c:	6820      	ldr	r0, [r4, #0]
 801b80e:	3018      	adds	r0, #24
 801b810:	f001 fca2 	bl	801d158 <__atomic_load_8>
 801b814:	4602      	mov	r2, r0
 801b816:	9804      	ldr	r0, [sp, #16]
 801b818:	460b      	mov	r3, r1
 801b81a:	18b6      	adds	r6, r6, r2
 801b81c:	f8dd c014 	ldr.w	ip, [sp, #20]
 801b820:	4692      	mov	sl, r2
 801b822:	eb47 0701 	adc.w	r7, r7, r1
 801b826:	4286      	cmp	r6, r0
 801b828:	eb77 010c 	sbcs.w	r1, r7, ip
 801b82c:	da04      	bge.n	801b838 <rcl_timer_call+0x94>
 801b82e:	ea53 0102 	orrs.w	r1, r3, r2
 801b832:	d12e      	bne.n	801b892 <rcl_timer_call+0xee>
 801b834:	4606      	mov	r6, r0
 801b836:	4667      	mov	r7, ip
 801b838:	6820      	ldr	r0, [r4, #0]
 801b83a:	2105      	movs	r1, #5
 801b83c:	4632      	mov	r2, r6
 801b83e:	463b      	mov	r3, r7
 801b840:	3028      	adds	r0, #40	; 0x28
 801b842:	9100      	str	r1, [sp, #0]
 801b844:	f001 fcbe 	bl	801d1c4 <__atomic_store_8>
 801b848:	f1bb 0f00 	cmp.w	fp, #0
 801b84c:	d00d      	beq.n	801b86a <rcl_timer_call+0xc6>
 801b84e:	9a04      	ldr	r2, [sp, #16]
 801b850:	4620      	mov	r0, r4
 801b852:	9b05      	ldr	r3, [sp, #20]
 801b854:	ebb2 0208 	subs.w	r2, r2, r8
 801b858:	eb63 0309 	sbc.w	r3, r3, r9
 801b85c:	47d8      	blx	fp
 801b85e:	4628      	mov	r0, r5
 801b860:	b007      	add	sp, #28
 801b862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b866:	f240 3521 	movw	r5, #801	; 0x321
 801b86a:	4628      	mov	r0, r5
 801b86c:	b007      	add	sp, #28
 801b86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b872:	2501      	movs	r5, #1
 801b874:	4628      	mov	r0, r5
 801b876:	b007      	add	sp, #28
 801b878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b87c:	f44f 7548 	mov.w	r5, #800	; 0x320
 801b880:	4628      	mov	r0, r5
 801b882:	b007      	add	sp, #28
 801b884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b888:	250b      	movs	r5, #11
 801b88a:	4628      	mov	r0, r5
 801b88c:	b007      	add	sp, #28
 801b88e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b892:	1b80      	subs	r0, r0, r6
 801b894:	eb6c 0107 	sbc.w	r1, ip, r7
 801b898:	3801      	subs	r0, #1
 801b89a:	f161 0100 	sbc.w	r1, r1, #0
 801b89e:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801b8a2:	f7e4 fef1 	bl	8000688 <__aeabi_ldivmod>
 801b8a6:	9b02      	ldr	r3, [sp, #8]
 801b8a8:	3001      	adds	r0, #1
 801b8aa:	f141 0100 	adc.w	r1, r1, #0
 801b8ae:	fb00 f303 	mul.w	r3, r0, r3
 801b8b2:	fb01 330a 	mla	r3, r1, sl, r3
 801b8b6:	fba0 0a0a 	umull	r0, sl, r0, sl
 801b8ba:	1986      	adds	r6, r0, r6
 801b8bc:	4453      	add	r3, sl
 801b8be:	eb43 0707 	adc.w	r7, r3, r7
 801b8c2:	e7b9      	b.n	801b838 <rcl_timer_call+0x94>

0801b8c4 <rcl_timer_is_ready>:
 801b8c4:	b570      	push	{r4, r5, r6, lr}
 801b8c6:	b082      	sub	sp, #8
 801b8c8:	b380      	cbz	r0, 801b92c <rcl_timer_is_ready+0x68>
 801b8ca:	6803      	ldr	r3, [r0, #0]
 801b8cc:	4604      	mov	r4, r0
 801b8ce:	b38b      	cbz	r3, 801b934 <rcl_timer_is_ready+0x70>
 801b8d0:	460d      	mov	r5, r1
 801b8d2:	b359      	cbz	r1, 801b92c <rcl_timer_is_ready+0x68>
 801b8d4:	f3bf 8f5b 	dmb	ish
 801b8d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b8dc:	f3bf 8f5b 	dmb	ish
 801b8e0:	b953      	cbnz	r3, 801b8f8 <rcl_timer_is_ready+0x34>
 801b8e2:	6803      	ldr	r3, [r0, #0]
 801b8e4:	4669      	mov	r1, sp
 801b8e6:	6818      	ldr	r0, [r3, #0]
 801b8e8:	f7ff ff50 	bl	801b78c <rcl_clock_get_now>
 801b8ec:	4606      	mov	r6, r0
 801b8ee:	b148      	cbz	r0, 801b904 <rcl_timer_is_ready+0x40>
 801b8f0:	f240 3321 	movw	r3, #801	; 0x321
 801b8f4:	4298      	cmp	r0, r3
 801b8f6:	d102      	bne.n	801b8fe <rcl_timer_is_ready+0x3a>
 801b8f8:	2300      	movs	r3, #0
 801b8fa:	461e      	mov	r6, r3
 801b8fc:	702b      	strb	r3, [r5, #0]
 801b8fe:	4630      	mov	r0, r6
 801b900:	b002      	add	sp, #8
 801b902:	bd70      	pop	{r4, r5, r6, pc}
 801b904:	6820      	ldr	r0, [r4, #0]
 801b906:	2105      	movs	r1, #5
 801b908:	3028      	adds	r0, #40	; 0x28
 801b90a:	f001 fc25 	bl	801d158 <__atomic_load_8>
 801b90e:	9b00      	ldr	r3, [sp, #0]
 801b910:	1ac0      	subs	r0, r0, r3
 801b912:	9b01      	ldr	r3, [sp, #4]
 801b914:	eb61 0103 	sbc.w	r1, r1, r3
 801b918:	2801      	cmp	r0, #1
 801b91a:	4630      	mov	r0, r6
 801b91c:	f171 0300 	sbcs.w	r3, r1, #0
 801b920:	bfb4      	ite	lt
 801b922:	2301      	movlt	r3, #1
 801b924:	2300      	movge	r3, #0
 801b926:	702b      	strb	r3, [r5, #0]
 801b928:	b002      	add	sp, #8
 801b92a:	bd70      	pop	{r4, r5, r6, pc}
 801b92c:	260b      	movs	r6, #11
 801b92e:	4630      	mov	r0, r6
 801b930:	b002      	add	sp, #8
 801b932:	bd70      	pop	{r4, r5, r6, pc}
 801b934:	f44f 7648 	mov.w	r6, #800	; 0x320
 801b938:	e7e1      	b.n	801b8fe <rcl_timer_is_ready+0x3a>
 801b93a:	bf00      	nop

0801b93c <rcl_timer_get_time_until_next_call>:
 801b93c:	b570      	push	{r4, r5, r6, lr}
 801b93e:	b082      	sub	sp, #8
 801b940:	b330      	cbz	r0, 801b990 <rcl_timer_get_time_until_next_call+0x54>
 801b942:	6803      	ldr	r3, [r0, #0]
 801b944:	4604      	mov	r4, r0
 801b946:	b33b      	cbz	r3, 801b998 <rcl_timer_get_time_until_next_call+0x5c>
 801b948:	460d      	mov	r5, r1
 801b94a:	b309      	cbz	r1, 801b990 <rcl_timer_get_time_until_next_call+0x54>
 801b94c:	f3bf 8f5b 	dmb	ish
 801b950:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b954:	f3bf 8f5b 	dmb	ish
 801b958:	b9ab      	cbnz	r3, 801b986 <rcl_timer_get_time_until_next_call+0x4a>
 801b95a:	6803      	ldr	r3, [r0, #0]
 801b95c:	4669      	mov	r1, sp
 801b95e:	6818      	ldr	r0, [r3, #0]
 801b960:	f7ff ff14 	bl	801b78c <rcl_clock_get_now>
 801b964:	4606      	mov	r6, r0
 801b966:	b958      	cbnz	r0, 801b980 <rcl_timer_get_time_until_next_call+0x44>
 801b968:	6820      	ldr	r0, [r4, #0]
 801b96a:	2105      	movs	r1, #5
 801b96c:	3028      	adds	r0, #40	; 0x28
 801b96e:	f001 fbf3 	bl	801d158 <__atomic_load_8>
 801b972:	9b00      	ldr	r3, [sp, #0]
 801b974:	1ac0      	subs	r0, r0, r3
 801b976:	9b01      	ldr	r3, [sp, #4]
 801b978:	eb61 0103 	sbc.w	r1, r1, r3
 801b97c:	6028      	str	r0, [r5, #0]
 801b97e:	6069      	str	r1, [r5, #4]
 801b980:	4630      	mov	r0, r6
 801b982:	b002      	add	sp, #8
 801b984:	bd70      	pop	{r4, r5, r6, pc}
 801b986:	f240 3621 	movw	r6, #801	; 0x321
 801b98a:	4630      	mov	r0, r6
 801b98c:	b002      	add	sp, #8
 801b98e:	bd70      	pop	{r4, r5, r6, pc}
 801b990:	260b      	movs	r6, #11
 801b992:	4630      	mov	r0, r6
 801b994:	b002      	add	sp, #8
 801b996:	bd70      	pop	{r4, r5, r6, pc}
 801b998:	f44f 7648 	mov.w	r6, #800	; 0x320
 801b99c:	e7f0      	b.n	801b980 <rcl_timer_get_time_until_next_call+0x44>
 801b99e:	bf00      	nop

0801b9a0 <rcl_timer_get_guard_condition>:
 801b9a0:	b130      	cbz	r0, 801b9b0 <rcl_timer_get_guard_condition+0x10>
 801b9a2:	6800      	ldr	r0, [r0, #0]
 801b9a4:	b120      	cbz	r0, 801b9b0 <rcl_timer_get_guard_condition+0x10>
 801b9a6:	68c3      	ldr	r3, [r0, #12]
 801b9a8:	b10b      	cbz	r3, 801b9ae <rcl_timer_get_guard_condition+0xe>
 801b9aa:	3008      	adds	r0, #8
 801b9ac:	4770      	bx	lr
 801b9ae:	4618      	mov	r0, r3
 801b9b0:	4770      	bx	lr
 801b9b2:	bf00      	nop

0801b9b4 <rcl_validate_enclave_name_with_size>:
 801b9b4:	2800      	cmp	r0, #0
 801b9b6:	d049      	beq.n	801ba4c <rcl_validate_enclave_name_with_size+0x98>
 801b9b8:	b570      	push	{r4, r5, r6, lr}
 801b9ba:	4615      	mov	r5, r2
 801b9bc:	b0c2      	sub	sp, #264	; 0x108
 801b9be:	b19a      	cbz	r2, 801b9e8 <rcl_validate_enclave_name_with_size+0x34>
 801b9c0:	461e      	mov	r6, r3
 801b9c2:	466a      	mov	r2, sp
 801b9c4:	ab01      	add	r3, sp, #4
 801b9c6:	460c      	mov	r4, r1
 801b9c8:	f7f9 fa8a 	bl	8014ee0 <rmw_validate_namespace_with_size>
 801b9cc:	4684      	mov	ip, r0
 801b9ce:	b9b8      	cbnz	r0, 801ba00 <rcl_validate_enclave_name_with_size+0x4c>
 801b9d0:	9900      	ldr	r1, [sp, #0]
 801b9d2:	b171      	cbz	r1, 801b9f2 <rcl_validate_enclave_name_with_size+0x3e>
 801b9d4:	2907      	cmp	r1, #7
 801b9d6:	d019      	beq.n	801ba0c <rcl_validate_enclave_name_with_size+0x58>
 801b9d8:	1e4b      	subs	r3, r1, #1
 801b9da:	2b05      	cmp	r3, #5
 801b9dc:	d83a      	bhi.n	801ba54 <rcl_validate_enclave_name_with_size+0xa0>
 801b9de:	e8df f003 	tbb	[pc, r3]
 801b9e2:	2926      	.short	0x2926
 801b9e4:	1d322f2c 	.word	0x1d322f2c
 801b9e8:	f04f 0c0b 	mov.w	ip, #11
 801b9ec:	4660      	mov	r0, ip
 801b9ee:	b042      	add	sp, #264	; 0x108
 801b9f0:	bd70      	pop	{r4, r5, r6, pc}
 801b9f2:	2907      	cmp	r1, #7
 801b9f4:	d00a      	beq.n	801ba0c <rcl_validate_enclave_name_with_size+0x58>
 801b9f6:	2300      	movs	r3, #0
 801b9f8:	4660      	mov	r0, ip
 801b9fa:	602b      	str	r3, [r5, #0]
 801b9fc:	b042      	add	sp, #264	; 0x108
 801b9fe:	bd70      	pop	{r4, r5, r6, pc}
 801ba00:	f7ff f9f4 	bl	801adec <rcl_convert_rmw_ret_to_rcl_ret>
 801ba04:	4684      	mov	ip, r0
 801ba06:	4660      	mov	r0, ip
 801ba08:	b042      	add	sp, #264	; 0x108
 801ba0a:	bd70      	pop	{r4, r5, r6, pc}
 801ba0c:	2cff      	cmp	r4, #255	; 0xff
 801ba0e:	d9f2      	bls.n	801b9f6 <rcl_validate_enclave_name_with_size+0x42>
 801ba10:	6029      	str	r1, [r5, #0]
 801ba12:	2e00      	cmp	r6, #0
 801ba14:	d0ea      	beq.n	801b9ec <rcl_validate_enclave_name_with_size+0x38>
 801ba16:	23fe      	movs	r3, #254	; 0xfe
 801ba18:	6033      	str	r3, [r6, #0]
 801ba1a:	e7e7      	b.n	801b9ec <rcl_validate_enclave_name_with_size+0x38>
 801ba1c:	2306      	movs	r3, #6
 801ba1e:	602b      	str	r3, [r5, #0]
 801ba20:	2e00      	cmp	r6, #0
 801ba22:	d0e3      	beq.n	801b9ec <rcl_validate_enclave_name_with_size+0x38>
 801ba24:	9b01      	ldr	r3, [sp, #4]
 801ba26:	4660      	mov	r0, ip
 801ba28:	6033      	str	r3, [r6, #0]
 801ba2a:	b042      	add	sp, #264	; 0x108
 801ba2c:	bd70      	pop	{r4, r5, r6, pc}
 801ba2e:	2301      	movs	r3, #1
 801ba30:	602b      	str	r3, [r5, #0]
 801ba32:	e7f5      	b.n	801ba20 <rcl_validate_enclave_name_with_size+0x6c>
 801ba34:	2302      	movs	r3, #2
 801ba36:	602b      	str	r3, [r5, #0]
 801ba38:	e7f2      	b.n	801ba20 <rcl_validate_enclave_name_with_size+0x6c>
 801ba3a:	2303      	movs	r3, #3
 801ba3c:	602b      	str	r3, [r5, #0]
 801ba3e:	e7ef      	b.n	801ba20 <rcl_validate_enclave_name_with_size+0x6c>
 801ba40:	2304      	movs	r3, #4
 801ba42:	602b      	str	r3, [r5, #0]
 801ba44:	e7ec      	b.n	801ba20 <rcl_validate_enclave_name_with_size+0x6c>
 801ba46:	2305      	movs	r3, #5
 801ba48:	602b      	str	r3, [r5, #0]
 801ba4a:	e7e9      	b.n	801ba20 <rcl_validate_enclave_name_with_size+0x6c>
 801ba4c:	f04f 0c0b 	mov.w	ip, #11
 801ba50:	4660      	mov	r0, ip
 801ba52:	4770      	bx	lr
 801ba54:	460b      	mov	r3, r1
 801ba56:	4a04      	ldr	r2, [pc, #16]	; (801ba68 <rcl_validate_enclave_name_with_size+0xb4>)
 801ba58:	f44f 7180 	mov.w	r1, #256	; 0x100
 801ba5c:	a802      	add	r0, sp, #8
 801ba5e:	f7f9 f927 	bl	8014cb0 <rcutils_snprintf>
 801ba62:	f04f 0c01 	mov.w	ip, #1
 801ba66:	e7c1      	b.n	801b9ec <rcl_validate_enclave_name_with_size+0x38>
 801ba68:	080252d0 	.word	0x080252d0

0801ba6c <rcl_validate_enclave_name>:
 801ba6c:	b168      	cbz	r0, 801ba8a <rcl_validate_enclave_name+0x1e>
 801ba6e:	b570      	push	{r4, r5, r6, lr}
 801ba70:	460d      	mov	r5, r1
 801ba72:	4616      	mov	r6, r2
 801ba74:	4604      	mov	r4, r0
 801ba76:	f7e4 fc43 	bl	8000300 <strlen>
 801ba7a:	4633      	mov	r3, r6
 801ba7c:	4601      	mov	r1, r0
 801ba7e:	462a      	mov	r2, r5
 801ba80:	4620      	mov	r0, r4
 801ba82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801ba86:	f7ff bf95 	b.w	801b9b4 <rcl_validate_enclave_name_with_size>
 801ba8a:	200b      	movs	r0, #11
 801ba8c:	4770      	bx	lr
 801ba8e:	bf00      	nop

0801ba90 <rcl_get_zero_initialized_wait_set>:
 801ba90:	b510      	push	{r4, lr}
 801ba92:	4c08      	ldr	r4, [pc, #32]	; (801bab4 <rcl_get_zero_initialized_wait_set+0x24>)
 801ba94:	4686      	mov	lr, r0
 801ba96:	4684      	mov	ip, r0
 801ba98:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ba9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ba9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801baa0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801baa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801baa6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801baaa:	6823      	ldr	r3, [r4, #0]
 801baac:	4670      	mov	r0, lr
 801baae:	f8cc 3000 	str.w	r3, [ip]
 801bab2:	bd10      	pop	{r4, pc}
 801bab4:	08025330 	.word	0x08025330

0801bab8 <rcl_wait_set_is_valid>:
 801bab8:	b118      	cbz	r0, 801bac2 <rcl_wait_set_is_valid+0xa>
 801baba:	6b00      	ldr	r0, [r0, #48]	; 0x30
 801babc:	3800      	subs	r0, #0
 801babe:	bf18      	it	ne
 801bac0:	2001      	movne	r0, #1
 801bac2:	4770      	bx	lr

0801bac4 <rcl_wait_set_fini>:
 801bac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bac8:	b082      	sub	sp, #8
 801baca:	2800      	cmp	r0, #0
 801bacc:	f000 8095 	beq.w	801bbfa <rcl_wait_set_fini+0x136>
 801bad0:	6b06      	ldr	r6, [r0, #48]	; 0x30
 801bad2:	4604      	mov	r4, r0
 801bad4:	2e00      	cmp	r6, #0
 801bad6:	f000 808c 	beq.w	801bbf2 <rcl_wait_set_fini+0x12e>
 801bada:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 801badc:	f002 f9c0 	bl	801de60 <rmw_destroy_wait_set>
 801bae0:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bae2:	1e06      	subs	r6, r0, #0
 801bae4:	bf18      	it	ne
 801bae6:	f44f 7661 	movne.w	r6, #900	; 0x384
 801baea:	2d00      	cmp	r5, #0
 801baec:	f000 8081 	beq.w	801bbf2 <rcl_wait_set_fini+0x12e>
 801baf0:	2700      	movs	r7, #0
 801baf2:	6820      	ldr	r0, [r4, #0]
 801baf4:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 801baf8:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bafa:	6067      	str	r7, [r4, #4]
 801bafc:	602f      	str	r7, [r5, #0]
 801bafe:	b120      	cbz	r0, 801bb0a <rcl_wait_set_fini+0x46>
 801bb00:	9101      	str	r1, [sp, #4]
 801bb02:	47c0      	blx	r8
 801bb04:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bb06:	9901      	ldr	r1, [sp, #4]
 801bb08:	6027      	str	r7, [r4, #0]
 801bb0a:	68a8      	ldr	r0, [r5, #8]
 801bb0c:	b120      	cbz	r0, 801bb18 <rcl_wait_set_fini+0x54>
 801bb0e:	47c0      	blx	r8
 801bb10:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bb12:	2300      	movs	r3, #0
 801bb14:	e9c5 3301 	strd	r3, r3, [r5, #4]
 801bb18:	f04f 0800 	mov.w	r8, #0
 801bb1c:	68a0      	ldr	r0, [r4, #8]
 801bb1e:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801bb20:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bb22:	f8c4 800c 	str.w	r8, [r4, #12]
 801bb26:	f8c5 800c 	str.w	r8, [r5, #12]
 801bb2a:	b128      	cbz	r0, 801bb38 <rcl_wait_set_fini+0x74>
 801bb2c:	47b8      	blx	r7
 801bb2e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bb30:	f8c4 8008 	str.w	r8, [r4, #8]
 801bb34:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801bb36:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bb38:	f04f 0800 	mov.w	r8, #0
 801bb3c:	6968      	ldr	r0, [r5, #20]
 801bb3e:	f8c5 8010 	str.w	r8, [r5, #16]
 801bb42:	b128      	cbz	r0, 801bb50 <rcl_wait_set_fini+0x8c>
 801bb44:	47b8      	blx	r7
 801bb46:	f8c5 8014 	str.w	r8, [r5, #20]
 801bb4a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bb4c:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801bb4e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bb50:	f04f 0800 	mov.w	r8, #0
 801bb54:	6920      	ldr	r0, [r4, #16]
 801bb56:	f8c4 8014 	str.w	r8, [r4, #20]
 801bb5a:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 801bb5e:	b128      	cbz	r0, 801bb6c <rcl_wait_set_fini+0xa8>
 801bb60:	47b8      	blx	r7
 801bb62:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bb64:	f8c4 8010 	str.w	r8, [r4, #16]
 801bb68:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801bb6a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bb6c:	f04f 0800 	mov.w	r8, #0
 801bb70:	69a0      	ldr	r0, [r4, #24]
 801bb72:	f8c4 801c 	str.w	r8, [r4, #28]
 801bb76:	f8c5 8018 	str.w	r8, [r5, #24]
 801bb7a:	b128      	cbz	r0, 801bb88 <rcl_wait_set_fini+0xc4>
 801bb7c:	9101      	str	r1, [sp, #4]
 801bb7e:	47b8      	blx	r7
 801bb80:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bb82:	9901      	ldr	r1, [sp, #4]
 801bb84:	f8c4 8018 	str.w	r8, [r4, #24]
 801bb88:	6a28      	ldr	r0, [r5, #32]
 801bb8a:	b120      	cbz	r0, 801bb96 <rcl_wait_set_fini+0xd2>
 801bb8c:	47b8      	blx	r7
 801bb8e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bb90:	2300      	movs	r3, #0
 801bb92:	e9c5 3307 	strd	r3, r3, [r5, #28]
 801bb96:	2700      	movs	r7, #0
 801bb98:	6a20      	ldr	r0, [r4, #32]
 801bb9a:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 801bb9e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bba0:	6267      	str	r7, [r4, #36]	; 0x24
 801bba2:	626f      	str	r7, [r5, #36]	; 0x24
 801bba4:	b120      	cbz	r0, 801bbb0 <rcl_wait_set_fini+0xec>
 801bba6:	9101      	str	r1, [sp, #4]
 801bba8:	47c0      	blx	r8
 801bbaa:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bbac:	9901      	ldr	r1, [sp, #4]
 801bbae:	6227      	str	r7, [r4, #32]
 801bbb0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 801bbb2:	b120      	cbz	r0, 801bbbe <rcl_wait_set_fini+0xfa>
 801bbb4:	47c0      	blx	r8
 801bbb6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bbb8:	2300      	movs	r3, #0
 801bbba:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 801bbbe:	2700      	movs	r7, #0
 801bbc0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 801bbc2:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 801bbc6:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bbc8:	62e7      	str	r7, [r4, #44]	; 0x2c
 801bbca:	632f      	str	r7, [r5, #48]	; 0x30
 801bbcc:	b120      	cbz	r0, 801bbd8 <rcl_wait_set_fini+0x114>
 801bbce:	9101      	str	r1, [sp, #4]
 801bbd0:	47c0      	blx	r8
 801bbd2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bbd4:	9901      	ldr	r1, [sp, #4]
 801bbd6:	62a7      	str	r7, [r4, #40]	; 0x28
 801bbd8:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 801bbda:	b120      	cbz	r0, 801bbe6 <rcl_wait_set_fini+0x122>
 801bbdc:	47c0      	blx	r8
 801bbde:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bbe0:	2300      	movs	r3, #0
 801bbe2:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 801bbe6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 801bbe8:	4628      	mov	r0, r5
 801bbea:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bbec:	4798      	blx	r3
 801bbee:	2300      	movs	r3, #0
 801bbf0:	6323      	str	r3, [r4, #48]	; 0x30
 801bbf2:	4630      	mov	r0, r6
 801bbf4:	b002      	add	sp, #8
 801bbf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bbfa:	260b      	movs	r6, #11
 801bbfc:	4630      	mov	r0, r6
 801bbfe:	b002      	add	sp, #8
 801bc00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801bc04 <rcl_wait_set_add_subscription>:
 801bc04:	b318      	cbz	r0, 801bc4e <rcl_wait_set_add_subscription+0x4a>
 801bc06:	b538      	push	{r3, r4, r5, lr}
 801bc08:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801bc0a:	4604      	mov	r4, r0
 801bc0c:	b30b      	cbz	r3, 801bc52 <rcl_wait_set_add_subscription+0x4e>
 801bc0e:	b319      	cbz	r1, 801bc58 <rcl_wait_set_add_subscription+0x54>
 801bc10:	681d      	ldr	r5, [r3, #0]
 801bc12:	6840      	ldr	r0, [r0, #4]
 801bc14:	4285      	cmp	r5, r0
 801bc16:	d217      	bcs.n	801bc48 <rcl_wait_set_add_subscription+0x44>
 801bc18:	1c68      	adds	r0, r5, #1
 801bc1a:	6018      	str	r0, [r3, #0]
 801bc1c:	6823      	ldr	r3, [r4, #0]
 801bc1e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801bc22:	b102      	cbz	r2, 801bc26 <rcl_wait_set_add_subscription+0x22>
 801bc24:	6015      	str	r5, [r2, #0]
 801bc26:	4608      	mov	r0, r1
 801bc28:	f7f7 ff14 	bl	8013a54 <rcl_subscription_get_rmw_handle>
 801bc2c:	b150      	cbz	r0, 801bc44 <rcl_wait_set_add_subscription+0x40>
 801bc2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bc30:	6842      	ldr	r2, [r0, #4]
 801bc32:	2000      	movs	r0, #0
 801bc34:	689b      	ldr	r3, [r3, #8]
 801bc36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bc3a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801bc3c:	6853      	ldr	r3, [r2, #4]
 801bc3e:	3301      	adds	r3, #1
 801bc40:	6053      	str	r3, [r2, #4]
 801bc42:	bd38      	pop	{r3, r4, r5, pc}
 801bc44:	2001      	movs	r0, #1
 801bc46:	bd38      	pop	{r3, r4, r5, pc}
 801bc48:	f240 3086 	movw	r0, #902	; 0x386
 801bc4c:	bd38      	pop	{r3, r4, r5, pc}
 801bc4e:	200b      	movs	r0, #11
 801bc50:	4770      	bx	lr
 801bc52:	f44f 7061 	mov.w	r0, #900	; 0x384
 801bc56:	bd38      	pop	{r3, r4, r5, pc}
 801bc58:	200b      	movs	r0, #11
 801bc5a:	bd38      	pop	{r3, r4, r5, pc}

0801bc5c <rcl_wait_set_clear>:
 801bc5c:	2800      	cmp	r0, #0
 801bc5e:	d074      	beq.n	801bd4a <rcl_wait_set_clear+0xee>
 801bc60:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801bc62:	b510      	push	{r4, lr}
 801bc64:	4604      	mov	r4, r0
 801bc66:	2b00      	cmp	r3, #0
 801bc68:	d071      	beq.n	801bd4e <rcl_wait_set_clear+0xf2>
 801bc6a:	6800      	ldr	r0, [r0, #0]
 801bc6c:	b138      	cbz	r0, 801bc7e <rcl_wait_set_clear+0x22>
 801bc6e:	6862      	ldr	r2, [r4, #4]
 801bc70:	2100      	movs	r1, #0
 801bc72:	0092      	lsls	r2, r2, #2
 801bc74:	f004 fd6a 	bl	802074c <memset>
 801bc78:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bc7a:	2200      	movs	r2, #0
 801bc7c:	601a      	str	r2, [r3, #0]
 801bc7e:	68a0      	ldr	r0, [r4, #8]
 801bc80:	b138      	cbz	r0, 801bc92 <rcl_wait_set_clear+0x36>
 801bc82:	68e2      	ldr	r2, [r4, #12]
 801bc84:	2100      	movs	r1, #0
 801bc86:	0092      	lsls	r2, r2, #2
 801bc88:	f004 fd60 	bl	802074c <memset>
 801bc8c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bc8e:	2200      	movs	r2, #0
 801bc90:	60da      	str	r2, [r3, #12]
 801bc92:	69a0      	ldr	r0, [r4, #24]
 801bc94:	b138      	cbz	r0, 801bca6 <rcl_wait_set_clear+0x4a>
 801bc96:	69e2      	ldr	r2, [r4, #28]
 801bc98:	2100      	movs	r1, #0
 801bc9a:	0092      	lsls	r2, r2, #2
 801bc9c:	f004 fd56 	bl	802074c <memset>
 801bca0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bca2:	2200      	movs	r2, #0
 801bca4:	619a      	str	r2, [r3, #24]
 801bca6:	6a20      	ldr	r0, [r4, #32]
 801bca8:	b138      	cbz	r0, 801bcba <rcl_wait_set_clear+0x5e>
 801bcaa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801bcac:	2100      	movs	r1, #0
 801bcae:	0092      	lsls	r2, r2, #2
 801bcb0:	f004 fd4c 	bl	802074c <memset>
 801bcb4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bcb6:	2200      	movs	r2, #0
 801bcb8:	625a      	str	r2, [r3, #36]	; 0x24
 801bcba:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 801bcbc:	b138      	cbz	r0, 801bcce <rcl_wait_set_clear+0x72>
 801bcbe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801bcc0:	2100      	movs	r1, #0
 801bcc2:	0092      	lsls	r2, r2, #2
 801bcc4:	f004 fd42 	bl	802074c <memset>
 801bcc8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bcca:	2200      	movs	r2, #0
 801bccc:	631a      	str	r2, [r3, #48]	; 0x30
 801bcce:	6920      	ldr	r0, [r4, #16]
 801bcd0:	b138      	cbz	r0, 801bce2 <rcl_wait_set_clear+0x86>
 801bcd2:	6962      	ldr	r2, [r4, #20]
 801bcd4:	2100      	movs	r1, #0
 801bcd6:	0092      	lsls	r2, r2, #2
 801bcd8:	f004 fd38 	bl	802074c <memset>
 801bcdc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bcde:	2200      	movs	r2, #0
 801bce0:	641a      	str	r2, [r3, #64]	; 0x40
 801bce2:	6898      	ldr	r0, [r3, #8]
 801bce4:	b138      	cbz	r0, 801bcf6 <rcl_wait_set_clear+0x9a>
 801bce6:	685a      	ldr	r2, [r3, #4]
 801bce8:	2100      	movs	r1, #0
 801bcea:	0092      	lsls	r2, r2, #2
 801bcec:	f004 fd2e 	bl	802074c <memset>
 801bcf0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bcf2:	2200      	movs	r2, #0
 801bcf4:	605a      	str	r2, [r3, #4]
 801bcf6:	6958      	ldr	r0, [r3, #20]
 801bcf8:	b138      	cbz	r0, 801bd0a <rcl_wait_set_clear+0xae>
 801bcfa:	691a      	ldr	r2, [r3, #16]
 801bcfc:	2100      	movs	r1, #0
 801bcfe:	0092      	lsls	r2, r2, #2
 801bd00:	f004 fd24 	bl	802074c <memset>
 801bd04:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bd06:	2200      	movs	r2, #0
 801bd08:	611a      	str	r2, [r3, #16]
 801bd0a:	6a18      	ldr	r0, [r3, #32]
 801bd0c:	b138      	cbz	r0, 801bd1e <rcl_wait_set_clear+0xc2>
 801bd0e:	69da      	ldr	r2, [r3, #28]
 801bd10:	2100      	movs	r1, #0
 801bd12:	0092      	lsls	r2, r2, #2
 801bd14:	f004 fd1a 	bl	802074c <memset>
 801bd18:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bd1a:	2200      	movs	r2, #0
 801bd1c:	61da      	str	r2, [r3, #28]
 801bd1e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 801bd20:	b138      	cbz	r0, 801bd32 <rcl_wait_set_clear+0xd6>
 801bd22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801bd24:	2100      	movs	r1, #0
 801bd26:	0092      	lsls	r2, r2, #2
 801bd28:	f004 fd10 	bl	802074c <memset>
 801bd2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bd2e:	2200      	movs	r2, #0
 801bd30:	629a      	str	r2, [r3, #40]	; 0x28
 801bd32:	6b98      	ldr	r0, [r3, #56]	; 0x38
 801bd34:	b140      	cbz	r0, 801bd48 <rcl_wait_set_clear+0xec>
 801bd36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801bd38:	2100      	movs	r1, #0
 801bd3a:	0092      	lsls	r2, r2, #2
 801bd3c:	f004 fd06 	bl	802074c <memset>
 801bd40:	2300      	movs	r3, #0
 801bd42:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801bd44:	4618      	mov	r0, r3
 801bd46:	6353      	str	r3, [r2, #52]	; 0x34
 801bd48:	bd10      	pop	{r4, pc}
 801bd4a:	200b      	movs	r0, #11
 801bd4c:	4770      	bx	lr
 801bd4e:	f44f 7061 	mov.w	r0, #900	; 0x384
 801bd52:	bd10      	pop	{r4, pc}

0801bd54 <rcl_wait_set_resize>:
 801bd54:	2800      	cmp	r0, #0
 801bd56:	f000 8180 	beq.w	801c05a <rcl_wait_set_resize+0x306>
 801bd5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bd5e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 801bd60:	b083      	sub	sp, #12
 801bd62:	4605      	mov	r5, r0
 801bd64:	2c00      	cmp	r4, #0
 801bd66:	f000 817a 	beq.w	801c05e <rcl_wait_set_resize+0x30a>
 801bd6a:	f04f 0900 	mov.w	r9, #0
 801bd6e:	461f      	mov	r7, r3
 801bd70:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 801bd74:	4688      	mov	r8, r1
 801bd76:	4616      	mov	r6, r2
 801bd78:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	; 0x4c
 801bd7c:	f8c0 9004 	str.w	r9, [r0, #4]
 801bd80:	f8c4 9000 	str.w	r9, [r4]
 801bd84:	2900      	cmp	r1, #0
 801bd86:	f000 80bf 	beq.w	801bf08 <rcl_wait_set_resize+0x1b4>
 801bd8a:	008c      	lsls	r4, r1, #2
 801bd8c:	4652      	mov	r2, sl
 801bd8e:	6800      	ldr	r0, [r0, #0]
 801bd90:	4621      	mov	r1, r4
 801bd92:	9301      	str	r3, [sp, #4]
 801bd94:	4798      	blx	r3
 801bd96:	9b01      	ldr	r3, [sp, #4]
 801bd98:	6028      	str	r0, [r5, #0]
 801bd9a:	2800      	cmp	r0, #0
 801bd9c:	f000 80f6 	beq.w	801bf8c <rcl_wait_set_resize+0x238>
 801bda0:	4622      	mov	r2, r4
 801bda2:	4649      	mov	r1, r9
 801bda4:	9301      	str	r3, [sp, #4]
 801bda6:	f004 fcd1 	bl	802074c <memset>
 801bdaa:	f8c5 8004 	str.w	r8, [r5, #4]
 801bdae:	4652      	mov	r2, sl
 801bdb0:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 801bdb4:	4621      	mov	r1, r4
 801bdb6:	9b01      	ldr	r3, [sp, #4]
 801bdb8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 801bdbc:	f8c8 9004 	str.w	r9, [r8, #4]
 801bdc0:	4798      	blx	r3
 801bdc2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801bdc4:	f8c8 0008 	str.w	r0, [r8, #8]
 801bdc8:	689b      	ldr	r3, [r3, #8]
 801bdca:	2b00      	cmp	r3, #0
 801bdcc:	f000 814a 	beq.w	801c064 <rcl_wait_set_resize+0x310>
 801bdd0:	4622      	mov	r2, r4
 801bdd2:	4649      	mov	r1, r9
 801bdd4:	4618      	mov	r0, r3
 801bdd6:	f004 fcb9 	bl	802074c <memset>
 801bdda:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bddc:	f04f 0800 	mov.w	r8, #0
 801bde0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801bde4:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	; 0x4c
 801bde8:	f8c5 800c 	str.w	r8, [r5, #12]
 801bdec:	f8c4 800c 	str.w	r8, [r4, #12]
 801bdf0:	2e00      	cmp	r6, #0
 801bdf2:	f040 809b 	bne.w	801bf2c <rcl_wait_set_resize+0x1d8>
 801bdf6:	68a8      	ldr	r0, [r5, #8]
 801bdf8:	b128      	cbz	r0, 801be06 <rcl_wait_set_resize+0xb2>
 801bdfa:	4649      	mov	r1, r9
 801bdfc:	4790      	blx	r2
 801bdfe:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801be00:	60ae      	str	r6, [r5, #8]
 801be02:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801be06:	f04f 0800 	mov.w	r8, #0
 801be0a:	19f6      	adds	r6, r6, r7
 801be0c:	f8c4 8010 	str.w	r8, [r4, #16]
 801be10:	f040 80a2 	bne.w	801bf58 <rcl_wait_set_resize+0x204>
 801be14:	6960      	ldr	r0, [r4, #20]
 801be16:	b130      	cbz	r0, 801be26 <rcl_wait_set_resize+0xd2>
 801be18:	4649      	mov	r1, r9
 801be1a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 801be1c:	4798      	blx	r3
 801be1e:	6166      	str	r6, [r4, #20]
 801be20:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801be22:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801be26:	2600      	movs	r6, #0
 801be28:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 801be2c:	616e      	str	r6, [r5, #20]
 801be2e:	6426      	str	r6, [r4, #64]	; 0x40
 801be30:	2f00      	cmp	r7, #0
 801be32:	f040 80af 	bne.w	801bf94 <rcl_wait_set_resize+0x240>
 801be36:	6928      	ldr	r0, [r5, #16]
 801be38:	b138      	cbz	r0, 801be4a <rcl_wait_set_resize+0xf6>
 801be3a:	4649      	mov	r1, r9
 801be3c:	47d0      	blx	sl
 801be3e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801be40:	612f      	str	r7, [r5, #16]
 801be42:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801be46:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 801be4a:	2600      	movs	r6, #0
 801be4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801be4e:	61ee      	str	r6, [r5, #28]
 801be50:	61a6      	str	r6, [r4, #24]
 801be52:	2b00      	cmp	r3, #0
 801be54:	f040 8093 	bne.w	801bf7e <rcl_wait_set_resize+0x22a>
 801be58:	69a8      	ldr	r0, [r5, #24]
 801be5a:	b120      	cbz	r0, 801be66 <rcl_wait_set_resize+0x112>
 801be5c:	4649      	mov	r1, r9
 801be5e:	47d0      	blx	sl
 801be60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801be62:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801be64:	61ab      	str	r3, [r5, #24]
 801be66:	6a20      	ldr	r0, [r4, #32]
 801be68:	b128      	cbz	r0, 801be76 <rcl_wait_set_resize+0x122>
 801be6a:	4649      	mov	r1, r9
 801be6c:	47d0      	blx	sl
 801be6e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801be70:	2300      	movs	r3, #0
 801be72:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801be76:	2600      	movs	r6, #0
 801be78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801be7a:	6da7      	ldr	r7, [r4, #88]	; 0x58
 801be7c:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 801be80:	626e      	str	r6, [r5, #36]	; 0x24
 801be82:	6266      	str	r6, [r4, #36]	; 0x24
 801be84:	2b00      	cmp	r3, #0
 801be86:	f000 8098 	beq.w	801bfba <rcl_wait_set_resize+0x266>
 801be8a:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 801be8e:	463a      	mov	r2, r7
 801be90:	6a28      	ldr	r0, [r5, #32]
 801be92:	4651      	mov	r1, sl
 801be94:	47c8      	blx	r9
 801be96:	6228      	str	r0, [r5, #32]
 801be98:	2800      	cmp	r0, #0
 801be9a:	d077      	beq.n	801bf8c <rcl_wait_set_resize+0x238>
 801be9c:	4652      	mov	r2, sl
 801be9e:	4631      	mov	r1, r6
 801bea0:	f004 fc54 	bl	802074c <memset>
 801bea4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801bea8:	463a      	mov	r2, r7
 801beaa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801beac:	4651      	mov	r1, sl
 801beae:	626b      	str	r3, [r5, #36]	; 0x24
 801beb0:	62a6      	str	r6, [r4, #40]	; 0x28
 801beb2:	47c8      	blx	r9
 801beb4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801beb6:	62e0      	str	r0, [r4, #44]	; 0x2c
 801beb8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 801beba:	2c00      	cmp	r4, #0
 801bebc:	f000 80f2 	beq.w	801c0a4 <rcl_wait_set_resize+0x350>
 801bec0:	4620      	mov	r0, r4
 801bec2:	4652      	mov	r2, sl
 801bec4:	4631      	mov	r1, r6
 801bec6:	f004 fc41 	bl	802074c <memset>
 801beca:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801becc:	2600      	movs	r6, #0
 801bece:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801bed0:	6da7      	ldr	r7, [r4, #88]	; 0x58
 801bed2:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 801bed6:	62ee      	str	r6, [r5, #44]	; 0x2c
 801bed8:	6326      	str	r6, [r4, #48]	; 0x30
 801beda:	2b00      	cmp	r3, #0
 801bedc:	f040 8097 	bne.w	801c00e <rcl_wait_set_resize+0x2ba>
 801bee0:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 801bee2:	b120      	cbz	r0, 801beee <rcl_wait_set_resize+0x19a>
 801bee4:	4639      	mov	r1, r7
 801bee6:	47c0      	blx	r8
 801bee8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801beea:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801beec:	62ab      	str	r3, [r5, #40]	; 0x28
 801beee:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 801bef0:	2800      	cmp	r0, #0
 801bef2:	d04c      	beq.n	801bf8e <rcl_wait_set_resize+0x23a>
 801bef4:	4639      	mov	r1, r7
 801bef6:	47c0      	blx	r8
 801bef8:	2300      	movs	r3, #0
 801befa:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 801befc:	4618      	mov	r0, r3
 801befe:	e9c2 330d 	strd	r3, r3, [r2, #52]	; 0x34
 801bf02:	b003      	add	sp, #12
 801bf04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf08:	6800      	ldr	r0, [r0, #0]
 801bf0a:	b120      	cbz	r0, 801bf16 <rcl_wait_set_resize+0x1c2>
 801bf0c:	4651      	mov	r1, sl
 801bf0e:	47d8      	blx	fp
 801bf10:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bf12:	f8c5 8000 	str.w	r8, [r5]
 801bf16:	68a0      	ldr	r0, [r4, #8]
 801bf18:	2800      	cmp	r0, #0
 801bf1a:	f43f af5f 	beq.w	801bddc <rcl_wait_set_resize+0x88>
 801bf1e:	4651      	mov	r1, sl
 801bf20:	47d8      	blx	fp
 801bf22:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bf24:	2300      	movs	r3, #0
 801bf26:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801bf2a:	e757      	b.n	801bddc <rcl_wait_set_resize+0x88>
 801bf2c:	00b4      	lsls	r4, r6, #2
 801bf2e:	464a      	mov	r2, r9
 801bf30:	68a8      	ldr	r0, [r5, #8]
 801bf32:	4621      	mov	r1, r4
 801bf34:	4798      	blx	r3
 801bf36:	60a8      	str	r0, [r5, #8]
 801bf38:	b340      	cbz	r0, 801bf8c <rcl_wait_set_resize+0x238>
 801bf3a:	4622      	mov	r2, r4
 801bf3c:	4641      	mov	r1, r8
 801bf3e:	f004 fc05 	bl	802074c <memset>
 801bf42:	f04f 0800 	mov.w	r8, #0
 801bf46:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bf48:	60ee      	str	r6, [r5, #12]
 801bf4a:	19f6      	adds	r6, r6, r7
 801bf4c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801bf50:	f8c4 8010 	str.w	r8, [r4, #16]
 801bf54:	f43f af5e 	beq.w	801be14 <rcl_wait_set_resize+0xc0>
 801bf58:	00b6      	lsls	r6, r6, #2
 801bf5a:	464a      	mov	r2, r9
 801bf5c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801bf5e:	6960      	ldr	r0, [r4, #20]
 801bf60:	4631      	mov	r1, r6
 801bf62:	4798      	blx	r3
 801bf64:	4681      	mov	r9, r0
 801bf66:	6160      	str	r0, [r4, #20]
 801bf68:	2800      	cmp	r0, #0
 801bf6a:	f000 8084 	beq.w	801c076 <rcl_wait_set_resize+0x322>
 801bf6e:	4632      	mov	r2, r6
 801bf70:	4641      	mov	r1, r8
 801bf72:	f004 fbeb 	bl	802074c <memset>
 801bf76:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bf78:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801bf7c:	e753      	b.n	801be26 <rcl_wait_set_resize+0xd2>
 801bf7e:	009c      	lsls	r4, r3, #2
 801bf80:	464a      	mov	r2, r9
 801bf82:	69a8      	ldr	r0, [r5, #24]
 801bf84:	4621      	mov	r1, r4
 801bf86:	47c0      	blx	r8
 801bf88:	61a8      	str	r0, [r5, #24]
 801bf8a:	bb40      	cbnz	r0, 801bfde <rcl_wait_set_resize+0x28a>
 801bf8c:	200a      	movs	r0, #10
 801bf8e:	b003      	add	sp, #12
 801bf90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf94:	00bc      	lsls	r4, r7, #2
 801bf96:	464a      	mov	r2, r9
 801bf98:	6928      	ldr	r0, [r5, #16]
 801bf9a:	4621      	mov	r1, r4
 801bf9c:	47c0      	blx	r8
 801bf9e:	6128      	str	r0, [r5, #16]
 801bfa0:	2800      	cmp	r0, #0
 801bfa2:	d0f3      	beq.n	801bf8c <rcl_wait_set_resize+0x238>
 801bfa4:	4622      	mov	r2, r4
 801bfa6:	4631      	mov	r1, r6
 801bfa8:	f004 fbd0 	bl	802074c <memset>
 801bfac:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bfae:	616f      	str	r7, [r5, #20]
 801bfb0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801bfb4:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 801bfb8:	e747      	b.n	801be4a <rcl_wait_set_resize+0xf6>
 801bfba:	6a28      	ldr	r0, [r5, #32]
 801bfbc:	b120      	cbz	r0, 801bfc8 <rcl_wait_set_resize+0x274>
 801bfbe:	4639      	mov	r1, r7
 801bfc0:	47c0      	blx	r8
 801bfc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801bfc4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bfc6:	622b      	str	r3, [r5, #32]
 801bfc8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801bfca:	2800      	cmp	r0, #0
 801bfcc:	f43f af7e 	beq.w	801becc <rcl_wait_set_resize+0x178>
 801bfd0:	4639      	mov	r1, r7
 801bfd2:	47c0      	blx	r8
 801bfd4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801bfd6:	2300      	movs	r3, #0
 801bfd8:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 801bfdc:	e776      	b.n	801becc <rcl_wait_set_resize+0x178>
 801bfde:	4622      	mov	r2, r4
 801bfe0:	4631      	mov	r1, r6
 801bfe2:	f004 fbb3 	bl	802074c <memset>
 801bfe6:	6b2f      	ldr	r7, [r5, #48]	; 0x30
 801bfe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bfea:	464a      	mov	r2, r9
 801bfec:	6a38      	ldr	r0, [r7, #32]
 801bfee:	4621      	mov	r1, r4
 801bff0:	61eb      	str	r3, [r5, #28]
 801bff2:	61fe      	str	r6, [r7, #28]
 801bff4:	47c0      	blx	r8
 801bff6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801bff8:	6238      	str	r0, [r7, #32]
 801bffa:	6a1f      	ldr	r7, [r3, #32]
 801bffc:	2f00      	cmp	r7, #0
 801bffe:	d04a      	beq.n	801c096 <rcl_wait_set_resize+0x342>
 801c000:	4622      	mov	r2, r4
 801c002:	4631      	mov	r1, r6
 801c004:	4638      	mov	r0, r7
 801c006:	f004 fba1 	bl	802074c <memset>
 801c00a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c00c:	e733      	b.n	801be76 <rcl_wait_set_resize+0x122>
 801c00e:	009c      	lsls	r4, r3, #2
 801c010:	463a      	mov	r2, r7
 801c012:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 801c014:	4621      	mov	r1, r4
 801c016:	47c8      	blx	r9
 801c018:	62a8      	str	r0, [r5, #40]	; 0x28
 801c01a:	2800      	cmp	r0, #0
 801c01c:	d0b6      	beq.n	801bf8c <rcl_wait_set_resize+0x238>
 801c01e:	4622      	mov	r2, r4
 801c020:	4631      	mov	r1, r6
 801c022:	f004 fb93 	bl	802074c <memset>
 801c026:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 801c02a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c02c:	463a      	mov	r2, r7
 801c02e:	4621      	mov	r1, r4
 801c030:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 801c034:	62eb      	str	r3, [r5, #44]	; 0x2c
 801c036:	f8ca 6034 	str.w	r6, [sl, #52]	; 0x34
 801c03a:	47c8      	blx	r9
 801c03c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c03e:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
 801c042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801c044:	2b00      	cmp	r3, #0
 801c046:	d034      	beq.n	801c0b2 <rcl_wait_set_resize+0x35e>
 801c048:	4622      	mov	r2, r4
 801c04a:	4631      	mov	r1, r6
 801c04c:	4618      	mov	r0, r3
 801c04e:	f004 fb7d 	bl	802074c <memset>
 801c052:	4630      	mov	r0, r6
 801c054:	b003      	add	sp, #12
 801c056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c05a:	200b      	movs	r0, #11
 801c05c:	4770      	bx	lr
 801c05e:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c062:	e794      	b.n	801bf8e <rcl_wait_set_resize+0x23a>
 801c064:	6828      	ldr	r0, [r5, #0]
 801c066:	4651      	mov	r1, sl
 801c068:	9301      	str	r3, [sp, #4]
 801c06a:	47d8      	blx	fp
 801c06c:	9b01      	ldr	r3, [sp, #4]
 801c06e:	200a      	movs	r0, #10
 801c070:	e9c5 3300 	strd	r3, r3, [r5]
 801c074:	e78b      	b.n	801bf8e <rcl_wait_set_resize+0x23a>
 801c076:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c078:	68a8      	ldr	r0, [r5, #8]
 801c07a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 801c07c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801c07e:	4798      	blx	r3
 801c080:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c082:	6928      	ldr	r0, [r5, #16]
 801c084:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801c086:	6d99      	ldr	r1, [r3, #88]	; 0x58
 801c088:	e9c5 9902 	strd	r9, r9, [r5, #8]
 801c08c:	4790      	blx	r2
 801c08e:	200a      	movs	r0, #10
 801c090:	e9c5 9904 	strd	r9, r9, [r5, #16]
 801c094:	e77b      	b.n	801bf8e <rcl_wait_set_resize+0x23a>
 801c096:	69a8      	ldr	r0, [r5, #24]
 801c098:	4649      	mov	r1, r9
 801c09a:	47d0      	blx	sl
 801c09c:	200a      	movs	r0, #10
 801c09e:	e9c5 7706 	strd	r7, r7, [r5, #24]
 801c0a2:	e774      	b.n	801bf8e <rcl_wait_set_resize+0x23a>
 801c0a4:	6a28      	ldr	r0, [r5, #32]
 801c0a6:	4639      	mov	r1, r7
 801c0a8:	47c0      	blx	r8
 801c0aa:	200a      	movs	r0, #10
 801c0ac:	e9c5 4408 	strd	r4, r4, [r5, #32]
 801c0b0:	e76d      	b.n	801bf8e <rcl_wait_set_resize+0x23a>
 801c0b2:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 801c0b4:	4639      	mov	r1, r7
 801c0b6:	9301      	str	r3, [sp, #4]
 801c0b8:	47c0      	blx	r8
 801c0ba:	9b01      	ldr	r3, [sp, #4]
 801c0bc:	200a      	movs	r0, #10
 801c0be:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 801c0c2:	e764      	b.n	801bf8e <rcl_wait_set_resize+0x23a>

0801c0c4 <rcl_wait_set_init>:
 801c0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c0c8:	b085      	sub	sp, #20
 801c0ca:	4605      	mov	r5, r0
 801c0cc:	460e      	mov	r6, r1
 801c0ce:	4617      	mov	r7, r2
 801c0d0:	a812      	add	r0, sp, #72	; 0x48
 801c0d2:	4698      	mov	r8, r3
 801c0d4:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 801c0d8:	f7f8 fca4 	bl	8014a24 <rcutils_allocator_is_valid>
 801c0dc:	2d00      	cmp	r5, #0
 801c0de:	d072      	beq.n	801c1c6 <rcl_wait_set_init+0x102>
 801c0e0:	f080 0001 	eor.w	r0, r0, #1
 801c0e4:	b2c0      	uxtb	r0, r0
 801c0e6:	2800      	cmp	r0, #0
 801c0e8:	d16d      	bne.n	801c1c6 <rcl_wait_set_init+0x102>
 801c0ea:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 801c0ee:	f1ba 0f00 	cmp.w	sl, #0
 801c0f2:	d004      	beq.n	801c0fe <rcl_wait_set_init+0x3a>
 801c0f4:	2464      	movs	r4, #100	; 0x64
 801c0f6:	4620      	mov	r0, r4
 801c0f8:	b005      	add	sp, #20
 801c0fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0fe:	f1b9 0f00 	cmp.w	r9, #0
 801c102:	d060      	beq.n	801c1c6 <rcl_wait_set_init+0x102>
 801c104:	4648      	mov	r0, r9
 801c106:	f7fe fe8f 	bl	801ae28 <rcl_context_is_valid>
 801c10a:	2800      	cmp	r0, #0
 801c10c:	d068      	beq.n	801c1e0 <rcl_wait_set_init+0x11c>
 801c10e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801c110:	205c      	movs	r0, #92	; 0x5c
 801c112:	9916      	ldr	r1, [sp, #88]	; 0x58
 801c114:	4798      	blx	r3
 801c116:	6328      	str	r0, [r5, #48]	; 0x30
 801c118:	2800      	cmp	r0, #0
 801c11a:	d063      	beq.n	801c1e4 <rcl_wait_set_init+0x120>
 801c11c:	225c      	movs	r2, #92	; 0x5c
 801c11e:	4651      	mov	r1, sl
 801c120:	f004 fb14 	bl	802074c <memset>
 801c124:	ac12      	add	r4, sp, #72	; 0x48
 801c126:	f8d5 b030 	ldr.w	fp, [r5, #48]	; 0x30
 801c12a:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 801c12e:	f10b 0c48 	add.w	ip, fp, #72	; 0x48
 801c132:	f8cb 9044 	str.w	r9, [fp, #68]	; 0x44
 801c136:	eb03 0e02 	add.w	lr, r3, r2
 801c13a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c13c:	f8d9 9000 	ldr.w	r9, [r9]
 801c140:	449e      	add	lr, r3
 801c142:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801c144:	e9cb aa01 	strd	sl, sl, [fp, #4]
 801c148:	e9cb aa04 	strd	sl, sl, [fp, #16]
 801c14c:	e9cb aa07 	strd	sl, sl, [fp, #28]
 801c150:	e9cb aa0a 	strd	sl, sl, [fp, #40]	; 0x28
 801c154:	e9cb aa0d 	strd	sl, sl, [fp, #52]	; 0x34
 801c158:	44be      	add	lr, r7
 801c15a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801c15e:	6823      	ldr	r3, [r4, #0]
 801c160:	eb0e 0146 	add.w	r1, lr, r6, lsl #1
 801c164:	f109 0028 	add.w	r0, r9, #40	; 0x28
 801c168:	f8cc 3000 	str.w	r3, [ip]
 801c16c:	f001 fe6e 	bl	801de4c <rmw_create_wait_set>
 801c170:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c172:	f8cb 003c 	str.w	r0, [fp, #60]	; 0x3c
 801c176:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801c178:	b350      	cbz	r0, 801c1d0 <rcl_wait_set_init+0x10c>
 801c17a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 801c17c:	4643      	mov	r3, r8
 801c17e:	463a      	mov	r2, r7
 801c180:	4631      	mov	r1, r6
 801c182:	9402      	str	r4, [sp, #8]
 801c184:	4628      	mov	r0, r5
 801c186:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 801c188:	9401      	str	r4, [sp, #4]
 801c18a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 801c18c:	9400      	str	r4, [sp, #0]
 801c18e:	f7ff fde1 	bl	801bd54 <rcl_wait_set_resize>
 801c192:	4604      	mov	r4, r0
 801c194:	2800      	cmp	r0, #0
 801c196:	d0ae      	beq.n	801c0f6 <rcl_wait_set_init+0x32>
 801c198:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c19a:	bb2b      	cbnz	r3, 801c1e8 <rcl_wait_set_init+0x124>
 801c19c:	2600      	movs	r6, #0
 801c19e:	4628      	mov	r0, r5
 801c1a0:	4633      	mov	r3, r6
 801c1a2:	4632      	mov	r2, r6
 801c1a4:	4631      	mov	r1, r6
 801c1a6:	9600      	str	r6, [sp, #0]
 801c1a8:	e9cd 6601 	strd	r6, r6, [sp, #4]
 801c1ac:	f7ff fdd2 	bl	801bd54 <rcl_wait_set_resize>
 801c1b0:	6b28      	ldr	r0, [r5, #48]	; 0x30
 801c1b2:	2800      	cmp	r0, #0
 801c1b4:	d09f      	beq.n	801c0f6 <rcl_wait_set_init+0x32>
 801c1b6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801c1b8:	6d81      	ldr	r1, [r0, #88]	; 0x58
 801c1ba:	4798      	blx	r3
 801c1bc:	4620      	mov	r0, r4
 801c1be:	632e      	str	r6, [r5, #48]	; 0x30
 801c1c0:	b005      	add	sp, #20
 801c1c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c1c6:	240b      	movs	r4, #11
 801c1c8:	4620      	mov	r0, r4
 801c1ca:	b005      	add	sp, #20
 801c1cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c1d0:	2401      	movs	r4, #1
 801c1d2:	f001 fe45 	bl	801de60 <rmw_destroy_wait_set>
 801c1d6:	2800      	cmp	r0, #0
 801c1d8:	bf18      	it	ne
 801c1da:	f44f 7461 	movne.w	r4, #900	; 0x384
 801c1de:	e7dd      	b.n	801c19c <rcl_wait_set_init+0xd8>
 801c1e0:	2465      	movs	r4, #101	; 0x65
 801c1e2:	e788      	b.n	801c0f6 <rcl_wait_set_init+0x32>
 801c1e4:	240a      	movs	r4, #10
 801c1e6:	e786      	b.n	801c0f6 <rcl_wait_set_init+0x32>
 801c1e8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801c1ea:	e7f2      	b.n	801c1d2 <rcl_wait_set_init+0x10e>

0801c1ec <rcl_wait_set_add_guard_condition>:
 801c1ec:	b318      	cbz	r0, 801c236 <rcl_wait_set_add_guard_condition+0x4a>
 801c1ee:	b538      	push	{r3, r4, r5, lr}
 801c1f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801c1f2:	4604      	mov	r4, r0
 801c1f4:	b30b      	cbz	r3, 801c23a <rcl_wait_set_add_guard_condition+0x4e>
 801c1f6:	b319      	cbz	r1, 801c240 <rcl_wait_set_add_guard_condition+0x54>
 801c1f8:	68dd      	ldr	r5, [r3, #12]
 801c1fa:	68c0      	ldr	r0, [r0, #12]
 801c1fc:	4285      	cmp	r5, r0
 801c1fe:	d217      	bcs.n	801c230 <rcl_wait_set_add_guard_condition+0x44>
 801c200:	1c68      	adds	r0, r5, #1
 801c202:	60d8      	str	r0, [r3, #12]
 801c204:	68a3      	ldr	r3, [r4, #8]
 801c206:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801c20a:	b102      	cbz	r2, 801c20e <rcl_wait_set_add_guard_condition+0x22>
 801c20c:	6015      	str	r5, [r2, #0]
 801c20e:	4608      	mov	r0, r1
 801c210:	f7fe ff18 	bl	801b044 <rcl_guard_condition_get_rmw_handle>
 801c214:	b150      	cbz	r0, 801c22c <rcl_wait_set_add_guard_condition+0x40>
 801c216:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c218:	6842      	ldr	r2, [r0, #4]
 801c21a:	2000      	movs	r0, #0
 801c21c:	695b      	ldr	r3, [r3, #20]
 801c21e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c222:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c224:	6913      	ldr	r3, [r2, #16]
 801c226:	3301      	adds	r3, #1
 801c228:	6113      	str	r3, [r2, #16]
 801c22a:	bd38      	pop	{r3, r4, r5, pc}
 801c22c:	2001      	movs	r0, #1
 801c22e:	bd38      	pop	{r3, r4, r5, pc}
 801c230:	f240 3086 	movw	r0, #902	; 0x386
 801c234:	bd38      	pop	{r3, r4, r5, pc}
 801c236:	200b      	movs	r0, #11
 801c238:	4770      	bx	lr
 801c23a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c23e:	bd38      	pop	{r3, r4, r5, pc}
 801c240:	200b      	movs	r0, #11
 801c242:	bd38      	pop	{r3, r4, r5, pc}

0801c244 <rcl_wait_set_add_timer>:
 801c244:	b328      	cbz	r0, 801c292 <rcl_wait_set_add_timer+0x4e>
 801c246:	b538      	push	{r3, r4, r5, lr}
 801c248:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801c24a:	4604      	mov	r4, r0
 801c24c:	b31b      	cbz	r3, 801c296 <rcl_wait_set_add_timer+0x52>
 801c24e:	b329      	cbz	r1, 801c29c <rcl_wait_set_add_timer+0x58>
 801c250:	6c18      	ldr	r0, [r3, #64]	; 0x40
 801c252:	6965      	ldr	r5, [r4, #20]
 801c254:	42a8      	cmp	r0, r5
 801c256:	d219      	bcs.n	801c28c <rcl_wait_set_add_timer+0x48>
 801c258:	1c45      	adds	r5, r0, #1
 801c25a:	641d      	str	r5, [r3, #64]	; 0x40
 801c25c:	6923      	ldr	r3, [r4, #16]
 801c25e:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 801c262:	b102      	cbz	r2, 801c266 <rcl_wait_set_add_timer+0x22>
 801c264:	6010      	str	r0, [r2, #0]
 801c266:	4608      	mov	r0, r1
 801c268:	f7ff fb9a 	bl	801b9a0 <rcl_timer_get_guard_condition>
 801c26c:	b168      	cbz	r0, 801c28a <rcl_wait_set_add_timer+0x46>
 801c26e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c270:	68e3      	ldr	r3, [r4, #12]
 801c272:	6c15      	ldr	r5, [r2, #64]	; 0x40
 801c274:	3b01      	subs	r3, #1
 801c276:	441d      	add	r5, r3
 801c278:	f7fe fee4 	bl	801b044 <rcl_guard_condition_get_rmw_handle>
 801c27c:	b180      	cbz	r0, 801c2a0 <rcl_wait_set_add_timer+0x5c>
 801c27e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c280:	6842      	ldr	r2, [r0, #4]
 801c282:	2000      	movs	r0, #0
 801c284:	695b      	ldr	r3, [r3, #20]
 801c286:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c28a:	bd38      	pop	{r3, r4, r5, pc}
 801c28c:	f240 3086 	movw	r0, #902	; 0x386
 801c290:	bd38      	pop	{r3, r4, r5, pc}
 801c292:	200b      	movs	r0, #11
 801c294:	4770      	bx	lr
 801c296:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c29a:	bd38      	pop	{r3, r4, r5, pc}
 801c29c:	200b      	movs	r0, #11
 801c29e:	bd38      	pop	{r3, r4, r5, pc}
 801c2a0:	2001      	movs	r0, #1
 801c2a2:	bd38      	pop	{r3, r4, r5, pc}

0801c2a4 <rcl_wait_set_add_client>:
 801c2a4:	b318      	cbz	r0, 801c2ee <rcl_wait_set_add_client+0x4a>
 801c2a6:	b538      	push	{r3, r4, r5, lr}
 801c2a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801c2aa:	4604      	mov	r4, r0
 801c2ac:	b30b      	cbz	r3, 801c2f2 <rcl_wait_set_add_client+0x4e>
 801c2ae:	b319      	cbz	r1, 801c2f8 <rcl_wait_set_add_client+0x54>
 801c2b0:	699d      	ldr	r5, [r3, #24]
 801c2b2:	69c0      	ldr	r0, [r0, #28]
 801c2b4:	4285      	cmp	r5, r0
 801c2b6:	d217      	bcs.n	801c2e8 <rcl_wait_set_add_client+0x44>
 801c2b8:	1c68      	adds	r0, r5, #1
 801c2ba:	6198      	str	r0, [r3, #24]
 801c2bc:	69a3      	ldr	r3, [r4, #24]
 801c2be:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801c2c2:	b102      	cbz	r2, 801c2c6 <rcl_wait_set_add_client+0x22>
 801c2c4:	6015      	str	r5, [r2, #0]
 801c2c6:	4608      	mov	r0, r1
 801c2c8:	f7fe fd00 	bl	801accc <rcl_client_get_rmw_handle>
 801c2cc:	b150      	cbz	r0, 801c2e4 <rcl_wait_set_add_client+0x40>
 801c2ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c2d0:	6842      	ldr	r2, [r0, #4]
 801c2d2:	2000      	movs	r0, #0
 801c2d4:	6a1b      	ldr	r3, [r3, #32]
 801c2d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c2da:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c2dc:	69d3      	ldr	r3, [r2, #28]
 801c2de:	3301      	adds	r3, #1
 801c2e0:	61d3      	str	r3, [r2, #28]
 801c2e2:	bd38      	pop	{r3, r4, r5, pc}
 801c2e4:	2001      	movs	r0, #1
 801c2e6:	bd38      	pop	{r3, r4, r5, pc}
 801c2e8:	f240 3086 	movw	r0, #902	; 0x386
 801c2ec:	bd38      	pop	{r3, r4, r5, pc}
 801c2ee:	200b      	movs	r0, #11
 801c2f0:	4770      	bx	lr
 801c2f2:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c2f6:	bd38      	pop	{r3, r4, r5, pc}
 801c2f8:	200b      	movs	r0, #11
 801c2fa:	bd38      	pop	{r3, r4, r5, pc}

0801c2fc <rcl_wait_set_add_service>:
 801c2fc:	b318      	cbz	r0, 801c346 <rcl_wait_set_add_service+0x4a>
 801c2fe:	b538      	push	{r3, r4, r5, lr}
 801c300:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801c302:	4604      	mov	r4, r0
 801c304:	b30b      	cbz	r3, 801c34a <rcl_wait_set_add_service+0x4e>
 801c306:	b319      	cbz	r1, 801c350 <rcl_wait_set_add_service+0x54>
 801c308:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 801c30a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 801c30c:	4285      	cmp	r5, r0
 801c30e:	d217      	bcs.n	801c340 <rcl_wait_set_add_service+0x44>
 801c310:	1c68      	adds	r0, r5, #1
 801c312:	6258      	str	r0, [r3, #36]	; 0x24
 801c314:	6a23      	ldr	r3, [r4, #32]
 801c316:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801c31a:	b102      	cbz	r2, 801c31e <rcl_wait_set_add_service+0x22>
 801c31c:	6015      	str	r5, [r2, #0]
 801c31e:	4608      	mov	r0, r1
 801c320:	f7f7 f9f8 	bl	8013714 <rcl_service_get_rmw_handle>
 801c324:	b150      	cbz	r0, 801c33c <rcl_wait_set_add_service+0x40>
 801c326:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c328:	6842      	ldr	r2, [r0, #4]
 801c32a:	2000      	movs	r0, #0
 801c32c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c32e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c332:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c334:	6a93      	ldr	r3, [r2, #40]	; 0x28
 801c336:	3301      	adds	r3, #1
 801c338:	6293      	str	r3, [r2, #40]	; 0x28
 801c33a:	bd38      	pop	{r3, r4, r5, pc}
 801c33c:	2001      	movs	r0, #1
 801c33e:	bd38      	pop	{r3, r4, r5, pc}
 801c340:	f240 3086 	movw	r0, #902	; 0x386
 801c344:	bd38      	pop	{r3, r4, r5, pc}
 801c346:	200b      	movs	r0, #11
 801c348:	4770      	bx	lr
 801c34a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c34e:	bd38      	pop	{r3, r4, r5, pc}
 801c350:	200b      	movs	r0, #11
 801c352:	bd38      	pop	{r3, r4, r5, pc}
 801c354:	0000      	movs	r0, r0
	...

0801c358 <rcl_wait>:
 801c358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c35c:	ed2d 8b02 	vpush	{d8}
 801c360:	b08d      	sub	sp, #52	; 0x34
 801c362:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801c366:	2800      	cmp	r0, #0
 801c368:	f000 814f 	beq.w	801c60a <rcl_wait+0x2b2>
 801c36c:	6b06      	ldr	r6, [r0, #48]	; 0x30
 801c36e:	4605      	mov	r5, r0
 801c370:	2e00      	cmp	r6, #0
 801c372:	f000 811a 	beq.w	801c5aa <rcl_wait+0x252>
 801c376:	6843      	ldr	r3, [r0, #4]
 801c378:	b983      	cbnz	r3, 801c39c <rcl_wait+0x44>
 801c37a:	68eb      	ldr	r3, [r5, #12]
 801c37c:	b973      	cbnz	r3, 801c39c <rcl_wait+0x44>
 801c37e:	696b      	ldr	r3, [r5, #20]
 801c380:	b963      	cbnz	r3, 801c39c <rcl_wait+0x44>
 801c382:	69eb      	ldr	r3, [r5, #28]
 801c384:	b953      	cbnz	r3, 801c39c <rcl_wait+0x44>
 801c386:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801c388:	b943      	cbnz	r3, 801c39c <rcl_wait+0x44>
 801c38a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 801c38c:	b933      	cbnz	r3, 801c39c <rcl_wait+0x44>
 801c38e:	f240 3085 	movw	r0, #901	; 0x385
 801c392:	b00d      	add	sp, #52	; 0x34
 801c394:	ecbd 8b02 	vpop	{d8}
 801c398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c39c:	9b04      	ldr	r3, [sp, #16]
 801c39e:	6c32      	ldr	r2, [r6, #64]	; 0x40
 801c3a0:	2b01      	cmp	r3, #1
 801c3a2:	9b05      	ldr	r3, [sp, #20]
 801c3a4:	f173 0300 	sbcs.w	r3, r3, #0
 801c3a8:	f2c0 80f8 	blt.w	801c59c <rcl_wait+0x244>
 801c3ac:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 801c3b0:	2a00      	cmp	r2, #0
 801c3b2:	f000 810f 	beq.w	801c5d4 <rcl_wait+0x27c>
 801c3b6:	2400      	movs	r4, #0
 801c3b8:	4613      	mov	r3, r2
 801c3ba:	f240 3921 	movw	r9, #801	; 0x321
 801c3be:	4632      	mov	r2, r6
 801c3c0:	46a2      	mov	sl, r4
 801c3c2:	46a3      	mov	fp, r4
 801c3c4:	ed9f 8b98 	vldr	d8, [pc, #608]	; 801c628 <rcl_wait+0x2d0>
 801c3c8:	e014      	b.n	801c3f4 <rcl_wait+0x9c>
 801c3ca:	2800      	cmp	r0, #0
 801c3cc:	d1e1      	bne.n	801c392 <rcl_wait+0x3a>
 801c3ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801c3d2:	4542      	cmp	r2, r8
 801c3d4:	eb73 0107 	sbcs.w	r1, r3, r7
 801c3d8:	da03      	bge.n	801c3e2 <rcl_wait+0x8a>
 801c3da:	4690      	mov	r8, r2
 801c3dc:	461f      	mov	r7, r3
 801c3de:	f04f 0b01 	mov.w	fp, #1
 801c3e2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 801c3e4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 801c3e6:	3401      	adds	r4, #1
 801c3e8:	f14a 0a00 	adc.w	sl, sl, #0
 801c3ec:	429c      	cmp	r4, r3
 801c3ee:	f17a 0100 	sbcs.w	r1, sl, #0
 801c3f2:	d228      	bcs.n	801c446 <rcl_wait+0xee>
 801c3f4:	6928      	ldr	r0, [r5, #16]
 801c3f6:	a908      	add	r1, sp, #32
 801c3f8:	00a6      	lsls	r6, r4, #2
 801c3fa:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801c3fe:	2800      	cmp	r0, #0
 801c400:	d0f1      	beq.n	801c3e6 <rcl_wait+0x8e>
 801c402:	68eb      	ldr	r3, [r5, #12]
 801c404:	f8d2 c014 	ldr.w	ip, [r2, #20]
 801c408:	4423      	add	r3, r4
 801c40a:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 801c40e:	f1be 0f00 	cmp.w	lr, #0
 801c412:	d006      	beq.n	801c422 <rcl_wait+0xca>
 801c414:	6913      	ldr	r3, [r2, #16]
 801c416:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801c41a:	3301      	adds	r3, #1
 801c41c:	6113      	str	r3, [r2, #16]
 801c41e:	692b      	ldr	r3, [r5, #16]
 801c420:	5998      	ldr	r0, [r3, r6]
 801c422:	ed8d 8b08 	vstr	d8, [sp, #32]
 801c426:	f7ff fa89 	bl	801b93c <rcl_timer_get_time_until_next_call>
 801c42a:	4548      	cmp	r0, r9
 801c42c:	d1cd      	bne.n	801c3ca <rcl_wait+0x72>
 801c42e:	692b      	ldr	r3, [r5, #16]
 801c430:	2200      	movs	r2, #0
 801c432:	3401      	adds	r4, #1
 801c434:	519a      	str	r2, [r3, r6]
 801c436:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 801c438:	f14a 0a00 	adc.w	sl, sl, #0
 801c43c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 801c43e:	429c      	cmp	r4, r3
 801c440:	f17a 0100 	sbcs.w	r1, sl, #0
 801c444:	d3d6      	bcc.n	801c3f4 <rcl_wait+0x9c>
 801c446:	4659      	mov	r1, fp
 801c448:	4616      	mov	r6, r2
 801c44a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801c44e:	4313      	orrs	r3, r2
 801c450:	f040 80b4 	bne.w	801c5bc <rcl_wait+0x264>
 801c454:	2300      	movs	r3, #0
 801c456:	2200      	movs	r2, #0
 801c458:	460c      	mov	r4, r1
 801c45a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801c45e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801c462:	ab08      	add	r3, sp, #32
 801c464:	9302      	str	r3, [sp, #8]
 801c466:	f106 0334 	add.w	r3, r6, #52	; 0x34
 801c46a:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 801c46c:	f106 0110 	add.w	r1, r6, #16
 801c470:	9300      	str	r3, [sp, #0]
 801c472:	1d30      	adds	r0, r6, #4
 801c474:	f106 031c 	add.w	r3, r6, #28
 801c478:	9201      	str	r2, [sp, #4]
 801c47a:	f106 0228 	add.w	r2, r6, #40	; 0x28
 801c47e:	f001 fb81 	bl	801db84 <rmw_wait>
 801c482:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c484:	4680      	mov	r8, r0
 801c486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801c488:	b1e2      	cbz	r2, 801c4c4 <rcl_wait+0x16c>
 801c48a:	f04f 0900 	mov.w	r9, #0
 801c48e:	464f      	mov	r7, r9
 801c490:	692a      	ldr	r2, [r5, #16]
 801c492:	f10d 011f 	add.w	r1, sp, #31
 801c496:	ea4f 0689 	mov.w	r6, r9, lsl #2
 801c49a:	f852 0029 	ldr.w	r0, [r2, r9, lsl #2]
 801c49e:	b160      	cbz	r0, 801c4ba <rcl_wait+0x162>
 801c4a0:	f88d 701f 	strb.w	r7, [sp, #31]
 801c4a4:	f7ff fa0e 	bl	801b8c4 <rcl_timer_is_ready>
 801c4a8:	2800      	cmp	r0, #0
 801c4aa:	f47f af72 	bne.w	801c392 <rcl_wait+0x3a>
 801c4ae:	f89d 301f 	ldrb.w	r3, [sp, #31]
 801c4b2:	b90b      	cbnz	r3, 801c4b8 <rcl_wait+0x160>
 801c4b4:	692a      	ldr	r2, [r5, #16]
 801c4b6:	5193      	str	r3, [r2, r6]
 801c4b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c4ba:	f109 0901 	add.w	r9, r9, #1
 801c4be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801c4c0:	454a      	cmp	r2, r9
 801c4c2:	d8e5      	bhi.n	801c490 <rcl_wait+0x138>
 801c4c4:	f038 0002 	bics.w	r0, r8, #2
 801c4c8:	d176      	bne.n	801c5b8 <rcl_wait+0x260>
 801c4ca:	686f      	ldr	r7, [r5, #4]
 801c4cc:	b17f      	cbz	r7, 801c4ee <rcl_wait+0x196>
 801c4ce:	4602      	mov	r2, r0
 801c4d0:	e002      	b.n	801c4d8 <rcl_wait+0x180>
 801c4d2:	3201      	adds	r2, #1
 801c4d4:	42ba      	cmp	r2, r7
 801c4d6:	d00a      	beq.n	801c4ee <rcl_wait+0x196>
 801c4d8:	6899      	ldr	r1, [r3, #8]
 801c4da:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c4de:	2900      	cmp	r1, #0
 801c4e0:	d1f7      	bne.n	801c4d2 <rcl_wait+0x17a>
 801c4e2:	682e      	ldr	r6, [r5, #0]
 801c4e4:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c4e8:	3201      	adds	r2, #1
 801c4ea:	42ba      	cmp	r2, r7
 801c4ec:	d1f4      	bne.n	801c4d8 <rcl_wait+0x180>
 801c4ee:	68ef      	ldr	r7, [r5, #12]
 801c4f0:	b17f      	cbz	r7, 801c512 <rcl_wait+0x1ba>
 801c4f2:	2200      	movs	r2, #0
 801c4f4:	e002      	b.n	801c4fc <rcl_wait+0x1a4>
 801c4f6:	3201      	adds	r2, #1
 801c4f8:	42ba      	cmp	r2, r7
 801c4fa:	d00a      	beq.n	801c512 <rcl_wait+0x1ba>
 801c4fc:	6959      	ldr	r1, [r3, #20]
 801c4fe:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c502:	2900      	cmp	r1, #0
 801c504:	d1f7      	bne.n	801c4f6 <rcl_wait+0x19e>
 801c506:	68ae      	ldr	r6, [r5, #8]
 801c508:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c50c:	3201      	adds	r2, #1
 801c50e:	42ba      	cmp	r2, r7
 801c510:	d1f4      	bne.n	801c4fc <rcl_wait+0x1a4>
 801c512:	69ef      	ldr	r7, [r5, #28]
 801c514:	b17f      	cbz	r7, 801c536 <rcl_wait+0x1de>
 801c516:	2200      	movs	r2, #0
 801c518:	e002      	b.n	801c520 <rcl_wait+0x1c8>
 801c51a:	3201      	adds	r2, #1
 801c51c:	42ba      	cmp	r2, r7
 801c51e:	d00a      	beq.n	801c536 <rcl_wait+0x1de>
 801c520:	6a19      	ldr	r1, [r3, #32]
 801c522:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c526:	2900      	cmp	r1, #0
 801c528:	d1f7      	bne.n	801c51a <rcl_wait+0x1c2>
 801c52a:	69ae      	ldr	r6, [r5, #24]
 801c52c:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c530:	3201      	adds	r2, #1
 801c532:	42ba      	cmp	r2, r7
 801c534:	d1f4      	bne.n	801c520 <rcl_wait+0x1c8>
 801c536:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 801c538:	b17f      	cbz	r7, 801c55a <rcl_wait+0x202>
 801c53a:	2200      	movs	r2, #0
 801c53c:	e002      	b.n	801c544 <rcl_wait+0x1ec>
 801c53e:	3201      	adds	r2, #1
 801c540:	42ba      	cmp	r2, r7
 801c542:	d00a      	beq.n	801c55a <rcl_wait+0x202>
 801c544:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801c546:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c54a:	2900      	cmp	r1, #0
 801c54c:	d1f7      	bne.n	801c53e <rcl_wait+0x1e6>
 801c54e:	6a2e      	ldr	r6, [r5, #32]
 801c550:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c554:	3201      	adds	r2, #1
 801c556:	42ba      	cmp	r2, r7
 801c558:	d1f4      	bne.n	801c544 <rcl_wait+0x1ec>
 801c55a:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 801c55c:	b17f      	cbz	r7, 801c57e <rcl_wait+0x226>
 801c55e:	2200      	movs	r2, #0
 801c560:	e002      	b.n	801c568 <rcl_wait+0x210>
 801c562:	3201      	adds	r2, #1
 801c564:	42ba      	cmp	r2, r7
 801c566:	d00a      	beq.n	801c57e <rcl_wait+0x226>
 801c568:	6b99      	ldr	r1, [r3, #56]	; 0x38
 801c56a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c56e:	2900      	cmp	r1, #0
 801c570:	d1f7      	bne.n	801c562 <rcl_wait+0x20a>
 801c572:	6aae      	ldr	r6, [r5, #40]	; 0x28
 801c574:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c578:	3201      	adds	r2, #1
 801c57a:	42ba      	cmp	r2, r7
 801c57c:	d1f4      	bne.n	801c568 <rcl_wait+0x210>
 801c57e:	f1b8 0f02 	cmp.w	r8, #2
 801c582:	f47f af06 	bne.w	801c392 <rcl_wait+0x3a>
 801c586:	f084 0301 	eor.w	r3, r4, #1
 801c58a:	b2db      	uxtb	r3, r3
 801c58c:	2b00      	cmp	r3, #0
 801c58e:	bf18      	it	ne
 801c590:	2002      	movne	r0, #2
 801c592:	b00d      	add	sp, #52	; 0x34
 801c594:	ecbd 8b02 	vpop	{d8}
 801c598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c59c:	2a00      	cmp	r2, #0
 801c59e:	d03a      	beq.n	801c616 <rcl_wait+0x2be>
 801c5a0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801c5a4:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 801c5a8:	e705      	b.n	801c3b6 <rcl_wait+0x5e>
 801c5aa:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c5ae:	b00d      	add	sp, #52	; 0x34
 801c5b0:	ecbd 8b02 	vpop	{d8}
 801c5b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c5b8:	2001      	movs	r0, #1
 801c5ba:	e6ea      	b.n	801c392 <rcl_wait+0x3a>
 801c5bc:	9b04      	ldr	r3, [sp, #16]
 801c5be:	460c      	mov	r4, r1
 801c5c0:	2b01      	cmp	r3, #1
 801c5c2:	9b05      	ldr	r3, [sp, #20]
 801c5c4:	f173 0300 	sbcs.w	r3, r3, #0
 801c5c8:	bfa8      	it	ge
 801c5ca:	f044 0401 	orrge.w	r4, r4, #1
 801c5ce:	b914      	cbnz	r4, 801c5d6 <rcl_wait+0x27e>
 801c5d0:	4623      	mov	r3, r4
 801c5d2:	e747      	b.n	801c464 <rcl_wait+0x10c>
 801c5d4:	4611      	mov	r1, r2
 801c5d6:	2f00      	cmp	r7, #0
 801c5d8:	da02      	bge.n	801c5e0 <rcl_wait+0x288>
 801c5da:	f04f 0800 	mov.w	r8, #0
 801c5de:	4647      	mov	r7, r8
 801c5e0:	460c      	mov	r4, r1
 801c5e2:	4640      	mov	r0, r8
 801c5e4:	4639      	mov	r1, r7
 801c5e6:	a312      	add	r3, pc, #72	; (adr r3, 801c630 <rcl_wait+0x2d8>)
 801c5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5ec:	f7e4 f84c 	bl	8000688 <__aeabi_ldivmod>
 801c5f0:	a30f      	add	r3, pc, #60	; (adr r3, 801c630 <rcl_wait+0x2d8>)
 801c5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801c5fa:	4640      	mov	r0, r8
 801c5fc:	4639      	mov	r1, r7
 801c5fe:	f7e4 f843 	bl	8000688 <__aeabi_ldivmod>
 801c602:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801c606:	ab08      	add	r3, sp, #32
 801c608:	e72c      	b.n	801c464 <rcl_wait+0x10c>
 801c60a:	200b      	movs	r0, #11
 801c60c:	b00d      	add	sp, #52	; 0x34
 801c60e:	ecbd 8b02 	vpop	{d8}
 801c612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c616:	4611      	mov	r1, r2
 801c618:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801c61c:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 801c620:	e713      	b.n	801c44a <rcl_wait+0xf2>
 801c622:	bf00      	nop
 801c624:	f3af 8000 	nop.w
 801c628:	ffffffff 	.word	0xffffffff
 801c62c:	7fffffff 	.word	0x7fffffff
 801c630:	3b9aca00 	.word	0x3b9aca00
 801c634:	00000000 	.word	0x00000000

0801c638 <rcl_action_take_goal_response>:
 801c638:	2800      	cmp	r0, #0
 801c63a:	d039      	beq.n	801c6b0 <rcl_action_take_goal_response+0x78>
 801c63c:	b570      	push	{r4, r5, r6, lr}
 801c63e:	4604      	mov	r4, r0
 801c640:	6800      	ldr	r0, [r0, #0]
 801c642:	b380      	cbz	r0, 801c6a6 <rcl_action_take_goal_response+0x6e>
 801c644:	460e      	mov	r6, r1
 801c646:	4615      	mov	r5, r2
 801c648:	f7fe fbc6 	bl	801add8 <rcl_client_is_valid>
 801c64c:	b330      	cbz	r0, 801c69c <rcl_action_take_goal_response+0x64>
 801c64e:	6820      	ldr	r0, [r4, #0]
 801c650:	3004      	adds	r0, #4
 801c652:	f7fe fbc1 	bl	801add8 <rcl_client_is_valid>
 801c656:	b308      	cbz	r0, 801c69c <rcl_action_take_goal_response+0x64>
 801c658:	6820      	ldr	r0, [r4, #0]
 801c65a:	3008      	adds	r0, #8
 801c65c:	f7fe fbbc 	bl	801add8 <rcl_client_is_valid>
 801c660:	b1e0      	cbz	r0, 801c69c <rcl_action_take_goal_response+0x64>
 801c662:	6820      	ldr	r0, [r4, #0]
 801c664:	300c      	adds	r0, #12
 801c666:	f7f7 f9fb 	bl	8013a60 <rcl_subscription_is_valid>
 801c66a:	b1b8      	cbz	r0, 801c69c <rcl_action_take_goal_response+0x64>
 801c66c:	6820      	ldr	r0, [r4, #0]
 801c66e:	3010      	adds	r0, #16
 801c670:	f7f7 f9f6 	bl	8013a60 <rcl_subscription_is_valid>
 801c674:	b190      	cbz	r0, 801c69c <rcl_action_take_goal_response+0x64>
 801c676:	b1cd      	cbz	r5, 801c6ac <rcl_action_take_goal_response+0x74>
 801c678:	b1c6      	cbz	r6, 801c6ac <rcl_action_take_goal_response+0x74>
 801c67a:	462a      	mov	r2, r5
 801c67c:	4631      	mov	r1, r6
 801c67e:	6820      	ldr	r0, [r4, #0]
 801c680:	f7fe fb62 	bl	801ad48 <rcl_take_response>
 801c684:	b148      	cbz	r0, 801c69a <rcl_action_take_goal_response+0x62>
 801c686:	280a      	cmp	r0, #10
 801c688:	d007      	beq.n	801c69a <rcl_action_take_goal_response+0x62>
 801c68a:	f240 12f5 	movw	r2, #501	; 0x1f5
 801c68e:	f640 0337 	movw	r3, #2103	; 0x837
 801c692:	4290      	cmp	r0, r2
 801c694:	bf0c      	ite	eq
 801c696:	4618      	moveq	r0, r3
 801c698:	2001      	movne	r0, #1
 801c69a:	bd70      	pop	{r4, r5, r6, pc}
 801c69c:	f7f8 fa00 	bl	8014aa0 <rcutils_reset_error>
 801c6a0:	f640 0036 	movw	r0, #2102	; 0x836
 801c6a4:	bd70      	pop	{r4, r5, r6, pc}
 801c6a6:	f640 0036 	movw	r0, #2102	; 0x836
 801c6aa:	bd70      	pop	{r4, r5, r6, pc}
 801c6ac:	200b      	movs	r0, #11
 801c6ae:	bd70      	pop	{r4, r5, r6, pc}
 801c6b0:	f640 0036 	movw	r0, #2102	; 0x836
 801c6b4:	4770      	bx	lr
 801c6b6:	bf00      	nop

0801c6b8 <rcl_action_send_result_request>:
 801c6b8:	b390      	cbz	r0, 801c720 <rcl_action_send_result_request+0x68>
 801c6ba:	b570      	push	{r4, r5, r6, lr}
 801c6bc:	4604      	mov	r4, r0
 801c6be:	6800      	ldr	r0, [r0, #0]
 801c6c0:	b348      	cbz	r0, 801c716 <rcl_action_send_result_request+0x5e>
 801c6c2:	460e      	mov	r6, r1
 801c6c4:	4615      	mov	r5, r2
 801c6c6:	f7fe fb87 	bl	801add8 <rcl_client_is_valid>
 801c6ca:	b1f8      	cbz	r0, 801c70c <rcl_action_send_result_request+0x54>
 801c6cc:	6820      	ldr	r0, [r4, #0]
 801c6ce:	3004      	adds	r0, #4
 801c6d0:	f7fe fb82 	bl	801add8 <rcl_client_is_valid>
 801c6d4:	b1d0      	cbz	r0, 801c70c <rcl_action_send_result_request+0x54>
 801c6d6:	6820      	ldr	r0, [r4, #0]
 801c6d8:	3008      	adds	r0, #8
 801c6da:	f7fe fb7d 	bl	801add8 <rcl_client_is_valid>
 801c6de:	b1a8      	cbz	r0, 801c70c <rcl_action_send_result_request+0x54>
 801c6e0:	6820      	ldr	r0, [r4, #0]
 801c6e2:	300c      	adds	r0, #12
 801c6e4:	f7f7 f9bc 	bl	8013a60 <rcl_subscription_is_valid>
 801c6e8:	b180      	cbz	r0, 801c70c <rcl_action_send_result_request+0x54>
 801c6ea:	6820      	ldr	r0, [r4, #0]
 801c6ec:	3010      	adds	r0, #16
 801c6ee:	f7f7 f9b7 	bl	8013a60 <rcl_subscription_is_valid>
 801c6f2:	b158      	cbz	r0, 801c70c <rcl_action_send_result_request+0x54>
 801c6f4:	b195      	cbz	r5, 801c71c <rcl_action_send_result_request+0x64>
 801c6f6:	b18e      	cbz	r6, 801c71c <rcl_action_send_result_request+0x64>
 801c6f8:	6820      	ldr	r0, [r4, #0]
 801c6fa:	462a      	mov	r2, r5
 801c6fc:	4631      	mov	r1, r6
 801c6fe:	3008      	adds	r0, #8
 801c700:	f7fe faea 	bl	801acd8 <rcl_send_request>
 801c704:	3800      	subs	r0, #0
 801c706:	bf18      	it	ne
 801c708:	2001      	movne	r0, #1
 801c70a:	bd70      	pop	{r4, r5, r6, pc}
 801c70c:	f7f8 f9c8 	bl	8014aa0 <rcutils_reset_error>
 801c710:	f640 0036 	movw	r0, #2102	; 0x836
 801c714:	bd70      	pop	{r4, r5, r6, pc}
 801c716:	f640 0036 	movw	r0, #2102	; 0x836
 801c71a:	bd70      	pop	{r4, r5, r6, pc}
 801c71c:	200b      	movs	r0, #11
 801c71e:	bd70      	pop	{r4, r5, r6, pc}
 801c720:	f640 0036 	movw	r0, #2102	; 0x836
 801c724:	4770      	bx	lr
 801c726:	bf00      	nop

0801c728 <rcl_action_take_result_response>:
 801c728:	2800      	cmp	r0, #0
 801c72a:	d03a      	beq.n	801c7a2 <rcl_action_take_result_response+0x7a>
 801c72c:	b570      	push	{r4, r5, r6, lr}
 801c72e:	4604      	mov	r4, r0
 801c730:	6800      	ldr	r0, [r0, #0]
 801c732:	b388      	cbz	r0, 801c798 <rcl_action_take_result_response+0x70>
 801c734:	460e      	mov	r6, r1
 801c736:	4615      	mov	r5, r2
 801c738:	f7fe fb4e 	bl	801add8 <rcl_client_is_valid>
 801c73c:	b338      	cbz	r0, 801c78e <rcl_action_take_result_response+0x66>
 801c73e:	6820      	ldr	r0, [r4, #0]
 801c740:	3004      	adds	r0, #4
 801c742:	f7fe fb49 	bl	801add8 <rcl_client_is_valid>
 801c746:	b310      	cbz	r0, 801c78e <rcl_action_take_result_response+0x66>
 801c748:	6820      	ldr	r0, [r4, #0]
 801c74a:	3008      	adds	r0, #8
 801c74c:	f7fe fb44 	bl	801add8 <rcl_client_is_valid>
 801c750:	b1e8      	cbz	r0, 801c78e <rcl_action_take_result_response+0x66>
 801c752:	6820      	ldr	r0, [r4, #0]
 801c754:	300c      	adds	r0, #12
 801c756:	f7f7 f983 	bl	8013a60 <rcl_subscription_is_valid>
 801c75a:	b1c0      	cbz	r0, 801c78e <rcl_action_take_result_response+0x66>
 801c75c:	6820      	ldr	r0, [r4, #0]
 801c75e:	3010      	adds	r0, #16
 801c760:	f7f7 f97e 	bl	8013a60 <rcl_subscription_is_valid>
 801c764:	b198      	cbz	r0, 801c78e <rcl_action_take_result_response+0x66>
 801c766:	b1d5      	cbz	r5, 801c79e <rcl_action_take_result_response+0x76>
 801c768:	b1ce      	cbz	r6, 801c79e <rcl_action_take_result_response+0x76>
 801c76a:	6820      	ldr	r0, [r4, #0]
 801c76c:	462a      	mov	r2, r5
 801c76e:	4631      	mov	r1, r6
 801c770:	3008      	adds	r0, #8
 801c772:	f7fe fae9 	bl	801ad48 <rcl_take_response>
 801c776:	b148      	cbz	r0, 801c78c <rcl_action_take_result_response+0x64>
 801c778:	280a      	cmp	r0, #10
 801c77a:	d007      	beq.n	801c78c <rcl_action_take_result_response+0x64>
 801c77c:	f240 12f5 	movw	r2, #501	; 0x1f5
 801c780:	f640 0337 	movw	r3, #2103	; 0x837
 801c784:	4290      	cmp	r0, r2
 801c786:	bf0c      	ite	eq
 801c788:	4618      	moveq	r0, r3
 801c78a:	2001      	movne	r0, #1
 801c78c:	bd70      	pop	{r4, r5, r6, pc}
 801c78e:	f7f8 f987 	bl	8014aa0 <rcutils_reset_error>
 801c792:	f640 0036 	movw	r0, #2102	; 0x836
 801c796:	bd70      	pop	{r4, r5, r6, pc}
 801c798:	f640 0036 	movw	r0, #2102	; 0x836
 801c79c:	bd70      	pop	{r4, r5, r6, pc}
 801c79e:	200b      	movs	r0, #11
 801c7a0:	bd70      	pop	{r4, r5, r6, pc}
 801c7a2:	f640 0036 	movw	r0, #2102	; 0x836
 801c7a6:	4770      	bx	lr

0801c7a8 <rcl_action_take_cancel_response>:
 801c7a8:	2800      	cmp	r0, #0
 801c7aa:	d03a      	beq.n	801c822 <rcl_action_take_cancel_response+0x7a>
 801c7ac:	b570      	push	{r4, r5, r6, lr}
 801c7ae:	4604      	mov	r4, r0
 801c7b0:	6800      	ldr	r0, [r0, #0]
 801c7b2:	b388      	cbz	r0, 801c818 <rcl_action_take_cancel_response+0x70>
 801c7b4:	460e      	mov	r6, r1
 801c7b6:	4615      	mov	r5, r2
 801c7b8:	f7fe fb0e 	bl	801add8 <rcl_client_is_valid>
 801c7bc:	b338      	cbz	r0, 801c80e <rcl_action_take_cancel_response+0x66>
 801c7be:	6820      	ldr	r0, [r4, #0]
 801c7c0:	3004      	adds	r0, #4
 801c7c2:	f7fe fb09 	bl	801add8 <rcl_client_is_valid>
 801c7c6:	b310      	cbz	r0, 801c80e <rcl_action_take_cancel_response+0x66>
 801c7c8:	6820      	ldr	r0, [r4, #0]
 801c7ca:	3008      	adds	r0, #8
 801c7cc:	f7fe fb04 	bl	801add8 <rcl_client_is_valid>
 801c7d0:	b1e8      	cbz	r0, 801c80e <rcl_action_take_cancel_response+0x66>
 801c7d2:	6820      	ldr	r0, [r4, #0]
 801c7d4:	300c      	adds	r0, #12
 801c7d6:	f7f7 f943 	bl	8013a60 <rcl_subscription_is_valid>
 801c7da:	b1c0      	cbz	r0, 801c80e <rcl_action_take_cancel_response+0x66>
 801c7dc:	6820      	ldr	r0, [r4, #0]
 801c7de:	3010      	adds	r0, #16
 801c7e0:	f7f7 f93e 	bl	8013a60 <rcl_subscription_is_valid>
 801c7e4:	b198      	cbz	r0, 801c80e <rcl_action_take_cancel_response+0x66>
 801c7e6:	b1d5      	cbz	r5, 801c81e <rcl_action_take_cancel_response+0x76>
 801c7e8:	b1ce      	cbz	r6, 801c81e <rcl_action_take_cancel_response+0x76>
 801c7ea:	6820      	ldr	r0, [r4, #0]
 801c7ec:	462a      	mov	r2, r5
 801c7ee:	4631      	mov	r1, r6
 801c7f0:	3004      	adds	r0, #4
 801c7f2:	f7fe faa9 	bl	801ad48 <rcl_take_response>
 801c7f6:	b148      	cbz	r0, 801c80c <rcl_action_take_cancel_response+0x64>
 801c7f8:	280a      	cmp	r0, #10
 801c7fa:	d007      	beq.n	801c80c <rcl_action_take_cancel_response+0x64>
 801c7fc:	f240 12f5 	movw	r2, #501	; 0x1f5
 801c800:	f640 0337 	movw	r3, #2103	; 0x837
 801c804:	4290      	cmp	r0, r2
 801c806:	bf0c      	ite	eq
 801c808:	4618      	moveq	r0, r3
 801c80a:	2001      	movne	r0, #1
 801c80c:	bd70      	pop	{r4, r5, r6, pc}
 801c80e:	f7f8 f947 	bl	8014aa0 <rcutils_reset_error>
 801c812:	f640 0036 	movw	r0, #2102	; 0x836
 801c816:	bd70      	pop	{r4, r5, r6, pc}
 801c818:	f640 0036 	movw	r0, #2102	; 0x836
 801c81c:	bd70      	pop	{r4, r5, r6, pc}
 801c81e:	200b      	movs	r0, #11
 801c820:	bd70      	pop	{r4, r5, r6, pc}
 801c822:	f640 0036 	movw	r0, #2102	; 0x836
 801c826:	4770      	bx	lr

0801c828 <rcl_action_take_feedback>:
 801c828:	2800      	cmp	r0, #0
 801c82a:	d038      	beq.n	801c89e <rcl_action_take_feedback+0x76>
 801c82c:	b530      	push	{r4, r5, lr}
 801c82e:	4604      	mov	r4, r0
 801c830:	6800      	ldr	r0, [r0, #0]
 801c832:	b091      	sub	sp, #68	; 0x44
 801c834:	b378      	cbz	r0, 801c896 <rcl_action_take_feedback+0x6e>
 801c836:	460d      	mov	r5, r1
 801c838:	f7fe face 	bl	801add8 <rcl_client_is_valid>
 801c83c:	b328      	cbz	r0, 801c88a <rcl_action_take_feedback+0x62>
 801c83e:	6820      	ldr	r0, [r4, #0]
 801c840:	3004      	adds	r0, #4
 801c842:	f7fe fac9 	bl	801add8 <rcl_client_is_valid>
 801c846:	b300      	cbz	r0, 801c88a <rcl_action_take_feedback+0x62>
 801c848:	6820      	ldr	r0, [r4, #0]
 801c84a:	3008      	adds	r0, #8
 801c84c:	f7fe fac4 	bl	801add8 <rcl_client_is_valid>
 801c850:	b1d8      	cbz	r0, 801c88a <rcl_action_take_feedback+0x62>
 801c852:	6820      	ldr	r0, [r4, #0]
 801c854:	300c      	adds	r0, #12
 801c856:	f7f7 f903 	bl	8013a60 <rcl_subscription_is_valid>
 801c85a:	b1b0      	cbz	r0, 801c88a <rcl_action_take_feedback+0x62>
 801c85c:	6820      	ldr	r0, [r4, #0]
 801c85e:	3010      	adds	r0, #16
 801c860:	f7f7 f8fe 	bl	8013a60 <rcl_subscription_is_valid>
 801c864:	b188      	cbz	r0, 801c88a <rcl_action_take_feedback+0x62>
 801c866:	b1ed      	cbz	r5, 801c8a4 <rcl_action_take_feedback+0x7c>
 801c868:	6820      	ldr	r0, [r4, #0]
 801c86a:	2300      	movs	r3, #0
 801c86c:	466a      	mov	r2, sp
 801c86e:	4629      	mov	r1, r5
 801c870:	300c      	adds	r0, #12
 801c872:	f7f7 f899 	bl	80139a8 <rcl_take>
 801c876:	b160      	cbz	r0, 801c892 <rcl_action_take_feedback+0x6a>
 801c878:	f240 1391 	movw	r3, #401	; 0x191
 801c87c:	4298      	cmp	r0, r3
 801c87e:	d014      	beq.n	801c8aa <rcl_action_take_feedback+0x82>
 801c880:	280a      	cmp	r0, #10
 801c882:	bf18      	it	ne
 801c884:	2001      	movne	r0, #1
 801c886:	b011      	add	sp, #68	; 0x44
 801c888:	bd30      	pop	{r4, r5, pc}
 801c88a:	f7f8 f909 	bl	8014aa0 <rcutils_reset_error>
 801c88e:	f640 0036 	movw	r0, #2102	; 0x836
 801c892:	b011      	add	sp, #68	; 0x44
 801c894:	bd30      	pop	{r4, r5, pc}
 801c896:	f640 0036 	movw	r0, #2102	; 0x836
 801c89a:	b011      	add	sp, #68	; 0x44
 801c89c:	bd30      	pop	{r4, r5, pc}
 801c89e:	f640 0036 	movw	r0, #2102	; 0x836
 801c8a2:	4770      	bx	lr
 801c8a4:	200b      	movs	r0, #11
 801c8a6:	b011      	add	sp, #68	; 0x44
 801c8a8:	bd30      	pop	{r4, r5, pc}
 801c8aa:	f640 0037 	movw	r0, #2103	; 0x837
 801c8ae:	e7f0      	b.n	801c892 <rcl_action_take_feedback+0x6a>

0801c8b0 <rcl_action_wait_set_add_action_client>:
 801c8b0:	2800      	cmp	r0, #0
 801c8b2:	d048      	beq.n	801c946 <rcl_action_wait_set_add_action_client+0x96>
 801c8b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c8b6:	460c      	mov	r4, r1
 801c8b8:	2900      	cmp	r1, #0
 801c8ba:	d03c      	beq.n	801c936 <rcl_action_wait_set_add_action_client+0x86>
 801c8bc:	4605      	mov	r5, r0
 801c8be:	6808      	ldr	r0, [r1, #0]
 801c8c0:	2800      	cmp	r0, #0
 801c8c2:	d038      	beq.n	801c936 <rcl_action_wait_set_add_action_client+0x86>
 801c8c4:	4617      	mov	r7, r2
 801c8c6:	461e      	mov	r6, r3
 801c8c8:	f7fe fa86 	bl	801add8 <rcl_client_is_valid>
 801c8cc:	b3b0      	cbz	r0, 801c93c <rcl_action_wait_set_add_action_client+0x8c>
 801c8ce:	6820      	ldr	r0, [r4, #0]
 801c8d0:	3004      	adds	r0, #4
 801c8d2:	f7fe fa81 	bl	801add8 <rcl_client_is_valid>
 801c8d6:	b388      	cbz	r0, 801c93c <rcl_action_wait_set_add_action_client+0x8c>
 801c8d8:	6820      	ldr	r0, [r4, #0]
 801c8da:	3008      	adds	r0, #8
 801c8dc:	f7fe fa7c 	bl	801add8 <rcl_client_is_valid>
 801c8e0:	b360      	cbz	r0, 801c93c <rcl_action_wait_set_add_action_client+0x8c>
 801c8e2:	6820      	ldr	r0, [r4, #0]
 801c8e4:	300c      	adds	r0, #12
 801c8e6:	f7f7 f8bb 	bl	8013a60 <rcl_subscription_is_valid>
 801c8ea:	b338      	cbz	r0, 801c93c <rcl_action_wait_set_add_action_client+0x8c>
 801c8ec:	6820      	ldr	r0, [r4, #0]
 801c8ee:	3010      	adds	r0, #16
 801c8f0:	f7f7 f8b6 	bl	8013a60 <rcl_subscription_is_valid>
 801c8f4:	b310      	cbz	r0, 801c93c <rcl_action_wait_set_add_action_client+0x8c>
 801c8f6:	6821      	ldr	r1, [r4, #0]
 801c8f8:	4628      	mov	r0, r5
 801c8fa:	f501 72e2 	add.w	r2, r1, #452	; 0x1c4
 801c8fe:	f7ff fcd1 	bl	801c2a4 <rcl_wait_set_add_client>
 801c902:	b9b8      	cbnz	r0, 801c934 <rcl_action_wait_set_add_action_client+0x84>
 801c904:	6821      	ldr	r1, [r4, #0]
 801c906:	4628      	mov	r0, r5
 801c908:	f501 72e4 	add.w	r2, r1, #456	; 0x1c8
 801c90c:	3104      	adds	r1, #4
 801c90e:	f7ff fcc9 	bl	801c2a4 <rcl_wait_set_add_client>
 801c912:	b978      	cbnz	r0, 801c934 <rcl_action_wait_set_add_action_client+0x84>
 801c914:	6821      	ldr	r1, [r4, #0]
 801c916:	4628      	mov	r0, r5
 801c918:	f501 72e6 	add.w	r2, r1, #460	; 0x1cc
 801c91c:	3108      	adds	r1, #8
 801c91e:	f7ff fcc1 	bl	801c2a4 <rcl_wait_set_add_client>
 801c922:	b938      	cbnz	r0, 801c934 <rcl_action_wait_set_add_action_client+0x84>
 801c924:	6821      	ldr	r1, [r4, #0]
 801c926:	4628      	mov	r0, r5
 801c928:	f501 72e8 	add.w	r2, r1, #464	; 0x1d0
 801c92c:	310c      	adds	r1, #12
 801c92e:	f7ff f969 	bl	801bc04 <rcl_wait_set_add_subscription>
 801c932:	b158      	cbz	r0, 801c94c <rcl_action_wait_set_add_action_client+0x9c>
 801c934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c936:	f640 0036 	movw	r0, #2102	; 0x836
 801c93a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c93c:	f7f8 f8b0 	bl	8014aa0 <rcutils_reset_error>
 801c940:	f640 0036 	movw	r0, #2102	; 0x836
 801c944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c946:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c94a:	4770      	bx	lr
 801c94c:	6821      	ldr	r1, [r4, #0]
 801c94e:	4628      	mov	r0, r5
 801c950:	f501 72ea 	add.w	r2, r1, #468	; 0x1d4
 801c954:	3110      	adds	r1, #16
 801c956:	f7ff f955 	bl	801bc04 <rcl_wait_set_add_subscription>
 801c95a:	2800      	cmp	r0, #0
 801c95c:	d1ea      	bne.n	801c934 <rcl_action_wait_set_add_action_client+0x84>
 801c95e:	b11f      	cbz	r7, 801c968 <rcl_action_wait_set_add_action_client+0xb8>
 801c960:	6823      	ldr	r3, [r4, #0]
 801c962:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 801c966:	603b      	str	r3, [r7, #0]
 801c968:	2e00      	cmp	r6, #0
 801c96a:	d0e3      	beq.n	801c934 <rcl_action_wait_set_add_action_client+0x84>
 801c96c:	6823      	ldr	r3, [r4, #0]
 801c96e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 801c972:	6033      	str	r3, [r6, #0]
 801c974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c976:	bf00      	nop

0801c978 <rcl_action_client_wait_set_get_entities_ready>:
 801c978:	2800      	cmp	r0, #0
 801c97a:	d050      	beq.n	801ca1e <rcl_action_client_wait_set_get_entities_ready+0xa6>
 801c97c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c980:	460c      	mov	r4, r1
 801c982:	2900      	cmp	r1, #0
 801c984:	d03e      	beq.n	801ca04 <rcl_action_client_wait_set_get_entities_ready+0x8c>
 801c986:	4605      	mov	r5, r0
 801c988:	6808      	ldr	r0, [r1, #0]
 801c98a:	2800      	cmp	r0, #0
 801c98c:	d03a      	beq.n	801ca04 <rcl_action_client_wait_set_get_entities_ready+0x8c>
 801c98e:	4616      	mov	r6, r2
 801c990:	461f      	mov	r7, r3
 801c992:	f7fe fa21 	bl	801add8 <rcl_client_is_valid>
 801c996:	2800      	cmp	r0, #0
 801c998:	d038      	beq.n	801ca0c <rcl_action_client_wait_set_get_entities_ready+0x94>
 801c99a:	6820      	ldr	r0, [r4, #0]
 801c99c:	3004      	adds	r0, #4
 801c99e:	f7fe fa1b 	bl	801add8 <rcl_client_is_valid>
 801c9a2:	2800      	cmp	r0, #0
 801c9a4:	d032      	beq.n	801ca0c <rcl_action_client_wait_set_get_entities_ready+0x94>
 801c9a6:	6820      	ldr	r0, [r4, #0]
 801c9a8:	3008      	adds	r0, #8
 801c9aa:	f7fe fa15 	bl	801add8 <rcl_client_is_valid>
 801c9ae:	b368      	cbz	r0, 801ca0c <rcl_action_client_wait_set_get_entities_ready+0x94>
 801c9b0:	6820      	ldr	r0, [r4, #0]
 801c9b2:	300c      	adds	r0, #12
 801c9b4:	f7f7 f854 	bl	8013a60 <rcl_subscription_is_valid>
 801c9b8:	b340      	cbz	r0, 801ca0c <rcl_action_client_wait_set_get_entities_ready+0x94>
 801c9ba:	6820      	ldr	r0, [r4, #0]
 801c9bc:	3010      	adds	r0, #16
 801c9be:	f7f7 f84f 	bl	8013a60 <rcl_subscription_is_valid>
 801c9c2:	b318      	cbz	r0, 801ca0c <rcl_action_client_wait_set_get_entities_ready+0x94>
 801c9c4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801c9c8:	2a00      	cmp	r2, #0
 801c9ca:	bf18      	it	ne
 801c9cc:	2b00      	cmpne	r3, #0
 801c9ce:	9b08      	ldr	r3, [sp, #32]
 801c9d0:	bf0c      	ite	eq
 801c9d2:	2101      	moveq	r1, #1
 801c9d4:	2100      	movne	r1, #0
 801c9d6:	2b00      	cmp	r3, #0
 801c9d8:	bf08      	it	eq
 801c9da:	f041 0101 	orreq.w	r1, r1, #1
 801c9de:	2f00      	cmp	r7, #0
 801c9e0:	bf08      	it	eq
 801c9e2:	f041 0101 	orreq.w	r1, r1, #1
 801c9e6:	b9b9      	cbnz	r1, 801ca18 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801c9e8:	b1b6      	cbz	r6, 801ca18 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801c9ea:	6823      	ldr	r3, [r4, #0]
 801c9ec:	686c      	ldr	r4, [r5, #4]
 801c9ee:	e9d3 2174 	ldrd	r2, r1, [r3, #464]	; 0x1d0
 801c9f2:	428a      	cmp	r2, r1
 801c9f4:	4610      	mov	r0, r2
 801c9f6:	bf38      	it	cc
 801c9f8:	4608      	movcc	r0, r1
 801c9fa:	4284      	cmp	r4, r0
 801c9fc:	d812      	bhi.n	801ca24 <rcl_action_client_wait_set_get_entities_ready+0xac>
 801c9fe:	2001      	movs	r0, #1
 801ca00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ca04:	f640 0036 	movw	r0, #2102	; 0x836
 801ca08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ca0c:	f7f8 f848 	bl	8014aa0 <rcutils_reset_error>
 801ca10:	f640 0036 	movw	r0, #2102	; 0x836
 801ca14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ca18:	200b      	movs	r0, #11
 801ca1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ca1e:	f44f 7061 	mov.w	r0, #900	; 0x384
 801ca22:	4770      	bx	lr
 801ca24:	e9d3 8e71 	ldrd	r8, lr, [r3, #452]	; 0x1c4
 801ca28:	f8d3 c1cc 	ldr.w	ip, [r3, #460]	; 0x1cc
 801ca2c:	45f0      	cmp	r8, lr
 801ca2e:	4640      	mov	r0, r8
 801ca30:	69ec      	ldr	r4, [r5, #28]
 801ca32:	bf38      	it	cc
 801ca34:	4670      	movcc	r0, lr
 801ca36:	4560      	cmp	r0, ip
 801ca38:	bf38      	it	cc
 801ca3a:	4660      	movcc	r0, ip
 801ca3c:	4284      	cmp	r4, r0
 801ca3e:	d9de      	bls.n	801c9fe <rcl_action_client_wait_set_get_entities_ready+0x86>
 801ca40:	f8d5 9018 	ldr.w	r9, [r5, #24]
 801ca44:	682d      	ldr	r5, [r5, #0]
 801ca46:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 801ca4a:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
 801ca4e:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 801ca52:	1a18      	subs	r0, r3, r0
 801ca54:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 801ca58:	f103 0c0c 	add.w	ip, r3, #12
 801ca5c:	f859 102e 	ldr.w	r1, [r9, lr, lsl #2]
 801ca60:	fab0 f080 	clz	r0, r0
 801ca64:	eba5 050c 	sub.w	r5, r5, ip
 801ca68:	0940      	lsrs	r0, r0, #5
 801ca6a:	fab5 f585 	clz	r5, r5
 801ca6e:	096d      	lsrs	r5, r5, #5
 801ca70:	7035      	strb	r5, [r6, #0]
 801ca72:	f103 0510 	add.w	r5, r3, #16
 801ca76:	1b64      	subs	r4, r4, r5
 801ca78:	9d08      	ldr	r5, [sp, #32]
 801ca7a:	fab4 f484 	clz	r4, r4
 801ca7e:	0964      	lsrs	r4, r4, #5
 801ca80:	703c      	strb	r4, [r7, #0]
 801ca82:	1d1c      	adds	r4, r3, #4
 801ca84:	3308      	adds	r3, #8
 801ca86:	7028      	strb	r0, [r5, #0]
 801ca88:	1b09      	subs	r1, r1, r4
 801ca8a:	2000      	movs	r0, #0
 801ca8c:	1ad3      	subs	r3, r2, r3
 801ca8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ca90:	fab1 f181 	clz	r1, r1
 801ca94:	fab3 f383 	clz	r3, r3
 801ca98:	0949      	lsrs	r1, r1, #5
 801ca9a:	095b      	lsrs	r3, r3, #5
 801ca9c:	7011      	strb	r1, [r2, #0]
 801ca9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801caa0:	7013      	strb	r3, [r2, #0]
 801caa2:	e7b1      	b.n	801ca08 <rcl_action_client_wait_set_get_entities_ready+0x90>

0801caa4 <rcl_action_take_goal_request>:
 801caa4:	2800      	cmp	r0, #0
 801caa6:	d039      	beq.n	801cb1c <rcl_action_take_goal_request+0x78>
 801caa8:	b570      	push	{r4, r5, r6, lr}
 801caaa:	4604      	mov	r4, r0
 801caac:	6800      	ldr	r0, [r0, #0]
 801caae:	b380      	cbz	r0, 801cb12 <rcl_action_take_goal_request+0x6e>
 801cab0:	460e      	mov	r6, r1
 801cab2:	4615      	mov	r5, r2
 801cab4:	f7f6 fe8c 	bl	80137d0 <rcl_service_is_valid>
 801cab8:	b330      	cbz	r0, 801cb08 <rcl_action_take_goal_request+0x64>
 801caba:	6820      	ldr	r0, [r4, #0]
 801cabc:	3004      	adds	r0, #4
 801cabe:	f7f6 fe87 	bl	80137d0 <rcl_service_is_valid>
 801cac2:	b308      	cbz	r0, 801cb08 <rcl_action_take_goal_request+0x64>
 801cac4:	6820      	ldr	r0, [r4, #0]
 801cac6:	3008      	adds	r0, #8
 801cac8:	f7f6 fe82 	bl	80137d0 <rcl_service_is_valid>
 801cacc:	b1e0      	cbz	r0, 801cb08 <rcl_action_take_goal_request+0x64>
 801cace:	6820      	ldr	r0, [r4, #0]
 801cad0:	300c      	adds	r0, #12
 801cad2:	f7f6 fd41 	bl	8013558 <rcl_publisher_is_valid>
 801cad6:	b1b8      	cbz	r0, 801cb08 <rcl_action_take_goal_request+0x64>
 801cad8:	6820      	ldr	r0, [r4, #0]
 801cada:	3010      	adds	r0, #16
 801cadc:	f7f6 fd3c 	bl	8013558 <rcl_publisher_is_valid>
 801cae0:	b190      	cbz	r0, 801cb08 <rcl_action_take_goal_request+0x64>
 801cae2:	b1cd      	cbz	r5, 801cb18 <rcl_action_take_goal_request+0x74>
 801cae4:	b1c6      	cbz	r6, 801cb18 <rcl_action_take_goal_request+0x74>
 801cae6:	462a      	mov	r2, r5
 801cae8:	4631      	mov	r1, r6
 801caea:	6820      	ldr	r0, [r4, #0]
 801caec:	f7f6 fe18 	bl	8013720 <rcl_take_request>
 801caf0:	b148      	cbz	r0, 801cb06 <rcl_action_take_goal_request+0x62>
 801caf2:	280a      	cmp	r0, #10
 801caf4:	d007      	beq.n	801cb06 <rcl_action_take_goal_request+0x62>
 801caf6:	f240 2259 	movw	r2, #601	; 0x259
 801cafa:	f640 0399 	movw	r3, #2201	; 0x899
 801cafe:	4290      	cmp	r0, r2
 801cb00:	bf0c      	ite	eq
 801cb02:	4618      	moveq	r0, r3
 801cb04:	2001      	movne	r0, #1
 801cb06:	bd70      	pop	{r4, r5, r6, pc}
 801cb08:	f7f7 ffca 	bl	8014aa0 <rcutils_reset_error>
 801cb0c:	f640 0098 	movw	r0, #2200	; 0x898
 801cb10:	bd70      	pop	{r4, r5, r6, pc}
 801cb12:	f640 0098 	movw	r0, #2200	; 0x898
 801cb16:	bd70      	pop	{r4, r5, r6, pc}
 801cb18:	200b      	movs	r0, #11
 801cb1a:	bd70      	pop	{r4, r5, r6, pc}
 801cb1c:	f640 0098 	movw	r0, #2200	; 0x898
 801cb20:	4770      	bx	lr
 801cb22:	bf00      	nop

0801cb24 <rcl_action_send_goal_response>:
 801cb24:	b388      	cbz	r0, 801cb8a <rcl_action_send_goal_response+0x66>
 801cb26:	b570      	push	{r4, r5, r6, lr}
 801cb28:	4604      	mov	r4, r0
 801cb2a:	6800      	ldr	r0, [r0, #0]
 801cb2c:	b340      	cbz	r0, 801cb80 <rcl_action_send_goal_response+0x5c>
 801cb2e:	460e      	mov	r6, r1
 801cb30:	4615      	mov	r5, r2
 801cb32:	f7f6 fe4d 	bl	80137d0 <rcl_service_is_valid>
 801cb36:	b1f0      	cbz	r0, 801cb76 <rcl_action_send_goal_response+0x52>
 801cb38:	6820      	ldr	r0, [r4, #0]
 801cb3a:	3004      	adds	r0, #4
 801cb3c:	f7f6 fe48 	bl	80137d0 <rcl_service_is_valid>
 801cb40:	b1c8      	cbz	r0, 801cb76 <rcl_action_send_goal_response+0x52>
 801cb42:	6820      	ldr	r0, [r4, #0]
 801cb44:	3008      	adds	r0, #8
 801cb46:	f7f6 fe43 	bl	80137d0 <rcl_service_is_valid>
 801cb4a:	b1a0      	cbz	r0, 801cb76 <rcl_action_send_goal_response+0x52>
 801cb4c:	6820      	ldr	r0, [r4, #0]
 801cb4e:	300c      	adds	r0, #12
 801cb50:	f7f6 fd02 	bl	8013558 <rcl_publisher_is_valid>
 801cb54:	b178      	cbz	r0, 801cb76 <rcl_action_send_goal_response+0x52>
 801cb56:	6820      	ldr	r0, [r4, #0]
 801cb58:	3010      	adds	r0, #16
 801cb5a:	f7f6 fcfd 	bl	8013558 <rcl_publisher_is_valid>
 801cb5e:	b150      	cbz	r0, 801cb76 <rcl_action_send_goal_response+0x52>
 801cb60:	b18d      	cbz	r5, 801cb86 <rcl_action_send_goal_response+0x62>
 801cb62:	b186      	cbz	r6, 801cb86 <rcl_action_send_goal_response+0x62>
 801cb64:	462a      	mov	r2, r5
 801cb66:	4631      	mov	r1, r6
 801cb68:	6820      	ldr	r0, [r4, #0]
 801cb6a:	f7f6 fe19 	bl	80137a0 <rcl_send_response>
 801cb6e:	3800      	subs	r0, #0
 801cb70:	bf18      	it	ne
 801cb72:	2001      	movne	r0, #1
 801cb74:	bd70      	pop	{r4, r5, r6, pc}
 801cb76:	f7f7 ff93 	bl	8014aa0 <rcutils_reset_error>
 801cb7a:	f640 0098 	movw	r0, #2200	; 0x898
 801cb7e:	bd70      	pop	{r4, r5, r6, pc}
 801cb80:	f640 0098 	movw	r0, #2200	; 0x898
 801cb84:	bd70      	pop	{r4, r5, r6, pc}
 801cb86:	200b      	movs	r0, #11
 801cb88:	bd70      	pop	{r4, r5, r6, pc}
 801cb8a:	f640 0098 	movw	r0, #2200	; 0x898
 801cb8e:	4770      	bx	lr

0801cb90 <rcl_action_take_result_request>:
 801cb90:	2800      	cmp	r0, #0
 801cb92:	d03a      	beq.n	801cc0a <rcl_action_take_result_request+0x7a>
 801cb94:	b570      	push	{r4, r5, r6, lr}
 801cb96:	4604      	mov	r4, r0
 801cb98:	6800      	ldr	r0, [r0, #0]
 801cb9a:	b388      	cbz	r0, 801cc00 <rcl_action_take_result_request+0x70>
 801cb9c:	460e      	mov	r6, r1
 801cb9e:	4615      	mov	r5, r2
 801cba0:	f7f6 fe16 	bl	80137d0 <rcl_service_is_valid>
 801cba4:	b338      	cbz	r0, 801cbf6 <rcl_action_take_result_request+0x66>
 801cba6:	6820      	ldr	r0, [r4, #0]
 801cba8:	3004      	adds	r0, #4
 801cbaa:	f7f6 fe11 	bl	80137d0 <rcl_service_is_valid>
 801cbae:	b310      	cbz	r0, 801cbf6 <rcl_action_take_result_request+0x66>
 801cbb0:	6820      	ldr	r0, [r4, #0]
 801cbb2:	3008      	adds	r0, #8
 801cbb4:	f7f6 fe0c 	bl	80137d0 <rcl_service_is_valid>
 801cbb8:	b1e8      	cbz	r0, 801cbf6 <rcl_action_take_result_request+0x66>
 801cbba:	6820      	ldr	r0, [r4, #0]
 801cbbc:	300c      	adds	r0, #12
 801cbbe:	f7f6 fccb 	bl	8013558 <rcl_publisher_is_valid>
 801cbc2:	b1c0      	cbz	r0, 801cbf6 <rcl_action_take_result_request+0x66>
 801cbc4:	6820      	ldr	r0, [r4, #0]
 801cbc6:	3010      	adds	r0, #16
 801cbc8:	f7f6 fcc6 	bl	8013558 <rcl_publisher_is_valid>
 801cbcc:	b198      	cbz	r0, 801cbf6 <rcl_action_take_result_request+0x66>
 801cbce:	b1d5      	cbz	r5, 801cc06 <rcl_action_take_result_request+0x76>
 801cbd0:	b1ce      	cbz	r6, 801cc06 <rcl_action_take_result_request+0x76>
 801cbd2:	6820      	ldr	r0, [r4, #0]
 801cbd4:	462a      	mov	r2, r5
 801cbd6:	4631      	mov	r1, r6
 801cbd8:	3008      	adds	r0, #8
 801cbda:	f7f6 fda1 	bl	8013720 <rcl_take_request>
 801cbde:	b148      	cbz	r0, 801cbf4 <rcl_action_take_result_request+0x64>
 801cbe0:	280a      	cmp	r0, #10
 801cbe2:	d007      	beq.n	801cbf4 <rcl_action_take_result_request+0x64>
 801cbe4:	f240 2259 	movw	r2, #601	; 0x259
 801cbe8:	f640 0399 	movw	r3, #2201	; 0x899
 801cbec:	4290      	cmp	r0, r2
 801cbee:	bf0c      	ite	eq
 801cbf0:	4618      	moveq	r0, r3
 801cbf2:	2001      	movne	r0, #1
 801cbf4:	bd70      	pop	{r4, r5, r6, pc}
 801cbf6:	f7f7 ff53 	bl	8014aa0 <rcutils_reset_error>
 801cbfa:	f640 0098 	movw	r0, #2200	; 0x898
 801cbfe:	bd70      	pop	{r4, r5, r6, pc}
 801cc00:	f640 0098 	movw	r0, #2200	; 0x898
 801cc04:	bd70      	pop	{r4, r5, r6, pc}
 801cc06:	200b      	movs	r0, #11
 801cc08:	bd70      	pop	{r4, r5, r6, pc}
 801cc0a:	f640 0098 	movw	r0, #2200	; 0x898
 801cc0e:	4770      	bx	lr

0801cc10 <rcl_action_take_cancel_request>:
 801cc10:	2800      	cmp	r0, #0
 801cc12:	d03a      	beq.n	801cc8a <rcl_action_take_cancel_request+0x7a>
 801cc14:	b570      	push	{r4, r5, r6, lr}
 801cc16:	4604      	mov	r4, r0
 801cc18:	6800      	ldr	r0, [r0, #0]
 801cc1a:	b388      	cbz	r0, 801cc80 <rcl_action_take_cancel_request+0x70>
 801cc1c:	460e      	mov	r6, r1
 801cc1e:	4615      	mov	r5, r2
 801cc20:	f7f6 fdd6 	bl	80137d0 <rcl_service_is_valid>
 801cc24:	b338      	cbz	r0, 801cc76 <rcl_action_take_cancel_request+0x66>
 801cc26:	6820      	ldr	r0, [r4, #0]
 801cc28:	3004      	adds	r0, #4
 801cc2a:	f7f6 fdd1 	bl	80137d0 <rcl_service_is_valid>
 801cc2e:	b310      	cbz	r0, 801cc76 <rcl_action_take_cancel_request+0x66>
 801cc30:	6820      	ldr	r0, [r4, #0]
 801cc32:	3008      	adds	r0, #8
 801cc34:	f7f6 fdcc 	bl	80137d0 <rcl_service_is_valid>
 801cc38:	b1e8      	cbz	r0, 801cc76 <rcl_action_take_cancel_request+0x66>
 801cc3a:	6820      	ldr	r0, [r4, #0]
 801cc3c:	300c      	adds	r0, #12
 801cc3e:	f7f6 fc8b 	bl	8013558 <rcl_publisher_is_valid>
 801cc42:	b1c0      	cbz	r0, 801cc76 <rcl_action_take_cancel_request+0x66>
 801cc44:	6820      	ldr	r0, [r4, #0]
 801cc46:	3010      	adds	r0, #16
 801cc48:	f7f6 fc86 	bl	8013558 <rcl_publisher_is_valid>
 801cc4c:	b198      	cbz	r0, 801cc76 <rcl_action_take_cancel_request+0x66>
 801cc4e:	b1d5      	cbz	r5, 801cc86 <rcl_action_take_cancel_request+0x76>
 801cc50:	b1ce      	cbz	r6, 801cc86 <rcl_action_take_cancel_request+0x76>
 801cc52:	6820      	ldr	r0, [r4, #0]
 801cc54:	462a      	mov	r2, r5
 801cc56:	4631      	mov	r1, r6
 801cc58:	3004      	adds	r0, #4
 801cc5a:	f7f6 fd61 	bl	8013720 <rcl_take_request>
 801cc5e:	b148      	cbz	r0, 801cc74 <rcl_action_take_cancel_request+0x64>
 801cc60:	280a      	cmp	r0, #10
 801cc62:	d007      	beq.n	801cc74 <rcl_action_take_cancel_request+0x64>
 801cc64:	f240 2259 	movw	r2, #601	; 0x259
 801cc68:	f640 0399 	movw	r3, #2201	; 0x899
 801cc6c:	4290      	cmp	r0, r2
 801cc6e:	bf0c      	ite	eq
 801cc70:	4618      	moveq	r0, r3
 801cc72:	2001      	movne	r0, #1
 801cc74:	bd70      	pop	{r4, r5, r6, pc}
 801cc76:	f7f7 ff13 	bl	8014aa0 <rcutils_reset_error>
 801cc7a:	f640 0098 	movw	r0, #2200	; 0x898
 801cc7e:	bd70      	pop	{r4, r5, r6, pc}
 801cc80:	f640 0098 	movw	r0, #2200	; 0x898
 801cc84:	bd70      	pop	{r4, r5, r6, pc}
 801cc86:	200b      	movs	r0, #11
 801cc88:	bd70      	pop	{r4, r5, r6, pc}
 801cc8a:	f640 0098 	movw	r0, #2200	; 0x898
 801cc8e:	4770      	bx	lr

0801cc90 <rcl_action_send_cancel_response>:
 801cc90:	b390      	cbz	r0, 801ccf8 <rcl_action_send_cancel_response+0x68>
 801cc92:	b570      	push	{r4, r5, r6, lr}
 801cc94:	4604      	mov	r4, r0
 801cc96:	6800      	ldr	r0, [r0, #0]
 801cc98:	b348      	cbz	r0, 801ccee <rcl_action_send_cancel_response+0x5e>
 801cc9a:	460e      	mov	r6, r1
 801cc9c:	4615      	mov	r5, r2
 801cc9e:	f7f6 fd97 	bl	80137d0 <rcl_service_is_valid>
 801cca2:	b1f8      	cbz	r0, 801cce4 <rcl_action_send_cancel_response+0x54>
 801cca4:	6820      	ldr	r0, [r4, #0]
 801cca6:	3004      	adds	r0, #4
 801cca8:	f7f6 fd92 	bl	80137d0 <rcl_service_is_valid>
 801ccac:	b1d0      	cbz	r0, 801cce4 <rcl_action_send_cancel_response+0x54>
 801ccae:	6820      	ldr	r0, [r4, #0]
 801ccb0:	3008      	adds	r0, #8
 801ccb2:	f7f6 fd8d 	bl	80137d0 <rcl_service_is_valid>
 801ccb6:	b1a8      	cbz	r0, 801cce4 <rcl_action_send_cancel_response+0x54>
 801ccb8:	6820      	ldr	r0, [r4, #0]
 801ccba:	300c      	adds	r0, #12
 801ccbc:	f7f6 fc4c 	bl	8013558 <rcl_publisher_is_valid>
 801ccc0:	b180      	cbz	r0, 801cce4 <rcl_action_send_cancel_response+0x54>
 801ccc2:	6820      	ldr	r0, [r4, #0]
 801ccc4:	3010      	adds	r0, #16
 801ccc6:	f7f6 fc47 	bl	8013558 <rcl_publisher_is_valid>
 801ccca:	b158      	cbz	r0, 801cce4 <rcl_action_send_cancel_response+0x54>
 801cccc:	b195      	cbz	r5, 801ccf4 <rcl_action_send_cancel_response+0x64>
 801ccce:	b18e      	cbz	r6, 801ccf4 <rcl_action_send_cancel_response+0x64>
 801ccd0:	6820      	ldr	r0, [r4, #0]
 801ccd2:	462a      	mov	r2, r5
 801ccd4:	4631      	mov	r1, r6
 801ccd6:	3004      	adds	r0, #4
 801ccd8:	f7f6 fd62 	bl	80137a0 <rcl_send_response>
 801ccdc:	3800      	subs	r0, #0
 801ccde:	bf18      	it	ne
 801cce0:	2001      	movne	r0, #1
 801cce2:	bd70      	pop	{r4, r5, r6, pc}
 801cce4:	f7f7 fedc 	bl	8014aa0 <rcutils_reset_error>
 801cce8:	f640 0098 	movw	r0, #2200	; 0x898
 801ccec:	bd70      	pop	{r4, r5, r6, pc}
 801ccee:	f640 0098 	movw	r0, #2200	; 0x898
 801ccf2:	bd70      	pop	{r4, r5, r6, pc}
 801ccf4:	200b      	movs	r0, #11
 801ccf6:	bd70      	pop	{r4, r5, r6, pc}
 801ccf8:	f640 0098 	movw	r0, #2200	; 0x898
 801ccfc:	4770      	bx	lr
 801ccfe:	bf00      	nop

0801cd00 <rcl_action_wait_set_add_action_server>:
 801cd00:	2800      	cmp	r0, #0
 801cd02:	d04d      	beq.n	801cda0 <rcl_action_wait_set_add_action_server+0xa0>
 801cd04:	b570      	push	{r4, r5, r6, lr}
 801cd06:	460c      	mov	r4, r1
 801cd08:	b159      	cbz	r1, 801cd22 <rcl_action_wait_set_add_action_server+0x22>
 801cd0a:	4605      	mov	r5, r0
 801cd0c:	6808      	ldr	r0, [r1, #0]
 801cd0e:	b140      	cbz	r0, 801cd22 <rcl_action_wait_set_add_action_server+0x22>
 801cd10:	4616      	mov	r6, r2
 801cd12:	f7f6 fd5d 	bl	80137d0 <rcl_service_is_valid>
 801cd16:	b120      	cbz	r0, 801cd22 <rcl_action_wait_set_add_action_server+0x22>
 801cd18:	6820      	ldr	r0, [r4, #0]
 801cd1a:	3004      	adds	r0, #4
 801cd1c:	f7f6 fd58 	bl	80137d0 <rcl_service_is_valid>
 801cd20:	b910      	cbnz	r0, 801cd28 <rcl_action_wait_set_add_action_server+0x28>
 801cd22:	f640 0098 	movw	r0, #2200	; 0x898
 801cd26:	bd70      	pop	{r4, r5, r6, pc}
 801cd28:	6820      	ldr	r0, [r4, #0]
 801cd2a:	3008      	adds	r0, #8
 801cd2c:	f7f6 fd50 	bl	80137d0 <rcl_service_is_valid>
 801cd30:	2800      	cmp	r0, #0
 801cd32:	d0f6      	beq.n	801cd22 <rcl_action_wait_set_add_action_server+0x22>
 801cd34:	6820      	ldr	r0, [r4, #0]
 801cd36:	300c      	adds	r0, #12
 801cd38:	f7f6 fc26 	bl	8013588 <rcl_publisher_is_valid_except_context>
 801cd3c:	2800      	cmp	r0, #0
 801cd3e:	d0f0      	beq.n	801cd22 <rcl_action_wait_set_add_action_server+0x22>
 801cd40:	6820      	ldr	r0, [r4, #0]
 801cd42:	3010      	adds	r0, #16
 801cd44:	f7f6 fc20 	bl	8013588 <rcl_publisher_is_valid_except_context>
 801cd48:	2800      	cmp	r0, #0
 801cd4a:	d0ea      	beq.n	801cd22 <rcl_action_wait_set_add_action_server+0x22>
 801cd4c:	6821      	ldr	r1, [r4, #0]
 801cd4e:	4628      	mov	r0, r5
 801cd50:	f501 72ee 	add.w	r2, r1, #476	; 0x1dc
 801cd54:	f7ff fad2 	bl	801c2fc <rcl_wait_set_add_service>
 801cd58:	2800      	cmp	r0, #0
 801cd5a:	d1e4      	bne.n	801cd26 <rcl_action_wait_set_add_action_server+0x26>
 801cd5c:	6821      	ldr	r1, [r4, #0]
 801cd5e:	4628      	mov	r0, r5
 801cd60:	f501 72f0 	add.w	r2, r1, #480	; 0x1e0
 801cd64:	3104      	adds	r1, #4
 801cd66:	f7ff fac9 	bl	801c2fc <rcl_wait_set_add_service>
 801cd6a:	2800      	cmp	r0, #0
 801cd6c:	d1db      	bne.n	801cd26 <rcl_action_wait_set_add_action_server+0x26>
 801cd6e:	6821      	ldr	r1, [r4, #0]
 801cd70:	4628      	mov	r0, r5
 801cd72:	f501 72f2 	add.w	r2, r1, #484	; 0x1e4
 801cd76:	3108      	adds	r1, #8
 801cd78:	f7ff fac0 	bl	801c2fc <rcl_wait_set_add_service>
 801cd7c:	2800      	cmp	r0, #0
 801cd7e:	d1d2      	bne.n	801cd26 <rcl_action_wait_set_add_action_server+0x26>
 801cd80:	6821      	ldr	r1, [r4, #0]
 801cd82:	4628      	mov	r0, r5
 801cd84:	f501 72f4 	add.w	r2, r1, #488	; 0x1e8
 801cd88:	3114      	adds	r1, #20
 801cd8a:	f7ff fa5b 	bl	801c244 <rcl_wait_set_add_timer>
 801cd8e:	2800      	cmp	r0, #0
 801cd90:	d1c9      	bne.n	801cd26 <rcl_action_wait_set_add_action_server+0x26>
 801cd92:	2e00      	cmp	r6, #0
 801cd94:	d0c7      	beq.n	801cd26 <rcl_action_wait_set_add_action_server+0x26>
 801cd96:	6823      	ldr	r3, [r4, #0]
 801cd98:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 801cd9c:	6033      	str	r3, [r6, #0]
 801cd9e:	bd70      	pop	{r4, r5, r6, pc}
 801cda0:	f44f 7061 	mov.w	r0, #900	; 0x384
 801cda4:	4770      	bx	lr
 801cda6:	bf00      	nop

0801cda8 <rcl_action_server_wait_set_get_entities_ready>:
 801cda8:	2800      	cmp	r0, #0
 801cdaa:	d067      	beq.n	801ce7c <rcl_action_server_wait_set_get_entities_ready+0xd4>
 801cdac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cdb0:	460c      	mov	r4, r1
 801cdb2:	b161      	cbz	r1, 801cdce <rcl_action_server_wait_set_get_entities_ready+0x26>
 801cdb4:	4605      	mov	r5, r0
 801cdb6:	6808      	ldr	r0, [r1, #0]
 801cdb8:	b148      	cbz	r0, 801cdce <rcl_action_server_wait_set_get_entities_ready+0x26>
 801cdba:	4616      	mov	r6, r2
 801cdbc:	4698      	mov	r8, r3
 801cdbe:	f7f6 fd07 	bl	80137d0 <rcl_service_is_valid>
 801cdc2:	b120      	cbz	r0, 801cdce <rcl_action_server_wait_set_get_entities_ready+0x26>
 801cdc4:	6820      	ldr	r0, [r4, #0]
 801cdc6:	3004      	adds	r0, #4
 801cdc8:	f7f6 fd02 	bl	80137d0 <rcl_service_is_valid>
 801cdcc:	b918      	cbnz	r0, 801cdd6 <rcl_action_server_wait_set_get_entities_ready+0x2e>
 801cdce:	f640 0098 	movw	r0, #2200	; 0x898
 801cdd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cdd6:	6820      	ldr	r0, [r4, #0]
 801cdd8:	3008      	adds	r0, #8
 801cdda:	f7f6 fcf9 	bl	80137d0 <rcl_service_is_valid>
 801cdde:	2800      	cmp	r0, #0
 801cde0:	d0f5      	beq.n	801cdce <rcl_action_server_wait_set_get_entities_ready+0x26>
 801cde2:	6820      	ldr	r0, [r4, #0]
 801cde4:	300c      	adds	r0, #12
 801cde6:	f7f6 fbcf 	bl	8013588 <rcl_publisher_is_valid_except_context>
 801cdea:	2800      	cmp	r0, #0
 801cdec:	d0ef      	beq.n	801cdce <rcl_action_server_wait_set_get_entities_ready+0x26>
 801cdee:	6820      	ldr	r0, [r4, #0]
 801cdf0:	3010      	adds	r0, #16
 801cdf2:	f7f6 fbc9 	bl	8013588 <rcl_publisher_is_valid_except_context>
 801cdf6:	2800      	cmp	r0, #0
 801cdf8:	d0e9      	beq.n	801cdce <rcl_action_server_wait_set_get_entities_ready+0x26>
 801cdfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cdfe:	2a00      	cmp	r2, #0
 801ce00:	bf18      	it	ne
 801ce02:	2b00      	cmpne	r3, #0
 801ce04:	bf0c      	ite	eq
 801ce06:	2101      	moveq	r1, #1
 801ce08:	2100      	movne	r1, #0
 801ce0a:	f1b8 0f00 	cmp.w	r8, #0
 801ce0e:	bf08      	it	eq
 801ce10:	f041 0101 	orreq.w	r1, r1, #1
 801ce14:	bba9      	cbnz	r1, 801ce82 <rcl_action_server_wait_set_get_entities_ready+0xda>
 801ce16:	b3a6      	cbz	r6, 801ce82 <rcl_action_server_wait_set_get_entities_ready+0xda>
 801ce18:	6821      	ldr	r1, [r4, #0]
 801ce1a:	2000      	movs	r0, #0
 801ce1c:	692c      	ldr	r4, [r5, #16]
 801ce1e:	f8d1 21e8 	ldr.w	r2, [r1, #488]	; 0x1e8
 801ce22:	6a2f      	ldr	r7, [r5, #32]
 801ce24:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ce28:	f8d1 41dc 	ldr.w	r4, [r1, #476]	; 0x1dc
 801ce2c:	f8d1 31e0 	ldr.w	r3, [r1, #480]	; 0x1e0
 801ce30:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 801ce34:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
 801ce38:	1a64      	subs	r4, r4, r1
 801ce3a:	f8d1 31e4 	ldr.w	r3, [r1, #484]	; 0x1e4
 801ce3e:	fab4 f484 	clz	r4, r4
 801ce42:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 801ce46:	0964      	lsrs	r4, r4, #5
 801ce48:	7034      	strb	r4, [r6, #0]
 801ce4a:	1d0c      	adds	r4, r1, #4
 801ce4c:	1b2c      	subs	r4, r5, r4
 801ce4e:	fab4 f484 	clz	r4, r4
 801ce52:	0964      	lsrs	r4, r4, #5
 801ce54:	f888 4000 	strb.w	r4, [r8]
 801ce58:	f101 0408 	add.w	r4, r1, #8
 801ce5c:	1b1b      	subs	r3, r3, r4
 801ce5e:	9c06      	ldr	r4, [sp, #24]
 801ce60:	fab3 f383 	clz	r3, r3
 801ce64:	095b      	lsrs	r3, r3, #5
 801ce66:	7023      	strb	r3, [r4, #0]
 801ce68:	f101 0314 	add.w	r3, r1, #20
 801ce6c:	1ad3      	subs	r3, r2, r3
 801ce6e:	9a07      	ldr	r2, [sp, #28]
 801ce70:	fab3 f383 	clz	r3, r3
 801ce74:	095b      	lsrs	r3, r3, #5
 801ce76:	7013      	strb	r3, [r2, #0]
 801ce78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ce7c:	f44f 7061 	mov.w	r0, #900	; 0x384
 801ce80:	4770      	bx	lr
 801ce82:	200b      	movs	r0, #11
 801ce84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801ce88 <_execute_event_handler>:
 801ce88:	2002      	movs	r0, #2
 801ce8a:	4770      	bx	lr

0801ce8c <_cancel_goal_event_handler>:
 801ce8c:	2003      	movs	r0, #3
 801ce8e:	4770      	bx	lr

0801ce90 <_succeed_event_handler>:
 801ce90:	2004      	movs	r0, #4
 801ce92:	4770      	bx	lr

0801ce94 <_abort_event_handler>:
 801ce94:	2006      	movs	r0, #6
 801ce96:	4770      	bx	lr

0801ce98 <_canceled_event_handler>:
 801ce98:	2005      	movs	r0, #5
 801ce9a:	4770      	bx	lr

0801ce9c <rcl_action_transition_goal_state>:
 801ce9c:	b2c2      	uxtb	r2, r0
 801ce9e:	2a06      	cmp	r2, #6
 801cea0:	d810      	bhi.n	801cec4 <rcl_action_transition_goal_state+0x28>
 801cea2:	2904      	cmp	r1, #4
 801cea4:	d80e      	bhi.n	801cec4 <rcl_action_transition_goal_state+0x28>
 801cea6:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 801ceaa:	b410      	push	{r4}
 801ceac:	1853      	adds	r3, r2, r1
 801ceae:	4c06      	ldr	r4, [pc, #24]	; (801cec8 <rcl_action_transition_goal_state+0x2c>)
 801ceb0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 801ceb4:	b113      	cbz	r3, 801cebc <rcl_action_transition_goal_state+0x20>
 801ceb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ceba:	4718      	bx	r3
 801cebc:	2000      	movs	r0, #0
 801cebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cec2:	4770      	bx	lr
 801cec4:	2000      	movs	r0, #0
 801cec6:	4770      	bx	lr
 801cec8:	08025364 	.word	0x08025364

0801cecc <rcl_action_get_zero_initialized_cancel_response>:
 801cecc:	b510      	push	{r4, lr}
 801cece:	4c07      	ldr	r4, [pc, #28]	; (801ceec <rcl_action_get_zero_initialized_cancel_response+0x20>)
 801ced0:	4686      	mov	lr, r0
 801ced2:	4684      	mov	ip, r0
 801ced4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ced6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ceda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801cedc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801cee0:	6823      	ldr	r3, [r4, #0]
 801cee2:	4670      	mov	r0, lr
 801cee4:	f8cc 3000 	str.w	r3, [ip]
 801cee8:	bd10      	pop	{r4, pc}
 801ceea:	bf00      	nop
 801ceec:	080253f0 	.word	0x080253f0

0801cef0 <rclc_action_send_result_request>:
 801cef0:	b1d0      	cbz	r0, 801cf28 <rclc_action_send_result_request+0x38>
 801cef2:	4684      	mov	ip, r0
 801cef4:	f8d0 0009 	ldr.w	r0, [r0, #9]
 801cef8:	b500      	push	{lr}
 801cefa:	b087      	sub	sp, #28
 801cefc:	f8dc 100d 	ldr.w	r1, [ip, #13]
 801cf00:	f8dc 2011 	ldr.w	r2, [ip, #17]
 801cf04:	f8dc 3015 	ldr.w	r3, [ip, #21]
 801cf08:	f10d 0e08 	add.w	lr, sp, #8
 801cf0c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801cf10:	f8dc 0004 	ldr.w	r0, [ip, #4]
 801cf14:	f10c 0240 	add.w	r2, ip, #64	; 0x40
 801cf18:	a902      	add	r1, sp, #8
 801cf1a:	3010      	adds	r0, #16
 801cf1c:	f7ff fbcc 	bl	801c6b8 <rcl_action_send_result_request>
 801cf20:	b920      	cbnz	r0, 801cf2c <rclc_action_send_result_request+0x3c>
 801cf22:	b007      	add	sp, #28
 801cf24:	f85d fb04 	ldr.w	pc, [sp], #4
 801cf28:	200b      	movs	r0, #11
 801cf2a:	4770      	bx	lr
 801cf2c:	9001      	str	r0, [sp, #4]
 801cf2e:	f7f7 fdb7 	bl	8014aa0 <rcutils_reset_error>
 801cf32:	9801      	ldr	r0, [sp, #4]
 801cf34:	b007      	add	sp, #28
 801cf36:	f85d fb04 	ldr.w	pc, [sp], #4
 801cf3a:	bf00      	nop

0801cf3c <rclc_action_take_goal_handle>:
 801cf3c:	b160      	cbz	r0, 801cf58 <rclc_action_take_goal_handle+0x1c>
 801cf3e:	6883      	ldr	r3, [r0, #8]
 801cf40:	b143      	cbz	r3, 801cf54 <rclc_action_take_goal_handle+0x18>
 801cf42:	6819      	ldr	r1, [r3, #0]
 801cf44:	2200      	movs	r2, #0
 801cf46:	6081      	str	r1, [r0, #8]
 801cf48:	721a      	strb	r2, [r3, #8]
 801cf4a:	68c1      	ldr	r1, [r0, #12]
 801cf4c:	621a      	str	r2, [r3, #32]
 801cf4e:	849a      	strh	r2, [r3, #36]	; 0x24
 801cf50:	6019      	str	r1, [r3, #0]
 801cf52:	60c3      	str	r3, [r0, #12]
 801cf54:	4618      	mov	r0, r3
 801cf56:	4770      	bx	lr
 801cf58:	4603      	mov	r3, r0
 801cf5a:	e7fb      	b.n	801cf54 <rclc_action_take_goal_handle+0x18>

0801cf5c <rclc_action_remove_used_goal_handle>:
 801cf5c:	b180      	cbz	r0, 801cf80 <rclc_action_remove_used_goal_handle+0x24>
 801cf5e:	b179      	cbz	r1, 801cf80 <rclc_action_remove_used_goal_handle+0x24>
 801cf60:	68c3      	ldr	r3, [r0, #12]
 801cf62:	4299      	cmp	r1, r3
 801cf64:	d00d      	beq.n	801cf82 <rclc_action_remove_used_goal_handle+0x26>
 801cf66:	b12b      	cbz	r3, 801cf74 <rclc_action_remove_used_goal_handle+0x18>
 801cf68:	681a      	ldr	r2, [r3, #0]
 801cf6a:	4291      	cmp	r1, r2
 801cf6c:	d003      	beq.n	801cf76 <rclc_action_remove_used_goal_handle+0x1a>
 801cf6e:	4613      	mov	r3, r2
 801cf70:	2b00      	cmp	r3, #0
 801cf72:	d1f9      	bne.n	801cf68 <rclc_action_remove_used_goal_handle+0xc>
 801cf74:	4770      	bx	lr
 801cf76:	680a      	ldr	r2, [r1, #0]
 801cf78:	601a      	str	r2, [r3, #0]
 801cf7a:	6883      	ldr	r3, [r0, #8]
 801cf7c:	600b      	str	r3, [r1, #0]
 801cf7e:	6081      	str	r1, [r0, #8]
 801cf80:	4770      	bx	lr
 801cf82:	680b      	ldr	r3, [r1, #0]
 801cf84:	60c3      	str	r3, [r0, #12]
 801cf86:	e7f8      	b.n	801cf7a <rclc_action_remove_used_goal_handle+0x1e>

0801cf88 <rclc_action_find_goal_handle_by_uuid>:
 801cf88:	b538      	push	{r3, r4, r5, lr}
 801cf8a:	b181      	cbz	r1, 801cfae <rclc_action_find_goal_handle_by_uuid+0x26>
 801cf8c:	b178      	cbz	r0, 801cfae <rclc_action_find_goal_handle_by_uuid+0x26>
 801cf8e:	68c4      	ldr	r4, [r0, #12]
 801cf90:	460d      	mov	r5, r1
 801cf92:	b914      	cbnz	r4, 801cf9a <rclc_action_find_goal_handle_by_uuid+0x12>
 801cf94:	e009      	b.n	801cfaa <rclc_action_find_goal_handle_by_uuid+0x22>
 801cf96:	6824      	ldr	r4, [r4, #0]
 801cf98:	b13c      	cbz	r4, 801cfaa <rclc_action_find_goal_handle_by_uuid+0x22>
 801cf9a:	f104 0009 	add.w	r0, r4, #9
 801cf9e:	2210      	movs	r2, #16
 801cfa0:	4629      	mov	r1, r5
 801cfa2:	f003 fba9 	bl	80206f8 <memcmp>
 801cfa6:	2800      	cmp	r0, #0
 801cfa8:	d1f5      	bne.n	801cf96 <rclc_action_find_goal_handle_by_uuid+0xe>
 801cfaa:	4620      	mov	r0, r4
 801cfac:	bd38      	pop	{r3, r4, r5, pc}
 801cfae:	2400      	movs	r4, #0
 801cfb0:	4620      	mov	r0, r4
 801cfb2:	bd38      	pop	{r3, r4, r5, pc}

0801cfb4 <rclc_action_find_first_handle_by_status>:
 801cfb4:	b140      	cbz	r0, 801cfc8 <rclc_action_find_first_handle_by_status+0x14>
 801cfb6:	68c0      	ldr	r0, [r0, #12]
 801cfb8:	b910      	cbnz	r0, 801cfc0 <rclc_action_find_first_handle_by_status+0xc>
 801cfba:	e005      	b.n	801cfc8 <rclc_action_find_first_handle_by_status+0x14>
 801cfbc:	6800      	ldr	r0, [r0, #0]
 801cfbe:	b118      	cbz	r0, 801cfc8 <rclc_action_find_first_handle_by_status+0x14>
 801cfc0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801cfc4:	428b      	cmp	r3, r1
 801cfc6:	d1f9      	bne.n	801cfbc <rclc_action_find_first_handle_by_status+0x8>
 801cfc8:	4770      	bx	lr
 801cfca:	bf00      	nop

0801cfcc <rclc_action_find_first_terminated_handle>:
 801cfcc:	b140      	cbz	r0, 801cfe0 <rclc_action_find_first_terminated_handle+0x14>
 801cfce:	68c0      	ldr	r0, [r0, #12]
 801cfd0:	b910      	cbnz	r0, 801cfd8 <rclc_action_find_first_terminated_handle+0xc>
 801cfd2:	e005      	b.n	801cfe0 <rclc_action_find_first_terminated_handle+0x14>
 801cfd4:	6800      	ldr	r0, [r0, #0]
 801cfd6:	b118      	cbz	r0, 801cfe0 <rclc_action_find_first_terminated_handle+0x14>
 801cfd8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801cfdc:	2b03      	cmp	r3, #3
 801cfde:	ddf9      	ble.n	801cfd4 <rclc_action_find_first_terminated_handle+0x8>
 801cfe0:	4770      	bx	lr
 801cfe2:	bf00      	nop

0801cfe4 <rclc_action_find_handle_by_goal_request_sequence_number>:
 801cfe4:	b170      	cbz	r0, 801d004 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801cfe6:	68c0      	ldr	r0, [r0, #12]
 801cfe8:	b160      	cbz	r0, 801d004 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801cfea:	b410      	push	{r4}
 801cfec:	e001      	b.n	801cff2 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 801cfee:	6800      	ldr	r0, [r0, #0]
 801cff0:	b128      	cbz	r0, 801cffe <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 801cff2:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	; 0x28
 801cff6:	4299      	cmp	r1, r3
 801cff8:	bf08      	it	eq
 801cffa:	4294      	cmpeq	r4, r2
 801cffc:	d1f7      	bne.n	801cfee <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 801cffe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d002:	4770      	bx	lr
 801d004:	4770      	bx	lr
 801d006:	bf00      	nop

0801d008 <rclc_action_find_handle_by_result_request_sequence_number>:
 801d008:	b170      	cbz	r0, 801d028 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801d00a:	68c0      	ldr	r0, [r0, #12]
 801d00c:	b160      	cbz	r0, 801d028 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801d00e:	b410      	push	{r4}
 801d010:	e001      	b.n	801d016 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 801d012:	6800      	ldr	r0, [r0, #0]
 801d014:	b128      	cbz	r0, 801d022 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 801d016:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	; 0x40
 801d01a:	4299      	cmp	r1, r3
 801d01c:	bf08      	it	eq
 801d01e:	4294      	cmpeq	r4, r2
 801d020:	d1f7      	bne.n	801d012 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 801d022:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d026:	4770      	bx	lr
 801d028:	4770      	bx	lr
 801d02a:	bf00      	nop

0801d02c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 801d02c:	b170      	cbz	r0, 801d04c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801d02e:	68c0      	ldr	r0, [r0, #12]
 801d030:	b160      	cbz	r0, 801d04c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801d032:	b410      	push	{r4}
 801d034:	e001      	b.n	801d03a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 801d036:	6800      	ldr	r0, [r0, #0]
 801d038:	b128      	cbz	r0, 801d046 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 801d03a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	; 0x58
 801d03e:	4299      	cmp	r1, r3
 801d040:	bf08      	it	eq
 801d042:	4294      	cmpeq	r4, r2
 801d044:	d1f7      	bne.n	801d036 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 801d046:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d04a:	4770      	bx	lr
 801d04c:	4770      	bx	lr
 801d04e:	bf00      	nop

0801d050 <rclc_action_find_first_handle_with_goal_response>:
 801d050:	b140      	cbz	r0, 801d064 <rclc_action_find_first_handle_with_goal_response+0x14>
 801d052:	68c0      	ldr	r0, [r0, #12]
 801d054:	b910      	cbnz	r0, 801d05c <rclc_action_find_first_handle_with_goal_response+0xc>
 801d056:	e005      	b.n	801d064 <rclc_action_find_first_handle_with_goal_response+0x14>
 801d058:	6800      	ldr	r0, [r0, #0]
 801d05a:	b118      	cbz	r0, 801d064 <rclc_action_find_first_handle_with_goal_response+0x14>
 801d05c:	f890 3020 	ldrb.w	r3, [r0, #32]
 801d060:	2b00      	cmp	r3, #0
 801d062:	d0f9      	beq.n	801d058 <rclc_action_find_first_handle_with_goal_response+0x8>
 801d064:	4770      	bx	lr
 801d066:	bf00      	nop

0801d068 <rclc_action_find_first_handle_with_result_response>:
 801d068:	b140      	cbz	r0, 801d07c <rclc_action_find_first_handle_with_result_response+0x14>
 801d06a:	68c0      	ldr	r0, [r0, #12]
 801d06c:	b910      	cbnz	r0, 801d074 <rclc_action_find_first_handle_with_result_response+0xc>
 801d06e:	e005      	b.n	801d07c <rclc_action_find_first_handle_with_result_response+0x14>
 801d070:	6800      	ldr	r0, [r0, #0]
 801d072:	b118      	cbz	r0, 801d07c <rclc_action_find_first_handle_with_result_response+0x14>
 801d074:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 801d078:	2b00      	cmp	r3, #0
 801d07a:	d0f9      	beq.n	801d070 <rclc_action_find_first_handle_with_result_response+0x8>
 801d07c:	4770      	bx	lr
 801d07e:	bf00      	nop

0801d080 <rclc_action_server_response_goal_request>:
 801d080:	b198      	cbz	r0, 801d0aa <rclc_action_server_response_goal_request+0x2a>
 801d082:	2200      	movs	r2, #0
 801d084:	460b      	mov	r3, r1
 801d086:	f100 0128 	add.w	r1, r0, #40	; 0x28
 801d08a:	b510      	push	{r4, lr}
 801d08c:	6844      	ldr	r4, [r0, #4]
 801d08e:	b086      	sub	sp, #24
 801d090:	f104 0010 	add.w	r0, r4, #16
 801d094:	9205      	str	r2, [sp, #20]
 801d096:	e9cd 2203 	strd	r2, r2, [sp, #12]
 801d09a:	aa03      	add	r2, sp, #12
 801d09c:	f88d 300c 	strb.w	r3, [sp, #12]
 801d0a0:	f7ff fd40 	bl	801cb24 <rcl_action_send_goal_response>
 801d0a4:	b918      	cbnz	r0, 801d0ae <rclc_action_server_response_goal_request+0x2e>
 801d0a6:	b006      	add	sp, #24
 801d0a8:	bd10      	pop	{r4, pc}
 801d0aa:	200b      	movs	r0, #11
 801d0ac:	4770      	bx	lr
 801d0ae:	9001      	str	r0, [sp, #4]
 801d0b0:	f7f7 fcf6 	bl	8014aa0 <rcutils_reset_error>
 801d0b4:	9801      	ldr	r0, [sp, #4]
 801d0b6:	b006      	add	sp, #24
 801d0b8:	bd10      	pop	{r4, pc}
 801d0ba:	bf00      	nop
 801d0bc:	0000      	movs	r0, r0
	...

0801d0c0 <rclc_action_server_goal_cancel_accept>:
 801d0c0:	b310      	cbz	r0, 801d108 <rclc_action_server_goal_cancel_accept+0x48>
 801d0c2:	b510      	push	{r4, lr}
 801d0c4:	b090      	sub	sp, #64	; 0x40
 801d0c6:	4604      	mov	r4, r0
 801d0c8:	a806      	add	r0, sp, #24
 801d0ca:	f7ff feff 	bl	801cecc <rcl_action_get_zero_initialized_cancel_response>
 801d0ce:	2300      	movs	r3, #0
 801d0d0:	f8d4 0009 	ldr.w	r0, [r4, #9]
 801d0d4:	46ec      	mov	ip, sp
 801d0d6:	f8d4 100d 	ldr.w	r1, [r4, #13]
 801d0da:	f8d4 2011 	ldr.w	r2, [r4, #17]
 801d0de:	f88d 3018 	strb.w	r3, [sp, #24]
 801d0e2:	f8d4 3015 	ldr.w	r3, [r4, #21]
 801d0e6:	f8cd d01c 	str.w	sp, [sp, #28]
 801d0ea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d0ee:	ed9f 7b08 	vldr	d7, [pc, #32]	; 801d110 <rclc_action_server_goal_cancel_accept+0x50>
 801d0f2:	6860      	ldr	r0, [r4, #4]
 801d0f4:	aa06      	add	r2, sp, #24
 801d0f6:	f104 0158 	add.w	r1, r4, #88	; 0x58
 801d0fa:	3010      	adds	r0, #16
 801d0fc:	ed8d 7b08 	vstr	d7, [sp, #32]
 801d100:	f7ff fdc6 	bl	801cc90 <rcl_action_send_cancel_response>
 801d104:	b010      	add	sp, #64	; 0x40
 801d106:	bd10      	pop	{r4, pc}
 801d108:	200b      	movs	r0, #11
 801d10a:	4770      	bx	lr
 801d10c:	f3af 8000 	nop.w
 801d110:	00000001 	.word	0x00000001
 801d114:	00000001 	.word	0x00000001

0801d118 <rclc_action_server_goal_cancel_reject>:
 801d118:	b082      	sub	sp, #8
 801d11a:	b530      	push	{r4, r5, lr}
 801d11c:	b08b      	sub	sp, #44	; 0x2c
 801d11e:	ac0e      	add	r4, sp, #56	; 0x38
 801d120:	e884 000c 	stmia.w	r4, {r2, r3}
 801d124:	b188      	cbz	r0, 801d14a <rclc_action_server_goal_cancel_reject+0x32>
 801d126:	4604      	mov	r4, r0
 801d128:	a801      	add	r0, sp, #4
 801d12a:	460d      	mov	r5, r1
 801d12c:	f7ff fece 	bl	801cecc <rcl_action_get_zero_initialized_cancel_response>
 801d130:	aa01      	add	r2, sp, #4
 801d132:	a90e      	add	r1, sp, #56	; 0x38
 801d134:	f104 0010 	add.w	r0, r4, #16
 801d138:	f88d 5004 	strb.w	r5, [sp, #4]
 801d13c:	f7ff fda8 	bl	801cc90 <rcl_action_send_cancel_response>
 801d140:	b00b      	add	sp, #44	; 0x2c
 801d142:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d146:	b002      	add	sp, #8
 801d148:	4770      	bx	lr
 801d14a:	200b      	movs	r0, #11
 801d14c:	b00b      	add	sp, #44	; 0x2c
 801d14e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d152:	b002      	add	sp, #8
 801d154:	4770      	bx	lr
 801d156:	bf00      	nop

0801d158 <__atomic_load_8>:
 801d158:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 801d15c:	4a16      	ldr	r2, [pc, #88]	; (801d1b8 <__atomic_load_8+0x60>)
 801d15e:	4b17      	ldr	r3, [pc, #92]	; (801d1bc <__atomic_load_8+0x64>)
 801d160:	f04f 0c01 	mov.w	ip, #1
 801d164:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 801d168:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801d16c:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801d170:	fb02 f101 	mul.w	r1, r2, r1
 801d174:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801d178:	fba3 2301 	umull	r2, r3, r3, r1
 801d17c:	091b      	lsrs	r3, r3, #4
 801d17e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801d182:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 801d186:	b4d0      	push	{r4, r6, r7}
 801d188:	1ac9      	subs	r1, r1, r3
 801d18a:	4c0d      	ldr	r4, [pc, #52]	; (801d1c0 <__atomic_load_8+0x68>)
 801d18c:	1862      	adds	r2, r4, r1
 801d18e:	e8d2 3f4f 	ldrexb	r3, [r2]
 801d192:	e8c2 cf46 	strexb	r6, ip, [r2]
 801d196:	2e00      	cmp	r6, #0
 801d198:	d1f9      	bne.n	801d18e <__atomic_load_8+0x36>
 801d19a:	b2db      	uxtb	r3, r3
 801d19c:	f3bf 8f5b 	dmb	ish
 801d1a0:	2b00      	cmp	r3, #0
 801d1a2:	d1f4      	bne.n	801d18e <__atomic_load_8+0x36>
 801d1a4:	e9d0 6700 	ldrd	r6, r7, [r0]
 801d1a8:	f3bf 8f5b 	dmb	ish
 801d1ac:	5463      	strb	r3, [r4, r1]
 801d1ae:	4630      	mov	r0, r6
 801d1b0:	4639      	mov	r1, r7
 801d1b2:	bcd0      	pop	{r4, r6, r7}
 801d1b4:	4770      	bx	lr
 801d1b6:	bf00      	nop
 801d1b8:	27d4eb2d 	.word	0x27d4eb2d
 801d1bc:	b21642c9 	.word	0xb21642c9
 801d1c0:	20016e88 	.word	0x20016e88

0801d1c4 <__atomic_store_8>:
 801d1c4:	b570      	push	{r4, r5, r6, lr}
 801d1c6:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 801d1ca:	4916      	ldr	r1, [pc, #88]	; (801d224 <__atomic_store_8+0x60>)
 801d1cc:	4c16      	ldr	r4, [pc, #88]	; (801d228 <__atomic_store_8+0x64>)
 801d1ce:	f08e 0e3d 	eor.w	lr, lr, #61	; 0x3d
 801d1d2:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 801d1d6:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 801d1da:	fb01 fe0e 	mul.w	lr, r1, lr
 801d1de:	4913      	ldr	r1, [pc, #76]	; (801d22c <__atomic_store_8+0x68>)
 801d1e0:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 801d1e4:	fba1 510e 	umull	r5, r1, r1, lr
 801d1e8:	f04f 0501 	mov.w	r5, #1
 801d1ec:	0909      	lsrs	r1, r1, #4
 801d1ee:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 801d1f2:	ebc1 01cc 	rsb	r1, r1, ip, lsl #3
 801d1f6:	ebae 0e01 	sub.w	lr, lr, r1
 801d1fa:	eb04 0c0e 	add.w	ip, r4, lr
 801d1fe:	e8dc 1f4f 	ldrexb	r1, [ip]
 801d202:	e8cc 5f46 	strexb	r6, r5, [ip]
 801d206:	2e00      	cmp	r6, #0
 801d208:	d1f9      	bne.n	801d1fe <__atomic_store_8+0x3a>
 801d20a:	b2c9      	uxtb	r1, r1
 801d20c:	f3bf 8f5b 	dmb	ish
 801d210:	2900      	cmp	r1, #0
 801d212:	d1f4      	bne.n	801d1fe <__atomic_store_8+0x3a>
 801d214:	e9c0 2300 	strd	r2, r3, [r0]
 801d218:	f3bf 8f5b 	dmb	ish
 801d21c:	f804 100e 	strb.w	r1, [r4, lr]
 801d220:	bd70      	pop	{r4, r5, r6, pc}
 801d222:	bf00      	nop
 801d224:	27d4eb2d 	.word	0x27d4eb2d
 801d228:	20016e88 	.word	0x20016e88
 801d22c:	b21642c9 	.word	0xb21642c9

0801d230 <__atomic_exchange_8>:
 801d230:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 801d234:	4917      	ldr	r1, [pc, #92]	; (801d294 <__atomic_exchange_8+0x64>)
 801d236:	f08c 0c3d 	eor.w	ip, ip, #61	; 0x3d
 801d23a:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 801d23e:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 801d242:	fb01 fc0c 	mul.w	ip, r1, ip
 801d246:	4914      	ldr	r1, [pc, #80]	; (801d298 <__atomic_exchange_8+0x68>)
 801d248:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 801d24c:	b570      	push	{r4, r5, r6, lr}
 801d24e:	4686      	mov	lr, r0
 801d250:	fba1 010c 	umull	r0, r1, r1, ip
 801d254:	4d11      	ldr	r5, [pc, #68]	; (801d29c <__atomic_exchange_8+0x6c>)
 801d256:	f04f 0001 	mov.w	r0, #1
 801d25a:	0909      	lsrs	r1, r1, #4
 801d25c:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 801d260:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 801d264:	ebac 0c01 	sub.w	ip, ip, r1
 801d268:	eb05 010c 	add.w	r1, r5, ip
 801d26c:	e8d1 4f4f 	ldrexb	r4, [r1]
 801d270:	e8c1 0f46 	strexb	r6, r0, [r1]
 801d274:	2e00      	cmp	r6, #0
 801d276:	d1f9      	bne.n	801d26c <__atomic_exchange_8+0x3c>
 801d278:	b2e4      	uxtb	r4, r4
 801d27a:	f3bf 8f5b 	dmb	ish
 801d27e:	2c00      	cmp	r4, #0
 801d280:	d1f4      	bne.n	801d26c <__atomic_exchange_8+0x3c>
 801d282:	e9de 0100 	ldrd	r0, r1, [lr]
 801d286:	e9ce 2300 	strd	r2, r3, [lr]
 801d28a:	f3bf 8f5b 	dmb	ish
 801d28e:	f805 400c 	strb.w	r4, [r5, ip]
 801d292:	bd70      	pop	{r4, r5, r6, pc}
 801d294:	27d4eb2d 	.word	0x27d4eb2d
 801d298:	b21642c9 	.word	0xb21642c9
 801d29c:	20016e88 	.word	0x20016e88

0801d2a0 <rcutils_is_directory>:
 801d2a0:	2000      	movs	r0, #0
 801d2a2:	4770      	bx	lr

0801d2a4 <rcutils_join_path>:
 801d2a4:	b082      	sub	sp, #8
 801d2a6:	2000      	movs	r0, #0
 801d2a8:	e88d 000c 	stmia.w	sp, {r2, r3}
 801d2ac:	b002      	add	sp, #8
 801d2ae:	4770      	bx	lr

0801d2b0 <rcutils_to_native_path>:
 801d2b0:	b084      	sub	sp, #16
 801d2b2:	2000      	movs	r0, #0
 801d2b4:	f10d 0c04 	add.w	ip, sp, #4
 801d2b8:	b004      	add	sp, #16
 801d2ba:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 801d2be:	4770      	bx	lr

0801d2c0 <rcutils_string_array_fini>:
 801d2c0:	b328      	cbz	r0, 801d30e <rcutils_string_array_fini+0x4e>
 801d2c2:	b570      	push	{r4, r5, r6, lr}
 801d2c4:	4604      	mov	r4, r0
 801d2c6:	6840      	ldr	r0, [r0, #4]
 801d2c8:	b1e0      	cbz	r0, 801d304 <rcutils_string_array_fini+0x44>
 801d2ca:	f104 0008 	add.w	r0, r4, #8
 801d2ce:	f7f7 fba9 	bl	8014a24 <rcutils_allocator_is_valid>
 801d2d2:	b1c0      	cbz	r0, 801d306 <rcutils_string_array_fini+0x46>
 801d2d4:	6823      	ldr	r3, [r4, #0]
 801d2d6:	b1c3      	cbz	r3, 801d30a <rcutils_string_array_fini+0x4a>
 801d2d8:	2500      	movs	r5, #0
 801d2da:	6860      	ldr	r0, [r4, #4]
 801d2dc:	462e      	mov	r6, r5
 801d2de:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801d2e2:	68e3      	ldr	r3, [r4, #12]
 801d2e4:	69a1      	ldr	r1, [r4, #24]
 801d2e6:	4798      	blx	r3
 801d2e8:	e9d4 3000 	ldrd	r3, r0, [r4]
 801d2ec:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801d2f0:	3501      	adds	r5, #1
 801d2f2:	429d      	cmp	r5, r3
 801d2f4:	d3f3      	bcc.n	801d2de <rcutils_string_array_fini+0x1e>
 801d2f6:	68e3      	ldr	r3, [r4, #12]
 801d2f8:	69a1      	ldr	r1, [r4, #24]
 801d2fa:	4798      	blx	r3
 801d2fc:	2300      	movs	r3, #0
 801d2fe:	4618      	mov	r0, r3
 801d300:	e9c4 3300 	strd	r3, r3, [r4]
 801d304:	bd70      	pop	{r4, r5, r6, pc}
 801d306:	200b      	movs	r0, #11
 801d308:	bd70      	pop	{r4, r5, r6, pc}
 801d30a:	6860      	ldr	r0, [r4, #4]
 801d30c:	e7f3      	b.n	801d2f6 <rcutils_string_array_fini+0x36>
 801d30e:	200b      	movs	r0, #11
 801d310:	4770      	bx	lr
 801d312:	bf00      	nop

0801d314 <rcutils_get_zero_initialized_string_map>:
 801d314:	2000      	movs	r0, #0
 801d316:	4b01      	ldr	r3, [pc, #4]	; (801d31c <rcutils_get_zero_initialized_string_map+0x8>)
 801d318:	6018      	str	r0, [r3, #0]
 801d31a:	4770      	bx	lr
 801d31c:	20016ea0 	.word	0x20016ea0

0801d320 <rcutils_string_map_reserve>:
 801d320:	2800      	cmp	r0, #0
 801d322:	d05e      	beq.n	801d3e2 <rcutils_string_map_reserve+0xc2>
 801d324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d328:	460c      	mov	r4, r1
 801d32a:	6801      	ldr	r1, [r0, #0]
 801d32c:	b082      	sub	sp, #8
 801d32e:	4605      	mov	r5, r0
 801d330:	b129      	cbz	r1, 801d33e <rcutils_string_map_reserve+0x1e>
 801d332:	68cb      	ldr	r3, [r1, #12]
 801d334:	42a3      	cmp	r3, r4
 801d336:	d906      	bls.n	801d346 <rcutils_string_map_reserve+0x26>
 801d338:	461c      	mov	r4, r3
 801d33a:	2900      	cmp	r1, #0
 801d33c:	d1f9      	bne.n	801d332 <rcutils_string_map_reserve+0x12>
 801d33e:	201f      	movs	r0, #31
 801d340:	b002      	add	sp, #8
 801d342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d346:	688b      	ldr	r3, [r1, #8]
 801d348:	42a3      	cmp	r3, r4
 801d34a:	d046      	beq.n	801d3da <rcutils_string_map_reserve+0xba>
 801d34c:	6a0e      	ldr	r6, [r1, #32]
 801d34e:	2c00      	cmp	r4, #0
 801d350:	d033      	beq.n	801d3ba <rcutils_string_map_reserve+0x9a>
 801d352:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 801d356:	d242      	bcs.n	801d3de <rcutils_string_map_reserve+0xbe>
 801d358:	00a7      	lsls	r7, r4, #2
 801d35a:	f8d1 8018 	ldr.w	r8, [r1, #24]
 801d35e:	6808      	ldr	r0, [r1, #0]
 801d360:	4632      	mov	r2, r6
 801d362:	4639      	mov	r1, r7
 801d364:	47c0      	blx	r8
 801d366:	2800      	cmp	r0, #0
 801d368:	d039      	beq.n	801d3de <rcutils_string_map_reserve+0xbe>
 801d36a:	682b      	ldr	r3, [r5, #0]
 801d36c:	4632      	mov	r2, r6
 801d36e:	4639      	mov	r1, r7
 801d370:	6018      	str	r0, [r3, #0]
 801d372:	6858      	ldr	r0, [r3, #4]
 801d374:	47c0      	blx	r8
 801d376:	2800      	cmp	r0, #0
 801d378:	d031      	beq.n	801d3de <rcutils_string_map_reserve+0xbe>
 801d37a:	682d      	ldr	r5, [r5, #0]
 801d37c:	68ab      	ldr	r3, [r5, #8]
 801d37e:	6068      	str	r0, [r5, #4]
 801d380:	42a3      	cmp	r3, r4
 801d382:	d225      	bcs.n	801d3d0 <rcutils_string_map_reserve+0xb0>
 801d384:	682a      	ldr	r2, [r5, #0]
 801d386:	eb00 0c07 	add.w	ip, r0, r7
 801d38a:	0099      	lsls	r1, r3, #2
 801d38c:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 801d390:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 801d394:	45e6      	cmp	lr, ip
 801d396:	d203      	bcs.n	801d3a0 <rcutils_string_map_reserve+0x80>
 801d398:	eb02 0c07 	add.w	ip, r2, r7
 801d39c:	4566      	cmp	r6, ip
 801d39e:	d322      	bcc.n	801d3e6 <rcutils_string_map_reserve+0xc6>
 801d3a0:	1ae3      	subs	r3, r4, r3
 801d3a2:	4670      	mov	r0, lr
 801d3a4:	2100      	movs	r1, #0
 801d3a6:	009a      	lsls	r2, r3, #2
 801d3a8:	9201      	str	r2, [sp, #4]
 801d3aa:	f003 f9cf 	bl	802074c <memset>
 801d3ae:	9a01      	ldr	r2, [sp, #4]
 801d3b0:	2100      	movs	r1, #0
 801d3b2:	4630      	mov	r0, r6
 801d3b4:	f003 f9ca 	bl	802074c <memset>
 801d3b8:	e00a      	b.n	801d3d0 <rcutils_string_map_reserve+0xb0>
 801d3ba:	694f      	ldr	r7, [r1, #20]
 801d3bc:	6808      	ldr	r0, [r1, #0]
 801d3be:	4631      	mov	r1, r6
 801d3c0:	47b8      	blx	r7
 801d3c2:	682b      	ldr	r3, [r5, #0]
 801d3c4:	4631      	mov	r1, r6
 801d3c6:	6858      	ldr	r0, [r3, #4]
 801d3c8:	601c      	str	r4, [r3, #0]
 801d3ca:	47b8      	blx	r7
 801d3cc:	682d      	ldr	r5, [r5, #0]
 801d3ce:	606c      	str	r4, [r5, #4]
 801d3d0:	2000      	movs	r0, #0
 801d3d2:	60ac      	str	r4, [r5, #8]
 801d3d4:	b002      	add	sp, #8
 801d3d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d3da:	2000      	movs	r0, #0
 801d3dc:	e7b0      	b.n	801d340 <rcutils_string_map_reserve+0x20>
 801d3de:	200a      	movs	r0, #10
 801d3e0:	e7ae      	b.n	801d340 <rcutils_string_map_reserve+0x20>
 801d3e2:	200b      	movs	r0, #11
 801d3e4:	4770      	bx	lr
 801d3e6:	1f0b      	subs	r3, r1, #4
 801d3e8:	4418      	add	r0, r3
 801d3ea:	4413      	add	r3, r2
 801d3ec:	3a04      	subs	r2, #4
 801d3ee:	4417      	add	r7, r2
 801d3f0:	2200      	movs	r2, #0
 801d3f2:	f843 2f04 	str.w	r2, [r3, #4]!
 801d3f6:	42bb      	cmp	r3, r7
 801d3f8:	f840 2f04 	str.w	r2, [r0, #4]!
 801d3fc:	d1f9      	bne.n	801d3f2 <rcutils_string_map_reserve+0xd2>
 801d3fe:	e7e7      	b.n	801d3d0 <rcutils_string_map_reserve+0xb0>

0801d400 <rcutils_string_map_init>:
 801d400:	b082      	sub	sp, #8
 801d402:	b570      	push	{r4, r5, r6, lr}
 801d404:	ac04      	add	r4, sp, #16
 801d406:	e884 000c 	stmia.w	r4, {r2, r3}
 801d40a:	b380      	cbz	r0, 801d46e <rcutils_string_map_init+0x6e>
 801d40c:	6806      	ldr	r6, [r0, #0]
 801d40e:	4604      	mov	r4, r0
 801d410:	b12e      	cbz	r6, 801d41e <rcutils_string_map_init+0x1e>
 801d412:	251e      	movs	r5, #30
 801d414:	4628      	mov	r0, r5
 801d416:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801d41a:	b002      	add	sp, #8
 801d41c:	4770      	bx	lr
 801d41e:	a804      	add	r0, sp, #16
 801d420:	460d      	mov	r5, r1
 801d422:	f7f7 faff 	bl	8014a24 <rcutils_allocator_is_valid>
 801d426:	b310      	cbz	r0, 801d46e <rcutils_string_map_init+0x6e>
 801d428:	9b04      	ldr	r3, [sp, #16]
 801d42a:	2024      	movs	r0, #36	; 0x24
 801d42c:	9908      	ldr	r1, [sp, #32]
 801d42e:	4798      	blx	r3
 801d430:	6020      	str	r0, [r4, #0]
 801d432:	b310      	cbz	r0, 801d47a <rcutils_string_map_init+0x7a>
 801d434:	f10d 0e10 	add.w	lr, sp, #16
 801d438:	f100 0c10 	add.w	ip, r0, #16
 801d43c:	e9c0 6600 	strd	r6, r6, [r0]
 801d440:	e9c0 6602 	strd	r6, r6, [r0, #8]
 801d444:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801d448:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d44c:	f8de 3000 	ldr.w	r3, [lr]
 801d450:	4629      	mov	r1, r5
 801d452:	4620      	mov	r0, r4
 801d454:	f8cc 3000 	str.w	r3, [ip]
 801d458:	f7ff ff62 	bl	801d320 <rcutils_string_map_reserve>
 801d45c:	4605      	mov	r5, r0
 801d45e:	2800      	cmp	r0, #0
 801d460:	d0d8      	beq.n	801d414 <rcutils_string_map_init+0x14>
 801d462:	9b05      	ldr	r3, [sp, #20]
 801d464:	9908      	ldr	r1, [sp, #32]
 801d466:	6820      	ldr	r0, [r4, #0]
 801d468:	4798      	blx	r3
 801d46a:	6026      	str	r6, [r4, #0]
 801d46c:	e7d2      	b.n	801d414 <rcutils_string_map_init+0x14>
 801d46e:	250b      	movs	r5, #11
 801d470:	4628      	mov	r0, r5
 801d472:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801d476:	b002      	add	sp, #8
 801d478:	4770      	bx	lr
 801d47a:	250a      	movs	r5, #10
 801d47c:	e7ca      	b.n	801d414 <rcutils_string_map_init+0x14>
 801d47e:	bf00      	nop

0801d480 <rcutils_string_map_fini>:
 801d480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d484:	b082      	sub	sp, #8
 801d486:	2800      	cmp	r0, #0
 801d488:	d03a      	beq.n	801d500 <rcutils_string_map_fini+0x80>
 801d48a:	6804      	ldr	r4, [r0, #0]
 801d48c:	4606      	mov	r6, r0
 801d48e:	2c00      	cmp	r4, #0
 801d490:	d032      	beq.n	801d4f8 <rcutils_string_map_fini+0x78>
 801d492:	68a3      	ldr	r3, [r4, #8]
 801d494:	b32b      	cbz	r3, 801d4e2 <rcutils_string_map_fini+0x62>
 801d496:	2500      	movs	r5, #0
 801d498:	6822      	ldr	r2, [r4, #0]
 801d49a:	462f      	mov	r7, r5
 801d49c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801d4a0:	b1e0      	cbz	r0, 801d4dc <rcutils_string_map_fini+0x5c>
 801d4a2:	6a21      	ldr	r1, [r4, #32]
 801d4a4:	f8d4 8014 	ldr.w	r8, [r4, #20]
 801d4a8:	9101      	str	r1, [sp, #4]
 801d4aa:	47c0      	blx	r8
 801d4ac:	9901      	ldr	r1, [sp, #4]
 801d4ae:	e9d4 3200 	ldrd	r3, r2, [r4]
 801d4b2:	f843 7025 	str.w	r7, [r3, r5, lsl #2]
 801d4b6:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801d4ba:	47c0      	blx	r8
 801d4bc:	68e3      	ldr	r3, [r4, #12]
 801d4be:	6862      	ldr	r2, [r4, #4]
 801d4c0:	3b01      	subs	r3, #1
 801d4c2:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 801d4c6:	3501      	adds	r5, #1
 801d4c8:	60e3      	str	r3, [r4, #12]
 801d4ca:	6834      	ldr	r4, [r6, #0]
 801d4cc:	68a3      	ldr	r3, [r4, #8]
 801d4ce:	429d      	cmp	r5, r3
 801d4d0:	d207      	bcs.n	801d4e2 <rcutils_string_map_fini+0x62>
 801d4d2:	6822      	ldr	r2, [r4, #0]
 801d4d4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801d4d8:	2800      	cmp	r0, #0
 801d4da:	d1e2      	bne.n	801d4a2 <rcutils_string_map_fini+0x22>
 801d4dc:	3501      	adds	r5, #1
 801d4de:	429d      	cmp	r5, r3
 801d4e0:	d3dc      	bcc.n	801d49c <rcutils_string_map_fini+0x1c>
 801d4e2:	2100      	movs	r1, #0
 801d4e4:	4630      	mov	r0, r6
 801d4e6:	f7ff ff1b 	bl	801d320 <rcutils_string_map_reserve>
 801d4ea:	4604      	mov	r4, r0
 801d4ec:	b920      	cbnz	r0, 801d4f8 <rcutils_string_map_fini+0x78>
 801d4ee:	6830      	ldr	r0, [r6, #0]
 801d4f0:	6943      	ldr	r3, [r0, #20]
 801d4f2:	6a01      	ldr	r1, [r0, #32]
 801d4f4:	4798      	blx	r3
 801d4f6:	6034      	str	r4, [r6, #0]
 801d4f8:	4620      	mov	r0, r4
 801d4fa:	b002      	add	sp, #8
 801d4fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d500:	240b      	movs	r4, #11
 801d502:	4620      	mov	r0, r4
 801d504:	b002      	add	sp, #8
 801d506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d50a:	bf00      	nop

0801d50c <rcutils_string_map_getn>:
 801d50c:	b378      	cbz	r0, 801d56e <rcutils_string_map_getn+0x62>
 801d50e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d512:	f8d0 b000 	ldr.w	fp, [r0]
 801d516:	f1bb 0f00 	cmp.w	fp, #0
 801d51a:	d01f      	beq.n	801d55c <rcutils_string_map_getn+0x50>
 801d51c:	fab1 f481 	clz	r4, r1
 801d520:	4688      	mov	r8, r1
 801d522:	0964      	lsrs	r4, r4, #5
 801d524:	b1d1      	cbz	r1, 801d55c <rcutils_string_map_getn+0x50>
 801d526:	f8db 7008 	ldr.w	r7, [fp, #8]
 801d52a:	f8db 6000 	ldr.w	r6, [fp]
 801d52e:	b1af      	cbz	r7, 801d55c <rcutils_string_map_getn+0x50>
 801d530:	4691      	mov	r9, r2
 801d532:	3e04      	subs	r6, #4
 801d534:	f856 5f04 	ldr.w	r5, [r6, #4]!
 801d538:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 801d53c:	3401      	adds	r4, #1
 801d53e:	4628      	mov	r0, r5
 801d540:	b155      	cbz	r5, 801d558 <rcutils_string_map_getn+0x4c>
 801d542:	f7e2 fedd 	bl	8000300 <strlen>
 801d546:	4602      	mov	r2, r0
 801d548:	4629      	mov	r1, r5
 801d54a:	4640      	mov	r0, r8
 801d54c:	454a      	cmp	r2, r9
 801d54e:	bf38      	it	cc
 801d550:	464a      	movcc	r2, r9
 801d552:	f003 f910 	bl	8020776 <strncmp>
 801d556:	b120      	cbz	r0, 801d562 <rcutils_string_map_getn+0x56>
 801d558:	42a7      	cmp	r7, r4
 801d55a:	d1eb      	bne.n	801d534 <rcutils_string_map_getn+0x28>
 801d55c:	2000      	movs	r0, #0
 801d55e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d562:	f8db 3004 	ldr.w	r3, [fp, #4]
 801d566:	f853 000a 	ldr.w	r0, [r3, sl]
 801d56a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d56e:	4770      	bx	lr

0801d570 <rmw_get_zero_initialized_context>:
 801d570:	b510      	push	{r4, lr}
 801d572:	4604      	mov	r4, r0
 801d574:	3010      	adds	r0, #16
 801d576:	f7f7 fc73 	bl	8014e60 <rmw_get_zero_initialized_init_options>
 801d57a:	2300      	movs	r3, #0
 801d57c:	4620      	mov	r0, r4
 801d57e:	60a3      	str	r3, [r4, #8]
 801d580:	64a3      	str	r3, [r4, #72]	; 0x48
 801d582:	64e3      	str	r3, [r4, #76]	; 0x4c
 801d584:	ed9f 7b02 	vldr	d7, [pc, #8]	; 801d590 <rmw_get_zero_initialized_context+0x20>
 801d588:	ed84 7b00 	vstr	d7, [r4]
 801d58c:	bd10      	pop	{r4, pc}
 801d58e:	bf00      	nop
	...

0801d598 <rmw_time_equal>:
 801d598:	b4f0      	push	{r4, r5, r6, r7}
 801d59a:	b084      	sub	sp, #16
 801d59c:	ac04      	add	r4, sp, #16
 801d59e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801d5a2:	4603      	mov	r3, r0
 801d5a4:	4925      	ldr	r1, [pc, #148]	; (801d63c <rmw_time_equal+0xa4>)
 801d5a6:	9d01      	ldr	r5, [sp, #4]
 801d5a8:	4610      	mov	r0, r2
 801d5aa:	4299      	cmp	r1, r3
 801d5ac:	f04f 0202 	mov.w	r2, #2
 801d5b0:	9e03      	ldr	r6, [sp, #12]
 801d5b2:	41aa      	sbcs	r2, r5
 801d5b4:	d330      	bcc.n	801d618 <rmw_time_equal+0x80>
 801d5b6:	4c22      	ldr	r4, [pc, #136]	; (801d640 <rmw_time_equal+0xa8>)
 801d5b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d5bc:	fba3 3204 	umull	r3, r2, r3, r4
 801d5c0:	fb04 2205 	mla	r2, r4, r5, r2
 801d5c4:	43dd      	mvns	r5, r3
 801d5c6:	1a8c      	subs	r4, r1, r2
 801d5c8:	4285      	cmp	r5, r0
 801d5ca:	41b4      	sbcs	r4, r6
 801d5cc:	d332      	bcc.n	801d634 <rmw_time_equal+0x9c>
 801d5ce:	eb10 0c03 	adds.w	ip, r0, r3
 801d5d2:	eb42 0106 	adc.w	r1, r2, r6
 801d5d6:	4819      	ldr	r0, [pc, #100]	; (801d63c <rmw_time_equal+0xa4>)
 801d5d8:	2202      	movs	r2, #2
 801d5da:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801d5dc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801d5de:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 801d5e2:	4298      	cmp	r0, r3
 801d5e4:	41b2      	sbcs	r2, r6
 801d5e6:	d31c      	bcc.n	801d622 <rmw_time_equal+0x8a>
 801d5e8:	4c15      	ldr	r4, [pc, #84]	; (801d640 <rmw_time_equal+0xa8>)
 801d5ea:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 801d5ee:	fba3 3204 	umull	r3, r2, r3, r4
 801d5f2:	fb04 2206 	mla	r2, r4, r6, r2
 801d5f6:	43de      	mvns	r6, r3
 801d5f8:	1a84      	subs	r4, r0, r2
 801d5fa:	42ae      	cmp	r6, r5
 801d5fc:	41bc      	sbcs	r4, r7
 801d5fe:	d315      	bcc.n	801d62c <rmw_time_equal+0x94>
 801d600:	195b      	adds	r3, r3, r5
 801d602:	eb42 0207 	adc.w	r2, r2, r7
 801d606:	428a      	cmp	r2, r1
 801d608:	bf08      	it	eq
 801d60a:	4563      	cmpeq	r3, ip
 801d60c:	bf0c      	ite	eq
 801d60e:	2001      	moveq	r0, #1
 801d610:	2000      	movne	r0, #0
 801d612:	b004      	add	sp, #16
 801d614:	bcf0      	pop	{r4, r5, r6, r7}
 801d616:	4770      	bx	lr
 801d618:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 801d61c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d620:	e7d9      	b.n	801d5d6 <rmw_time_equal+0x3e>
 801d622:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d626:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 801d62a:	e7ec      	b.n	801d606 <rmw_time_equal+0x6e>
 801d62c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d630:	4602      	mov	r2, r0
 801d632:	e7e8      	b.n	801d606 <rmw_time_equal+0x6e>
 801d634:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 801d638:	e7cd      	b.n	801d5d6 <rmw_time_equal+0x3e>
 801d63a:	bf00      	nop
 801d63c:	25c17d04 	.word	0x25c17d04
 801d640:	3b9aca00 	.word	0x3b9aca00

0801d644 <rmw_time_total_nsec>:
 801d644:	b470      	push	{r4, r5, r6}
 801d646:	b085      	sub	sp, #20
 801d648:	ac04      	add	r4, sp, #16
 801d64a:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801d64e:	4603      	mov	r3, r0
 801d650:	4913      	ldr	r1, [pc, #76]	; (801d6a0 <rmw_time_total_nsec+0x5c>)
 801d652:	9d01      	ldr	r5, [sp, #4]
 801d654:	4610      	mov	r0, r2
 801d656:	4299      	cmp	r1, r3
 801d658:	f04f 0202 	mov.w	r2, #2
 801d65c:	9e03      	ldr	r6, [sp, #12]
 801d65e:	41aa      	sbcs	r2, r5
 801d660:	d311      	bcc.n	801d686 <rmw_time_total_nsec+0x42>
 801d662:	4c10      	ldr	r4, [pc, #64]	; (801d6a4 <rmw_time_total_nsec+0x60>)
 801d664:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d668:	fba3 3204 	umull	r3, r2, r3, r4
 801d66c:	fb04 2205 	mla	r2, r4, r5, r2
 801d670:	43dd      	mvns	r5, r3
 801d672:	1a8c      	subs	r4, r1, r2
 801d674:	4285      	cmp	r5, r0
 801d676:	41b4      	sbcs	r4, r6
 801d678:	d30c      	bcc.n	801d694 <rmw_time_total_nsec+0x50>
 801d67a:	1818      	adds	r0, r3, r0
 801d67c:	eb42 0106 	adc.w	r1, r2, r6
 801d680:	b005      	add	sp, #20
 801d682:	bc70      	pop	{r4, r5, r6}
 801d684:	4770      	bx	lr
 801d686:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d68a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d68e:	b005      	add	sp, #20
 801d690:	bc70      	pop	{r4, r5, r6}
 801d692:	4770      	bx	lr
 801d694:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d698:	b005      	add	sp, #20
 801d69a:	bc70      	pop	{r4, r5, r6}
 801d69c:	4770      	bx	lr
 801d69e:	bf00      	nop
 801d6a0:	25c17d04 	.word	0x25c17d04
 801d6a4:	3b9aca00 	.word	0x3b9aca00

0801d6a8 <rmw_validate_full_topic_name>:
 801d6a8:	2800      	cmp	r0, #0
 801d6aa:	d05d      	beq.n	801d768 <rmw_validate_full_topic_name+0xc0>
 801d6ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d6b0:	460d      	mov	r5, r1
 801d6b2:	2900      	cmp	r1, #0
 801d6b4:	d05a      	beq.n	801d76c <rmw_validate_full_topic_name+0xc4>
 801d6b6:	4604      	mov	r4, r0
 801d6b8:	4616      	mov	r6, r2
 801d6ba:	f7e2 fe21 	bl	8000300 <strlen>
 801d6be:	b150      	cbz	r0, 801d6d6 <rmw_validate_full_topic_name+0x2e>
 801d6c0:	7823      	ldrb	r3, [r4, #0]
 801d6c2:	2b2f      	cmp	r3, #47	; 0x2f
 801d6c4:	d00e      	beq.n	801d6e4 <rmw_validate_full_topic_name+0x3c>
 801d6c6:	2302      	movs	r3, #2
 801d6c8:	602b      	str	r3, [r5, #0]
 801d6ca:	b146      	cbz	r6, 801d6de <rmw_validate_full_topic_name+0x36>
 801d6cc:	2300      	movs	r3, #0
 801d6ce:	4618      	mov	r0, r3
 801d6d0:	6033      	str	r3, [r6, #0]
 801d6d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d6d6:	2301      	movs	r3, #1
 801d6d8:	602b      	str	r3, [r5, #0]
 801d6da:	2e00      	cmp	r6, #0
 801d6dc:	d1f6      	bne.n	801d6cc <rmw_validate_full_topic_name+0x24>
 801d6de:	2000      	movs	r0, #0
 801d6e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d6e4:	1e43      	subs	r3, r0, #1
 801d6e6:	5ce2      	ldrb	r2, [r4, r3]
 801d6e8:	2a2f      	cmp	r2, #47	; 0x2f
 801d6ea:	d041      	beq.n	801d770 <rmw_validate_full_topic_name+0xc8>
 801d6ec:	1e62      	subs	r2, r4, #1
 801d6ee:	f1c4 0e01 	rsb	lr, r4, #1
 801d6f2:	eb02 0800 	add.w	r8, r2, r0
 801d6f6:	eb0e 0702 	add.w	r7, lr, r2
 801d6fa:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 801d6fe:	f023 0120 	bic.w	r1, r3, #32
 801d702:	f1a3 0c2f 	sub.w	ip, r3, #47	; 0x2f
 801d706:	3941      	subs	r1, #65	; 0x41
 801d708:	2919      	cmp	r1, #25
 801d70a:	d90f      	bls.n	801d72c <rmw_validate_full_topic_name+0x84>
 801d70c:	f1bc 0f0a 	cmp.w	ip, #10
 801d710:	d90c      	bls.n	801d72c <rmw_validate_full_topic_name+0x84>
 801d712:	f1a3 035f 	sub.w	r3, r3, #95	; 0x5f
 801d716:	fab3 f383 	clz	r3, r3
 801d71a:	095b      	lsrs	r3, r3, #5
 801d71c:	b933      	cbnz	r3, 801d72c <rmw_validate_full_topic_name+0x84>
 801d71e:	2204      	movs	r2, #4
 801d720:	602a      	str	r2, [r5, #0]
 801d722:	2e00      	cmp	r6, #0
 801d724:	d0db      	beq.n	801d6de <rmw_validate_full_topic_name+0x36>
 801d726:	4618      	mov	r0, r3
 801d728:	6037      	str	r7, [r6, #0]
 801d72a:	e7d2      	b.n	801d6d2 <rmw_validate_full_topic_name+0x2a>
 801d72c:	4542      	cmp	r2, r8
 801d72e:	d1e2      	bne.n	801d6f6 <rmw_validate_full_topic_name+0x4e>
 801d730:	2301      	movs	r3, #1
 801d732:	4f1a      	ldr	r7, [pc, #104]	; (801d79c <rmw_validate_full_topic_name+0xf4>)
 801d734:	e004      	b.n	801d740 <rmw_validate_full_topic_name+0x98>
 801d736:	4298      	cmp	r0, r3
 801d738:	f104 0401 	add.w	r4, r4, #1
 801d73c:	4613      	mov	r3, r2
 801d73e:	d91c      	bls.n	801d77a <rmw_validate_full_topic_name+0xd2>
 801d740:	4298      	cmp	r0, r3
 801d742:	f103 0201 	add.w	r2, r3, #1
 801d746:	d0f6      	beq.n	801d736 <rmw_validate_full_topic_name+0x8e>
 801d748:	7821      	ldrb	r1, [r4, #0]
 801d74a:	292f      	cmp	r1, #47	; 0x2f
 801d74c:	d1f3      	bne.n	801d736 <rmw_validate_full_topic_name+0x8e>
 801d74e:	7861      	ldrb	r1, [r4, #1]
 801d750:	292f      	cmp	r1, #47	; 0x2f
 801d752:	d01e      	beq.n	801d792 <rmw_validate_full_topic_name+0xea>
 801d754:	5dc9      	ldrb	r1, [r1, r7]
 801d756:	0749      	lsls	r1, r1, #29
 801d758:	d5ed      	bpl.n	801d736 <rmw_validate_full_topic_name+0x8e>
 801d75a:	2206      	movs	r2, #6
 801d75c:	602a      	str	r2, [r5, #0]
 801d75e:	2e00      	cmp	r6, #0
 801d760:	d0bd      	beq.n	801d6de <rmw_validate_full_topic_name+0x36>
 801d762:	2000      	movs	r0, #0
 801d764:	6033      	str	r3, [r6, #0]
 801d766:	e7b4      	b.n	801d6d2 <rmw_validate_full_topic_name+0x2a>
 801d768:	200b      	movs	r0, #11
 801d76a:	4770      	bx	lr
 801d76c:	200b      	movs	r0, #11
 801d76e:	e7b0      	b.n	801d6d2 <rmw_validate_full_topic_name+0x2a>
 801d770:	2203      	movs	r2, #3
 801d772:	602a      	str	r2, [r5, #0]
 801d774:	2e00      	cmp	r6, #0
 801d776:	d1f4      	bne.n	801d762 <rmw_validate_full_topic_name+0xba>
 801d778:	e7b1      	b.n	801d6de <rmw_validate_full_topic_name+0x36>
 801d77a:	28f7      	cmp	r0, #247	; 0xf7
 801d77c:	d803      	bhi.n	801d786 <rmw_validate_full_topic_name+0xde>
 801d77e:	2300      	movs	r3, #0
 801d780:	4618      	mov	r0, r3
 801d782:	602b      	str	r3, [r5, #0]
 801d784:	e7a5      	b.n	801d6d2 <rmw_validate_full_topic_name+0x2a>
 801d786:	2307      	movs	r3, #7
 801d788:	602b      	str	r3, [r5, #0]
 801d78a:	2e00      	cmp	r6, #0
 801d78c:	d0a7      	beq.n	801d6de <rmw_validate_full_topic_name+0x36>
 801d78e:	23f6      	movs	r3, #246	; 0xf6
 801d790:	e7e7      	b.n	801d762 <rmw_validate_full_topic_name+0xba>
 801d792:	2205      	movs	r2, #5
 801d794:	602a      	str	r2, [r5, #0]
 801d796:	2e00      	cmp	r6, #0
 801d798:	d1e3      	bne.n	801d762 <rmw_validate_full_topic_name+0xba>
 801d79a:	e7a0      	b.n	801d6de <rmw_validate_full_topic_name+0x36>
 801d79c:	080254d4 	.word	0x080254d4

0801d7a0 <on_status>:
 801d7a0:	b082      	sub	sp, #8
 801d7a2:	b002      	add	sp, #8
 801d7a4:	4770      	bx	lr
 801d7a6:	bf00      	nop

0801d7a8 <on_topic>:
 801d7a8:	4a23      	ldr	r2, [pc, #140]	; (801d838 <on_topic+0x90>)
 801d7aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d7ae:	6812      	ldr	r2, [r2, #0]
 801d7b0:	b094      	sub	sp, #80	; 0x50
 801d7b2:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801d7b4:	f8bd 506c 	ldrh.w	r5, [sp, #108]	; 0x6c
 801d7b8:	9113      	str	r1, [sp, #76]	; 0x4c
 801d7ba:	9312      	str	r3, [sp, #72]	; 0x48
 801d7bc:	b3c2      	cbz	r2, 801d830 <on_topic+0x88>
 801d7be:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 801d7c2:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 801d7c6:	e001      	b.n	801d7cc <on_topic+0x24>
 801d7c8:	6852      	ldr	r2, [r2, #4]
 801d7ca:	b38a      	cbz	r2, 801d830 <on_topic+0x88>
 801d7cc:	6894      	ldr	r4, [r2, #8]
 801d7ce:	8aa3      	ldrh	r3, [r4, #20]
 801d7d0:	428b      	cmp	r3, r1
 801d7d2:	d1f9      	bne.n	801d7c8 <on_topic+0x20>
 801d7d4:	7da3      	ldrb	r3, [r4, #22]
 801d7d6:	4283      	cmp	r3, r0
 801d7d8:	d1f6      	bne.n	801d7c8 <on_topic+0x20>
 801d7da:	2248      	movs	r2, #72	; 0x48
 801d7dc:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801d7e0:	4668      	mov	r0, sp
 801d7e2:	f003 f880 	bl	80208e6 <memcpy>
 801d7e6:	f104 0328 	add.w	r3, r4, #40	; 0x28
 801d7ea:	4620      	mov	r0, r4
 801d7ec:	cb0c      	ldmia	r3, {r2, r3}
 801d7ee:	f7f8 ffdb 	bl	80167a8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801d7f2:	4607      	mov	r7, r0
 801d7f4:	b1e0      	cbz	r0, 801d830 <on_topic+0x88>
 801d7f6:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801d7fa:	462a      	mov	r2, r5
 801d7fc:	4630      	mov	r0, r6
 801d7fe:	f108 0110 	add.w	r1, r8, #16
 801d802:	f7f9 fc91 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801d806:	b930      	cbnz	r0, 801d816 <on_topic+0x6e>
 801d808:	4639      	mov	r1, r7
 801d80a:	480c      	ldr	r0, [pc, #48]	; (801d83c <on_topic+0x94>)
 801d80c:	b014      	add	sp, #80	; 0x50
 801d80e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d812:	f000 b8bd 	b.w	801d990 <put_memory>
 801d816:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 801d81a:	f8c8 5810 	str.w	r5, [r8, #2064]	; 0x810
 801d81e:	f000 fb33 	bl	801de88 <rmw_uros_epoch_nanos>
 801d822:	f508 6202 	add.w	r2, r8, #2080	; 0x820
 801d826:	2305      	movs	r3, #5
 801d828:	e942 0102 	strd	r0, r1, [r2, #-8]
 801d82c:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 801d830:	b014      	add	sp, #80	; 0x50
 801d832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d836:	bf00      	nop
 801d838:	20016e3c 	.word	0x20016e3c
 801d83c:	20016e2c 	.word	0x20016e2c

0801d840 <on_request>:
 801d840:	4824      	ldr	r0, [pc, #144]	; (801d8d4 <on_request+0x94>)
 801d842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d846:	6800      	ldr	r0, [r0, #0]
 801d848:	b094      	sub	sp, #80	; 0x50
 801d84a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801d84c:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 801d850:	9113      	str	r1, [sp, #76]	; 0x4c
 801d852:	2800      	cmp	r0, #0
 801d854:	d03b      	beq.n	801d8ce <on_request+0x8e>
 801d856:	461d      	mov	r5, r3
 801d858:	e001      	b.n	801d85e <on_request+0x1e>
 801d85a:	6840      	ldr	r0, [r0, #4]
 801d85c:	b3b8      	cbz	r0, 801d8ce <on_request+0x8e>
 801d85e:	6884      	ldr	r4, [r0, #8]
 801d860:	8b21      	ldrh	r1, [r4, #24]
 801d862:	4291      	cmp	r1, r2
 801d864:	d1f9      	bne.n	801d85a <on_request+0x1a>
 801d866:	2248      	movs	r2, #72	; 0x48
 801d868:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801d86c:	4668      	mov	r0, sp
 801d86e:	f003 f83a 	bl	80208e6 <memcpy>
 801d872:	f104 0320 	add.w	r3, r4, #32
 801d876:	4620      	mov	r0, r4
 801d878:	cb0c      	ldmia	r3, {r2, r3}
 801d87a:	f7f8 ff95 	bl	80167a8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801d87e:	4680      	mov	r8, r0
 801d880:	b328      	cbz	r0, 801d8ce <on_request+0x8e>
 801d882:	4630      	mov	r0, r6
 801d884:	f8d8 6008 	ldr.w	r6, [r8, #8]
 801d888:	463a      	mov	r2, r7
 801d88a:	f106 0110 	add.w	r1, r6, #16
 801d88e:	f7f9 fc4b 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801d892:	b930      	cbnz	r0, 801d8a2 <on_request+0x62>
 801d894:	4641      	mov	r1, r8
 801d896:	4810      	ldr	r0, [pc, #64]	; (801d8d8 <on_request+0x98>)
 801d898:	b014      	add	sp, #80	; 0x50
 801d89a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d89e:	f000 b877 	b.w	801d990 <put_memory>
 801d8a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801d8a4:	f606 0c28 	addw	ip, r6, #2088	; 0x828
 801d8a8:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 801d8ac:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 801d8b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d8b4:	e895 0003 	ldmia.w	r5, {r0, r1}
 801d8b8:	e88c 0003 	stmia.w	ip, {r0, r1}
 801d8bc:	f000 fae4 	bl	801de88 <rmw_uros_epoch_nanos>
 801d8c0:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 801d8c4:	2303      	movs	r3, #3
 801d8c6:	e942 0102 	strd	r0, r1, [r2, #-8]
 801d8ca:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 801d8ce:	b014      	add	sp, #80	; 0x50
 801d8d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d8d4:	20016e0c 	.word	0x20016e0c
 801d8d8:	20016e2c 	.word	0x20016e2c

0801d8dc <on_reply>:
 801d8dc:	4822      	ldr	r0, [pc, #136]	; (801d968 <on_reply+0x8c>)
 801d8de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d8e2:	6800      	ldr	r0, [r0, #0]
 801d8e4:	b094      	sub	sp, #80	; 0x50
 801d8e6:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801d8e8:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 801d8ec:	9113      	str	r1, [sp, #76]	; 0x4c
 801d8ee:	b3b8      	cbz	r0, 801d960 <on_reply+0x84>
 801d8f0:	461d      	mov	r5, r3
 801d8f2:	e001      	b.n	801d8f8 <on_reply+0x1c>
 801d8f4:	6840      	ldr	r0, [r0, #4]
 801d8f6:	b398      	cbz	r0, 801d960 <on_reply+0x84>
 801d8f8:	6884      	ldr	r4, [r0, #8]
 801d8fa:	8b21      	ldrh	r1, [r4, #24]
 801d8fc:	4291      	cmp	r1, r2
 801d8fe:	d1f9      	bne.n	801d8f4 <on_reply+0x18>
 801d900:	2248      	movs	r2, #72	; 0x48
 801d902:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801d906:	4668      	mov	r0, sp
 801d908:	f002 ffed 	bl	80208e6 <memcpy>
 801d90c:	f104 0320 	add.w	r3, r4, #32
 801d910:	4620      	mov	r0, r4
 801d912:	cb0c      	ldmia	r3, {r2, r3}
 801d914:	f7f8 ff48 	bl	80167a8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801d918:	4680      	mov	r8, r0
 801d91a:	b308      	cbz	r0, 801d960 <on_reply+0x84>
 801d91c:	4630      	mov	r0, r6
 801d91e:	f8d8 6008 	ldr.w	r6, [r8, #8]
 801d922:	463a      	mov	r2, r7
 801d924:	f106 0110 	add.w	r1, r6, #16
 801d928:	f7f9 fbfe 	bl	8017128 <ucdr_deserialize_array_uint8_t>
 801d92c:	b930      	cbnz	r0, 801d93c <on_reply+0x60>
 801d92e:	4641      	mov	r1, r8
 801d930:	480e      	ldr	r0, [pc, #56]	; (801d96c <on_reply+0x90>)
 801d932:	b014      	add	sp, #80	; 0x50
 801d934:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d938:	f000 b82a 	b.w	801d990 <put_memory>
 801d93c:	2200      	movs	r2, #0
 801d93e:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 801d942:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 801d946:	f8c6 282c 	str.w	r2, [r6, #2092]	; 0x82c
 801d94a:	f8c6 5828 	str.w	r5, [r6, #2088]	; 0x828
 801d94e:	f000 fa9b 	bl	801de88 <rmw_uros_epoch_nanos>
 801d952:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 801d956:	2304      	movs	r3, #4
 801d958:	e942 0102 	strd	r0, r1, [r2, #-8]
 801d95c:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 801d960:	b014      	add	sp, #80	; 0x50
 801d962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d966:	bf00      	nop
 801d968:	2001251c 	.word	0x2001251c
 801d96c:	20016e2c 	.word	0x20016e2c

0801d970 <get_memory>:
 801d970:	4603      	mov	r3, r0
 801d972:	6840      	ldr	r0, [r0, #4]
 801d974:	b158      	cbz	r0, 801d98e <get_memory+0x1e>
 801d976:	6842      	ldr	r2, [r0, #4]
 801d978:	605a      	str	r2, [r3, #4]
 801d97a:	b10a      	cbz	r2, 801d980 <get_memory+0x10>
 801d97c:	2100      	movs	r1, #0
 801d97e:	6011      	str	r1, [r2, #0]
 801d980:	681a      	ldr	r2, [r3, #0]
 801d982:	6042      	str	r2, [r0, #4]
 801d984:	b102      	cbz	r2, 801d988 <get_memory+0x18>
 801d986:	6010      	str	r0, [r2, #0]
 801d988:	2200      	movs	r2, #0
 801d98a:	6002      	str	r2, [r0, #0]
 801d98c:	6018      	str	r0, [r3, #0]
 801d98e:	4770      	bx	lr

0801d990 <put_memory>:
 801d990:	680b      	ldr	r3, [r1, #0]
 801d992:	b10b      	cbz	r3, 801d998 <put_memory+0x8>
 801d994:	684a      	ldr	r2, [r1, #4]
 801d996:	605a      	str	r2, [r3, #4]
 801d998:	684a      	ldr	r2, [r1, #4]
 801d99a:	b102      	cbz	r2, 801d99e <put_memory+0xe>
 801d99c:	6013      	str	r3, [r2, #0]
 801d99e:	6803      	ldr	r3, [r0, #0]
 801d9a0:	428b      	cmp	r3, r1
 801d9a2:	6843      	ldr	r3, [r0, #4]
 801d9a4:	bf08      	it	eq
 801d9a6:	6002      	streq	r2, [r0, #0]
 801d9a8:	604b      	str	r3, [r1, #4]
 801d9aa:	b103      	cbz	r3, 801d9ae <put_memory+0x1e>
 801d9ac:	6019      	str	r1, [r3, #0]
 801d9ae:	2300      	movs	r3, #0
 801d9b0:	600b      	str	r3, [r1, #0]
 801d9b2:	6041      	str	r1, [r0, #4]
 801d9b4:	4770      	bx	lr
 801d9b6:	bf00      	nop

0801d9b8 <rmw_destroy_client>:
 801d9b8:	b570      	push	{r4, r5, r6, lr}
 801d9ba:	b128      	cbz	r0, 801d9c8 <rmw_destroy_client+0x10>
 801d9bc:	4604      	mov	r4, r0
 801d9be:	6800      	ldr	r0, [r0, #0]
 801d9c0:	460d      	mov	r5, r1
 801d9c2:	f7f9 f905 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 801d9c6:	b910      	cbnz	r0, 801d9ce <rmw_destroy_client+0x16>
 801d9c8:	2401      	movs	r4, #1
 801d9ca:	4620      	mov	r0, r4
 801d9cc:	bd70      	pop	{r4, r5, r6, pc}
 801d9ce:	6863      	ldr	r3, [r4, #4]
 801d9d0:	2b00      	cmp	r3, #0
 801d9d2:	d0f9      	beq.n	801d9c8 <rmw_destroy_client+0x10>
 801d9d4:	2d00      	cmp	r5, #0
 801d9d6:	d0f7      	beq.n	801d9c8 <rmw_destroy_client+0x10>
 801d9d8:	6828      	ldr	r0, [r5, #0]
 801d9da:	f7f9 f8f9 	bl	8016bd0 <is_uxrce_rmw_identifier_valid>
 801d9de:	2800      	cmp	r0, #0
 801d9e0:	d0f2      	beq.n	801d9c8 <rmw_destroy_client+0x10>
 801d9e2:	686e      	ldr	r6, [r5, #4]
 801d9e4:	2e00      	cmp	r6, #0
 801d9e6:	d0ef      	beq.n	801d9c8 <rmw_destroy_client+0x10>
 801d9e8:	6864      	ldr	r4, [r4, #4]
 801d9ea:	6932      	ldr	r2, [r6, #16]
 801d9ec:	6920      	ldr	r0, [r4, #16]
 801d9ee:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801d9f2:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801d9f6:	6819      	ldr	r1, [r3, #0]
 801d9f8:	f7f9 ff62 	bl	80178c0 <uxr_buffer_cancel_data>
 801d9fc:	4602      	mov	r2, r0
 801d9fe:	6920      	ldr	r0, [r4, #16]
 801da00:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801da04:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801da08:	f7f8 ffd0 	bl	80169ac <run_xrce_session>
 801da0c:	6920      	ldr	r0, [r4, #16]
 801da0e:	6932      	ldr	r2, [r6, #16]
 801da10:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801da14:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801da18:	6819      	ldr	r1, [r3, #0]
 801da1a:	f7f9 fbed 	bl	80171f8 <uxr_buffer_delete_entity>
 801da1e:	4602      	mov	r2, r0
 801da20:	6920      	ldr	r0, [r4, #16]
 801da22:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801da26:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801da2a:	f7f8 ffbf 	bl	80169ac <run_xrce_session>
 801da2e:	4603      	mov	r3, r0
 801da30:	4628      	mov	r0, r5
 801da32:	2b00      	cmp	r3, #0
 801da34:	bf14      	ite	ne
 801da36:	2400      	movne	r4, #0
 801da38:	2402      	moveq	r4, #2
 801da3a:	f7f8 fe93 	bl	8016764 <rmw_uxrce_fini_client_memory>
 801da3e:	e7c4      	b.n	801d9ca <rmw_destroy_client+0x12>

0801da40 <rmw_get_implementation_identifier>:
 801da40:	4b01      	ldr	r3, [pc, #4]	; (801da48 <rmw_get_implementation_identifier+0x8>)
 801da42:	6818      	ldr	r0, [r3, #0]
 801da44:	4770      	bx	lr
 801da46:	bf00      	nop
 801da48:	0802542c 	.word	0x0802542c

0801da4c <rmw_create_guard_condition>:
 801da4c:	b538      	push	{r3, r4, r5, lr}
 801da4e:	4605      	mov	r5, r0
 801da50:	4808      	ldr	r0, [pc, #32]	; (801da74 <rmw_create_guard_condition+0x28>)
 801da52:	f7ff ff8d 	bl	801d970 <get_memory>
 801da56:	4603      	mov	r3, r0
 801da58:	b148      	cbz	r0, 801da6e <rmw_create_guard_condition+0x22>
 801da5a:	6884      	ldr	r4, [r0, #8]
 801da5c:	2300      	movs	r3, #0
 801da5e:	61e5      	str	r5, [r4, #28]
 801da60:	7423      	strb	r3, [r4, #16]
 801da62:	f7ff ffed 	bl	801da40 <rmw_get_implementation_identifier>
 801da66:	f104 0314 	add.w	r3, r4, #20
 801da6a:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801da6e:	4618      	mov	r0, r3
 801da70:	bd38      	pop	{r3, r4, r5, pc}
 801da72:	bf00      	nop
 801da74:	20016dcc 	.word	0x20016dcc

0801da78 <rmw_destroy_guard_condition>:
 801da78:	b508      	push	{r3, lr}
 801da7a:	4b08      	ldr	r3, [pc, #32]	; (801da9c <rmw_destroy_guard_condition+0x24>)
 801da7c:	6819      	ldr	r1, [r3, #0]
 801da7e:	b911      	cbnz	r1, 801da86 <rmw_destroy_guard_condition+0xe>
 801da80:	e00a      	b.n	801da98 <rmw_destroy_guard_condition+0x20>
 801da82:	6849      	ldr	r1, [r1, #4]
 801da84:	b141      	cbz	r1, 801da98 <rmw_destroy_guard_condition+0x20>
 801da86:	688b      	ldr	r3, [r1, #8]
 801da88:	3314      	adds	r3, #20
 801da8a:	4298      	cmp	r0, r3
 801da8c:	d1f9      	bne.n	801da82 <rmw_destroy_guard_condition+0xa>
 801da8e:	4803      	ldr	r0, [pc, #12]	; (801da9c <rmw_destroy_guard_condition+0x24>)
 801da90:	f7ff ff7e 	bl	801d990 <put_memory>
 801da94:	2000      	movs	r0, #0
 801da96:	bd08      	pop	{r3, pc}
 801da98:	2001      	movs	r0, #1
 801da9a:	bd08      	pop	{r3, pc}
 801da9c:	20016dcc 	.word	0x20016dcc

0801daa0 <create_topic>:
 801daa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801daa4:	4605      	mov	r5, r0
 801daa6:	b084      	sub	sp, #16
 801daa8:	4822      	ldr	r0, [pc, #136]	; (801db34 <create_topic+0x94>)
 801daaa:	460f      	mov	r7, r1
 801daac:	4616      	mov	r6, r2
 801daae:	f7ff ff5f 	bl	801d970 <get_memory>
 801dab2:	4604      	mov	r4, r0
 801dab4:	2800      	cmp	r0, #0
 801dab6:	d039      	beq.n	801db2c <create_topic+0x8c>
 801dab8:	692b      	ldr	r3, [r5, #16]
 801daba:	2102      	movs	r1, #2
 801dabc:	6884      	ldr	r4, [r0, #8]
 801dabe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801dac2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 801db3c <create_topic+0x9c>
 801dac6:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	; 0x596
 801daca:	1c42      	adds	r2, r0, #1
 801dacc:	e9c4 6505 	strd	r6, r5, [r4, #20]
 801dad0:	f8a3 2596 	strh.w	r2, [r3, #1430]	; 0x596
 801dad4:	f7f9 fe8a 	bl	80177ec <uxr_object_id>
 801dad8:	223c      	movs	r2, #60	; 0x3c
 801dada:	6120      	str	r0, [r4, #16]
 801dadc:	4641      	mov	r1, r8
 801dade:	4638      	mov	r0, r7
 801dae0:	f7f9 f85e 	bl	8016ba0 <generate_topic_name>
 801dae4:	b1f0      	cbz	r0, 801db24 <create_topic+0x84>
 801dae6:	4f14      	ldr	r7, [pc, #80]	; (801db38 <create_topic+0x98>)
 801dae8:	4630      	mov	r0, r6
 801daea:	2264      	movs	r2, #100	; 0x64
 801daec:	4639      	mov	r1, r7
 801daee:	f7f9 f829 	bl	8016b44 <generate_type_name>
 801daf2:	b1b8      	cbz	r0, 801db24 <create_topic+0x84>
 801daf4:	6928      	ldr	r0, [r5, #16]
 801daf6:	2106      	movs	r1, #6
 801daf8:	696b      	ldr	r3, [r5, #20]
 801dafa:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 801dafe:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801db02:	f8cd 8000 	str.w	r8, [sp]
 801db06:	e9cd 7101 	strd	r7, r1, [sp, #4]
 801db0a:	6811      	ldr	r1, [r2, #0]
 801db0c:	6922      	ldr	r2, [r4, #16]
 801db0e:	f7f9 fbf1 	bl	80172f4 <uxr_buffer_create_topic_bin>
 801db12:	4602      	mov	r2, r0
 801db14:	6928      	ldr	r0, [r5, #16]
 801db16:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801db1a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801db1e:	f7f8 ff45 	bl	80169ac <run_xrce_session>
 801db22:	b918      	cbnz	r0, 801db2c <create_topic+0x8c>
 801db24:	4620      	mov	r0, r4
 801db26:	2400      	movs	r4, #0
 801db28:	f7f8 fe32 	bl	8016790 <rmw_uxrce_fini_topic_memory>
 801db2c:	4620      	mov	r0, r4
 801db2e:	b004      	add	sp, #16
 801db30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801db34:	20016e4c 	.word	0x20016e4c
 801db38:	20016ee0 	.word	0x20016ee0
 801db3c:	20016ea4 	.word	0x20016ea4

0801db40 <destroy_topic>:
 801db40:	b538      	push	{r3, r4, r5, lr}
 801db42:	6985      	ldr	r5, [r0, #24]
 801db44:	b1dd      	cbz	r5, 801db7e <destroy_topic+0x3e>
 801db46:	4604      	mov	r4, r0
 801db48:	6928      	ldr	r0, [r5, #16]
 801db4a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801db4e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801db52:	6922      	ldr	r2, [r4, #16]
 801db54:	6819      	ldr	r1, [r3, #0]
 801db56:	f7f9 fb4f 	bl	80171f8 <uxr_buffer_delete_entity>
 801db5a:	4602      	mov	r2, r0
 801db5c:	6928      	ldr	r0, [r5, #16]
 801db5e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801db62:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801db66:	f7f8 ff21 	bl	80169ac <run_xrce_session>
 801db6a:	4603      	mov	r3, r0
 801db6c:	4620      	mov	r0, r4
 801db6e:	2b00      	cmp	r3, #0
 801db70:	bf14      	ite	ne
 801db72:	2400      	movne	r4, #0
 801db74:	2402      	moveq	r4, #2
 801db76:	f7f8 fe0b 	bl	8016790 <rmw_uxrce_fini_topic_memory>
 801db7a:	4620      	mov	r0, r4
 801db7c:	bd38      	pop	{r3, r4, r5, pc}
 801db7e:	2401      	movs	r4, #1
 801db80:	4620      	mov	r0, r4
 801db82:	bd38      	pop	{r3, r4, r5, pc}

0801db84 <rmw_wait>:
 801db84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801db88:	4698      	mov	r8, r3
 801db8a:	ea40 0301 	orr.w	r3, r0, r1
 801db8e:	b089      	sub	sp, #36	; 0x24
 801db90:	ea48 0303 	orr.w	r3, r8, r3
 801db94:	9c12      	ldr	r4, [sp, #72]	; 0x48
 801db96:	4313      	orrs	r3, r2
 801db98:	f000 8106 	beq.w	801dda8 <rmw_wait+0x224>
 801db9c:	4605      	mov	r5, r0
 801db9e:	460e      	mov	r6, r1
 801dba0:	4691      	mov	r9, r2
 801dba2:	b16c      	cbz	r4, 801dbc0 <rmw_wait+0x3c>
 801dba4:	4ba6      	ldr	r3, [pc, #664]	; (801de40 <rmw_wait+0x2bc>)
 801dba6:	af04      	add	r7, sp, #16
 801dba8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801dbaa:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 801dbae:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801dbb2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801dbb6:	f7ff fcef 	bl	801d598 <rmw_time_equal>
 801dbba:	2800      	cmp	r0, #0
 801dbbc:	f000 810b 	beq.w	801ddd6 <rmw_wait+0x252>
 801dbc0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801dbc4:	f7f8 fe74 	bl	80168b0 <rmw_uxrce_clean_expired_static_input_buffer>
 801dbc8:	4b9e      	ldr	r3, [pc, #632]	; (801de44 <rmw_wait+0x2c0>)
 801dbca:	681c      	ldr	r4, [r3, #0]
 801dbcc:	b14c      	cbz	r4, 801dbe2 <rmw_wait+0x5e>
 801dbce:	4623      	mov	r3, r4
 801dbd0:	2100      	movs	r1, #0
 801dbd2:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801dbd6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801dbda:	f882 15a4 	strb.w	r1, [r2, #1444]	; 0x5a4
 801dbde:	2b00      	cmp	r3, #0
 801dbe0:	d1f7      	bne.n	801dbd2 <rmw_wait+0x4e>
 801dbe2:	f1b9 0f00 	cmp.w	r9, #0
 801dbe6:	d011      	beq.n	801dc0c <rmw_wait+0x88>
 801dbe8:	f8d9 1000 	ldr.w	r1, [r9]
 801dbec:	b171      	cbz	r1, 801dc0c <rmw_wait+0x88>
 801dbee:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801dbf2:	2300      	movs	r3, #0
 801dbf4:	2001      	movs	r0, #1
 801dbf6:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801dbfa:	3301      	adds	r3, #1
 801dbfc:	6f92      	ldr	r2, [r2, #120]	; 0x78
 801dbfe:	4299      	cmp	r1, r3
 801dc00:	6912      	ldr	r2, [r2, #16]
 801dc02:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801dc06:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801dc0a:	d1f4      	bne.n	801dbf6 <rmw_wait+0x72>
 801dc0c:	f1b8 0f00 	cmp.w	r8, #0
 801dc10:	d011      	beq.n	801dc36 <rmw_wait+0xb2>
 801dc12:	f8d8 1000 	ldr.w	r1, [r8]
 801dc16:	b171      	cbz	r1, 801dc36 <rmw_wait+0xb2>
 801dc18:	f8d8 c004 	ldr.w	ip, [r8, #4]
 801dc1c:	2300      	movs	r3, #0
 801dc1e:	2001      	movs	r0, #1
 801dc20:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801dc24:	3301      	adds	r3, #1
 801dc26:	6f92      	ldr	r2, [r2, #120]	; 0x78
 801dc28:	4299      	cmp	r1, r3
 801dc2a:	6912      	ldr	r2, [r2, #16]
 801dc2c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801dc30:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801dc34:	d1f4      	bne.n	801dc20 <rmw_wait+0x9c>
 801dc36:	b185      	cbz	r5, 801dc5a <rmw_wait+0xd6>
 801dc38:	6829      	ldr	r1, [r5, #0]
 801dc3a:	b171      	cbz	r1, 801dc5a <rmw_wait+0xd6>
 801dc3c:	f8d5 c004 	ldr.w	ip, [r5, #4]
 801dc40:	2300      	movs	r3, #0
 801dc42:	2001      	movs	r0, #1
 801dc44:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801dc48:	3301      	adds	r3, #1
 801dc4a:	6a12      	ldr	r2, [r2, #32]
 801dc4c:	4299      	cmp	r1, r3
 801dc4e:	6912      	ldr	r2, [r2, #16]
 801dc50:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801dc54:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801dc58:	d1f4      	bne.n	801dc44 <rmw_wait+0xc0>
 801dc5a:	b344      	cbz	r4, 801dcae <rmw_wait+0x12a>
 801dc5c:	4622      	mov	r2, r4
 801dc5e:	2300      	movs	r3, #0
 801dc60:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 801dc64:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 801dc68:	f891 15a4 	ldrb.w	r1, [r1, #1444]	; 0x5a4
 801dc6c:	440b      	add	r3, r1
 801dc6e:	b2db      	uxtb	r3, r3
 801dc70:	2a00      	cmp	r2, #0
 801dc72:	d1f5      	bne.n	801dc60 <rmw_wait+0xdc>
 801dc74:	2b00      	cmp	r3, #0
 801dc76:	d05f      	beq.n	801dd38 <rmw_wait+0x1b4>
 801dc78:	1c7a      	adds	r2, r7, #1
 801dc7a:	d00d      	beq.n	801dc98 <rmw_wait+0x114>
 801dc7c:	ee07 7a90 	vmov	s15, r7
 801dc80:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801dc84:	ee07 3a90 	vmov	s15, r3
 801dc88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801dc8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801dc90:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801dc94:	ee17 7a90 	vmov	r7, s15
 801dc98:	68a0      	ldr	r0, [r4, #8]
 801dc9a:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
 801dc9e:	f893 35a4 	ldrb.w	r3, [r3, #1444]	; 0x5a4
 801dca2:	2b00      	cmp	r3, #0
 801dca4:	f040 808d 	bne.w	801ddc2 <rmw_wait+0x23e>
 801dca8:	6864      	ldr	r4, [r4, #4]
 801dcaa:	2c00      	cmp	r4, #0
 801dcac:	d1f4      	bne.n	801dc98 <rmw_wait+0x114>
 801dcae:	f1b9 0f00 	cmp.w	r9, #0
 801dcb2:	f000 80a1 	beq.w	801ddf8 <rmw_wait+0x274>
 801dcb6:	f8d9 7000 	ldr.w	r7, [r9]
 801dcba:	2f00      	cmp	r7, #0
 801dcbc:	f000 80a4 	beq.w	801de08 <rmw_wait+0x284>
 801dcc0:	2400      	movs	r4, #0
 801dcc2:	4627      	mov	r7, r4
 801dcc4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801dcc8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801dccc:	f7f8 fdc6 	bl	801685c <rmw_uxrce_find_static_input_buffer_by_owner>
 801dcd0:	2800      	cmp	r0, #0
 801dcd2:	d03b      	beq.n	801dd4c <rmw_wait+0x1c8>
 801dcd4:	3401      	adds	r4, #1
 801dcd6:	f8d9 3000 	ldr.w	r3, [r9]
 801dcda:	2701      	movs	r7, #1
 801dcdc:	42a3      	cmp	r3, r4
 801dcde:	d8f1      	bhi.n	801dcc4 <rmw_wait+0x140>
 801dce0:	2701      	movs	r7, #1
 801dce2:	f1b8 0f00 	cmp.w	r8, #0
 801dce6:	d010      	beq.n	801dd0a <rmw_wait+0x186>
 801dce8:	f8d8 3000 	ldr.w	r3, [r8]
 801dcec:	b16b      	cbz	r3, 801dd0a <rmw_wait+0x186>
 801dcee:	2400      	movs	r4, #0
 801dcf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801dcf4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801dcf8:	f7f8 fdb0 	bl	801685c <rmw_uxrce_find_static_input_buffer_by_owner>
 801dcfc:	b370      	cbz	r0, 801dd5c <rmw_wait+0x1d8>
 801dcfe:	3401      	adds	r4, #1
 801dd00:	f8d8 3000 	ldr.w	r3, [r8]
 801dd04:	2701      	movs	r7, #1
 801dd06:	42a3      	cmp	r3, r4
 801dd08:	d8f2      	bhi.n	801dcf0 <rmw_wait+0x16c>
 801dd0a:	2d00      	cmp	r5, #0
 801dd0c:	d035      	beq.n	801dd7a <rmw_wait+0x1f6>
 801dd0e:	682b      	ldr	r3, [r5, #0]
 801dd10:	b39b      	cbz	r3, 801dd7a <rmw_wait+0x1f6>
 801dd12:	2400      	movs	r4, #0
 801dd14:	686b      	ldr	r3, [r5, #4]
 801dd16:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801dd1a:	f7f8 fd9f 	bl	801685c <rmw_uxrce_find_static_input_buffer_by_owner>
 801dd1e:	b328      	cbz	r0, 801dd6c <rmw_wait+0x1e8>
 801dd20:	3401      	adds	r4, #1
 801dd22:	682b      	ldr	r3, [r5, #0]
 801dd24:	2701      	movs	r7, #1
 801dd26:	42a3      	cmp	r3, r4
 801dd28:	d8f4      	bhi.n	801dd14 <rmw_wait+0x190>
 801dd2a:	2e00      	cmp	r6, #0
 801dd2c:	d03c      	beq.n	801dda8 <rmw_wait+0x224>
 801dd2e:	6834      	ldr	r4, [r6, #0]
 801dd30:	2c00      	cmp	r4, #0
 801dd32:	d039      	beq.n	801dda8 <rmw_wait+0x224>
 801dd34:	2701      	movs	r7, #1
 801dd36:	e023      	b.n	801dd80 <rmw_wait+0x1fc>
 801dd38:	68a0      	ldr	r0, [r4, #8]
 801dd3a:	2100      	movs	r1, #0
 801dd3c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801dd40:	f7fa fb54 	bl	80183ec <uxr_run_session_timeout>
 801dd44:	6864      	ldr	r4, [r4, #4]
 801dd46:	2c00      	cmp	r4, #0
 801dd48:	d1f6      	bne.n	801dd38 <rmw_wait+0x1b4>
 801dd4a:	e7b0      	b.n	801dcae <rmw_wait+0x12a>
 801dd4c:	e9d9 3200 	ldrd	r3, r2, [r9]
 801dd50:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801dd54:	3401      	adds	r4, #1
 801dd56:	42a3      	cmp	r3, r4
 801dd58:	d8b4      	bhi.n	801dcc4 <rmw_wait+0x140>
 801dd5a:	e7c2      	b.n	801dce2 <rmw_wait+0x15e>
 801dd5c:	e9d8 3200 	ldrd	r3, r2, [r8]
 801dd60:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801dd64:	3401      	adds	r4, #1
 801dd66:	429c      	cmp	r4, r3
 801dd68:	d3c2      	bcc.n	801dcf0 <rmw_wait+0x16c>
 801dd6a:	e7ce      	b.n	801dd0a <rmw_wait+0x186>
 801dd6c:	e9d5 3200 	ldrd	r3, r2, [r5]
 801dd70:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801dd74:	3401      	adds	r4, #1
 801dd76:	42a3      	cmp	r3, r4
 801dd78:	d8cc      	bhi.n	801dd14 <rmw_wait+0x190>
 801dd7a:	b1a6      	cbz	r6, 801dda6 <rmw_wait+0x222>
 801dd7c:	6834      	ldr	r4, [r6, #0]
 801dd7e:	b194      	cbz	r4, 801dda6 <rmw_wait+0x222>
 801dd80:	2300      	movs	r3, #0
 801dd82:	461d      	mov	r5, r3
 801dd84:	e004      	b.n	801dd90 <rmw_wait+0x20c>
 801dd86:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801dd8a:	3301      	adds	r3, #1
 801dd8c:	42a3      	cmp	r3, r4
 801dd8e:	d00a      	beq.n	801dda6 <rmw_wait+0x222>
 801dd90:	6870      	ldr	r0, [r6, #4]
 801dd92:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801dd96:	7c0a      	ldrb	r2, [r1, #16]
 801dd98:	2a00      	cmp	r2, #0
 801dd9a:	d0f4      	beq.n	801dd86 <rmw_wait+0x202>
 801dd9c:	3301      	adds	r3, #1
 801dd9e:	4617      	mov	r7, r2
 801dda0:	740d      	strb	r5, [r1, #16]
 801dda2:	42a3      	cmp	r3, r4
 801dda4:	d1f4      	bne.n	801dd90 <rmw_wait+0x20c>
 801dda6:	b147      	cbz	r7, 801ddba <rmw_wait+0x236>
 801dda8:	2000      	movs	r0, #0
 801ddaa:	b009      	add	sp, #36	; 0x24
 801ddac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ddb0:	b11e      	cbz	r6, 801ddba <rmw_wait+0x236>
 801ddb2:	6834      	ldr	r4, [r6, #0]
 801ddb4:	462f      	mov	r7, r5
 801ddb6:	2c00      	cmp	r4, #0
 801ddb8:	d1e2      	bne.n	801dd80 <rmw_wait+0x1fc>
 801ddba:	2002      	movs	r0, #2
 801ddbc:	b009      	add	sp, #36	; 0x24
 801ddbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ddc2:	4639      	mov	r1, r7
 801ddc4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801ddc8:	f7fa fb2a 	bl	8018420 <uxr_run_session_until_data>
 801ddcc:	6864      	ldr	r4, [r4, #4]
 801ddce:	2c00      	cmp	r4, #0
 801ddd0:	f47f af62 	bne.w	801dc98 <rmw_wait+0x114>
 801ddd4:	e76b      	b.n	801dcae <rmw_wait+0x12a>
 801ddd6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801ddda:	f7ff fc33 	bl	801d644 <rmw_time_total_nsec>
 801ddde:	2300      	movs	r3, #0
 801dde0:	4a19      	ldr	r2, [pc, #100]	; (801de48 <rmw_wait+0x2c4>)
 801dde2:	f7e2 fca1 	bl	8000728 <__aeabi_uldivmod>
 801dde6:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 801ddea:	4607      	mov	r7, r0
 801ddec:	f171 0300 	sbcs.w	r3, r1, #0
 801ddf0:	bfa8      	it	ge
 801ddf2:	f06f 4700 	mvnge.w	r7, #2147483648	; 0x80000000
 801ddf6:	e6e5      	b.n	801dbc4 <rmw_wait+0x40>
 801ddf8:	f1b8 0f00 	cmp.w	r8, #0
 801ddfc:	d00f      	beq.n	801de1e <rmw_wait+0x29a>
 801ddfe:	f8d8 3000 	ldr.w	r3, [r8]
 801de02:	b193      	cbz	r3, 801de2a <rmw_wait+0x2a6>
 801de04:	464f      	mov	r7, r9
 801de06:	e772      	b.n	801dcee <rmw_wait+0x16a>
 801de08:	f1b8 0f00 	cmp.w	r8, #0
 801de0c:	d007      	beq.n	801de1e <rmw_wait+0x29a>
 801de0e:	f8d8 3000 	ldr.w	r3, [r8]
 801de12:	2b00      	cmp	r3, #0
 801de14:	f47f af6b 	bne.w	801dcee <rmw_wait+0x16a>
 801de18:	b155      	cbz	r5, 801de30 <rmw_wait+0x2ac>
 801de1a:	461f      	mov	r7, r3
 801de1c:	e777      	b.n	801dd0e <rmw_wait+0x18a>
 801de1e:	2d00      	cmp	r5, #0
 801de20:	d0c6      	beq.n	801ddb0 <rmw_wait+0x22c>
 801de22:	682b      	ldr	r3, [r5, #0]
 801de24:	b143      	cbz	r3, 801de38 <rmw_wait+0x2b4>
 801de26:	4647      	mov	r7, r8
 801de28:	e773      	b.n	801dd12 <rmw_wait+0x18e>
 801de2a:	b10d      	cbz	r5, 801de30 <rmw_wait+0x2ac>
 801de2c:	464f      	mov	r7, r9
 801de2e:	e76e      	b.n	801dd0e <rmw_wait+0x18a>
 801de30:	462f      	mov	r7, r5
 801de32:	2e00      	cmp	r6, #0
 801de34:	d1a2      	bne.n	801dd7c <rmw_wait+0x1f8>
 801de36:	e7c0      	b.n	801ddba <rmw_wait+0x236>
 801de38:	4647      	mov	r7, r8
 801de3a:	2e00      	cmp	r6, #0
 801de3c:	d19e      	bne.n	801dd7c <rmw_wait+0x1f8>
 801de3e:	e7bc      	b.n	801ddba <rmw_wait+0x236>
 801de40:	08023ea8 	.word	0x08023ea8
 801de44:	20016e1c 	.word	0x20016e1c
 801de48:	000f4240 	.word	0x000f4240

0801de4c <rmw_create_wait_set>:
 801de4c:	b508      	push	{r3, lr}
 801de4e:	4803      	ldr	r0, [pc, #12]	; (801de5c <rmw_create_wait_set+0x10>)
 801de50:	f7ff fd8e 	bl	801d970 <get_memory>
 801de54:	b108      	cbz	r0, 801de5a <rmw_create_wait_set+0xe>
 801de56:	6880      	ldr	r0, [r0, #8]
 801de58:	3010      	adds	r0, #16
 801de5a:	bd08      	pop	{r3, pc}
 801de5c:	20016e5c 	.word	0x20016e5c

0801de60 <rmw_destroy_wait_set>:
 801de60:	b508      	push	{r3, lr}
 801de62:	4b08      	ldr	r3, [pc, #32]	; (801de84 <rmw_destroy_wait_set+0x24>)
 801de64:	6819      	ldr	r1, [r3, #0]
 801de66:	b911      	cbnz	r1, 801de6e <rmw_destroy_wait_set+0xe>
 801de68:	e00a      	b.n	801de80 <rmw_destroy_wait_set+0x20>
 801de6a:	6849      	ldr	r1, [r1, #4]
 801de6c:	b141      	cbz	r1, 801de80 <rmw_destroy_wait_set+0x20>
 801de6e:	688b      	ldr	r3, [r1, #8]
 801de70:	3310      	adds	r3, #16
 801de72:	4298      	cmp	r0, r3
 801de74:	d1f9      	bne.n	801de6a <rmw_destroy_wait_set+0xa>
 801de76:	4803      	ldr	r0, [pc, #12]	; (801de84 <rmw_destroy_wait_set+0x24>)
 801de78:	f7ff fd8a 	bl	801d990 <put_memory>
 801de7c:	2000      	movs	r0, #0
 801de7e:	bd08      	pop	{r3, pc}
 801de80:	2001      	movs	r0, #1
 801de82:	bd08      	pop	{r3, pc}
 801de84:	20016e5c 	.word	0x20016e5c

0801de88 <rmw_uros_epoch_nanos>:
 801de88:	4b05      	ldr	r3, [pc, #20]	; (801dea0 <rmw_uros_epoch_nanos+0x18>)
 801de8a:	681b      	ldr	r3, [r3, #0]
 801de8c:	b123      	cbz	r3, 801de98 <rmw_uros_epoch_nanos+0x10>
 801de8e:	6898      	ldr	r0, [r3, #8]
 801de90:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801de94:	f7f9 bf20 	b.w	8017cd8 <uxr_epoch_nanos>
 801de98:	2000      	movs	r0, #0
 801de9a:	2100      	movs	r1, #0
 801de9c:	4770      	bx	lr
 801de9e:	bf00      	nop
 801dea0:	20016e1c 	.word	0x20016e1c

0801dea4 <std_msgs__msg__String__init>:
 801dea4:	b538      	push	{r3, r4, r5, lr}
 801dea6:	4604      	mov	r4, r0
 801dea8:	b128      	cbz	r0, 801deb6 <std_msgs__msg__String__init+0x12>
 801deaa:	f7f8 feb7 	bl	8016c1c <rosidl_runtime_c__String__init>
 801deae:	4605      	mov	r5, r0
 801deb0:	b120      	cbz	r0, 801debc <std_msgs__msg__String__init+0x18>
 801deb2:	4628      	mov	r0, r5
 801deb4:	bd38      	pop	{r3, r4, r5, pc}
 801deb6:	4605      	mov	r5, r0
 801deb8:	4628      	mov	r0, r5
 801deba:	bd38      	pop	{r3, r4, r5, pc}
 801debc:	4620      	mov	r0, r4
 801debe:	f7f8 fec3 	bl	8016c48 <rosidl_runtime_c__String__fini>
 801dec2:	4628      	mov	r0, r5
 801dec4:	bd38      	pop	{r3, r4, r5, pc}
 801dec6:	bf00      	nop

0801dec8 <std_msgs__msg__String__fini>:
 801dec8:	b108      	cbz	r0, 801dece <std_msgs__msg__String__fini+0x6>
 801deca:	f7f8 bebd 	b.w	8016c48 <rosidl_runtime_c__String__fini>
 801dece:	4770      	bx	lr

0801ded0 <ucdr_serialize_string>:
 801ded0:	b510      	push	{r4, lr}
 801ded2:	b082      	sub	sp, #8
 801ded4:	4604      	mov	r4, r0
 801ded6:	4608      	mov	r0, r1
 801ded8:	9101      	str	r1, [sp, #4]
 801deda:	f7e2 fa11 	bl	8000300 <strlen>
 801dede:	4602      	mov	r2, r0
 801dee0:	9901      	ldr	r1, [sp, #4]
 801dee2:	4620      	mov	r0, r4
 801dee4:	3201      	adds	r2, #1
 801dee6:	b002      	add	sp, #8
 801dee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801deec:	f7f4 bf38 	b.w	8012d60 <ucdr_serialize_sequence_char>

0801def0 <ucdr_deserialize_string>:
 801def0:	b500      	push	{lr}
 801def2:	b083      	sub	sp, #12
 801def4:	ab01      	add	r3, sp, #4
 801def6:	f7f4 ff45 	bl	8012d84 <ucdr_deserialize_sequence_char>
 801defa:	b003      	add	sp, #12
 801defc:	f85d fb04 	ldr.w	pc, [sp], #4

0801df00 <uxr_init_input_best_effort_stream>:
 801df00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801df04:	8003      	strh	r3, [r0, #0]
 801df06:	4770      	bx	lr

0801df08 <uxr_reset_input_best_effort_stream>:
 801df08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801df0c:	8003      	strh	r3, [r0, #0]
 801df0e:	4770      	bx	lr

0801df10 <uxr_receive_best_effort_message>:
 801df10:	b538      	push	{r3, r4, r5, lr}
 801df12:	4604      	mov	r4, r0
 801df14:	8800      	ldrh	r0, [r0, #0]
 801df16:	460d      	mov	r5, r1
 801df18:	f000 fd46 	bl	801e9a8 <uxr_seq_num_cmp>
 801df1c:	4603      	mov	r3, r0
 801df1e:	0fc0      	lsrs	r0, r0, #31
 801df20:	2b00      	cmp	r3, #0
 801df22:	bfb8      	it	lt
 801df24:	8025      	strhlt	r5, [r4, #0]
 801df26:	bd38      	pop	{r3, r4, r5, pc}

0801df28 <on_full_input_buffer>:
 801df28:	b570      	push	{r4, r5, r6, lr}
 801df2a:	460c      	mov	r4, r1
 801df2c:	4605      	mov	r5, r0
 801df2e:	8908      	ldrh	r0, [r1, #8]
 801df30:	682b      	ldr	r3, [r5, #0]
 801df32:	7d26      	ldrb	r6, [r4, #20]
 801df34:	e9d1 1200 	ldrd	r1, r2, [r1]
 801df38:	fbb2 f2f0 	udiv	r2, r2, r0
 801df3c:	eba3 0c01 	sub.w	ip, r3, r1
 801df40:	fbbc fcf2 	udiv	ip, ip, r2
 801df44:	f10c 0c01 	add.w	ip, ip, #1
 801df48:	fa1f f38c 	uxth.w	r3, ip
 801df4c:	fbb3 fcf0 	udiv	ip, r3, r0
 801df50:	fb00 331c 	mls	r3, r0, ip, r3
 801df54:	b29b      	uxth	r3, r3
 801df56:	fb02 f303 	mul.w	r3, r2, r3
 801df5a:	1d18      	adds	r0, r3, #4
 801df5c:	4408      	add	r0, r1
 801df5e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801df62:	b116      	cbz	r6, 801df6a <on_full_input_buffer+0x42>
 801df64:	2600      	movs	r6, #0
 801df66:	f840 6c04 	str.w	r6, [r0, #-4]
 801df6a:	2a03      	cmp	r2, #3
 801df6c:	d801      	bhi.n	801df72 <on_full_input_buffer+0x4a>
 801df6e:	2001      	movs	r0, #1
 801df70:	bd70      	pop	{r4, r5, r6, pc}
 801df72:	3308      	adds	r3, #8
 801df74:	4628      	mov	r0, r5
 801df76:	3a04      	subs	r2, #4
 801df78:	4419      	add	r1, r3
 801df7a:	692b      	ldr	r3, [r5, #16]
 801df7c:	f7f4 fe74 	bl	8012c68 <ucdr_init_buffer_origin>
 801df80:	4628      	mov	r0, r5
 801df82:	4622      	mov	r2, r4
 801df84:	4902      	ldr	r1, [pc, #8]	; (801df90 <on_full_input_buffer+0x68>)
 801df86:	f7f4 fe4b 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 801df8a:	2000      	movs	r0, #0
 801df8c:	bd70      	pop	{r4, r5, r6, pc}
 801df8e:	bf00      	nop
 801df90:	0801df29 	.word	0x0801df29

0801df94 <uxr_init_input_reliable_stream>:
 801df94:	b510      	push	{r4, lr}
 801df96:	e9c0 1200 	strd	r1, r2, [r0]
 801df9a:	2400      	movs	r4, #0
 801df9c:	9a02      	ldr	r2, [sp, #8]
 801df9e:	8103      	strh	r3, [r0, #8]
 801dfa0:	6102      	str	r2, [r0, #16]
 801dfa2:	7504      	strb	r4, [r0, #20]
 801dfa4:	b1c3      	cbz	r3, 801dfd8 <uxr_init_input_reliable_stream+0x44>
 801dfa6:	600c      	str	r4, [r1, #0]
 801dfa8:	8901      	ldrh	r1, [r0, #8]
 801dfaa:	2901      	cmp	r1, #1
 801dfac:	d914      	bls.n	801dfd8 <uxr_init_input_reliable_stream+0x44>
 801dfae:	f04f 0c01 	mov.w	ip, #1
 801dfb2:	6843      	ldr	r3, [r0, #4]
 801dfb4:	f10c 0e01 	add.w	lr, ip, #1
 801dfb8:	fbbc f2f1 	udiv	r2, ip, r1
 801dfbc:	fbb3 f3f1 	udiv	r3, r3, r1
 801dfc0:	fb01 c212 	mls	r2, r1, r2, ip
 801dfc4:	fa1f fc8e 	uxth.w	ip, lr
 801dfc8:	b292      	uxth	r2, r2
 801dfca:	fb02 f303 	mul.w	r3, r2, r3
 801dfce:	6802      	ldr	r2, [r0, #0]
 801dfd0:	50d4      	str	r4, [r2, r3]
 801dfd2:	8901      	ldrh	r1, [r0, #8]
 801dfd4:	4561      	cmp	r1, ip
 801dfd6:	d8ec      	bhi.n	801dfb2 <uxr_init_input_reliable_stream+0x1e>
 801dfd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801dfdc:	60c3      	str	r3, [r0, #12]
 801dfde:	bd10      	pop	{r4, pc}

0801dfe0 <uxr_reset_input_reliable_stream>:
 801dfe0:	8901      	ldrh	r1, [r0, #8]
 801dfe2:	b1d9      	cbz	r1, 801e01c <uxr_reset_input_reliable_stream+0x3c>
 801dfe4:	b510      	push	{r4, lr}
 801dfe6:	f04f 0e00 	mov.w	lr, #0
 801dfea:	46f4      	mov	ip, lr
 801dfec:	4674      	mov	r4, lr
 801dfee:	6843      	ldr	r3, [r0, #4]
 801dff0:	f10e 0e01 	add.w	lr, lr, #1
 801dff4:	fbbc f2f1 	udiv	r2, ip, r1
 801dff8:	fbb3 f3f1 	udiv	r3, r3, r1
 801dffc:	fb01 c212 	mls	r2, r1, r2, ip
 801e000:	fa1f fc8e 	uxth.w	ip, lr
 801e004:	b292      	uxth	r2, r2
 801e006:	fb02 f303 	mul.w	r3, r2, r3
 801e00a:	6802      	ldr	r2, [r0, #0]
 801e00c:	50d4      	str	r4, [r2, r3]
 801e00e:	8901      	ldrh	r1, [r0, #8]
 801e010:	4561      	cmp	r1, ip
 801e012:	d8ec      	bhi.n	801dfee <uxr_reset_input_reliable_stream+0xe>
 801e014:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801e018:	60c3      	str	r3, [r0, #12]
 801e01a:	bd10      	pop	{r4, pc}
 801e01c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801e020:	60c3      	str	r3, [r0, #12]
 801e022:	4770      	bx	lr

0801e024 <uxr_receive_reliable_message>:
 801e024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e028:	4604      	mov	r4, r0
 801e02a:	460d      	mov	r5, r1
 801e02c:	8901      	ldrh	r1, [r0, #8]
 801e02e:	4617      	mov	r7, r2
 801e030:	8980      	ldrh	r0, [r0, #12]
 801e032:	4698      	mov	r8, r3
 801e034:	f000 fcb0 	bl	801e998 <uxr_seq_num_add>
 801e038:	4629      	mov	r1, r5
 801e03a:	4606      	mov	r6, r0
 801e03c:	89a0      	ldrh	r0, [r4, #12]
 801e03e:	f000 fcb3 	bl	801e9a8 <uxr_seq_num_cmp>
 801e042:	2800      	cmp	r0, #0
 801e044:	db0a      	blt.n	801e05c <uxr_receive_reliable_message+0x38>
 801e046:	2600      	movs	r6, #0
 801e048:	4629      	mov	r1, r5
 801e04a:	89e0      	ldrh	r0, [r4, #14]
 801e04c:	f000 fcac 	bl	801e9a8 <uxr_seq_num_cmp>
 801e050:	2800      	cmp	r0, #0
 801e052:	da00      	bge.n	801e056 <uxr_receive_reliable_message+0x32>
 801e054:	81e5      	strh	r5, [r4, #14]
 801e056:	4630      	mov	r0, r6
 801e058:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e05c:	4630      	mov	r0, r6
 801e05e:	4629      	mov	r1, r5
 801e060:	f000 fca2 	bl	801e9a8 <uxr_seq_num_cmp>
 801e064:	2800      	cmp	r0, #0
 801e066:	dbee      	blt.n	801e046 <uxr_receive_reliable_message+0x22>
 801e068:	6923      	ldr	r3, [r4, #16]
 801e06a:	4638      	mov	r0, r7
 801e06c:	4798      	blx	r3
 801e06e:	4681      	mov	r9, r0
 801e070:	2101      	movs	r1, #1
 801e072:	89a0      	ldrh	r0, [r4, #12]
 801e074:	f000 fc90 	bl	801e998 <uxr_seq_num_add>
 801e078:	f1b9 0f00 	cmp.w	r9, #0
 801e07c:	bf08      	it	eq
 801e07e:	4285      	cmpeq	r5, r0
 801e080:	bf0c      	ite	eq
 801e082:	2601      	moveq	r6, #1
 801e084:	2600      	movne	r6, #0
 801e086:	d104      	bne.n	801e092 <uxr_receive_reliable_message+0x6e>
 801e088:	2300      	movs	r3, #0
 801e08a:	9a08      	ldr	r2, [sp, #32]
 801e08c:	81a0      	strh	r0, [r4, #12]
 801e08e:	7013      	strb	r3, [r2, #0]
 801e090:	e7da      	b.n	801e048 <uxr_receive_reliable_message+0x24>
 801e092:	8922      	ldrh	r2, [r4, #8]
 801e094:	6863      	ldr	r3, [r4, #4]
 801e096:	fbb5 f0f2 	udiv	r0, r5, r2
 801e09a:	fbb3 f3f2 	udiv	r3, r3, r2
 801e09e:	fb02 5010 	mls	r0, r2, r0, r5
 801e0a2:	b280      	uxth	r0, r0
 801e0a4:	fb03 f000 	mul.w	r0, r3, r0
 801e0a8:	6823      	ldr	r3, [r4, #0]
 801e0aa:	3004      	adds	r0, #4
 801e0ac:	4418      	add	r0, r3
 801e0ae:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801e0b2:	2b00      	cmp	r3, #0
 801e0b4:	d1c7      	bne.n	801e046 <uxr_receive_reliable_message+0x22>
 801e0b6:	4639      	mov	r1, r7
 801e0b8:	4642      	mov	r2, r8
 801e0ba:	f002 fc14 	bl	80208e6 <memcpy>
 801e0be:	8921      	ldrh	r1, [r4, #8]
 801e0c0:	6863      	ldr	r3, [r4, #4]
 801e0c2:	fbb5 f2f1 	udiv	r2, r5, r1
 801e0c6:	fbb3 f3f1 	udiv	r3, r3, r1
 801e0ca:	fb01 5212 	mls	r2, r1, r2, r5
 801e0ce:	b292      	uxth	r2, r2
 801e0d0:	fb02 f303 	mul.w	r3, r2, r3
 801e0d4:	6822      	ldr	r2, [r4, #0]
 801e0d6:	f842 8003 	str.w	r8, [r2, r3]
 801e0da:	2301      	movs	r3, #1
 801e0dc:	9a08      	ldr	r2, [sp, #32]
 801e0de:	7013      	strb	r3, [r2, #0]
 801e0e0:	f1b9 0f00 	cmp.w	r9, #0
 801e0e4:	d0af      	beq.n	801e046 <uxr_receive_reliable_message+0x22>
 801e0e6:	89a6      	ldrh	r6, [r4, #12]
 801e0e8:	2101      	movs	r1, #1
 801e0ea:	4630      	mov	r0, r6
 801e0ec:	f000 fc54 	bl	801e998 <uxr_seq_num_add>
 801e0f0:	8921      	ldrh	r1, [r4, #8]
 801e0f2:	6863      	ldr	r3, [r4, #4]
 801e0f4:	4606      	mov	r6, r0
 801e0f6:	fbb0 f2f1 	udiv	r2, r0, r1
 801e0fa:	fbb3 f3f1 	udiv	r3, r3, r1
 801e0fe:	fb01 0212 	mls	r2, r1, r2, r0
 801e102:	6820      	ldr	r0, [r4, #0]
 801e104:	b292      	uxth	r2, r2
 801e106:	fb02 f303 	mul.w	r3, r2, r3
 801e10a:	3304      	adds	r3, #4
 801e10c:	4418      	add	r0, r3
 801e10e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801e112:	2b00      	cmp	r3, #0
 801e114:	d097      	beq.n	801e046 <uxr_receive_reliable_message+0x22>
 801e116:	6923      	ldr	r3, [r4, #16]
 801e118:	4798      	blx	r3
 801e11a:	2802      	cmp	r0, #2
 801e11c:	d002      	beq.n	801e124 <uxr_receive_reliable_message+0x100>
 801e11e:	2801      	cmp	r0, #1
 801e120:	d0e2      	beq.n	801e0e8 <uxr_receive_reliable_message+0xc4>
 801e122:	e790      	b.n	801e046 <uxr_receive_reliable_message+0x22>
 801e124:	2601      	movs	r6, #1
 801e126:	e78f      	b.n	801e048 <uxr_receive_reliable_message+0x24>

0801e128 <uxr_next_input_reliable_buffer_available>:
 801e128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e12c:	4604      	mov	r4, r0
 801e12e:	460f      	mov	r7, r1
 801e130:	8980      	ldrh	r0, [r0, #12]
 801e132:	2101      	movs	r1, #1
 801e134:	4690      	mov	r8, r2
 801e136:	f000 fc2f 	bl	801e998 <uxr_seq_num_add>
 801e13a:	8922      	ldrh	r2, [r4, #8]
 801e13c:	6866      	ldr	r6, [r4, #4]
 801e13e:	fbb0 f3f2 	udiv	r3, r0, r2
 801e142:	fbb6 f6f2 	udiv	r6, r6, r2
 801e146:	fb02 0313 	mls	r3, r2, r3, r0
 801e14a:	b29b      	uxth	r3, r3
 801e14c:	fb03 f606 	mul.w	r6, r3, r6
 801e150:	6823      	ldr	r3, [r4, #0]
 801e152:	3604      	adds	r6, #4
 801e154:	441e      	add	r6, r3
 801e156:	f856 9c04 	ldr.w	r9, [r6, #-4]
 801e15a:	f1b9 0f00 	cmp.w	r9, #0
 801e15e:	d023      	beq.n	801e1a8 <uxr_next_input_reliable_buffer_available+0x80>
 801e160:	4605      	mov	r5, r0
 801e162:	6923      	ldr	r3, [r4, #16]
 801e164:	4630      	mov	r0, r6
 801e166:	4798      	blx	r3
 801e168:	4682      	mov	sl, r0
 801e16a:	b300      	cbz	r0, 801e1ae <uxr_next_input_reliable_buffer_available+0x86>
 801e16c:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 801e170:	2101      	movs	r1, #1
 801e172:	4650      	mov	r0, sl
 801e174:	f000 fc10 	bl	801e998 <uxr_seq_num_add>
 801e178:	8921      	ldrh	r1, [r4, #8]
 801e17a:	4682      	mov	sl, r0
 801e17c:	6863      	ldr	r3, [r4, #4]
 801e17e:	6820      	ldr	r0, [r4, #0]
 801e180:	fbba f2f1 	udiv	r2, sl, r1
 801e184:	fbb3 f3f1 	udiv	r3, r3, r1
 801e188:	fb01 a212 	mls	r2, r1, r2, sl
 801e18c:	b292      	uxth	r2, r2
 801e18e:	fb02 f303 	mul.w	r3, r2, r3
 801e192:	3304      	adds	r3, #4
 801e194:	4418      	add	r0, r3
 801e196:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801e19a:	b12b      	cbz	r3, 801e1a8 <uxr_next_input_reliable_buffer_available+0x80>
 801e19c:	6923      	ldr	r3, [r4, #16]
 801e19e:	4798      	blx	r3
 801e1a0:	2802      	cmp	r0, #2
 801e1a2:	d01b      	beq.n	801e1dc <uxr_next_input_reliable_buffer_available+0xb4>
 801e1a4:	2801      	cmp	r0, #1
 801e1a6:	d0e3      	beq.n	801e170 <uxr_next_input_reliable_buffer_available+0x48>
 801e1a8:	2000      	movs	r0, #0
 801e1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e1ae:	464a      	mov	r2, r9
 801e1b0:	4631      	mov	r1, r6
 801e1b2:	4638      	mov	r0, r7
 801e1b4:	f7f4 fd60 	bl	8012c78 <ucdr_init_buffer>
 801e1b8:	8921      	ldrh	r1, [r4, #8]
 801e1ba:	6863      	ldr	r3, [r4, #4]
 801e1bc:	2001      	movs	r0, #1
 801e1be:	fbb5 f2f1 	udiv	r2, r5, r1
 801e1c2:	fbb3 f3f1 	udiv	r3, r3, r1
 801e1c6:	fb01 5212 	mls	r2, r1, r2, r5
 801e1ca:	b292      	uxth	r2, r2
 801e1cc:	fb02 f303 	mul.w	r3, r2, r3
 801e1d0:	6822      	ldr	r2, [r4, #0]
 801e1d2:	f842 a003 	str.w	sl, [r2, r3]
 801e1d6:	81a5      	strh	r5, [r4, #12]
 801e1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e1dc:	8920      	ldrh	r0, [r4, #8]
 801e1de:	eb06 0108 	add.w	r1, r6, r8
 801e1e2:	6863      	ldr	r3, [r4, #4]
 801e1e4:	eba9 0208 	sub.w	r2, r9, r8
 801e1e8:	fbb5 f6f0 	udiv	r6, r5, r0
 801e1ec:	fbb3 f3f0 	udiv	r3, r3, r0
 801e1f0:	fb00 5516 	mls	r5, r0, r6, r5
 801e1f4:	2000      	movs	r0, #0
 801e1f6:	b2ad      	uxth	r5, r5
 801e1f8:	fb03 f505 	mul.w	r5, r3, r5
 801e1fc:	6823      	ldr	r3, [r4, #0]
 801e1fe:	5158      	str	r0, [r3, r5]
 801e200:	4638      	mov	r0, r7
 801e202:	f7f4 fd39 	bl	8012c78 <ucdr_init_buffer>
 801e206:	4638      	mov	r0, r7
 801e208:	4622      	mov	r2, r4
 801e20a:	4903      	ldr	r1, [pc, #12]	; (801e218 <uxr_next_input_reliable_buffer_available+0xf0>)
 801e20c:	f7f4 fd08 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 801e210:	2001      	movs	r0, #1
 801e212:	f8a4 a00c 	strh.w	sl, [r4, #12]
 801e216:	e7c8      	b.n	801e1aa <uxr_next_input_reliable_buffer_available+0x82>
 801e218:	0801df29 	.word	0x0801df29

0801e21c <uxr_process_heartbeat>:
 801e21c:	b538      	push	{r3, r4, r5, lr}
 801e21e:	4611      	mov	r1, r2
 801e220:	4604      	mov	r4, r0
 801e222:	89c0      	ldrh	r0, [r0, #14]
 801e224:	4615      	mov	r5, r2
 801e226:	f000 fbbf 	bl	801e9a8 <uxr_seq_num_cmp>
 801e22a:	2800      	cmp	r0, #0
 801e22c:	bfb8      	it	lt
 801e22e:	81e5      	strhlt	r5, [r4, #14]
 801e230:	bd38      	pop	{r3, r4, r5, pc}
 801e232:	bf00      	nop

0801e234 <uxr_compute_acknack>:
 801e234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e238:	8903      	ldrh	r3, [r0, #8]
 801e23a:	4604      	mov	r4, r0
 801e23c:	460f      	mov	r7, r1
 801e23e:	8985      	ldrh	r5, [r0, #12]
 801e240:	b1db      	cbz	r3, 801e27a <uxr_compute_acknack+0x46>
 801e242:	4628      	mov	r0, r5
 801e244:	2601      	movs	r6, #1
 801e246:	e004      	b.n	801e252 <uxr_compute_acknack+0x1e>
 801e248:	4566      	cmp	r6, ip
 801e24a:	f106 0601 	add.w	r6, r6, #1
 801e24e:	d214      	bcs.n	801e27a <uxr_compute_acknack+0x46>
 801e250:	89a0      	ldrh	r0, [r4, #12]
 801e252:	b2b1      	uxth	r1, r6
 801e254:	f000 fba0 	bl	801e998 <uxr_seq_num_add>
 801e258:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801e25c:	fbb0 f2fc 	udiv	r2, r0, ip
 801e260:	e9d4 1300 	ldrd	r1, r3, [r4]
 801e264:	fb0c 0212 	mls	r2, ip, r2, r0
 801e268:	fbb3 f3fc 	udiv	r3, r3, ip
 801e26c:	b292      	uxth	r2, r2
 801e26e:	fb02 f303 	mul.w	r3, r2, r3
 801e272:	58cb      	ldr	r3, [r1, r3]
 801e274:	2b00      	cmp	r3, #0
 801e276:	d1e7      	bne.n	801e248 <uxr_compute_acknack+0x14>
 801e278:	4605      	mov	r5, r0
 801e27a:	803d      	strh	r5, [r7, #0]
 801e27c:	2101      	movs	r1, #1
 801e27e:	89e6      	ldrh	r6, [r4, #14]
 801e280:	4628      	mov	r0, r5
 801e282:	f000 fb8d 	bl	801e9a0 <uxr_seq_num_sub>
 801e286:	4601      	mov	r1, r0
 801e288:	4630      	mov	r0, r6
 801e28a:	f000 fb89 	bl	801e9a0 <uxr_seq_num_sub>
 801e28e:	4606      	mov	r6, r0
 801e290:	b328      	cbz	r0, 801e2de <uxr_compute_acknack+0xaa>
 801e292:	f04f 0900 	mov.w	r9, #0
 801e296:	f04f 0801 	mov.w	r8, #1
 801e29a:	464d      	mov	r5, r9
 801e29c:	fa1f f189 	uxth.w	r1, r9
 801e2a0:	8838      	ldrh	r0, [r7, #0]
 801e2a2:	f000 fb79 	bl	801e998 <uxr_seq_num_add>
 801e2a6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801e2aa:	6861      	ldr	r1, [r4, #4]
 801e2ac:	fa08 fe09 	lsl.w	lr, r8, r9
 801e2b0:	6822      	ldr	r2, [r4, #0]
 801e2b2:	f109 0901 	add.w	r9, r9, #1
 801e2b6:	ea4e 0e05 	orr.w	lr, lr, r5
 801e2ba:	fbb0 f3fc 	udiv	r3, r0, ip
 801e2be:	fbb1 f1fc 	udiv	r1, r1, ip
 801e2c2:	fb03 001c 	mls	r0, r3, ip, r0
 801e2c6:	b283      	uxth	r3, r0
 801e2c8:	fb01 f303 	mul.w	r3, r1, r3
 801e2cc:	58d3      	ldr	r3, [r2, r3]
 801e2ce:	b90b      	cbnz	r3, 801e2d4 <uxr_compute_acknack+0xa0>
 801e2d0:	fa1f f58e 	uxth.w	r5, lr
 801e2d4:	454e      	cmp	r6, r9
 801e2d6:	d1e1      	bne.n	801e29c <uxr_compute_acknack+0x68>
 801e2d8:	4628      	mov	r0, r5
 801e2da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e2de:	4605      	mov	r5, r0
 801e2e0:	4628      	mov	r0, r5
 801e2e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e2e6:	bf00      	nop

0801e2e8 <uxr_init_output_best_effort_stream>:
 801e2e8:	f64f 7cff 	movw	ip, #65535	; 0xffff
 801e2ec:	6001      	str	r1, [r0, #0]
 801e2ee:	7303      	strb	r3, [r0, #12]
 801e2f0:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801e2f4:	e9c0 3201 	strd	r3, r2, [r0, #4]
 801e2f8:	4770      	bx	lr
 801e2fa:	bf00      	nop

0801e2fc <uxr_reset_output_best_effort_stream>:
 801e2fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e300:	7b03      	ldrb	r3, [r0, #12]
 801e302:	81c2      	strh	r2, [r0, #14]
 801e304:	6043      	str	r3, [r0, #4]
 801e306:	4770      	bx	lr

0801e308 <uxr_prepare_best_effort_buffer_to_write>:
 801e308:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e30a:	4604      	mov	r4, r0
 801e30c:	b083      	sub	sp, #12
 801e30e:	6840      	ldr	r0, [r0, #4]
 801e310:	460d      	mov	r5, r1
 801e312:	4616      	mov	r6, r2
 801e314:	f7fb fa5c 	bl	80197d0 <uxr_submessage_padding>
 801e318:	6863      	ldr	r3, [r4, #4]
 801e31a:	4418      	add	r0, r3
 801e31c:	68a3      	ldr	r3, [r4, #8]
 801e31e:	1942      	adds	r2, r0, r5
 801e320:	4293      	cmp	r3, r2
 801e322:	bf2c      	ite	cs
 801e324:	2701      	movcs	r7, #1
 801e326:	2700      	movcc	r7, #0
 801e328:	d202      	bcs.n	801e330 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801e32a:	4638      	mov	r0, r7
 801e32c:	b003      	add	sp, #12
 801e32e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e330:	9000      	str	r0, [sp, #0]
 801e332:	2300      	movs	r3, #0
 801e334:	4630      	mov	r0, r6
 801e336:	6821      	ldr	r1, [r4, #0]
 801e338:	f7f4 fc8c 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 801e33c:	6861      	ldr	r1, [r4, #4]
 801e33e:	4638      	mov	r0, r7
 801e340:	4429      	add	r1, r5
 801e342:	6061      	str	r1, [r4, #4]
 801e344:	b003      	add	sp, #12
 801e346:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801e348 <uxr_prepare_best_effort_buffer_to_send>:
 801e348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e34c:	4604      	mov	r4, r0
 801e34e:	461d      	mov	r5, r3
 801e350:	6840      	ldr	r0, [r0, #4]
 801e352:	7b23      	ldrb	r3, [r4, #12]
 801e354:	4298      	cmp	r0, r3
 801e356:	bf8c      	ite	hi
 801e358:	2601      	movhi	r6, #1
 801e35a:	2600      	movls	r6, #0
 801e35c:	d802      	bhi.n	801e364 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801e35e:	4630      	mov	r0, r6
 801e360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e364:	4688      	mov	r8, r1
 801e366:	89e0      	ldrh	r0, [r4, #14]
 801e368:	2101      	movs	r1, #1
 801e36a:	4617      	mov	r7, r2
 801e36c:	f000 fb14 	bl	801e998 <uxr_seq_num_add>
 801e370:	6823      	ldr	r3, [r4, #0]
 801e372:	81e0      	strh	r0, [r4, #14]
 801e374:	8028      	strh	r0, [r5, #0]
 801e376:	4630      	mov	r0, r6
 801e378:	f8c8 3000 	str.w	r3, [r8]
 801e37c:	6863      	ldr	r3, [r4, #4]
 801e37e:	603b      	str	r3, [r7, #0]
 801e380:	7b23      	ldrb	r3, [r4, #12]
 801e382:	6063      	str	r3, [r4, #4]
 801e384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801e388 <on_full_output_buffer>:
 801e388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e38a:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801e38e:	460c      	mov	r4, r1
 801e390:	6803      	ldr	r3, [r0, #0]
 801e392:	4605      	mov	r5, r0
 801e394:	7b26      	ldrb	r6, [r4, #12]
 801e396:	e9d1 1200 	ldrd	r1, r2, [r1]
 801e39a:	fbb2 f2fc 	udiv	r2, r2, ip
 801e39e:	eba3 0e01 	sub.w	lr, r3, r1
 801e3a2:	6903      	ldr	r3, [r0, #16]
 801e3a4:	fbbe fef2 	udiv	lr, lr, r2
 801e3a8:	f10e 0e01 	add.w	lr, lr, #1
 801e3ac:	fa1f fe8e 	uxth.w	lr, lr
 801e3b0:	fbbe f7fc 	udiv	r7, lr, ip
 801e3b4:	fb0c ec17 	mls	ip, ip, r7, lr
 801e3b8:	fa1f fc8c 	uxth.w	ip, ip
 801e3bc:	fb02 fc0c 	mul.w	ip, r2, ip
 801e3c0:	f851 200c 	ldr.w	r2, [r1, ip]
 801e3c4:	44b4      	add	ip, r6
 801e3c6:	1b92      	subs	r2, r2, r6
 801e3c8:	f10c 0c08 	add.w	ip, ip, #8
 801e3cc:	3a04      	subs	r2, #4
 801e3ce:	4461      	add	r1, ip
 801e3d0:	f7f4 fc4a 	bl	8012c68 <ucdr_init_buffer_origin>
 801e3d4:	4628      	mov	r0, r5
 801e3d6:	4622      	mov	r2, r4
 801e3d8:	4902      	ldr	r1, [pc, #8]	; (801e3e4 <on_full_output_buffer+0x5c>)
 801e3da:	f7f4 fc21 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 801e3de:	2000      	movs	r0, #0
 801e3e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e3e2:	bf00      	nop
 801e3e4:	0801e389 	.word	0x0801e389

0801e3e8 <uxr_init_output_reliable_stream>:
 801e3e8:	b530      	push	{r4, r5, lr}
 801e3ea:	f89d 400c 	ldrb.w	r4, [sp, #12]
 801e3ee:	8103      	strh	r3, [r0, #8]
 801e3f0:	7304      	strb	r4, [r0, #12]
 801e3f2:	e9c0 1200 	strd	r1, r2, [r0]
 801e3f6:	b1e3      	cbz	r3, 801e432 <uxr_init_output_reliable_stream+0x4a>
 801e3f8:	600c      	str	r4, [r1, #0]
 801e3fa:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801e3fe:	f1bc 0f01 	cmp.w	ip, #1
 801e402:	d916      	bls.n	801e432 <uxr_init_output_reliable_stream+0x4a>
 801e404:	f04f 0e01 	mov.w	lr, #1
 801e408:	6843      	ldr	r3, [r0, #4]
 801e40a:	f10e 0501 	add.w	r5, lr, #1
 801e40e:	7b04      	ldrb	r4, [r0, #12]
 801e410:	6801      	ldr	r1, [r0, #0]
 801e412:	fbbe f2fc 	udiv	r2, lr, ip
 801e416:	fbb3 f3fc 	udiv	r3, r3, ip
 801e41a:	fb0c e212 	mls	r2, ip, r2, lr
 801e41e:	fa1f fe85 	uxth.w	lr, r5
 801e422:	b292      	uxth	r2, r2
 801e424:	fb02 f303 	mul.w	r3, r2, r3
 801e428:	50cc      	str	r4, [r1, r3]
 801e42a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801e42e:	45f4      	cmp	ip, lr
 801e430:	d8ea      	bhi.n	801e408 <uxr_init_output_reliable_stream+0x20>
 801e432:	4b07      	ldr	r3, [pc, #28]	; (801e450 <uxr_init_output_reliable_stream+0x68>)
 801e434:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e438:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801e43c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801e440:	f8c0 300e 	str.w	r3, [r0, #14]
 801e444:	2300      	movs	r3, #0
 801e446:	8242      	strh	r2, [r0, #18]
 801e448:	8403      	strh	r3, [r0, #32]
 801e44a:	e9c0 4506 	strd	r4, r5, [r0, #24]
 801e44e:	bd30      	pop	{r4, r5, pc}
 801e450:	ffff0000 	.word	0xffff0000
 801e454:	00000000 	.word	0x00000000

0801e458 <uxr_reset_output_reliable_stream>:
 801e458:	8901      	ldrh	r1, [r0, #8]
 801e45a:	b510      	push	{r4, lr}
 801e45c:	b1b1      	cbz	r1, 801e48c <uxr_reset_output_reliable_stream+0x34>
 801e45e:	f04f 0e00 	mov.w	lr, #0
 801e462:	46f4      	mov	ip, lr
 801e464:	6843      	ldr	r3, [r0, #4]
 801e466:	f10e 0e01 	add.w	lr, lr, #1
 801e46a:	7b04      	ldrb	r4, [r0, #12]
 801e46c:	fbbc f2f1 	udiv	r2, ip, r1
 801e470:	fbb3 f3f1 	udiv	r3, r3, r1
 801e474:	fb01 c212 	mls	r2, r1, r2, ip
 801e478:	fa1f fc8e 	uxth.w	ip, lr
 801e47c:	b292      	uxth	r2, r2
 801e47e:	fb02 f303 	mul.w	r3, r2, r3
 801e482:	6802      	ldr	r2, [r0, #0]
 801e484:	50d4      	str	r4, [r2, r3]
 801e486:	8901      	ldrh	r1, [r0, #8]
 801e488:	4561      	cmp	r1, ip
 801e48a:	d8eb      	bhi.n	801e464 <uxr_reset_output_reliable_stream+0xc>
 801e48c:	4b08      	ldr	r3, [pc, #32]	; (801e4b0 <uxr_reset_output_reliable_stream+0x58>)
 801e48e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e492:	ed9f 7b05 	vldr	d7, [pc, #20]	; 801e4a8 <uxr_reset_output_reliable_stream+0x50>
 801e496:	f8c0 300e 	str.w	r3, [r0, #14]
 801e49a:	2300      	movs	r3, #0
 801e49c:	8242      	strh	r2, [r0, #18]
 801e49e:	8403      	strh	r3, [r0, #32]
 801e4a0:	ed80 7b06 	vstr	d7, [r0, #24]
 801e4a4:	bd10      	pop	{r4, pc}
 801e4a6:	bf00      	nop
 801e4a8:	ffffffff 	.word	0xffffffff
 801e4ac:	7fffffff 	.word	0x7fffffff
 801e4b0:	ffff0000 	.word	0xffff0000

0801e4b4 <uxr_prepare_reliable_buffer_to_write>:
 801e4b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e4b8:	4604      	mov	r4, r0
 801e4ba:	b091      	sub	sp, #68	; 0x44
 801e4bc:	8900      	ldrh	r0, [r0, #8]
 801e4be:	468b      	mov	fp, r1
 801e4c0:	89e6      	ldrh	r6, [r4, #14]
 801e4c2:	9204      	str	r2, [sp, #16]
 801e4c4:	6865      	ldr	r5, [r4, #4]
 801e4c6:	6823      	ldr	r3, [r4, #0]
 801e4c8:	f894 900c 	ldrb.w	r9, [r4, #12]
 801e4cc:	fbb6 f2f0 	udiv	r2, r6, r0
 801e4d0:	fbb5 f5f0 	udiv	r5, r5, r0
 801e4d4:	fb00 6212 	mls	r2, r0, r2, r6
 801e4d8:	1f2f      	subs	r7, r5, #4
 801e4da:	b292      	uxth	r2, r2
 801e4dc:	fb05 3202 	mla	r2, r5, r2, r3
 801e4e0:	1d11      	adds	r1, r2, #4
 801e4e2:	f8d2 8000 	ldr.w	r8, [r2]
 801e4e6:	9103      	str	r1, [sp, #12]
 801e4e8:	2800      	cmp	r0, #0
 801e4ea:	f000 814a 	beq.w	801e782 <uxr_prepare_reliable_buffer_to_write+0x2ce>
 801e4ee:	f04f 0c00 	mov.w	ip, #0
 801e4f2:	46e2      	mov	sl, ip
 801e4f4:	4661      	mov	r1, ip
 801e4f6:	f10c 0c01 	add.w	ip, ip, #1
 801e4fa:	fbb1 f2f0 	udiv	r2, r1, r0
 801e4fe:	fb00 1212 	mls	r2, r0, r2, r1
 801e502:	fa1f f18c 	uxth.w	r1, ip
 801e506:	b292      	uxth	r2, r2
 801e508:	fb05 f202 	mul.w	r2, r5, r2
 801e50c:	589a      	ldr	r2, [r3, r2]
 801e50e:	454a      	cmp	r2, r9
 801e510:	d103      	bne.n	801e51a <uxr_prepare_reliable_buffer_to_write+0x66>
 801e512:	f10a 0a01 	add.w	sl, sl, #1
 801e516:	fa1f fa8a 	uxth.w	sl, sl
 801e51a:	4281      	cmp	r1, r0
 801e51c:	d3eb      	bcc.n	801e4f6 <uxr_prepare_reliable_buffer_to_write+0x42>
 801e51e:	4640      	mov	r0, r8
 801e520:	2104      	movs	r1, #4
 801e522:	f8cd a014 	str.w	sl, [sp, #20]
 801e526:	f7f4 fbab 	bl	8012c80 <ucdr_alignment>
 801e52a:	4480      	add	r8, r0
 801e52c:	eb08 020b 	add.w	r2, r8, fp
 801e530:	42ba      	cmp	r2, r7
 801e532:	f240 80ca 	bls.w	801e6ca <uxr_prepare_reliable_buffer_to_write+0x216>
 801e536:	7b22      	ldrb	r2, [r4, #12]
 801e538:	445a      	add	r2, fp
 801e53a:	42ba      	cmp	r2, r7
 801e53c:	f240 80b2 	bls.w	801e6a4 <uxr_prepare_reliable_buffer_to_write+0x1f0>
 801e540:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 801e544:	b2bb      	uxth	r3, r7
 801e546:	eba2 0209 	sub.w	r2, r2, r9
 801e54a:	441a      	add	r2, r3
 801e54c:	b292      	uxth	r2, r2
 801e54e:	fb0a f902 	mul.w	r9, sl, r2
 801e552:	9205      	str	r2, [sp, #20]
 801e554:	45d9      	cmp	r9, fp
 801e556:	9206      	str	r2, [sp, #24]
 801e558:	f0c0 80b3 	bcc.w	801e6c2 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801e55c:	f108 0204 	add.w	r2, r8, #4
 801e560:	42ba      	cmp	r2, r7
 801e562:	f080 80da 	bcs.w	801e71a <uxr_prepare_reliable_buffer_to_write+0x266>
 801e566:	f1a3 0904 	sub.w	r9, r3, #4
 801e56a:	9b05      	ldr	r3, [sp, #20]
 801e56c:	eba9 0908 	sub.w	r9, r9, r8
 801e570:	fa1f f989 	uxth.w	r9, r9
 801e574:	ebab 0b09 	sub.w	fp, fp, r9
 801e578:	fbbb f2f3 	udiv	r2, fp, r3
 801e57c:	fb03 b312 	mls	r3, r3, r2, fp
 801e580:	2b00      	cmp	r3, #0
 801e582:	f040 80c4 	bne.w	801e70e <uxr_prepare_reliable_buffer_to_write+0x25a>
 801e586:	b293      	uxth	r3, r2
 801e588:	4553      	cmp	r3, sl
 801e58a:	f200 809a 	bhi.w	801e6c2 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801e58e:	2b00      	cmp	r3, #0
 801e590:	f000 80f9 	beq.w	801e786 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801e594:	f8cd 801c 	str.w	r8, [sp, #28]
 801e598:	f04f 0a00 	mov.w	sl, #0
 801e59c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801e5a0:	f10d 0b20 	add.w	fp, sp, #32
 801e5a4:	9505      	str	r5, [sp, #20]
 801e5a6:	461d      	mov	r5, r3
 801e5a8:	e000      	b.n	801e5ac <uxr_prepare_reliable_buffer_to_write+0xf8>
 801e5aa:	46c1      	mov	r9, r8
 801e5ac:	8922      	ldrh	r2, [r4, #8]
 801e5ae:	4658      	mov	r0, fp
 801e5b0:	6863      	ldr	r3, [r4, #4]
 801e5b2:	f10a 0a01 	add.w	sl, sl, #1
 801e5b6:	fbb6 f1f2 	udiv	r1, r6, r2
 801e5ba:	fbb3 f3f2 	udiv	r3, r3, r2
 801e5be:	fb02 6111 	mls	r1, r2, r1, r6
 801e5c2:	463a      	mov	r2, r7
 801e5c4:	b289      	uxth	r1, r1
 801e5c6:	fb03 f101 	mul.w	r1, r3, r1
 801e5ca:	6823      	ldr	r3, [r4, #0]
 801e5cc:	3104      	adds	r1, #4
 801e5ce:	4419      	add	r1, r3
 801e5d0:	2300      	movs	r3, #0
 801e5d2:	f851 cc04 	ldr.w	ip, [r1, #-4]
 801e5d6:	f8cd c000 	str.w	ip, [sp]
 801e5da:	f7f4 fb3b 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 801e5de:	464a      	mov	r2, r9
 801e5e0:	2300      	movs	r3, #0
 801e5e2:	210d      	movs	r1, #13
 801e5e4:	4658      	mov	r0, fp
 801e5e6:	f7fb f8b3 	bl	8019750 <uxr_buffer_submessage_header>
 801e5ea:	8921      	ldrh	r1, [r4, #8]
 801e5ec:	6863      	ldr	r3, [r4, #4]
 801e5ee:	4630      	mov	r0, r6
 801e5f0:	fbb6 f2f1 	udiv	r2, r6, r1
 801e5f4:	fbb3 f3f1 	udiv	r3, r3, r1
 801e5f8:	fb01 6212 	mls	r2, r1, r2, r6
 801e5fc:	2101      	movs	r1, #1
 801e5fe:	b292      	uxth	r2, r2
 801e600:	fb02 f303 	mul.w	r3, r2, r3
 801e604:	6822      	ldr	r2, [r4, #0]
 801e606:	50d7      	str	r7, [r2, r3]
 801e608:	f000 f9c6 	bl	801e998 <uxr_seq_num_add>
 801e60c:	4606      	mov	r6, r0
 801e60e:	fa1f f38a 	uxth.w	r3, sl
 801e612:	429d      	cmp	r5, r3
 801e614:	d8c9      	bhi.n	801e5aa <uxr_prepare_reliable_buffer_to_write+0xf6>
 801e616:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801e61a:	9d05      	ldr	r5, [sp, #20]
 801e61c:	8920      	ldrh	r0, [r4, #8]
 801e61e:	463a      	mov	r2, r7
 801e620:	6863      	ldr	r3, [r4, #4]
 801e622:	fbb6 f1f0 	udiv	r1, r6, r0
 801e626:	fbb3 f3f0 	udiv	r3, r3, r0
 801e62a:	fb00 6111 	mls	r1, r0, r1, r6
 801e62e:	4658      	mov	r0, fp
 801e630:	b289      	uxth	r1, r1
 801e632:	fb01 f303 	mul.w	r3, r1, r3
 801e636:	6821      	ldr	r1, [r4, #0]
 801e638:	3304      	adds	r3, #4
 801e63a:	4419      	add	r1, r3
 801e63c:	2300      	movs	r3, #0
 801e63e:	f851 7c04 	ldr.w	r7, [r1, #-4]
 801e642:	9700      	str	r7, [sp, #0]
 801e644:	f7f4 fb06 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 801e648:	9f06      	ldr	r7, [sp, #24]
 801e64a:	4658      	mov	r0, fp
 801e64c:	2302      	movs	r3, #2
 801e64e:	b2ba      	uxth	r2, r7
 801e650:	210d      	movs	r1, #13
 801e652:	f7fb f87d 	bl	8019750 <uxr_buffer_submessage_header>
 801e656:	f108 0104 	add.w	r1, r8, #4
 801e65a:	9b03      	ldr	r3, [sp, #12]
 801e65c:	f1a5 0208 	sub.w	r2, r5, #8
 801e660:	8925      	ldrh	r5, [r4, #8]
 801e662:	440b      	add	r3, r1
 801e664:	eba2 0208 	sub.w	r2, r2, r8
 801e668:	fbb6 f0f5 	udiv	r0, r6, r5
 801e66c:	4619      	mov	r1, r3
 801e66e:	6863      	ldr	r3, [r4, #4]
 801e670:	fb05 6010 	mls	r0, r5, r0, r6
 801e674:	fbb3 f3f5 	udiv	r3, r3, r5
 801e678:	b280      	uxth	r0, r0
 801e67a:	6825      	ldr	r5, [r4, #0]
 801e67c:	fb00 f303 	mul.w	r3, r0, r3
 801e680:	7b20      	ldrb	r0, [r4, #12]
 801e682:	3004      	adds	r0, #4
 801e684:	4438      	add	r0, r7
 801e686:	50e8      	str	r0, [r5, r3]
 801e688:	9d04      	ldr	r5, [sp, #16]
 801e68a:	4628      	mov	r0, r5
 801e68c:	f7f4 faf4 	bl	8012c78 <ucdr_init_buffer>
 801e690:	4628      	mov	r0, r5
 801e692:	4622      	mov	r2, r4
 801e694:	493d      	ldr	r1, [pc, #244]	; (801e78c <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 801e696:	f7f4 fac3 	bl	8012c20 <ucdr_set_on_full_buffer_callback>
 801e69a:	2001      	movs	r0, #1
 801e69c:	81e6      	strh	r6, [r4, #14]
 801e69e:	b011      	add	sp, #68	; 0x44
 801e6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e6a4:	2101      	movs	r1, #1
 801e6a6:	89e0      	ldrh	r0, [r4, #14]
 801e6a8:	f000 f976 	bl	801e998 <uxr_seq_num_add>
 801e6ac:	4605      	mov	r5, r0
 801e6ae:	8921      	ldrh	r1, [r4, #8]
 801e6b0:	8a60      	ldrh	r0, [r4, #18]
 801e6b2:	f000 f971 	bl	801e998 <uxr_seq_num_add>
 801e6b6:	4601      	mov	r1, r0
 801e6b8:	4628      	mov	r0, r5
 801e6ba:	f000 f975 	bl	801e9a8 <uxr_seq_num_cmp>
 801e6be:	2800      	cmp	r0, #0
 801e6c0:	dd44      	ble.n	801e74c <uxr_prepare_reliable_buffer_to_write+0x298>
 801e6c2:	2000      	movs	r0, #0
 801e6c4:	b011      	add	sp, #68	; 0x44
 801e6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e6ca:	8921      	ldrh	r1, [r4, #8]
 801e6cc:	8a60      	ldrh	r0, [r4, #18]
 801e6ce:	9205      	str	r2, [sp, #20]
 801e6d0:	f000 f962 	bl	801e998 <uxr_seq_num_add>
 801e6d4:	4601      	mov	r1, r0
 801e6d6:	4630      	mov	r0, r6
 801e6d8:	f000 f966 	bl	801e9a8 <uxr_seq_num_cmp>
 801e6dc:	2800      	cmp	r0, #0
 801e6de:	9a05      	ldr	r2, [sp, #20]
 801e6e0:	dcef      	bgt.n	801e6c2 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801e6e2:	8925      	ldrh	r5, [r4, #8]
 801e6e4:	e9d4 7300 	ldrd	r7, r3, [r4]
 801e6e8:	fbb6 f4f5 	udiv	r4, r6, r5
 801e6ec:	fbb3 f3f5 	udiv	r3, r3, r5
 801e6f0:	fb05 6414 	mls	r4, r5, r4, r6
 801e6f4:	b2a4      	uxth	r4, r4
 801e6f6:	fb04 f303 	mul.w	r3, r4, r3
 801e6fa:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801e6fe:	50fa      	str	r2, [r7, r3]
 801e700:	2300      	movs	r3, #0
 801e702:	f8cd 8000 	str.w	r8, [sp]
 801e706:	f7f4 faa5 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 801e70a:	2001      	movs	r0, #1
 801e70c:	e7da      	b.n	801e6c4 <uxr_prepare_reliable_buffer_to_write+0x210>
 801e70e:	3201      	adds	r2, #1
 801e710:	9306      	str	r3, [sp, #24]
 801e712:	b293      	uxth	r3, r2
 801e714:	4553      	cmp	r3, sl
 801e716:	d8d4      	bhi.n	801e6c2 <uxr_prepare_reliable_buffer_to_write+0x20e>
 801e718:	e739      	b.n	801e58e <uxr_prepare_reliable_buffer_to_write+0xda>
 801e71a:	4630      	mov	r0, r6
 801e71c:	2101      	movs	r1, #1
 801e71e:	9307      	str	r3, [sp, #28]
 801e720:	f000 f93a 	bl	801e998 <uxr_seq_num_add>
 801e724:	4606      	mov	r6, r0
 801e726:	8920      	ldrh	r0, [r4, #8]
 801e728:	6862      	ldr	r2, [r4, #4]
 801e72a:	fbb6 f1f0 	udiv	r1, r6, r0
 801e72e:	fbb2 f2f0 	udiv	r2, r2, r0
 801e732:	fb00 6111 	mls	r1, r0, r1, r6
 801e736:	b289      	uxth	r1, r1
 801e738:	fb01 f202 	mul.w	r2, r1, r2
 801e73c:	6821      	ldr	r1, [r4, #0]
 801e73e:	3204      	adds	r2, #4
 801e740:	188b      	adds	r3, r1, r2
 801e742:	f853 8c04 	ldr.w	r8, [r3, #-4]
 801e746:	9303      	str	r3, [sp, #12]
 801e748:	9b07      	ldr	r3, [sp, #28]
 801e74a:	e70c      	b.n	801e566 <uxr_prepare_reliable_buffer_to_write+0xb2>
 801e74c:	8921      	ldrh	r1, [r4, #8]
 801e74e:	6863      	ldr	r3, [r4, #4]
 801e750:	9804      	ldr	r0, [sp, #16]
 801e752:	fbb5 f2f1 	udiv	r2, r5, r1
 801e756:	fbb3 f3f1 	udiv	r3, r3, r1
 801e75a:	fb01 5212 	mls	r2, r1, r2, r5
 801e75e:	6821      	ldr	r1, [r4, #0]
 801e760:	b292      	uxth	r2, r2
 801e762:	fb02 f303 	mul.w	r3, r2, r3
 801e766:	7b22      	ldrb	r2, [r4, #12]
 801e768:	3304      	adds	r3, #4
 801e76a:	445a      	add	r2, fp
 801e76c:	4419      	add	r1, r3
 801e76e:	f841 2c04 	str.w	r2, [r1, #-4]
 801e772:	7b23      	ldrb	r3, [r4, #12]
 801e774:	9300      	str	r3, [sp, #0]
 801e776:	2300      	movs	r3, #0
 801e778:	f7f4 fa6c 	bl	8012c54 <ucdr_init_buffer_origin_offset>
 801e77c:	2001      	movs	r0, #1
 801e77e:	81e5      	strh	r5, [r4, #14]
 801e780:	e7a0      	b.n	801e6c4 <uxr_prepare_reliable_buffer_to_write+0x210>
 801e782:	4682      	mov	sl, r0
 801e784:	e6cb      	b.n	801e51e <uxr_prepare_reliable_buffer_to_write+0x6a>
 801e786:	f10d 0b20 	add.w	fp, sp, #32
 801e78a:	e747      	b.n	801e61c <uxr_prepare_reliable_buffer_to_write+0x168>
 801e78c:	0801e389 	.word	0x0801e389

0801e790 <uxr_prepare_next_reliable_buffer_to_send>:
 801e790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e792:	4604      	mov	r4, r0
 801e794:	461d      	mov	r5, r3
 801e796:	460f      	mov	r7, r1
 801e798:	8a00      	ldrh	r0, [r0, #16]
 801e79a:	2101      	movs	r1, #1
 801e79c:	4616      	mov	r6, r2
 801e79e:	f000 f8fb 	bl	801e998 <uxr_seq_num_add>
 801e7a2:	8028      	strh	r0, [r5, #0]
 801e7a4:	8922      	ldrh	r2, [r4, #8]
 801e7a6:	6863      	ldr	r3, [r4, #4]
 801e7a8:	fbb0 f1f2 	udiv	r1, r0, r2
 801e7ac:	fbb3 f3f2 	udiv	r3, r3, r2
 801e7b0:	fb02 0c11 	mls	ip, r2, r1, r0
 801e7b4:	89e1      	ldrh	r1, [r4, #14]
 801e7b6:	fa1f fc8c 	uxth.w	ip, ip
 801e7ba:	fb0c fc03 	mul.w	ip, ip, r3
 801e7be:	6823      	ldr	r3, [r4, #0]
 801e7c0:	f10c 0c04 	add.w	ip, ip, #4
 801e7c4:	4463      	add	r3, ip
 801e7c6:	603b      	str	r3, [r7, #0]
 801e7c8:	6823      	ldr	r3, [r4, #0]
 801e7ca:	449c      	add	ip, r3
 801e7cc:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801e7d0:	6033      	str	r3, [r6, #0]
 801e7d2:	f000 f8e9 	bl	801e9a8 <uxr_seq_num_cmp>
 801e7d6:	2800      	cmp	r0, #0
 801e7d8:	dd01      	ble.n	801e7de <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801e7da:	2000      	movs	r0, #0
 801e7dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e7de:	7b23      	ldrb	r3, [r4, #12]
 801e7e0:	6832      	ldr	r2, [r6, #0]
 801e7e2:	429a      	cmp	r2, r3
 801e7e4:	d9f9      	bls.n	801e7da <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801e7e6:	8a61      	ldrh	r1, [r4, #18]
 801e7e8:	8a20      	ldrh	r0, [r4, #16]
 801e7ea:	f000 f8d9 	bl	801e9a0 <uxr_seq_num_sub>
 801e7ee:	8923      	ldrh	r3, [r4, #8]
 801e7f0:	4283      	cmp	r3, r0
 801e7f2:	d0f2      	beq.n	801e7da <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801e7f4:	8828      	ldrh	r0, [r5, #0]
 801e7f6:	89e3      	ldrh	r3, [r4, #14]
 801e7f8:	8220      	strh	r0, [r4, #16]
 801e7fa:	4298      	cmp	r0, r3
 801e7fc:	d001      	beq.n	801e802 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801e7fe:	2001      	movs	r0, #1
 801e800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e802:	2101      	movs	r1, #1
 801e804:	f000 f8c8 	bl	801e998 <uxr_seq_num_add>
 801e808:	4603      	mov	r3, r0
 801e80a:	2001      	movs	r0, #1
 801e80c:	81e3      	strh	r3, [r4, #14]
 801e80e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801e810 <uxr_update_output_stream_heartbeat_timestamp>:
 801e810:	b570      	push	{r4, r5, r6, lr}
 801e812:	8a01      	ldrh	r1, [r0, #16]
 801e814:	4604      	mov	r4, r0
 801e816:	8a40      	ldrh	r0, [r0, #18]
 801e818:	4615      	mov	r5, r2
 801e81a:	461e      	mov	r6, r3
 801e81c:	f000 f8c4 	bl	801e9a8 <uxr_seq_num_cmp>
 801e820:	2800      	cmp	r0, #0
 801e822:	db07      	blt.n	801e834 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801e824:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801e828:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801e82c:	2000      	movs	r0, #0
 801e82e:	e9c4 2306 	strd	r2, r3, [r4, #24]
 801e832:	bd70      	pop	{r4, r5, r6, pc}
 801e834:	f894 0020 	ldrb.w	r0, [r4, #32]
 801e838:	b940      	cbnz	r0, 801e84c <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 801e83a:	2301      	movs	r3, #1
 801e83c:	f884 3020 	strb.w	r3, [r4, #32]
 801e840:	3564      	adds	r5, #100	; 0x64
 801e842:	f146 0600 	adc.w	r6, r6, #0
 801e846:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801e84a:	bd70      	pop	{r4, r5, r6, pc}
 801e84c:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 801e850:	4295      	cmp	r5, r2
 801e852:	eb76 0303 	sbcs.w	r3, r6, r3
 801e856:	db04      	blt.n	801e862 <uxr_update_output_stream_heartbeat_timestamp+0x52>
 801e858:	1c43      	adds	r3, r0, #1
 801e85a:	2001      	movs	r0, #1
 801e85c:	f884 3020 	strb.w	r3, [r4, #32]
 801e860:	e7ee      	b.n	801e840 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801e862:	2000      	movs	r0, #0
 801e864:	e7ec      	b.n	801e840 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801e866:	bf00      	nop

0801e868 <uxr_begin_output_nack_buffer_it>:
 801e868:	8a40      	ldrh	r0, [r0, #18]
 801e86a:	4770      	bx	lr

0801e86c <uxr_next_reliable_nack_buffer_to_send>:
 801e86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e870:	f890 7021 	ldrb.w	r7, [r0, #33]	; 0x21
 801e874:	b197      	cbz	r7, 801e89c <uxr_next_reliable_nack_buffer_to_send+0x30>
 801e876:	4680      	mov	r8, r0
 801e878:	460d      	mov	r5, r1
 801e87a:	4616      	mov	r6, r2
 801e87c:	461c      	mov	r4, r3
 801e87e:	8818      	ldrh	r0, [r3, #0]
 801e880:	2101      	movs	r1, #1
 801e882:	f000 f889 	bl	801e998 <uxr_seq_num_add>
 801e886:	8020      	strh	r0, [r4, #0]
 801e888:	f8b8 1010 	ldrh.w	r1, [r8, #16]
 801e88c:	f000 f88c 	bl	801e9a8 <uxr_seq_num_cmp>
 801e890:	2800      	cmp	r0, #0
 801e892:	dd06      	ble.n	801e8a2 <uxr_next_reliable_nack_buffer_to_send+0x36>
 801e894:	2300      	movs	r3, #0
 801e896:	461f      	mov	r7, r3
 801e898:	f888 3021 	strb.w	r3, [r8, #33]	; 0x21
 801e89c:	4638      	mov	r0, r7
 801e89e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e8a2:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 801e8a6:	8820      	ldrh	r0, [r4, #0]
 801e8a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801e8ac:	fbb0 f3f2 	udiv	r3, r0, r2
 801e8b0:	fbb1 fcf2 	udiv	ip, r1, r2
 801e8b4:	fb02 0313 	mls	r3, r2, r3, r0
 801e8b8:	b29b      	uxth	r3, r3
 801e8ba:	fb03 fc0c 	mul.w	ip, r3, ip
 801e8be:	f8d8 3000 	ldr.w	r3, [r8]
 801e8c2:	f10c 0c04 	add.w	ip, ip, #4
 801e8c6:	4463      	add	r3, ip
 801e8c8:	602b      	str	r3, [r5, #0]
 801e8ca:	f8d8 3000 	ldr.w	r3, [r8]
 801e8ce:	4463      	add	r3, ip
 801e8d0:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801e8d4:	6033      	str	r3, [r6, #0]
 801e8d6:	f898 200c 	ldrb.w	r2, [r8, #12]
 801e8da:	429a      	cmp	r2, r3
 801e8dc:	d0d0      	beq.n	801e880 <uxr_next_reliable_nack_buffer_to_send+0x14>
 801e8de:	e7dd      	b.n	801e89c <uxr_next_reliable_nack_buffer_to_send+0x30>

0801e8e0 <uxr_process_acknack>:
 801e8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e8e2:	4604      	mov	r4, r0
 801e8e4:	460e      	mov	r6, r1
 801e8e6:	4610      	mov	r0, r2
 801e8e8:	2101      	movs	r1, #1
 801e8ea:	f000 f859 	bl	801e9a0 <uxr_seq_num_sub>
 801e8ee:	8a61      	ldrh	r1, [r4, #18]
 801e8f0:	f000 f856 	bl	801e9a0 <uxr_seq_num_sub>
 801e8f4:	b1c8      	cbz	r0, 801e92a <uxr_process_acknack+0x4a>
 801e8f6:	4605      	mov	r5, r0
 801e8f8:	2700      	movs	r7, #0
 801e8fa:	2101      	movs	r1, #1
 801e8fc:	8a60      	ldrh	r0, [r4, #18]
 801e8fe:	f000 f84b 	bl	801e998 <uxr_seq_num_add>
 801e902:	8923      	ldrh	r3, [r4, #8]
 801e904:	6862      	ldr	r2, [r4, #4]
 801e906:	3701      	adds	r7, #1
 801e908:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801e90c:	6821      	ldr	r1, [r4, #0]
 801e90e:	42bd      	cmp	r5, r7
 801e910:	8260      	strh	r0, [r4, #18]
 801e912:	fbb0 fef3 	udiv	lr, r0, r3
 801e916:	fbb2 f2f3 	udiv	r2, r2, r3
 801e91a:	fb03 031e 	mls	r3, r3, lr, r0
 801e91e:	b29b      	uxth	r3, r3
 801e920:	fb02 f303 	mul.w	r3, r2, r3
 801e924:	f841 c003 	str.w	ip, [r1, r3]
 801e928:	d1e7      	bne.n	801e8fa <uxr_process_acknack+0x1a>
 801e92a:	3e00      	subs	r6, #0
 801e92c:	f04f 0300 	mov.w	r3, #0
 801e930:	bf18      	it	ne
 801e932:	2601      	movne	r6, #1
 801e934:	f884 3020 	strb.w	r3, [r4, #32]
 801e938:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 801e93c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e93e:	bf00      	nop

0801e940 <uxr_is_output_up_to_date>:
 801e940:	8a01      	ldrh	r1, [r0, #16]
 801e942:	8a40      	ldrh	r0, [r0, #18]
 801e944:	b508      	push	{r3, lr}
 801e946:	f000 f82f 	bl	801e9a8 <uxr_seq_num_cmp>
 801e94a:	fab0 f080 	clz	r0, r0
 801e94e:	0940      	lsrs	r0, r0, #5
 801e950:	bd08      	pop	{r3, pc}
 801e952:	bf00      	nop

0801e954 <get_available_free_slots>:
 801e954:	8901      	ldrh	r1, [r0, #8]
 801e956:	b1e1      	cbz	r1, 801e992 <get_available_free_slots+0x3e>
 801e958:	6843      	ldr	r3, [r0, #4]
 801e95a:	f04f 0c00 	mov.w	ip, #0
 801e95e:	b530      	push	{r4, r5, lr}
 801e960:	fbb3 fef1 	udiv	lr, r3, r1
 801e964:	6805      	ldr	r5, [r0, #0]
 801e966:	4662      	mov	r2, ip
 801e968:	7b04      	ldrb	r4, [r0, #12]
 801e96a:	4660      	mov	r0, ip
 801e96c:	f10c 0c01 	add.w	ip, ip, #1
 801e970:	fbb2 f3f1 	udiv	r3, r2, r1
 801e974:	fb01 2313 	mls	r3, r1, r3, r2
 801e978:	fa1f f28c 	uxth.w	r2, ip
 801e97c:	b29b      	uxth	r3, r3
 801e97e:	fb0e f303 	mul.w	r3, lr, r3
 801e982:	58eb      	ldr	r3, [r5, r3]
 801e984:	429c      	cmp	r4, r3
 801e986:	d101      	bne.n	801e98c <get_available_free_slots+0x38>
 801e988:	3001      	adds	r0, #1
 801e98a:	b280      	uxth	r0, r0
 801e98c:	428a      	cmp	r2, r1
 801e98e:	d3ed      	bcc.n	801e96c <get_available_free_slots+0x18>
 801e990:	bd30      	pop	{r4, r5, pc}
 801e992:	4608      	mov	r0, r1
 801e994:	4770      	bx	lr
 801e996:	bf00      	nop

0801e998 <uxr_seq_num_add>:
 801e998:	4408      	add	r0, r1
 801e99a:	b280      	uxth	r0, r0
 801e99c:	4770      	bx	lr
 801e99e:	bf00      	nop

0801e9a0 <uxr_seq_num_sub>:
 801e9a0:	1a40      	subs	r0, r0, r1
 801e9a2:	b280      	uxth	r0, r0
 801e9a4:	4770      	bx	lr
 801e9a6:	bf00      	nop

0801e9a8 <uxr_seq_num_cmp>:
 801e9a8:	4288      	cmp	r0, r1
 801e9aa:	d011      	beq.n	801e9d0 <uxr_seq_num_cmp+0x28>
 801e9ac:	d309      	bcc.n	801e9c2 <uxr_seq_num_cmp+0x1a>
 801e9ae:	4288      	cmp	r0, r1
 801e9b0:	d910      	bls.n	801e9d4 <uxr_seq_num_cmp+0x2c>
 801e9b2:	1a40      	subs	r0, r0, r1
 801e9b4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 801e9b8:	bfd4      	ite	le
 801e9ba:	2001      	movle	r0, #1
 801e9bc:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 801e9c0:	4770      	bx	lr
 801e9c2:	1a0b      	subs	r3, r1, r0
 801e9c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801e9c8:	daf1      	bge.n	801e9ae <uxr_seq_num_cmp+0x6>
 801e9ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e9ce:	4770      	bx	lr
 801e9d0:	2000      	movs	r0, #0
 801e9d2:	4770      	bx	lr
 801e9d4:	2001      	movs	r0, #1
 801e9d6:	4770      	bx	lr

0801e9d8 <rcl_get_default_domain_id>:
 801e9d8:	b530      	push	{r4, r5, lr}
 801e9da:	2300      	movs	r3, #0
 801e9dc:	b083      	sub	sp, #12
 801e9de:	9300      	str	r3, [sp, #0]
 801e9e0:	b1d0      	cbz	r0, 801ea18 <rcl_get_default_domain_id+0x40>
 801e9e2:	4604      	mov	r4, r0
 801e9e4:	4669      	mov	r1, sp
 801e9e6:	4815      	ldr	r0, [pc, #84]	; (801ea3c <rcl_get_default_domain_id+0x64>)
 801e9e8:	f7f6 f82a 	bl	8014a40 <rcutils_get_env>
 801e9ec:	4602      	mov	r2, r0
 801e9ee:	b110      	cbz	r0, 801e9f6 <rcl_get_default_domain_id+0x1e>
 801e9f0:	2001      	movs	r0, #1
 801e9f2:	b003      	add	sp, #12
 801e9f4:	bd30      	pop	{r4, r5, pc}
 801e9f6:	9b00      	ldr	r3, [sp, #0]
 801e9f8:	b18b      	cbz	r3, 801ea1e <rcl_get_default_domain_id+0x46>
 801e9fa:	7818      	ldrb	r0, [r3, #0]
 801e9fc:	2800      	cmp	r0, #0
 801e9fe:	d0f8      	beq.n	801e9f2 <rcl_get_default_domain_id+0x1a>
 801ea00:	a901      	add	r1, sp, #4
 801ea02:	4618      	mov	r0, r3
 801ea04:	9201      	str	r2, [sp, #4]
 801ea06:	f000 fc8f 	bl	801f328 <strtoul>
 801ea0a:	4605      	mov	r5, r0
 801ea0c:	b150      	cbz	r0, 801ea24 <rcl_get_default_domain_id+0x4c>
 801ea0e:	1c43      	adds	r3, r0, #1
 801ea10:	d00d      	beq.n	801ea2e <rcl_get_default_domain_id+0x56>
 801ea12:	2000      	movs	r0, #0
 801ea14:	6025      	str	r5, [r4, #0]
 801ea16:	e7ec      	b.n	801e9f2 <rcl_get_default_domain_id+0x1a>
 801ea18:	200b      	movs	r0, #11
 801ea1a:	b003      	add	sp, #12
 801ea1c:	bd30      	pop	{r4, r5, pc}
 801ea1e:	4618      	mov	r0, r3
 801ea20:	b003      	add	sp, #12
 801ea22:	bd30      	pop	{r4, r5, pc}
 801ea24:	9b01      	ldr	r3, [sp, #4]
 801ea26:	781b      	ldrb	r3, [r3, #0]
 801ea28:	2b00      	cmp	r3, #0
 801ea2a:	d0f2      	beq.n	801ea12 <rcl_get_default_domain_id+0x3a>
 801ea2c:	e7e0      	b.n	801e9f0 <rcl_get_default_domain_id+0x18>
 801ea2e:	f001 ff25 	bl	802087c <__errno>
 801ea32:	6803      	ldr	r3, [r0, #0]
 801ea34:	2b22      	cmp	r3, #34	; 0x22
 801ea36:	d1ec      	bne.n	801ea12 <rcl_get_default_domain_id+0x3a>
 801ea38:	e7da      	b.n	801e9f0 <rcl_get_default_domain_id+0x18>
 801ea3a:	bf00      	nop
 801ea3c:	08025430 	.word	0x08025430

0801ea40 <rcl_expand_topic_name>:
 801ea40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ea44:	b08d      	sub	sp, #52	; 0x34
 801ea46:	4698      	mov	r8, r3
 801ea48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801ea4a:	9207      	str	r2, [sp, #28]
 801ea4c:	2b00      	cmp	r3, #0
 801ea4e:	bf18      	it	ne
 801ea50:	f1b8 0f00 	cmpne.w	r8, #0
 801ea54:	bf0c      	ite	eq
 801ea56:	2301      	moveq	r3, #1
 801ea58:	2300      	movne	r3, #0
 801ea5a:	2a00      	cmp	r2, #0
 801ea5c:	bf08      	it	eq
 801ea5e:	f043 0301 	orreq.w	r3, r3, #1
 801ea62:	2900      	cmp	r1, #0
 801ea64:	bf08      	it	eq
 801ea66:	f043 0301 	orreq.w	r3, r3, #1
 801ea6a:	2b00      	cmp	r3, #0
 801ea6c:	d13d      	bne.n	801eaea <rcl_expand_topic_name+0xaa>
 801ea6e:	fab0 f280 	clz	r2, r0
 801ea72:	4604      	mov	r4, r0
 801ea74:	0952      	lsrs	r2, r2, #5
 801ea76:	2800      	cmp	r0, #0
 801ea78:	d037      	beq.n	801eaea <rcl_expand_topic_name+0xaa>
 801ea7a:	460f      	mov	r7, r1
 801ea7c:	a90b      	add	r1, sp, #44	; 0x2c
 801ea7e:	f000 f945 	bl	801ed0c <rcl_validate_topic_name>
 801ea82:	4605      	mov	r5, r0
 801ea84:	bb68      	cbnz	r0, 801eae2 <rcl_expand_topic_name+0xa2>
 801ea86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ea88:	2b00      	cmp	r3, #0
 801ea8a:	d137      	bne.n	801eafc <rcl_expand_topic_name+0xbc>
 801ea8c:	4602      	mov	r2, r0
 801ea8e:	a90b      	add	r1, sp, #44	; 0x2c
 801ea90:	4638      	mov	r0, r7
 801ea92:	f7f6 fa97 	bl	8014fc4 <rmw_validate_node_name>
 801ea96:	bb68      	cbnz	r0, 801eaf4 <rcl_expand_topic_name+0xb4>
 801ea98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ea9a:	2b00      	cmp	r3, #0
 801ea9c:	d133      	bne.n	801eb06 <rcl_expand_topic_name+0xc6>
 801ea9e:	462a      	mov	r2, r5
 801eaa0:	a90b      	add	r1, sp, #44	; 0x2c
 801eaa2:	9807      	ldr	r0, [sp, #28]
 801eaa4:	f7f6 fa70 	bl	8014f88 <rmw_validate_namespace>
 801eaa8:	bb20      	cbnz	r0, 801eaf4 <rcl_expand_topic_name+0xb4>
 801eaaa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801eaac:	2d00      	cmp	r5, #0
 801eaae:	f040 80a2 	bne.w	801ebf6 <rcl_expand_topic_name+0x1b6>
 801eab2:	217b      	movs	r1, #123	; 0x7b
 801eab4:	4620      	mov	r0, r4
 801eab6:	f001 fe51 	bl	802075c <strchr>
 801eaba:	7823      	ldrb	r3, [r4, #0]
 801eabc:	4681      	mov	r9, r0
 801eabe:	bb20      	cbnz	r0, 801eb0a <rcl_expand_topic_name+0xca>
 801eac0:	2b2f      	cmp	r3, #47	; 0x2f
 801eac2:	d122      	bne.n	801eb0a <rcl_expand_topic_name+0xca>
 801eac4:	ab19      	add	r3, sp, #100	; 0x64
 801eac6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801eaca:	ab16      	add	r3, sp, #88	; 0x58
 801eacc:	e88d 0003 	stmia.w	sp, {r0, r1}
 801ead0:	4620      	mov	r0, r4
 801ead2:	cb0e      	ldmia	r3, {r1, r2, r3}
 801ead4:	f7f6 f93a 	bl	8014d4c <rcutils_strdup>
 801ead8:	2800      	cmp	r0, #0
 801eada:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801eadc:	bf08      	it	eq
 801eade:	250a      	moveq	r5, #10
 801eae0:	6018      	str	r0, [r3, #0]
 801eae2:	4628      	mov	r0, r5
 801eae4:	b00d      	add	sp, #52	; 0x34
 801eae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801eaea:	250b      	movs	r5, #11
 801eaec:	4628      	mov	r0, r5
 801eaee:	b00d      	add	sp, #52	; 0x34
 801eaf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801eaf4:	f7fc f97a 	bl	801adec <rcl_convert_rmw_ret_to_rcl_ret>
 801eaf8:	4605      	mov	r5, r0
 801eafa:	e7f2      	b.n	801eae2 <rcl_expand_topic_name+0xa2>
 801eafc:	2567      	movs	r5, #103	; 0x67
 801eafe:	4628      	mov	r0, r5
 801eb00:	b00d      	add	sp, #52	; 0x34
 801eb02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801eb06:	25c9      	movs	r5, #201	; 0xc9
 801eb08:	e7eb      	b.n	801eae2 <rcl_expand_topic_name+0xa2>
 801eb0a:	2b7e      	cmp	r3, #126	; 0x7e
 801eb0c:	d075      	beq.n	801ebfa <rcl_expand_topic_name+0x1ba>
 801eb0e:	f1b9 0f00 	cmp.w	r9, #0
 801eb12:	f000 80c2 	beq.w	801ec9a <rcl_expand_topic_name+0x25a>
 801eb16:	2300      	movs	r3, #0
 801eb18:	46a2      	mov	sl, r4
 801eb1a:	461e      	mov	r6, r3
 801eb1c:	9508      	str	r5, [sp, #32]
 801eb1e:	4655      	mov	r5, sl
 801eb20:	9409      	str	r4, [sp, #36]	; 0x24
 801eb22:	46b2      	mov	sl, r6
 801eb24:	464c      	mov	r4, r9
 801eb26:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801eb2a:	2c00      	cmp	r4, #0
 801eb2c:	f000 80ae 	beq.w	801ec8c <rcl_expand_topic_name+0x24c>
 801eb30:	217d      	movs	r1, #125	; 0x7d
 801eb32:	4628      	mov	r0, r5
 801eb34:	f001 fe12 	bl	802075c <strchr>
 801eb38:	eba0 0904 	sub.w	r9, r0, r4
 801eb3c:	4621      	mov	r1, r4
 801eb3e:	4869      	ldr	r0, [pc, #420]	; (801ece4 <rcl_expand_topic_name+0x2a4>)
 801eb40:	f109 0601 	add.w	r6, r9, #1
 801eb44:	4632      	mov	r2, r6
 801eb46:	f001 fe16 	bl	8020776 <strncmp>
 801eb4a:	2800      	cmp	r0, #0
 801eb4c:	d051      	beq.n	801ebf2 <rcl_expand_topic_name+0x1b2>
 801eb4e:	4632      	mov	r2, r6
 801eb50:	4621      	mov	r1, r4
 801eb52:	4865      	ldr	r0, [pc, #404]	; (801ece8 <rcl_expand_topic_name+0x2a8>)
 801eb54:	f001 fe0f 	bl	8020776 <strncmp>
 801eb58:	b128      	cbz	r0, 801eb66 <rcl_expand_topic_name+0x126>
 801eb5a:	4632      	mov	r2, r6
 801eb5c:	4621      	mov	r1, r4
 801eb5e:	4863      	ldr	r0, [pc, #396]	; (801ecec <rcl_expand_topic_name+0x2ac>)
 801eb60:	f001 fe09 	bl	8020776 <strncmp>
 801eb64:	bb38      	cbnz	r0, 801ebb6 <rcl_expand_topic_name+0x176>
 801eb66:	46d9      	mov	r9, fp
 801eb68:	ab18      	add	r3, sp, #96	; 0x60
 801eb6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801eb6e:	ab16      	add	r3, sp, #88	; 0x58
 801eb70:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801eb74:	4620      	mov	r0, r4
 801eb76:	4631      	mov	r1, r6
 801eb78:	cb0c      	ldmia	r3, {r2, r3}
 801eb7a:	f7f6 f909 	bl	8014d90 <rcutils_strndup>
 801eb7e:	4604      	mov	r4, r0
 801eb80:	2800      	cmp	r0, #0
 801eb82:	f000 80a3 	beq.w	801eccc <rcl_expand_topic_name+0x28c>
 801eb86:	464a      	mov	r2, r9
 801eb88:	4628      	mov	r0, r5
 801eb8a:	ab16      	add	r3, sp, #88	; 0x58
 801eb8c:	4621      	mov	r1, r4
 801eb8e:	f7f5 ffdd 	bl	8014b4c <rcutils_repl_str>
 801eb92:	991a      	ldr	r1, [sp, #104]	; 0x68
 801eb94:	4605      	mov	r5, r0
 801eb96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801eb98:	4620      	mov	r0, r4
 801eb9a:	4798      	blx	r3
 801eb9c:	4650      	mov	r0, sl
 801eb9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801eba0:	991a      	ldr	r1, [sp, #104]	; 0x68
 801eba2:	4798      	blx	r3
 801eba4:	2d00      	cmp	r5, #0
 801eba6:	d06c      	beq.n	801ec82 <rcl_expand_topic_name+0x242>
 801eba8:	217b      	movs	r1, #123	; 0x7b
 801ebaa:	4628      	mov	r0, r5
 801ebac:	f001 fdd6 	bl	802075c <strchr>
 801ebb0:	46aa      	mov	sl, r5
 801ebb2:	4604      	mov	r4, r0
 801ebb4:	e7b9      	b.n	801eb2a <rcl_expand_topic_name+0xea>
 801ebb6:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 801ebba:	1c61      	adds	r1, r4, #1
 801ebbc:	4640      	mov	r0, r8
 801ebbe:	f7fe fca5 	bl	801d50c <rcutils_string_map_getn>
 801ebc2:	4681      	mov	r9, r0
 801ebc4:	2800      	cmp	r0, #0
 801ebc6:	d1cf      	bne.n	801eb68 <rcl_expand_topic_name+0x128>
 801ebc8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801ebca:	aa18      	add	r2, sp, #96	; 0x60
 801ebcc:	2569      	movs	r5, #105	; 0x69
 801ebce:	6018      	str	r0, [r3, #0]
 801ebd0:	ab16      	add	r3, sp, #88	; 0x58
 801ebd2:	ca07      	ldmia	r2, {r0, r1, r2}
 801ebd4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801ebd8:	4631      	mov	r1, r6
 801ebda:	4620      	mov	r0, r4
 801ebdc:	cb0c      	ldmia	r3, {r2, r3}
 801ebde:	f7f6 f8d7 	bl	8014d90 <rcutils_strndup>
 801ebe2:	991a      	ldr	r1, [sp, #104]	; 0x68
 801ebe4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ebe6:	4798      	blx	r3
 801ebe8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ebea:	991a      	ldr	r1, [sp, #104]	; 0x68
 801ebec:	4650      	mov	r0, sl
 801ebee:	4798      	blx	r3
 801ebf0:	e777      	b.n	801eae2 <rcl_expand_topic_name+0xa2>
 801ebf2:	46b9      	mov	r9, r7
 801ebf4:	e7b8      	b.n	801eb68 <rcl_expand_topic_name+0x128>
 801ebf6:	25ca      	movs	r5, #202	; 0xca
 801ebf8:	e773      	b.n	801eae2 <rcl_expand_topic_name+0xa2>
 801ebfa:	9e07      	ldr	r6, [sp, #28]
 801ebfc:	4630      	mov	r0, r6
 801ebfe:	f7e1 fb7f 	bl	8000300 <strlen>
 801ec02:	4a3b      	ldr	r2, [pc, #236]	; (801ecf0 <rcl_expand_topic_name+0x2b0>)
 801ec04:	4b3b      	ldr	r3, [pc, #236]	; (801ecf4 <rcl_expand_topic_name+0x2b4>)
 801ec06:	9603      	str	r6, [sp, #12]
 801ec08:	2801      	cmp	r0, #1
 801ec0a:	bf18      	it	ne
 801ec0c:	4613      	movne	r3, r2
 801ec0e:	9704      	str	r7, [sp, #16]
 801ec10:	9302      	str	r3, [sp, #8]
 801ec12:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801ec14:	9300      	str	r3, [sp, #0]
 801ec16:	1c63      	adds	r3, r4, #1
 801ec18:	9305      	str	r3, [sp, #20]
 801ec1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ec1e:	9301      	str	r3, [sp, #4]
 801ec20:	ab16      	add	r3, sp, #88	; 0x58
 801ec22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ec24:	f7f5 ff58 	bl	8014ad8 <rcutils_format_string_limit>
 801ec28:	4606      	mov	r6, r0
 801ec2a:	b350      	cbz	r0, 801ec82 <rcl_expand_topic_name+0x242>
 801ec2c:	f1b9 0f00 	cmp.w	r9, #0
 801ec30:	d005      	beq.n	801ec3e <rcl_expand_topic_name+0x1fe>
 801ec32:	217b      	movs	r1, #123	; 0x7b
 801ec34:	46b2      	mov	sl, r6
 801ec36:	f001 fd91 	bl	802075c <strchr>
 801ec3a:	4681      	mov	r9, r0
 801ec3c:	e76e      	b.n	801eb1c <rcl_expand_topic_name+0xdc>
 801ec3e:	7833      	ldrb	r3, [r6, #0]
 801ec40:	2b2f      	cmp	r3, #47	; 0x2f
 801ec42:	d01b      	beq.n	801ec7c <rcl_expand_topic_name+0x23c>
 801ec44:	9c07      	ldr	r4, [sp, #28]
 801ec46:	4620      	mov	r0, r4
 801ec48:	f7e1 fb5a 	bl	8000300 <strlen>
 801ec4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ec50:	4a29      	ldr	r2, [pc, #164]	; (801ecf8 <rcl_expand_topic_name+0x2b8>)
 801ec52:	9301      	str	r3, [sp, #4]
 801ec54:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801ec56:	9604      	str	r6, [sp, #16]
 801ec58:	9300      	str	r3, [sp, #0]
 801ec5a:	4b28      	ldr	r3, [pc, #160]	; (801ecfc <rcl_expand_topic_name+0x2bc>)
 801ec5c:	9403      	str	r4, [sp, #12]
 801ec5e:	2801      	cmp	r0, #1
 801ec60:	bf18      	it	ne
 801ec62:	4613      	movne	r3, r2
 801ec64:	9302      	str	r3, [sp, #8]
 801ec66:	ab16      	add	r3, sp, #88	; 0x58
 801ec68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ec6a:	f7f5 ff35 	bl	8014ad8 <rcutils_format_string_limit>
 801ec6e:	4603      	mov	r3, r0
 801ec70:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801ec72:	4630      	mov	r0, r6
 801ec74:	991a      	ldr	r1, [sp, #104]	; 0x68
 801ec76:	461e      	mov	r6, r3
 801ec78:	4790      	blx	r2
 801ec7a:	b116      	cbz	r6, 801ec82 <rcl_expand_topic_name+0x242>
 801ec7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801ec7e:	601e      	str	r6, [r3, #0]
 801ec80:	e72f      	b.n	801eae2 <rcl_expand_topic_name+0xa2>
 801ec82:	2300      	movs	r3, #0
 801ec84:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801ec86:	250a      	movs	r5, #10
 801ec88:	6013      	str	r3, [r2, #0]
 801ec8a:	e72a      	b.n	801eae2 <rcl_expand_topic_name+0xa2>
 801ec8c:	4653      	mov	r3, sl
 801ec8e:	4656      	mov	r6, sl
 801ec90:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 801ec94:	2b00      	cmp	r3, #0
 801ec96:	d1d2      	bne.n	801ec3e <rcl_expand_topic_name+0x1fe>
 801ec98:	7823      	ldrb	r3, [r4, #0]
 801ec9a:	2b2f      	cmp	r3, #47	; 0x2f
 801ec9c:	d01e      	beq.n	801ecdc <rcl_expand_topic_name+0x29c>
 801ec9e:	9e07      	ldr	r6, [sp, #28]
 801eca0:	4630      	mov	r0, r6
 801eca2:	f7e1 fb2d 	bl	8000300 <strlen>
 801eca6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801eca8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ecac:	9603      	str	r6, [sp, #12]
 801ecae:	9404      	str	r4, [sp, #16]
 801ecb0:	e9cd 2300 	strd	r2, r3, [sp]
 801ecb4:	4a10      	ldr	r2, [pc, #64]	; (801ecf8 <rcl_expand_topic_name+0x2b8>)
 801ecb6:	4b11      	ldr	r3, [pc, #68]	; (801ecfc <rcl_expand_topic_name+0x2bc>)
 801ecb8:	2801      	cmp	r0, #1
 801ecba:	bf18      	it	ne
 801ecbc:	4613      	movne	r3, r2
 801ecbe:	9302      	str	r3, [sp, #8]
 801ecc0:	ab16      	add	r3, sp, #88	; 0x58
 801ecc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ecc4:	f7f5 ff08 	bl	8014ad8 <rcutils_format_string_limit>
 801ecc8:	4606      	mov	r6, r0
 801ecca:	e7d6      	b.n	801ec7a <rcl_expand_topic_name+0x23a>
 801eccc:	e9dd 121a 	ldrd	r1, r2, [sp, #104]	; 0x68
 801ecd0:	4650      	mov	r0, sl
 801ecd2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ecd4:	6014      	str	r4, [r2, #0]
 801ecd6:	250a      	movs	r5, #10
 801ecd8:	4798      	blx	r3
 801ecda:	e702      	b.n	801eae2 <rcl_expand_topic_name+0xa2>
 801ecdc:	2300      	movs	r3, #0
 801ecde:	461e      	mov	r6, r3
 801ece0:	e7cc      	b.n	801ec7c <rcl_expand_topic_name+0x23c>
 801ece2:	bf00      	nop
 801ece4:	08025448 	.word	0x08025448
 801ece8:	08025450 	.word	0x08025450
 801ecec:	08025458 	.word	0x08025458
 801ecf0:	08025440 	.word	0x08025440
 801ecf4:	08024dc8 	.word	0x08024dc8
 801ecf8:	080247c8 	.word	0x080247c8
 801ecfc:	080247c0 	.word	0x080247c0

0801ed00 <rcl_get_default_topic_name_substitutions>:
 801ed00:	2800      	cmp	r0, #0
 801ed02:	bf0c      	ite	eq
 801ed04:	200b      	moveq	r0, #11
 801ed06:	2000      	movne	r0, #0
 801ed08:	4770      	bx	lr
 801ed0a:	bf00      	nop

0801ed0c <rcl_validate_topic_name>:
 801ed0c:	2800      	cmp	r0, #0
 801ed0e:	f000 8089 	beq.w	801ee24 <rcl_validate_topic_name+0x118>
 801ed12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ed16:	460e      	mov	r6, r1
 801ed18:	2900      	cmp	r1, #0
 801ed1a:	f000 8085 	beq.w	801ee28 <rcl_validate_topic_name+0x11c>
 801ed1e:	4604      	mov	r4, r0
 801ed20:	4617      	mov	r7, r2
 801ed22:	f7e1 faed 	bl	8000300 <strlen>
 801ed26:	b1b0      	cbz	r0, 801ed56 <rcl_validate_topic_name+0x4a>
 801ed28:	f894 e000 	ldrb.w	lr, [r4]
 801ed2c:	f8df c160 	ldr.w	ip, [pc, #352]	; 801ee90 <rcl_validate_topic_name+0x184>
 801ed30:	f81c 300e 	ldrb.w	r3, [ip, lr]
 801ed34:	f013 0304 	ands.w	r3, r3, #4
 801ed38:	d139      	bne.n	801edae <rcl_validate_topic_name+0xa2>
 801ed3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 801ed3e:	f814 2008 	ldrb.w	r2, [r4, r8]
 801ed42:	2a2f      	cmp	r2, #47	; 0x2f
 801ed44:	d10f      	bne.n	801ed66 <rcl_validate_topic_name+0x5a>
 801ed46:	2202      	movs	r2, #2
 801ed48:	6032      	str	r2, [r6, #0]
 801ed4a:	b3a7      	cbz	r7, 801edb6 <rcl_validate_topic_name+0xaa>
 801ed4c:	4618      	mov	r0, r3
 801ed4e:	f8c7 8000 	str.w	r8, [r7]
 801ed52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ed56:	2301      	movs	r3, #1
 801ed58:	6033      	str	r3, [r6, #0]
 801ed5a:	b367      	cbz	r7, 801edb6 <rcl_validate_topic_name+0xaa>
 801ed5c:	2300      	movs	r3, #0
 801ed5e:	4618      	mov	r0, r3
 801ed60:	603b      	str	r3, [r7, #0]
 801ed62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ed66:	f104 3aff 	add.w	sl, r4, #4294967295	; 0xffffffff
 801ed6a:	461d      	mov	r5, r3
 801ed6c:	4619      	mov	r1, r3
 801ed6e:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 801ed72:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 801ed76:	f1b9 0f09 	cmp.w	r9, #9
 801ed7a:	d91f      	bls.n	801edbc <rcl_validate_topic_name+0xb0>
 801ed7c:	f022 0920 	bic.w	r9, r2, #32
 801ed80:	f1a9 0941 	sub.w	r9, r9, #65	; 0x41
 801ed84:	f1b9 0f19 	cmp.w	r9, #25
 801ed88:	d918      	bls.n	801edbc <rcl_validate_topic_name+0xb0>
 801ed8a:	2a5f      	cmp	r2, #95	; 0x5f
 801ed8c:	d024      	beq.n	801edd8 <rcl_validate_topic_name+0xcc>
 801ed8e:	2a2f      	cmp	r2, #47	; 0x2f
 801ed90:	d058      	beq.n	801ee44 <rcl_validate_topic_name+0x138>
 801ed92:	2a7e      	cmp	r2, #126	; 0x7e
 801ed94:	d04a      	beq.n	801ee2c <rcl_validate_topic_name+0x120>
 801ed96:	2a7b      	cmp	r2, #123	; 0x7b
 801ed98:	d05b      	beq.n	801ee52 <rcl_validate_topic_name+0x146>
 801ed9a:	2a7d      	cmp	r2, #125	; 0x7d
 801ed9c:	d169      	bne.n	801ee72 <rcl_validate_topic_name+0x166>
 801ed9e:	2d00      	cmp	r5, #0
 801eda0:	d15c      	bne.n	801ee5c <rcl_validate_topic_name+0x150>
 801eda2:	2305      	movs	r3, #5
 801eda4:	6033      	str	r3, [r6, #0]
 801eda6:	b137      	cbz	r7, 801edb6 <rcl_validate_topic_name+0xaa>
 801eda8:	2000      	movs	r0, #0
 801edaa:	6039      	str	r1, [r7, #0]
 801edac:	e7d9      	b.n	801ed62 <rcl_validate_topic_name+0x56>
 801edae:	2304      	movs	r3, #4
 801edb0:	6033      	str	r3, [r6, #0]
 801edb2:	2f00      	cmp	r7, #0
 801edb4:	d1d2      	bne.n	801ed5c <rcl_validate_topic_name+0x50>
 801edb6:	2000      	movs	r0, #0
 801edb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801edbc:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801edc0:	0752      	lsls	r2, r2, #29
 801edc2:	d509      	bpl.n	801edd8 <rcl_validate_topic_name+0xcc>
 801edc4:	2900      	cmp	r1, #0
 801edc6:	bf0c      	ite	eq
 801edc8:	2200      	moveq	r2, #0
 801edca:	f005 0201 	andne.w	r2, r5, #1
 801edce:	b11a      	cbz	r2, 801edd8 <rcl_validate_topic_name+0xcc>
 801edd0:	1e4d      	subs	r5, r1, #1
 801edd2:	429d      	cmp	r5, r3
 801edd4:	d031      	beq.n	801ee3a <rcl_validate_topic_name+0x12e>
 801edd6:	4615      	mov	r5, r2
 801edd8:	3101      	adds	r1, #1
 801edda:	4288      	cmp	r0, r1
 801eddc:	d1c7      	bne.n	801ed6e <rcl_validate_topic_name+0x62>
 801edde:	2d00      	cmp	r5, #0
 801ede0:	d142      	bne.n	801ee68 <rcl_validate_topic_name+0x15c>
 801ede2:	4628      	mov	r0, r5
 801ede4:	2301      	movs	r3, #1
 801ede6:	e00c      	b.n	801ee02 <rcl_validate_topic_name+0xf6>
 801ede8:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 801edec:	d101      	bne.n	801edf2 <rcl_validate_topic_name+0xe6>
 801edee:	2801      	cmp	r0, #1
 801edf0:	d047      	beq.n	801ee82 <rcl_validate_topic_name+0x176>
 801edf2:	1c5a      	adds	r2, r3, #1
 801edf4:	428b      	cmp	r3, r1
 801edf6:	f100 0001 	add.w	r0, r0, #1
 801edfa:	f104 0401 	add.w	r4, r4, #1
 801edfe:	4613      	mov	r3, r2
 801ee00:	d22e      	bcs.n	801ee60 <rcl_validate_topic_name+0x154>
 801ee02:	4580      	cmp	r8, r0
 801ee04:	d0f5      	beq.n	801edf2 <rcl_validate_topic_name+0xe6>
 801ee06:	7822      	ldrb	r2, [r4, #0]
 801ee08:	2a2f      	cmp	r2, #47	; 0x2f
 801ee0a:	d1ed      	bne.n	801ede8 <rcl_validate_topic_name+0xdc>
 801ee0c:	7862      	ldrb	r2, [r4, #1]
 801ee0e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801ee12:	0752      	lsls	r2, r2, #29
 801ee14:	d5ed      	bpl.n	801edf2 <rcl_validate_topic_name+0xe6>
 801ee16:	2204      	movs	r2, #4
 801ee18:	6032      	str	r2, [r6, #0]
 801ee1a:	2f00      	cmp	r7, #0
 801ee1c:	d0cb      	beq.n	801edb6 <rcl_validate_topic_name+0xaa>
 801ee1e:	2000      	movs	r0, #0
 801ee20:	603b      	str	r3, [r7, #0]
 801ee22:	e79e      	b.n	801ed62 <rcl_validate_topic_name+0x56>
 801ee24:	200b      	movs	r0, #11
 801ee26:	4770      	bx	lr
 801ee28:	200b      	movs	r0, #11
 801ee2a:	e79a      	b.n	801ed62 <rcl_validate_topic_name+0x56>
 801ee2c:	2900      	cmp	r1, #0
 801ee2e:	d0d3      	beq.n	801edd8 <rcl_validate_topic_name+0xcc>
 801ee30:	2306      	movs	r3, #6
 801ee32:	6033      	str	r3, [r6, #0]
 801ee34:	2f00      	cmp	r7, #0
 801ee36:	d1b7      	bne.n	801eda8 <rcl_validate_topic_name+0x9c>
 801ee38:	e7bd      	b.n	801edb6 <rcl_validate_topic_name+0xaa>
 801ee3a:	2309      	movs	r3, #9
 801ee3c:	6033      	str	r3, [r6, #0]
 801ee3e:	2f00      	cmp	r7, #0
 801ee40:	d1b2      	bne.n	801eda8 <rcl_validate_topic_name+0x9c>
 801ee42:	e7b8      	b.n	801edb6 <rcl_validate_topic_name+0xaa>
 801ee44:	2d00      	cmp	r5, #0
 801ee46:	d0c7      	beq.n	801edd8 <rcl_validate_topic_name+0xcc>
 801ee48:	2308      	movs	r3, #8
 801ee4a:	6033      	str	r3, [r6, #0]
 801ee4c:	2f00      	cmp	r7, #0
 801ee4e:	d1ab      	bne.n	801eda8 <rcl_validate_topic_name+0x9c>
 801ee50:	e7b1      	b.n	801edb6 <rcl_validate_topic_name+0xaa>
 801ee52:	2d00      	cmp	r5, #0
 801ee54:	d1f8      	bne.n	801ee48 <rcl_validate_topic_name+0x13c>
 801ee56:	460b      	mov	r3, r1
 801ee58:	2501      	movs	r5, #1
 801ee5a:	e7bd      	b.n	801edd8 <rcl_validate_topic_name+0xcc>
 801ee5c:	2500      	movs	r5, #0
 801ee5e:	e7bb      	b.n	801edd8 <rcl_validate_topic_name+0xcc>
 801ee60:	2300      	movs	r3, #0
 801ee62:	4618      	mov	r0, r3
 801ee64:	6033      	str	r3, [r6, #0]
 801ee66:	e77c      	b.n	801ed62 <rcl_validate_topic_name+0x56>
 801ee68:	2205      	movs	r2, #5
 801ee6a:	6032      	str	r2, [r6, #0]
 801ee6c:	2f00      	cmp	r7, #0
 801ee6e:	d1d6      	bne.n	801ee1e <rcl_validate_topic_name+0x112>
 801ee70:	e7a1      	b.n	801edb6 <rcl_validate_topic_name+0xaa>
 801ee72:	2d00      	cmp	r5, #0
 801ee74:	bf14      	ite	ne
 801ee76:	2308      	movne	r3, #8
 801ee78:	2303      	moveq	r3, #3
 801ee7a:	6033      	str	r3, [r6, #0]
 801ee7c:	2f00      	cmp	r7, #0
 801ee7e:	d193      	bne.n	801eda8 <rcl_validate_topic_name+0x9c>
 801ee80:	e799      	b.n	801edb6 <rcl_validate_topic_name+0xaa>
 801ee82:	2307      	movs	r3, #7
 801ee84:	6033      	str	r3, [r6, #0]
 801ee86:	2f00      	cmp	r7, #0
 801ee88:	d095      	beq.n	801edb6 <rcl_validate_topic_name+0xaa>
 801ee8a:	2301      	movs	r3, #1
 801ee8c:	e7c7      	b.n	801ee1e <rcl_validate_topic_name+0x112>
 801ee8e:	bf00      	nop
 801ee90:	080254d4 	.word	0x080254d4

0801ee94 <calloc>:
 801ee94:	4b02      	ldr	r3, [pc, #8]	; (801eea0 <calloc+0xc>)
 801ee96:	460a      	mov	r2, r1
 801ee98:	4601      	mov	r1, r0
 801ee9a:	6818      	ldr	r0, [r3, #0]
 801ee9c:	f000 b802 	b.w	801eea4 <_calloc_r>
 801eea0:	200009d8 	.word	0x200009d8

0801eea4 <_calloc_r>:
 801eea4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801eea6:	fba1 2402 	umull	r2, r4, r1, r2
 801eeaa:	b94c      	cbnz	r4, 801eec0 <_calloc_r+0x1c>
 801eeac:	4611      	mov	r1, r2
 801eeae:	9201      	str	r2, [sp, #4]
 801eeb0:	f000 f898 	bl	801efe4 <_malloc_r>
 801eeb4:	9a01      	ldr	r2, [sp, #4]
 801eeb6:	4605      	mov	r5, r0
 801eeb8:	b930      	cbnz	r0, 801eec8 <_calloc_r+0x24>
 801eeba:	4628      	mov	r0, r5
 801eebc:	b003      	add	sp, #12
 801eebe:	bd30      	pop	{r4, r5, pc}
 801eec0:	220c      	movs	r2, #12
 801eec2:	6002      	str	r2, [r0, #0]
 801eec4:	2500      	movs	r5, #0
 801eec6:	e7f8      	b.n	801eeba <_calloc_r+0x16>
 801eec8:	4621      	mov	r1, r4
 801eeca:	f001 fc3f 	bl	802074c <memset>
 801eece:	e7f4      	b.n	801eeba <_calloc_r+0x16>

0801eed0 <exit>:
 801eed0:	b508      	push	{r3, lr}
 801eed2:	4b06      	ldr	r3, [pc, #24]	; (801eeec <exit+0x1c>)
 801eed4:	4604      	mov	r4, r0
 801eed6:	b113      	cbz	r3, 801eede <exit+0xe>
 801eed8:	2100      	movs	r1, #0
 801eeda:	f3af 8000 	nop.w
 801eede:	4b04      	ldr	r3, [pc, #16]	; (801eef0 <exit+0x20>)
 801eee0:	681b      	ldr	r3, [r3, #0]
 801eee2:	b103      	cbz	r3, 801eee6 <exit+0x16>
 801eee4:	4798      	blx	r3
 801eee6:	4620      	mov	r0, r4
 801eee8:	f7e4 fb0a 	bl	8003500 <_exit>
 801eeec:	00000000 	.word	0x00000000
 801eef0:	20017084 	.word	0x20017084

0801eef4 <getenv>:
 801eef4:	b507      	push	{r0, r1, r2, lr}
 801eef6:	4b04      	ldr	r3, [pc, #16]	; (801ef08 <getenv+0x14>)
 801eef8:	4601      	mov	r1, r0
 801eefa:	aa01      	add	r2, sp, #4
 801eefc:	6818      	ldr	r0, [r3, #0]
 801eefe:	f000 f805 	bl	801ef0c <_findenv_r>
 801ef02:	b003      	add	sp, #12
 801ef04:	f85d fb04 	ldr.w	pc, [sp], #4
 801ef08:	200009d8 	.word	0x200009d8

0801ef0c <_findenv_r>:
 801ef0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef10:	f8df a06c 	ldr.w	sl, [pc, #108]	; 801ef80 <_findenv_r+0x74>
 801ef14:	4607      	mov	r7, r0
 801ef16:	4689      	mov	r9, r1
 801ef18:	4616      	mov	r6, r2
 801ef1a:	f002 fb0d 	bl	8021538 <__env_lock>
 801ef1e:	f8da 4000 	ldr.w	r4, [sl]
 801ef22:	b134      	cbz	r4, 801ef32 <_findenv_r+0x26>
 801ef24:	464b      	mov	r3, r9
 801ef26:	4698      	mov	r8, r3
 801ef28:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ef2c:	b13a      	cbz	r2, 801ef3e <_findenv_r+0x32>
 801ef2e:	2a3d      	cmp	r2, #61	; 0x3d
 801ef30:	d1f9      	bne.n	801ef26 <_findenv_r+0x1a>
 801ef32:	4638      	mov	r0, r7
 801ef34:	f002 fb06 	bl	8021544 <__env_unlock>
 801ef38:	2000      	movs	r0, #0
 801ef3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ef3e:	eba8 0809 	sub.w	r8, r8, r9
 801ef42:	46a3      	mov	fp, r4
 801ef44:	f854 0b04 	ldr.w	r0, [r4], #4
 801ef48:	2800      	cmp	r0, #0
 801ef4a:	d0f2      	beq.n	801ef32 <_findenv_r+0x26>
 801ef4c:	4642      	mov	r2, r8
 801ef4e:	4649      	mov	r1, r9
 801ef50:	f001 fc11 	bl	8020776 <strncmp>
 801ef54:	2800      	cmp	r0, #0
 801ef56:	d1f4      	bne.n	801ef42 <_findenv_r+0x36>
 801ef58:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801ef5c:	eb03 0508 	add.w	r5, r3, r8
 801ef60:	f813 3008 	ldrb.w	r3, [r3, r8]
 801ef64:	2b3d      	cmp	r3, #61	; 0x3d
 801ef66:	d1ec      	bne.n	801ef42 <_findenv_r+0x36>
 801ef68:	f8da 3000 	ldr.w	r3, [sl]
 801ef6c:	ebab 0303 	sub.w	r3, fp, r3
 801ef70:	109b      	asrs	r3, r3, #2
 801ef72:	4638      	mov	r0, r7
 801ef74:	6033      	str	r3, [r6, #0]
 801ef76:	f002 fae5 	bl	8021544 <__env_unlock>
 801ef7a:	1c68      	adds	r0, r5, #1
 801ef7c:	e7dd      	b.n	801ef3a <_findenv_r+0x2e>
 801ef7e:	bf00      	nop
 801ef80:	20000000 	.word	0x20000000

0801ef84 <malloc>:
 801ef84:	4b02      	ldr	r3, [pc, #8]	; (801ef90 <malloc+0xc>)
 801ef86:	4601      	mov	r1, r0
 801ef88:	6818      	ldr	r0, [r3, #0]
 801ef8a:	f000 b82b 	b.w	801efe4 <_malloc_r>
 801ef8e:	bf00      	nop
 801ef90:	200009d8 	.word	0x200009d8

0801ef94 <free>:
 801ef94:	4b02      	ldr	r3, [pc, #8]	; (801efa0 <free+0xc>)
 801ef96:	4601      	mov	r1, r0
 801ef98:	6818      	ldr	r0, [r3, #0]
 801ef9a:	f002 bad9 	b.w	8021550 <_free_r>
 801ef9e:	bf00      	nop
 801efa0:	200009d8 	.word	0x200009d8

0801efa4 <sbrk_aligned>:
 801efa4:	b570      	push	{r4, r5, r6, lr}
 801efa6:	4e0e      	ldr	r6, [pc, #56]	; (801efe0 <sbrk_aligned+0x3c>)
 801efa8:	460c      	mov	r4, r1
 801efaa:	6831      	ldr	r1, [r6, #0]
 801efac:	4605      	mov	r5, r0
 801efae:	b911      	cbnz	r1, 801efb6 <sbrk_aligned+0x12>
 801efb0:	f001 fc42 	bl	8020838 <_sbrk_r>
 801efb4:	6030      	str	r0, [r6, #0]
 801efb6:	4621      	mov	r1, r4
 801efb8:	4628      	mov	r0, r5
 801efba:	f001 fc3d 	bl	8020838 <_sbrk_r>
 801efbe:	1c43      	adds	r3, r0, #1
 801efc0:	d00a      	beq.n	801efd8 <sbrk_aligned+0x34>
 801efc2:	1cc4      	adds	r4, r0, #3
 801efc4:	f024 0403 	bic.w	r4, r4, #3
 801efc8:	42a0      	cmp	r0, r4
 801efca:	d007      	beq.n	801efdc <sbrk_aligned+0x38>
 801efcc:	1a21      	subs	r1, r4, r0
 801efce:	4628      	mov	r0, r5
 801efd0:	f001 fc32 	bl	8020838 <_sbrk_r>
 801efd4:	3001      	adds	r0, #1
 801efd6:	d101      	bne.n	801efdc <sbrk_aligned+0x38>
 801efd8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801efdc:	4620      	mov	r0, r4
 801efde:	bd70      	pop	{r4, r5, r6, pc}
 801efe0:	20016f48 	.word	0x20016f48

0801efe4 <_malloc_r>:
 801efe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801efe8:	1ccd      	adds	r5, r1, #3
 801efea:	f025 0503 	bic.w	r5, r5, #3
 801efee:	3508      	adds	r5, #8
 801eff0:	2d0c      	cmp	r5, #12
 801eff2:	bf38      	it	cc
 801eff4:	250c      	movcc	r5, #12
 801eff6:	2d00      	cmp	r5, #0
 801eff8:	4607      	mov	r7, r0
 801effa:	db01      	blt.n	801f000 <_malloc_r+0x1c>
 801effc:	42a9      	cmp	r1, r5
 801effe:	d905      	bls.n	801f00c <_malloc_r+0x28>
 801f000:	230c      	movs	r3, #12
 801f002:	603b      	str	r3, [r7, #0]
 801f004:	2600      	movs	r6, #0
 801f006:	4630      	mov	r0, r6
 801f008:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f00c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801f0e0 <_malloc_r+0xfc>
 801f010:	f000 f868 	bl	801f0e4 <__malloc_lock>
 801f014:	f8d8 3000 	ldr.w	r3, [r8]
 801f018:	461c      	mov	r4, r3
 801f01a:	bb5c      	cbnz	r4, 801f074 <_malloc_r+0x90>
 801f01c:	4629      	mov	r1, r5
 801f01e:	4638      	mov	r0, r7
 801f020:	f7ff ffc0 	bl	801efa4 <sbrk_aligned>
 801f024:	1c43      	adds	r3, r0, #1
 801f026:	4604      	mov	r4, r0
 801f028:	d155      	bne.n	801f0d6 <_malloc_r+0xf2>
 801f02a:	f8d8 4000 	ldr.w	r4, [r8]
 801f02e:	4626      	mov	r6, r4
 801f030:	2e00      	cmp	r6, #0
 801f032:	d145      	bne.n	801f0c0 <_malloc_r+0xdc>
 801f034:	2c00      	cmp	r4, #0
 801f036:	d048      	beq.n	801f0ca <_malloc_r+0xe6>
 801f038:	6823      	ldr	r3, [r4, #0]
 801f03a:	4631      	mov	r1, r6
 801f03c:	4638      	mov	r0, r7
 801f03e:	eb04 0903 	add.w	r9, r4, r3
 801f042:	f001 fbf9 	bl	8020838 <_sbrk_r>
 801f046:	4581      	cmp	r9, r0
 801f048:	d13f      	bne.n	801f0ca <_malloc_r+0xe6>
 801f04a:	6821      	ldr	r1, [r4, #0]
 801f04c:	1a6d      	subs	r5, r5, r1
 801f04e:	4629      	mov	r1, r5
 801f050:	4638      	mov	r0, r7
 801f052:	f7ff ffa7 	bl	801efa4 <sbrk_aligned>
 801f056:	3001      	adds	r0, #1
 801f058:	d037      	beq.n	801f0ca <_malloc_r+0xe6>
 801f05a:	6823      	ldr	r3, [r4, #0]
 801f05c:	442b      	add	r3, r5
 801f05e:	6023      	str	r3, [r4, #0]
 801f060:	f8d8 3000 	ldr.w	r3, [r8]
 801f064:	2b00      	cmp	r3, #0
 801f066:	d038      	beq.n	801f0da <_malloc_r+0xf6>
 801f068:	685a      	ldr	r2, [r3, #4]
 801f06a:	42a2      	cmp	r2, r4
 801f06c:	d12b      	bne.n	801f0c6 <_malloc_r+0xe2>
 801f06e:	2200      	movs	r2, #0
 801f070:	605a      	str	r2, [r3, #4]
 801f072:	e00f      	b.n	801f094 <_malloc_r+0xb0>
 801f074:	6822      	ldr	r2, [r4, #0]
 801f076:	1b52      	subs	r2, r2, r5
 801f078:	d41f      	bmi.n	801f0ba <_malloc_r+0xd6>
 801f07a:	2a0b      	cmp	r2, #11
 801f07c:	d917      	bls.n	801f0ae <_malloc_r+0xca>
 801f07e:	1961      	adds	r1, r4, r5
 801f080:	42a3      	cmp	r3, r4
 801f082:	6025      	str	r5, [r4, #0]
 801f084:	bf18      	it	ne
 801f086:	6059      	strne	r1, [r3, #4]
 801f088:	6863      	ldr	r3, [r4, #4]
 801f08a:	bf08      	it	eq
 801f08c:	f8c8 1000 	streq.w	r1, [r8]
 801f090:	5162      	str	r2, [r4, r5]
 801f092:	604b      	str	r3, [r1, #4]
 801f094:	4638      	mov	r0, r7
 801f096:	f104 060b 	add.w	r6, r4, #11
 801f09a:	f000 f829 	bl	801f0f0 <__malloc_unlock>
 801f09e:	f026 0607 	bic.w	r6, r6, #7
 801f0a2:	1d23      	adds	r3, r4, #4
 801f0a4:	1af2      	subs	r2, r6, r3
 801f0a6:	d0ae      	beq.n	801f006 <_malloc_r+0x22>
 801f0a8:	1b9b      	subs	r3, r3, r6
 801f0aa:	50a3      	str	r3, [r4, r2]
 801f0ac:	e7ab      	b.n	801f006 <_malloc_r+0x22>
 801f0ae:	42a3      	cmp	r3, r4
 801f0b0:	6862      	ldr	r2, [r4, #4]
 801f0b2:	d1dd      	bne.n	801f070 <_malloc_r+0x8c>
 801f0b4:	f8c8 2000 	str.w	r2, [r8]
 801f0b8:	e7ec      	b.n	801f094 <_malloc_r+0xb0>
 801f0ba:	4623      	mov	r3, r4
 801f0bc:	6864      	ldr	r4, [r4, #4]
 801f0be:	e7ac      	b.n	801f01a <_malloc_r+0x36>
 801f0c0:	4634      	mov	r4, r6
 801f0c2:	6876      	ldr	r6, [r6, #4]
 801f0c4:	e7b4      	b.n	801f030 <_malloc_r+0x4c>
 801f0c6:	4613      	mov	r3, r2
 801f0c8:	e7cc      	b.n	801f064 <_malloc_r+0x80>
 801f0ca:	230c      	movs	r3, #12
 801f0cc:	603b      	str	r3, [r7, #0]
 801f0ce:	4638      	mov	r0, r7
 801f0d0:	f000 f80e 	bl	801f0f0 <__malloc_unlock>
 801f0d4:	e797      	b.n	801f006 <_malloc_r+0x22>
 801f0d6:	6025      	str	r5, [r4, #0]
 801f0d8:	e7dc      	b.n	801f094 <_malloc_r+0xb0>
 801f0da:	605b      	str	r3, [r3, #4]
 801f0dc:	deff      	udf	#255	; 0xff
 801f0de:	bf00      	nop
 801f0e0:	20016f44 	.word	0x20016f44

0801f0e4 <__malloc_lock>:
 801f0e4:	4801      	ldr	r0, [pc, #4]	; (801f0ec <__malloc_lock+0x8>)
 801f0e6:	f001 bbf4 	b.w	80208d2 <__retarget_lock_acquire_recursive>
 801f0ea:	bf00      	nop
 801f0ec:	2001708d 	.word	0x2001708d

0801f0f0 <__malloc_unlock>:
 801f0f0:	4801      	ldr	r0, [pc, #4]	; (801f0f8 <__malloc_unlock+0x8>)
 801f0f2:	f001 bbef 	b.w	80208d4 <__retarget_lock_release_recursive>
 801f0f6:	bf00      	nop
 801f0f8:	2001708d 	.word	0x2001708d

0801f0fc <srand>:
 801f0fc:	b538      	push	{r3, r4, r5, lr}
 801f0fe:	4b10      	ldr	r3, [pc, #64]	; (801f140 <srand+0x44>)
 801f100:	681d      	ldr	r5, [r3, #0]
 801f102:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801f104:	4604      	mov	r4, r0
 801f106:	b9b3      	cbnz	r3, 801f136 <srand+0x3a>
 801f108:	2018      	movs	r0, #24
 801f10a:	f7ff ff3b 	bl	801ef84 <malloc>
 801f10e:	4602      	mov	r2, r0
 801f110:	6328      	str	r0, [r5, #48]	; 0x30
 801f112:	b920      	cbnz	r0, 801f11e <srand+0x22>
 801f114:	4b0b      	ldr	r3, [pc, #44]	; (801f144 <srand+0x48>)
 801f116:	480c      	ldr	r0, [pc, #48]	; (801f148 <srand+0x4c>)
 801f118:	2146      	movs	r1, #70	; 0x46
 801f11a:	f001 fbf9 	bl	8020910 <__assert_func>
 801f11e:	490b      	ldr	r1, [pc, #44]	; (801f14c <srand+0x50>)
 801f120:	4b0b      	ldr	r3, [pc, #44]	; (801f150 <srand+0x54>)
 801f122:	e9c0 1300 	strd	r1, r3, [r0]
 801f126:	4b0b      	ldr	r3, [pc, #44]	; (801f154 <srand+0x58>)
 801f128:	6083      	str	r3, [r0, #8]
 801f12a:	230b      	movs	r3, #11
 801f12c:	8183      	strh	r3, [r0, #12]
 801f12e:	2100      	movs	r1, #0
 801f130:	2001      	movs	r0, #1
 801f132:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801f136:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801f138:	2200      	movs	r2, #0
 801f13a:	611c      	str	r4, [r3, #16]
 801f13c:	615a      	str	r2, [r3, #20]
 801f13e:	bd38      	pop	{r3, r4, r5, pc}
 801f140:	200009d8 	.word	0x200009d8
 801f144:	08025464 	.word	0x08025464
 801f148:	0802547b 	.word	0x0802547b
 801f14c:	abcd330e 	.word	0xabcd330e
 801f150:	e66d1234 	.word	0xe66d1234
 801f154:	0005deec 	.word	0x0005deec

0801f158 <rand>:
 801f158:	4b16      	ldr	r3, [pc, #88]	; (801f1b4 <rand+0x5c>)
 801f15a:	b510      	push	{r4, lr}
 801f15c:	681c      	ldr	r4, [r3, #0]
 801f15e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801f160:	b9b3      	cbnz	r3, 801f190 <rand+0x38>
 801f162:	2018      	movs	r0, #24
 801f164:	f7ff ff0e 	bl	801ef84 <malloc>
 801f168:	4602      	mov	r2, r0
 801f16a:	6320      	str	r0, [r4, #48]	; 0x30
 801f16c:	b920      	cbnz	r0, 801f178 <rand+0x20>
 801f16e:	4b12      	ldr	r3, [pc, #72]	; (801f1b8 <rand+0x60>)
 801f170:	4812      	ldr	r0, [pc, #72]	; (801f1bc <rand+0x64>)
 801f172:	2152      	movs	r1, #82	; 0x52
 801f174:	f001 fbcc 	bl	8020910 <__assert_func>
 801f178:	4911      	ldr	r1, [pc, #68]	; (801f1c0 <rand+0x68>)
 801f17a:	4b12      	ldr	r3, [pc, #72]	; (801f1c4 <rand+0x6c>)
 801f17c:	e9c0 1300 	strd	r1, r3, [r0]
 801f180:	4b11      	ldr	r3, [pc, #68]	; (801f1c8 <rand+0x70>)
 801f182:	6083      	str	r3, [r0, #8]
 801f184:	230b      	movs	r3, #11
 801f186:	8183      	strh	r3, [r0, #12]
 801f188:	2100      	movs	r1, #0
 801f18a:	2001      	movs	r0, #1
 801f18c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801f190:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801f192:	480e      	ldr	r0, [pc, #56]	; (801f1cc <rand+0x74>)
 801f194:	690b      	ldr	r3, [r1, #16]
 801f196:	694c      	ldr	r4, [r1, #20]
 801f198:	4a0d      	ldr	r2, [pc, #52]	; (801f1d0 <rand+0x78>)
 801f19a:	4358      	muls	r0, r3
 801f19c:	fb02 0004 	mla	r0, r2, r4, r0
 801f1a0:	fba3 3202 	umull	r3, r2, r3, r2
 801f1a4:	3301      	adds	r3, #1
 801f1a6:	eb40 0002 	adc.w	r0, r0, r2
 801f1aa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801f1ae:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801f1b2:	bd10      	pop	{r4, pc}
 801f1b4:	200009d8 	.word	0x200009d8
 801f1b8:	08025464 	.word	0x08025464
 801f1bc:	0802547b 	.word	0x0802547b
 801f1c0:	abcd330e 	.word	0xabcd330e
 801f1c4:	e66d1234 	.word	0xe66d1234
 801f1c8:	0005deec 	.word	0x0005deec
 801f1cc:	5851f42d 	.word	0x5851f42d
 801f1d0:	4c957f2d 	.word	0x4c957f2d

0801f1d4 <realloc>:
 801f1d4:	4b02      	ldr	r3, [pc, #8]	; (801f1e0 <realloc+0xc>)
 801f1d6:	460a      	mov	r2, r1
 801f1d8:	4601      	mov	r1, r0
 801f1da:	6818      	ldr	r0, [r3, #0]
 801f1dc:	f000 b802 	b.w	801f1e4 <_realloc_r>
 801f1e0:	200009d8 	.word	0x200009d8

0801f1e4 <_realloc_r>:
 801f1e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f1e8:	4680      	mov	r8, r0
 801f1ea:	4614      	mov	r4, r2
 801f1ec:	460e      	mov	r6, r1
 801f1ee:	b921      	cbnz	r1, 801f1fa <_realloc_r+0x16>
 801f1f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f1f4:	4611      	mov	r1, r2
 801f1f6:	f7ff bef5 	b.w	801efe4 <_malloc_r>
 801f1fa:	b92a      	cbnz	r2, 801f208 <_realloc_r+0x24>
 801f1fc:	f002 f9a8 	bl	8021550 <_free_r>
 801f200:	4625      	mov	r5, r4
 801f202:	4628      	mov	r0, r5
 801f204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f208:	f002 fe98 	bl	8021f3c <_malloc_usable_size_r>
 801f20c:	4284      	cmp	r4, r0
 801f20e:	4607      	mov	r7, r0
 801f210:	d802      	bhi.n	801f218 <_realloc_r+0x34>
 801f212:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f216:	d812      	bhi.n	801f23e <_realloc_r+0x5a>
 801f218:	4621      	mov	r1, r4
 801f21a:	4640      	mov	r0, r8
 801f21c:	f7ff fee2 	bl	801efe4 <_malloc_r>
 801f220:	4605      	mov	r5, r0
 801f222:	2800      	cmp	r0, #0
 801f224:	d0ed      	beq.n	801f202 <_realloc_r+0x1e>
 801f226:	42bc      	cmp	r4, r7
 801f228:	4622      	mov	r2, r4
 801f22a:	4631      	mov	r1, r6
 801f22c:	bf28      	it	cs
 801f22e:	463a      	movcs	r2, r7
 801f230:	f001 fb59 	bl	80208e6 <memcpy>
 801f234:	4631      	mov	r1, r6
 801f236:	4640      	mov	r0, r8
 801f238:	f002 f98a 	bl	8021550 <_free_r>
 801f23c:	e7e1      	b.n	801f202 <_realloc_r+0x1e>
 801f23e:	4635      	mov	r5, r6
 801f240:	e7df      	b.n	801f202 <_realloc_r+0x1e>
	...

0801f244 <_strtoul_l.constprop.0>:
 801f244:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f248:	4f36      	ldr	r7, [pc, #216]	; (801f324 <_strtoul_l.constprop.0+0xe0>)
 801f24a:	4686      	mov	lr, r0
 801f24c:	460d      	mov	r5, r1
 801f24e:	4628      	mov	r0, r5
 801f250:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f254:	5d3e      	ldrb	r6, [r7, r4]
 801f256:	f016 0608 	ands.w	r6, r6, #8
 801f25a:	d1f8      	bne.n	801f24e <_strtoul_l.constprop.0+0xa>
 801f25c:	2c2d      	cmp	r4, #45	; 0x2d
 801f25e:	d130      	bne.n	801f2c2 <_strtoul_l.constprop.0+0x7e>
 801f260:	782c      	ldrb	r4, [r5, #0]
 801f262:	2601      	movs	r6, #1
 801f264:	1c85      	adds	r5, r0, #2
 801f266:	2b00      	cmp	r3, #0
 801f268:	d057      	beq.n	801f31a <_strtoul_l.constprop.0+0xd6>
 801f26a:	2b10      	cmp	r3, #16
 801f26c:	d109      	bne.n	801f282 <_strtoul_l.constprop.0+0x3e>
 801f26e:	2c30      	cmp	r4, #48	; 0x30
 801f270:	d107      	bne.n	801f282 <_strtoul_l.constprop.0+0x3e>
 801f272:	7828      	ldrb	r0, [r5, #0]
 801f274:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801f278:	2858      	cmp	r0, #88	; 0x58
 801f27a:	d149      	bne.n	801f310 <_strtoul_l.constprop.0+0xcc>
 801f27c:	786c      	ldrb	r4, [r5, #1]
 801f27e:	2310      	movs	r3, #16
 801f280:	3502      	adds	r5, #2
 801f282:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801f286:	2700      	movs	r7, #0
 801f288:	fbb8 f8f3 	udiv	r8, r8, r3
 801f28c:	fb03 f908 	mul.w	r9, r3, r8
 801f290:	ea6f 0909 	mvn.w	r9, r9
 801f294:	4638      	mov	r0, r7
 801f296:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801f29a:	f1bc 0f09 	cmp.w	ip, #9
 801f29e:	d815      	bhi.n	801f2cc <_strtoul_l.constprop.0+0x88>
 801f2a0:	4664      	mov	r4, ip
 801f2a2:	42a3      	cmp	r3, r4
 801f2a4:	dd23      	ble.n	801f2ee <_strtoul_l.constprop.0+0xaa>
 801f2a6:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 801f2aa:	d007      	beq.n	801f2bc <_strtoul_l.constprop.0+0x78>
 801f2ac:	4580      	cmp	r8, r0
 801f2ae:	d31b      	bcc.n	801f2e8 <_strtoul_l.constprop.0+0xa4>
 801f2b0:	d101      	bne.n	801f2b6 <_strtoul_l.constprop.0+0x72>
 801f2b2:	45a1      	cmp	r9, r4
 801f2b4:	db18      	blt.n	801f2e8 <_strtoul_l.constprop.0+0xa4>
 801f2b6:	fb00 4003 	mla	r0, r0, r3, r4
 801f2ba:	2701      	movs	r7, #1
 801f2bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f2c0:	e7e9      	b.n	801f296 <_strtoul_l.constprop.0+0x52>
 801f2c2:	2c2b      	cmp	r4, #43	; 0x2b
 801f2c4:	bf04      	itt	eq
 801f2c6:	782c      	ldrbeq	r4, [r5, #0]
 801f2c8:	1c85      	addeq	r5, r0, #2
 801f2ca:	e7cc      	b.n	801f266 <_strtoul_l.constprop.0+0x22>
 801f2cc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801f2d0:	f1bc 0f19 	cmp.w	ip, #25
 801f2d4:	d801      	bhi.n	801f2da <_strtoul_l.constprop.0+0x96>
 801f2d6:	3c37      	subs	r4, #55	; 0x37
 801f2d8:	e7e3      	b.n	801f2a2 <_strtoul_l.constprop.0+0x5e>
 801f2da:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801f2de:	f1bc 0f19 	cmp.w	ip, #25
 801f2e2:	d804      	bhi.n	801f2ee <_strtoul_l.constprop.0+0xaa>
 801f2e4:	3c57      	subs	r4, #87	; 0x57
 801f2e6:	e7dc      	b.n	801f2a2 <_strtoul_l.constprop.0+0x5e>
 801f2e8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801f2ec:	e7e6      	b.n	801f2bc <_strtoul_l.constprop.0+0x78>
 801f2ee:	1c7b      	adds	r3, r7, #1
 801f2f0:	d106      	bne.n	801f300 <_strtoul_l.constprop.0+0xbc>
 801f2f2:	2322      	movs	r3, #34	; 0x22
 801f2f4:	f8ce 3000 	str.w	r3, [lr]
 801f2f8:	4638      	mov	r0, r7
 801f2fa:	b932      	cbnz	r2, 801f30a <_strtoul_l.constprop.0+0xc6>
 801f2fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f300:	b106      	cbz	r6, 801f304 <_strtoul_l.constprop.0+0xc0>
 801f302:	4240      	negs	r0, r0
 801f304:	2a00      	cmp	r2, #0
 801f306:	d0f9      	beq.n	801f2fc <_strtoul_l.constprop.0+0xb8>
 801f308:	b107      	cbz	r7, 801f30c <_strtoul_l.constprop.0+0xc8>
 801f30a:	1e69      	subs	r1, r5, #1
 801f30c:	6011      	str	r1, [r2, #0]
 801f30e:	e7f5      	b.n	801f2fc <_strtoul_l.constprop.0+0xb8>
 801f310:	2430      	movs	r4, #48	; 0x30
 801f312:	2b00      	cmp	r3, #0
 801f314:	d1b5      	bne.n	801f282 <_strtoul_l.constprop.0+0x3e>
 801f316:	2308      	movs	r3, #8
 801f318:	e7b3      	b.n	801f282 <_strtoul_l.constprop.0+0x3e>
 801f31a:	2c30      	cmp	r4, #48	; 0x30
 801f31c:	d0a9      	beq.n	801f272 <_strtoul_l.constprop.0+0x2e>
 801f31e:	230a      	movs	r3, #10
 801f320:	e7af      	b.n	801f282 <_strtoul_l.constprop.0+0x3e>
 801f322:	bf00      	nop
 801f324:	080254d4 	.word	0x080254d4

0801f328 <strtoul>:
 801f328:	4613      	mov	r3, r2
 801f32a:	460a      	mov	r2, r1
 801f32c:	4601      	mov	r1, r0
 801f32e:	4802      	ldr	r0, [pc, #8]	; (801f338 <strtoul+0x10>)
 801f330:	6800      	ldr	r0, [r0, #0]
 801f332:	f7ff bf87 	b.w	801f244 <_strtoul_l.constprop.0>
 801f336:	bf00      	nop
 801f338:	200009d8 	.word	0x200009d8

0801f33c <__cvt>:
 801f33c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f33e:	ed2d 8b02 	vpush	{d8}
 801f342:	eeb0 8b40 	vmov.f64	d8, d0
 801f346:	b085      	sub	sp, #20
 801f348:	4617      	mov	r7, r2
 801f34a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801f34c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801f34e:	ee18 2a90 	vmov	r2, s17
 801f352:	f025 0520 	bic.w	r5, r5, #32
 801f356:	2a00      	cmp	r2, #0
 801f358:	bfb6      	itet	lt
 801f35a:	222d      	movlt	r2, #45	; 0x2d
 801f35c:	2200      	movge	r2, #0
 801f35e:	eeb1 8b40 	vneglt.f64	d8, d0
 801f362:	2d46      	cmp	r5, #70	; 0x46
 801f364:	460c      	mov	r4, r1
 801f366:	701a      	strb	r2, [r3, #0]
 801f368:	d004      	beq.n	801f374 <__cvt+0x38>
 801f36a:	2d45      	cmp	r5, #69	; 0x45
 801f36c:	d100      	bne.n	801f370 <__cvt+0x34>
 801f36e:	3401      	adds	r4, #1
 801f370:	2102      	movs	r1, #2
 801f372:	e000      	b.n	801f376 <__cvt+0x3a>
 801f374:	2103      	movs	r1, #3
 801f376:	ab03      	add	r3, sp, #12
 801f378:	9301      	str	r3, [sp, #4]
 801f37a:	ab02      	add	r3, sp, #8
 801f37c:	9300      	str	r3, [sp, #0]
 801f37e:	4622      	mov	r2, r4
 801f380:	4633      	mov	r3, r6
 801f382:	eeb0 0b48 	vmov.f64	d0, d8
 801f386:	f001 fb6b 	bl	8020a60 <_dtoa_r>
 801f38a:	2d47      	cmp	r5, #71	; 0x47
 801f38c:	d101      	bne.n	801f392 <__cvt+0x56>
 801f38e:	07fb      	lsls	r3, r7, #31
 801f390:	d51a      	bpl.n	801f3c8 <__cvt+0x8c>
 801f392:	2d46      	cmp	r5, #70	; 0x46
 801f394:	eb00 0204 	add.w	r2, r0, r4
 801f398:	d10c      	bne.n	801f3b4 <__cvt+0x78>
 801f39a:	7803      	ldrb	r3, [r0, #0]
 801f39c:	2b30      	cmp	r3, #48	; 0x30
 801f39e:	d107      	bne.n	801f3b0 <__cvt+0x74>
 801f3a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f3a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f3a8:	bf1c      	itt	ne
 801f3aa:	f1c4 0401 	rsbne	r4, r4, #1
 801f3ae:	6034      	strne	r4, [r6, #0]
 801f3b0:	6833      	ldr	r3, [r6, #0]
 801f3b2:	441a      	add	r2, r3
 801f3b4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f3b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f3bc:	bf08      	it	eq
 801f3be:	9203      	streq	r2, [sp, #12]
 801f3c0:	2130      	movs	r1, #48	; 0x30
 801f3c2:	9b03      	ldr	r3, [sp, #12]
 801f3c4:	4293      	cmp	r3, r2
 801f3c6:	d307      	bcc.n	801f3d8 <__cvt+0x9c>
 801f3c8:	9b03      	ldr	r3, [sp, #12]
 801f3ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f3cc:	1a1b      	subs	r3, r3, r0
 801f3ce:	6013      	str	r3, [r2, #0]
 801f3d0:	b005      	add	sp, #20
 801f3d2:	ecbd 8b02 	vpop	{d8}
 801f3d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f3d8:	1c5c      	adds	r4, r3, #1
 801f3da:	9403      	str	r4, [sp, #12]
 801f3dc:	7019      	strb	r1, [r3, #0]
 801f3de:	e7f0      	b.n	801f3c2 <__cvt+0x86>

0801f3e0 <__exponent>:
 801f3e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f3e2:	4603      	mov	r3, r0
 801f3e4:	2900      	cmp	r1, #0
 801f3e6:	bfb8      	it	lt
 801f3e8:	4249      	neglt	r1, r1
 801f3ea:	f803 2b02 	strb.w	r2, [r3], #2
 801f3ee:	bfb4      	ite	lt
 801f3f0:	222d      	movlt	r2, #45	; 0x2d
 801f3f2:	222b      	movge	r2, #43	; 0x2b
 801f3f4:	2909      	cmp	r1, #9
 801f3f6:	7042      	strb	r2, [r0, #1]
 801f3f8:	dd2a      	ble.n	801f450 <__exponent+0x70>
 801f3fa:	f10d 0207 	add.w	r2, sp, #7
 801f3fe:	4617      	mov	r7, r2
 801f400:	260a      	movs	r6, #10
 801f402:	4694      	mov	ip, r2
 801f404:	fb91 f5f6 	sdiv	r5, r1, r6
 801f408:	fb06 1415 	mls	r4, r6, r5, r1
 801f40c:	3430      	adds	r4, #48	; 0x30
 801f40e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801f412:	460c      	mov	r4, r1
 801f414:	2c63      	cmp	r4, #99	; 0x63
 801f416:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 801f41a:	4629      	mov	r1, r5
 801f41c:	dcf1      	bgt.n	801f402 <__exponent+0x22>
 801f41e:	3130      	adds	r1, #48	; 0x30
 801f420:	f1ac 0402 	sub.w	r4, ip, #2
 801f424:	f802 1c01 	strb.w	r1, [r2, #-1]
 801f428:	1c41      	adds	r1, r0, #1
 801f42a:	4622      	mov	r2, r4
 801f42c:	42ba      	cmp	r2, r7
 801f42e:	d30a      	bcc.n	801f446 <__exponent+0x66>
 801f430:	f10d 0209 	add.w	r2, sp, #9
 801f434:	eba2 020c 	sub.w	r2, r2, ip
 801f438:	42bc      	cmp	r4, r7
 801f43a:	bf88      	it	hi
 801f43c:	2200      	movhi	r2, #0
 801f43e:	4413      	add	r3, r2
 801f440:	1a18      	subs	r0, r3, r0
 801f442:	b003      	add	sp, #12
 801f444:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f446:	f812 5b01 	ldrb.w	r5, [r2], #1
 801f44a:	f801 5f01 	strb.w	r5, [r1, #1]!
 801f44e:	e7ed      	b.n	801f42c <__exponent+0x4c>
 801f450:	2330      	movs	r3, #48	; 0x30
 801f452:	3130      	adds	r1, #48	; 0x30
 801f454:	7083      	strb	r3, [r0, #2]
 801f456:	70c1      	strb	r1, [r0, #3]
 801f458:	1d03      	adds	r3, r0, #4
 801f45a:	e7f1      	b.n	801f440 <__exponent+0x60>
 801f45c:	0000      	movs	r0, r0
	...

0801f460 <_printf_float>:
 801f460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f464:	b08b      	sub	sp, #44	; 0x2c
 801f466:	460c      	mov	r4, r1
 801f468:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801f46c:	4616      	mov	r6, r2
 801f46e:	461f      	mov	r7, r3
 801f470:	4605      	mov	r5, r0
 801f472:	f001 f9a9 	bl	80207c8 <_localeconv_r>
 801f476:	f8d0 b000 	ldr.w	fp, [r0]
 801f47a:	4658      	mov	r0, fp
 801f47c:	f7e0 ff40 	bl	8000300 <strlen>
 801f480:	2300      	movs	r3, #0
 801f482:	9308      	str	r3, [sp, #32]
 801f484:	f8d8 3000 	ldr.w	r3, [r8]
 801f488:	f894 9018 	ldrb.w	r9, [r4, #24]
 801f48c:	6822      	ldr	r2, [r4, #0]
 801f48e:	3307      	adds	r3, #7
 801f490:	f023 0307 	bic.w	r3, r3, #7
 801f494:	f103 0108 	add.w	r1, r3, #8
 801f498:	f8c8 1000 	str.w	r1, [r8]
 801f49c:	ed93 0b00 	vldr	d0, [r3]
 801f4a0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 801f700 <_printf_float+0x2a0>
 801f4a4:	eeb0 7bc0 	vabs.f64	d7, d0
 801f4a8:	eeb4 7b46 	vcmp.f64	d7, d6
 801f4ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f4b0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 801f4b4:	4682      	mov	sl, r0
 801f4b6:	dd24      	ble.n	801f502 <_printf_float+0xa2>
 801f4b8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801f4bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f4c0:	d502      	bpl.n	801f4c8 <_printf_float+0x68>
 801f4c2:	232d      	movs	r3, #45	; 0x2d
 801f4c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801f4c8:	498f      	ldr	r1, [pc, #572]	; (801f708 <_printf_float+0x2a8>)
 801f4ca:	4b90      	ldr	r3, [pc, #576]	; (801f70c <_printf_float+0x2ac>)
 801f4cc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801f4d0:	bf94      	ite	ls
 801f4d2:	4688      	movls	r8, r1
 801f4d4:	4698      	movhi	r8, r3
 801f4d6:	2303      	movs	r3, #3
 801f4d8:	6123      	str	r3, [r4, #16]
 801f4da:	f022 0204 	bic.w	r2, r2, #4
 801f4de:	2300      	movs	r3, #0
 801f4e0:	6022      	str	r2, [r4, #0]
 801f4e2:	9304      	str	r3, [sp, #16]
 801f4e4:	9700      	str	r7, [sp, #0]
 801f4e6:	4633      	mov	r3, r6
 801f4e8:	aa09      	add	r2, sp, #36	; 0x24
 801f4ea:	4621      	mov	r1, r4
 801f4ec:	4628      	mov	r0, r5
 801f4ee:	f000 f9d1 	bl	801f894 <_printf_common>
 801f4f2:	3001      	adds	r0, #1
 801f4f4:	f040 808a 	bne.w	801f60c <_printf_float+0x1ac>
 801f4f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801f4fc:	b00b      	add	sp, #44	; 0x2c
 801f4fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f502:	eeb4 0b40 	vcmp.f64	d0, d0
 801f506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f50a:	d709      	bvc.n	801f520 <_printf_float+0xc0>
 801f50c:	ee10 3a90 	vmov	r3, s1
 801f510:	2b00      	cmp	r3, #0
 801f512:	bfbc      	itt	lt
 801f514:	232d      	movlt	r3, #45	; 0x2d
 801f516:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801f51a:	497d      	ldr	r1, [pc, #500]	; (801f710 <_printf_float+0x2b0>)
 801f51c:	4b7d      	ldr	r3, [pc, #500]	; (801f714 <_printf_float+0x2b4>)
 801f51e:	e7d5      	b.n	801f4cc <_printf_float+0x6c>
 801f520:	6863      	ldr	r3, [r4, #4]
 801f522:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801f526:	9104      	str	r1, [sp, #16]
 801f528:	1c59      	adds	r1, r3, #1
 801f52a:	d13c      	bne.n	801f5a6 <_printf_float+0x146>
 801f52c:	2306      	movs	r3, #6
 801f52e:	6063      	str	r3, [r4, #4]
 801f530:	2300      	movs	r3, #0
 801f532:	9303      	str	r3, [sp, #12]
 801f534:	ab08      	add	r3, sp, #32
 801f536:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801f53a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801f53e:	ab07      	add	r3, sp, #28
 801f540:	6861      	ldr	r1, [r4, #4]
 801f542:	9300      	str	r3, [sp, #0]
 801f544:	6022      	str	r2, [r4, #0]
 801f546:	f10d 031b 	add.w	r3, sp, #27
 801f54a:	4628      	mov	r0, r5
 801f54c:	f7ff fef6 	bl	801f33c <__cvt>
 801f550:	9b04      	ldr	r3, [sp, #16]
 801f552:	9907      	ldr	r1, [sp, #28]
 801f554:	2b47      	cmp	r3, #71	; 0x47
 801f556:	4680      	mov	r8, r0
 801f558:	d108      	bne.n	801f56c <_printf_float+0x10c>
 801f55a:	1cc8      	adds	r0, r1, #3
 801f55c:	db02      	blt.n	801f564 <_printf_float+0x104>
 801f55e:	6863      	ldr	r3, [r4, #4]
 801f560:	4299      	cmp	r1, r3
 801f562:	dd41      	ble.n	801f5e8 <_printf_float+0x188>
 801f564:	f1a9 0902 	sub.w	r9, r9, #2
 801f568:	fa5f f989 	uxtb.w	r9, r9
 801f56c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801f570:	d820      	bhi.n	801f5b4 <_printf_float+0x154>
 801f572:	3901      	subs	r1, #1
 801f574:	464a      	mov	r2, r9
 801f576:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801f57a:	9107      	str	r1, [sp, #28]
 801f57c:	f7ff ff30 	bl	801f3e0 <__exponent>
 801f580:	9a08      	ldr	r2, [sp, #32]
 801f582:	9004      	str	r0, [sp, #16]
 801f584:	1813      	adds	r3, r2, r0
 801f586:	2a01      	cmp	r2, #1
 801f588:	6123      	str	r3, [r4, #16]
 801f58a:	dc02      	bgt.n	801f592 <_printf_float+0x132>
 801f58c:	6822      	ldr	r2, [r4, #0]
 801f58e:	07d2      	lsls	r2, r2, #31
 801f590:	d501      	bpl.n	801f596 <_printf_float+0x136>
 801f592:	3301      	adds	r3, #1
 801f594:	6123      	str	r3, [r4, #16]
 801f596:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801f59a:	2b00      	cmp	r3, #0
 801f59c:	d0a2      	beq.n	801f4e4 <_printf_float+0x84>
 801f59e:	232d      	movs	r3, #45	; 0x2d
 801f5a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801f5a4:	e79e      	b.n	801f4e4 <_printf_float+0x84>
 801f5a6:	9904      	ldr	r1, [sp, #16]
 801f5a8:	2947      	cmp	r1, #71	; 0x47
 801f5aa:	d1c1      	bne.n	801f530 <_printf_float+0xd0>
 801f5ac:	2b00      	cmp	r3, #0
 801f5ae:	d1bf      	bne.n	801f530 <_printf_float+0xd0>
 801f5b0:	2301      	movs	r3, #1
 801f5b2:	e7bc      	b.n	801f52e <_printf_float+0xce>
 801f5b4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801f5b8:	d118      	bne.n	801f5ec <_printf_float+0x18c>
 801f5ba:	2900      	cmp	r1, #0
 801f5bc:	6863      	ldr	r3, [r4, #4]
 801f5be:	dd0b      	ble.n	801f5d8 <_printf_float+0x178>
 801f5c0:	6121      	str	r1, [r4, #16]
 801f5c2:	b913      	cbnz	r3, 801f5ca <_printf_float+0x16a>
 801f5c4:	6822      	ldr	r2, [r4, #0]
 801f5c6:	07d0      	lsls	r0, r2, #31
 801f5c8:	d502      	bpl.n	801f5d0 <_printf_float+0x170>
 801f5ca:	3301      	adds	r3, #1
 801f5cc:	440b      	add	r3, r1
 801f5ce:	6123      	str	r3, [r4, #16]
 801f5d0:	2300      	movs	r3, #0
 801f5d2:	65a1      	str	r1, [r4, #88]	; 0x58
 801f5d4:	9304      	str	r3, [sp, #16]
 801f5d6:	e7de      	b.n	801f596 <_printf_float+0x136>
 801f5d8:	b913      	cbnz	r3, 801f5e0 <_printf_float+0x180>
 801f5da:	6822      	ldr	r2, [r4, #0]
 801f5dc:	07d2      	lsls	r2, r2, #31
 801f5de:	d501      	bpl.n	801f5e4 <_printf_float+0x184>
 801f5e0:	3302      	adds	r3, #2
 801f5e2:	e7f4      	b.n	801f5ce <_printf_float+0x16e>
 801f5e4:	2301      	movs	r3, #1
 801f5e6:	e7f2      	b.n	801f5ce <_printf_float+0x16e>
 801f5e8:	f04f 0967 	mov.w	r9, #103	; 0x67
 801f5ec:	9b08      	ldr	r3, [sp, #32]
 801f5ee:	4299      	cmp	r1, r3
 801f5f0:	db05      	blt.n	801f5fe <_printf_float+0x19e>
 801f5f2:	6823      	ldr	r3, [r4, #0]
 801f5f4:	6121      	str	r1, [r4, #16]
 801f5f6:	07d8      	lsls	r0, r3, #31
 801f5f8:	d5ea      	bpl.n	801f5d0 <_printf_float+0x170>
 801f5fa:	1c4b      	adds	r3, r1, #1
 801f5fc:	e7e7      	b.n	801f5ce <_printf_float+0x16e>
 801f5fe:	2900      	cmp	r1, #0
 801f600:	bfd4      	ite	le
 801f602:	f1c1 0202 	rsble	r2, r1, #2
 801f606:	2201      	movgt	r2, #1
 801f608:	4413      	add	r3, r2
 801f60a:	e7e0      	b.n	801f5ce <_printf_float+0x16e>
 801f60c:	6823      	ldr	r3, [r4, #0]
 801f60e:	055a      	lsls	r2, r3, #21
 801f610:	d407      	bmi.n	801f622 <_printf_float+0x1c2>
 801f612:	6923      	ldr	r3, [r4, #16]
 801f614:	4642      	mov	r2, r8
 801f616:	4631      	mov	r1, r6
 801f618:	4628      	mov	r0, r5
 801f61a:	47b8      	blx	r7
 801f61c:	3001      	adds	r0, #1
 801f61e:	d12a      	bne.n	801f676 <_printf_float+0x216>
 801f620:	e76a      	b.n	801f4f8 <_printf_float+0x98>
 801f622:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801f626:	f240 80e0 	bls.w	801f7ea <_printf_float+0x38a>
 801f62a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801f62e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f636:	d133      	bne.n	801f6a0 <_printf_float+0x240>
 801f638:	4a37      	ldr	r2, [pc, #220]	; (801f718 <_printf_float+0x2b8>)
 801f63a:	2301      	movs	r3, #1
 801f63c:	4631      	mov	r1, r6
 801f63e:	4628      	mov	r0, r5
 801f640:	47b8      	blx	r7
 801f642:	3001      	adds	r0, #1
 801f644:	f43f af58 	beq.w	801f4f8 <_printf_float+0x98>
 801f648:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801f64c:	429a      	cmp	r2, r3
 801f64e:	db02      	blt.n	801f656 <_printf_float+0x1f6>
 801f650:	6823      	ldr	r3, [r4, #0]
 801f652:	07d8      	lsls	r0, r3, #31
 801f654:	d50f      	bpl.n	801f676 <_printf_float+0x216>
 801f656:	4653      	mov	r3, sl
 801f658:	465a      	mov	r2, fp
 801f65a:	4631      	mov	r1, r6
 801f65c:	4628      	mov	r0, r5
 801f65e:	47b8      	blx	r7
 801f660:	3001      	adds	r0, #1
 801f662:	f43f af49 	beq.w	801f4f8 <_printf_float+0x98>
 801f666:	f04f 0800 	mov.w	r8, #0
 801f66a:	f104 091a 	add.w	r9, r4, #26
 801f66e:	9b08      	ldr	r3, [sp, #32]
 801f670:	3b01      	subs	r3, #1
 801f672:	4543      	cmp	r3, r8
 801f674:	dc09      	bgt.n	801f68a <_printf_float+0x22a>
 801f676:	6823      	ldr	r3, [r4, #0]
 801f678:	079b      	lsls	r3, r3, #30
 801f67a:	f100 8106 	bmi.w	801f88a <_printf_float+0x42a>
 801f67e:	68e0      	ldr	r0, [r4, #12]
 801f680:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f682:	4298      	cmp	r0, r3
 801f684:	bfb8      	it	lt
 801f686:	4618      	movlt	r0, r3
 801f688:	e738      	b.n	801f4fc <_printf_float+0x9c>
 801f68a:	2301      	movs	r3, #1
 801f68c:	464a      	mov	r2, r9
 801f68e:	4631      	mov	r1, r6
 801f690:	4628      	mov	r0, r5
 801f692:	47b8      	blx	r7
 801f694:	3001      	adds	r0, #1
 801f696:	f43f af2f 	beq.w	801f4f8 <_printf_float+0x98>
 801f69a:	f108 0801 	add.w	r8, r8, #1
 801f69e:	e7e6      	b.n	801f66e <_printf_float+0x20e>
 801f6a0:	9b07      	ldr	r3, [sp, #28]
 801f6a2:	2b00      	cmp	r3, #0
 801f6a4:	dc3a      	bgt.n	801f71c <_printf_float+0x2bc>
 801f6a6:	4a1c      	ldr	r2, [pc, #112]	; (801f718 <_printf_float+0x2b8>)
 801f6a8:	2301      	movs	r3, #1
 801f6aa:	4631      	mov	r1, r6
 801f6ac:	4628      	mov	r0, r5
 801f6ae:	47b8      	blx	r7
 801f6b0:	3001      	adds	r0, #1
 801f6b2:	f43f af21 	beq.w	801f4f8 <_printf_float+0x98>
 801f6b6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801f6ba:	4313      	orrs	r3, r2
 801f6bc:	d102      	bne.n	801f6c4 <_printf_float+0x264>
 801f6be:	6823      	ldr	r3, [r4, #0]
 801f6c0:	07d9      	lsls	r1, r3, #31
 801f6c2:	d5d8      	bpl.n	801f676 <_printf_float+0x216>
 801f6c4:	4653      	mov	r3, sl
 801f6c6:	465a      	mov	r2, fp
 801f6c8:	4631      	mov	r1, r6
 801f6ca:	4628      	mov	r0, r5
 801f6cc:	47b8      	blx	r7
 801f6ce:	3001      	adds	r0, #1
 801f6d0:	f43f af12 	beq.w	801f4f8 <_printf_float+0x98>
 801f6d4:	f04f 0900 	mov.w	r9, #0
 801f6d8:	f104 0a1a 	add.w	sl, r4, #26
 801f6dc:	9b07      	ldr	r3, [sp, #28]
 801f6de:	425b      	negs	r3, r3
 801f6e0:	454b      	cmp	r3, r9
 801f6e2:	dc01      	bgt.n	801f6e8 <_printf_float+0x288>
 801f6e4:	9b08      	ldr	r3, [sp, #32]
 801f6e6:	e795      	b.n	801f614 <_printf_float+0x1b4>
 801f6e8:	2301      	movs	r3, #1
 801f6ea:	4652      	mov	r2, sl
 801f6ec:	4631      	mov	r1, r6
 801f6ee:	4628      	mov	r0, r5
 801f6f0:	47b8      	blx	r7
 801f6f2:	3001      	adds	r0, #1
 801f6f4:	f43f af00 	beq.w	801f4f8 <_printf_float+0x98>
 801f6f8:	f109 0901 	add.w	r9, r9, #1
 801f6fc:	e7ee      	b.n	801f6dc <_printf_float+0x27c>
 801f6fe:	bf00      	nop
 801f700:	ffffffff 	.word	0xffffffff
 801f704:	7fefffff 	.word	0x7fefffff
 801f708:	080255d4 	.word	0x080255d4
 801f70c:	080255d8 	.word	0x080255d8
 801f710:	080255dc 	.word	0x080255dc
 801f714:	080255e0 	.word	0x080255e0
 801f718:	080255e4 	.word	0x080255e4
 801f71c:	9a08      	ldr	r2, [sp, #32]
 801f71e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801f720:	429a      	cmp	r2, r3
 801f722:	bfa8      	it	ge
 801f724:	461a      	movge	r2, r3
 801f726:	2a00      	cmp	r2, #0
 801f728:	4691      	mov	r9, r2
 801f72a:	dc38      	bgt.n	801f79e <_printf_float+0x33e>
 801f72c:	2300      	movs	r3, #0
 801f72e:	9305      	str	r3, [sp, #20]
 801f730:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801f734:	f104 021a 	add.w	r2, r4, #26
 801f738:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801f73a:	9905      	ldr	r1, [sp, #20]
 801f73c:	9304      	str	r3, [sp, #16]
 801f73e:	eba3 0309 	sub.w	r3, r3, r9
 801f742:	428b      	cmp	r3, r1
 801f744:	dc33      	bgt.n	801f7ae <_printf_float+0x34e>
 801f746:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801f74a:	429a      	cmp	r2, r3
 801f74c:	db3c      	blt.n	801f7c8 <_printf_float+0x368>
 801f74e:	6823      	ldr	r3, [r4, #0]
 801f750:	07da      	lsls	r2, r3, #31
 801f752:	d439      	bmi.n	801f7c8 <_printf_float+0x368>
 801f754:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801f758:	eba2 0903 	sub.w	r9, r2, r3
 801f75c:	9b04      	ldr	r3, [sp, #16]
 801f75e:	1ad2      	subs	r2, r2, r3
 801f760:	4591      	cmp	r9, r2
 801f762:	bfa8      	it	ge
 801f764:	4691      	movge	r9, r2
 801f766:	f1b9 0f00 	cmp.w	r9, #0
 801f76a:	dc35      	bgt.n	801f7d8 <_printf_float+0x378>
 801f76c:	f04f 0800 	mov.w	r8, #0
 801f770:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801f774:	f104 0a1a 	add.w	sl, r4, #26
 801f778:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801f77c:	1a9b      	subs	r3, r3, r2
 801f77e:	eba3 0309 	sub.w	r3, r3, r9
 801f782:	4543      	cmp	r3, r8
 801f784:	f77f af77 	ble.w	801f676 <_printf_float+0x216>
 801f788:	2301      	movs	r3, #1
 801f78a:	4652      	mov	r2, sl
 801f78c:	4631      	mov	r1, r6
 801f78e:	4628      	mov	r0, r5
 801f790:	47b8      	blx	r7
 801f792:	3001      	adds	r0, #1
 801f794:	f43f aeb0 	beq.w	801f4f8 <_printf_float+0x98>
 801f798:	f108 0801 	add.w	r8, r8, #1
 801f79c:	e7ec      	b.n	801f778 <_printf_float+0x318>
 801f79e:	4613      	mov	r3, r2
 801f7a0:	4631      	mov	r1, r6
 801f7a2:	4642      	mov	r2, r8
 801f7a4:	4628      	mov	r0, r5
 801f7a6:	47b8      	blx	r7
 801f7a8:	3001      	adds	r0, #1
 801f7aa:	d1bf      	bne.n	801f72c <_printf_float+0x2cc>
 801f7ac:	e6a4      	b.n	801f4f8 <_printf_float+0x98>
 801f7ae:	2301      	movs	r3, #1
 801f7b0:	4631      	mov	r1, r6
 801f7b2:	4628      	mov	r0, r5
 801f7b4:	9204      	str	r2, [sp, #16]
 801f7b6:	47b8      	blx	r7
 801f7b8:	3001      	adds	r0, #1
 801f7ba:	f43f ae9d 	beq.w	801f4f8 <_printf_float+0x98>
 801f7be:	9b05      	ldr	r3, [sp, #20]
 801f7c0:	9a04      	ldr	r2, [sp, #16]
 801f7c2:	3301      	adds	r3, #1
 801f7c4:	9305      	str	r3, [sp, #20]
 801f7c6:	e7b7      	b.n	801f738 <_printf_float+0x2d8>
 801f7c8:	4653      	mov	r3, sl
 801f7ca:	465a      	mov	r2, fp
 801f7cc:	4631      	mov	r1, r6
 801f7ce:	4628      	mov	r0, r5
 801f7d0:	47b8      	blx	r7
 801f7d2:	3001      	adds	r0, #1
 801f7d4:	d1be      	bne.n	801f754 <_printf_float+0x2f4>
 801f7d6:	e68f      	b.n	801f4f8 <_printf_float+0x98>
 801f7d8:	9a04      	ldr	r2, [sp, #16]
 801f7da:	464b      	mov	r3, r9
 801f7dc:	4442      	add	r2, r8
 801f7de:	4631      	mov	r1, r6
 801f7e0:	4628      	mov	r0, r5
 801f7e2:	47b8      	blx	r7
 801f7e4:	3001      	adds	r0, #1
 801f7e6:	d1c1      	bne.n	801f76c <_printf_float+0x30c>
 801f7e8:	e686      	b.n	801f4f8 <_printf_float+0x98>
 801f7ea:	9a08      	ldr	r2, [sp, #32]
 801f7ec:	2a01      	cmp	r2, #1
 801f7ee:	dc01      	bgt.n	801f7f4 <_printf_float+0x394>
 801f7f0:	07db      	lsls	r3, r3, #31
 801f7f2:	d537      	bpl.n	801f864 <_printf_float+0x404>
 801f7f4:	2301      	movs	r3, #1
 801f7f6:	4642      	mov	r2, r8
 801f7f8:	4631      	mov	r1, r6
 801f7fa:	4628      	mov	r0, r5
 801f7fc:	47b8      	blx	r7
 801f7fe:	3001      	adds	r0, #1
 801f800:	f43f ae7a 	beq.w	801f4f8 <_printf_float+0x98>
 801f804:	4653      	mov	r3, sl
 801f806:	465a      	mov	r2, fp
 801f808:	4631      	mov	r1, r6
 801f80a:	4628      	mov	r0, r5
 801f80c:	47b8      	blx	r7
 801f80e:	3001      	adds	r0, #1
 801f810:	f43f ae72 	beq.w	801f4f8 <_printf_float+0x98>
 801f814:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801f818:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f81c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f820:	9b08      	ldr	r3, [sp, #32]
 801f822:	d01a      	beq.n	801f85a <_printf_float+0x3fa>
 801f824:	3b01      	subs	r3, #1
 801f826:	f108 0201 	add.w	r2, r8, #1
 801f82a:	4631      	mov	r1, r6
 801f82c:	4628      	mov	r0, r5
 801f82e:	47b8      	blx	r7
 801f830:	3001      	adds	r0, #1
 801f832:	d10e      	bne.n	801f852 <_printf_float+0x3f2>
 801f834:	e660      	b.n	801f4f8 <_printf_float+0x98>
 801f836:	2301      	movs	r3, #1
 801f838:	464a      	mov	r2, r9
 801f83a:	4631      	mov	r1, r6
 801f83c:	4628      	mov	r0, r5
 801f83e:	47b8      	blx	r7
 801f840:	3001      	adds	r0, #1
 801f842:	f43f ae59 	beq.w	801f4f8 <_printf_float+0x98>
 801f846:	f108 0801 	add.w	r8, r8, #1
 801f84a:	9b08      	ldr	r3, [sp, #32]
 801f84c:	3b01      	subs	r3, #1
 801f84e:	4543      	cmp	r3, r8
 801f850:	dcf1      	bgt.n	801f836 <_printf_float+0x3d6>
 801f852:	9b04      	ldr	r3, [sp, #16]
 801f854:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801f858:	e6dd      	b.n	801f616 <_printf_float+0x1b6>
 801f85a:	f04f 0800 	mov.w	r8, #0
 801f85e:	f104 091a 	add.w	r9, r4, #26
 801f862:	e7f2      	b.n	801f84a <_printf_float+0x3ea>
 801f864:	2301      	movs	r3, #1
 801f866:	4642      	mov	r2, r8
 801f868:	e7df      	b.n	801f82a <_printf_float+0x3ca>
 801f86a:	2301      	movs	r3, #1
 801f86c:	464a      	mov	r2, r9
 801f86e:	4631      	mov	r1, r6
 801f870:	4628      	mov	r0, r5
 801f872:	47b8      	blx	r7
 801f874:	3001      	adds	r0, #1
 801f876:	f43f ae3f 	beq.w	801f4f8 <_printf_float+0x98>
 801f87a:	f108 0801 	add.w	r8, r8, #1
 801f87e:	68e3      	ldr	r3, [r4, #12]
 801f880:	9909      	ldr	r1, [sp, #36]	; 0x24
 801f882:	1a5b      	subs	r3, r3, r1
 801f884:	4543      	cmp	r3, r8
 801f886:	dcf0      	bgt.n	801f86a <_printf_float+0x40a>
 801f888:	e6f9      	b.n	801f67e <_printf_float+0x21e>
 801f88a:	f04f 0800 	mov.w	r8, #0
 801f88e:	f104 0919 	add.w	r9, r4, #25
 801f892:	e7f4      	b.n	801f87e <_printf_float+0x41e>

0801f894 <_printf_common>:
 801f894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f898:	4616      	mov	r6, r2
 801f89a:	4699      	mov	r9, r3
 801f89c:	688a      	ldr	r2, [r1, #8]
 801f89e:	690b      	ldr	r3, [r1, #16]
 801f8a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801f8a4:	4293      	cmp	r3, r2
 801f8a6:	bfb8      	it	lt
 801f8a8:	4613      	movlt	r3, r2
 801f8aa:	6033      	str	r3, [r6, #0]
 801f8ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801f8b0:	4607      	mov	r7, r0
 801f8b2:	460c      	mov	r4, r1
 801f8b4:	b10a      	cbz	r2, 801f8ba <_printf_common+0x26>
 801f8b6:	3301      	adds	r3, #1
 801f8b8:	6033      	str	r3, [r6, #0]
 801f8ba:	6823      	ldr	r3, [r4, #0]
 801f8bc:	0699      	lsls	r1, r3, #26
 801f8be:	bf42      	ittt	mi
 801f8c0:	6833      	ldrmi	r3, [r6, #0]
 801f8c2:	3302      	addmi	r3, #2
 801f8c4:	6033      	strmi	r3, [r6, #0]
 801f8c6:	6825      	ldr	r5, [r4, #0]
 801f8c8:	f015 0506 	ands.w	r5, r5, #6
 801f8cc:	d106      	bne.n	801f8dc <_printf_common+0x48>
 801f8ce:	f104 0a19 	add.w	sl, r4, #25
 801f8d2:	68e3      	ldr	r3, [r4, #12]
 801f8d4:	6832      	ldr	r2, [r6, #0]
 801f8d6:	1a9b      	subs	r3, r3, r2
 801f8d8:	42ab      	cmp	r3, r5
 801f8da:	dc26      	bgt.n	801f92a <_printf_common+0x96>
 801f8dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801f8e0:	1e13      	subs	r3, r2, #0
 801f8e2:	6822      	ldr	r2, [r4, #0]
 801f8e4:	bf18      	it	ne
 801f8e6:	2301      	movne	r3, #1
 801f8e8:	0692      	lsls	r2, r2, #26
 801f8ea:	d42b      	bmi.n	801f944 <_printf_common+0xb0>
 801f8ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801f8f0:	4649      	mov	r1, r9
 801f8f2:	4638      	mov	r0, r7
 801f8f4:	47c0      	blx	r8
 801f8f6:	3001      	adds	r0, #1
 801f8f8:	d01e      	beq.n	801f938 <_printf_common+0xa4>
 801f8fa:	6823      	ldr	r3, [r4, #0]
 801f8fc:	6922      	ldr	r2, [r4, #16]
 801f8fe:	f003 0306 	and.w	r3, r3, #6
 801f902:	2b04      	cmp	r3, #4
 801f904:	bf02      	ittt	eq
 801f906:	68e5      	ldreq	r5, [r4, #12]
 801f908:	6833      	ldreq	r3, [r6, #0]
 801f90a:	1aed      	subeq	r5, r5, r3
 801f90c:	68a3      	ldr	r3, [r4, #8]
 801f90e:	bf0c      	ite	eq
 801f910:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801f914:	2500      	movne	r5, #0
 801f916:	4293      	cmp	r3, r2
 801f918:	bfc4      	itt	gt
 801f91a:	1a9b      	subgt	r3, r3, r2
 801f91c:	18ed      	addgt	r5, r5, r3
 801f91e:	2600      	movs	r6, #0
 801f920:	341a      	adds	r4, #26
 801f922:	42b5      	cmp	r5, r6
 801f924:	d11a      	bne.n	801f95c <_printf_common+0xc8>
 801f926:	2000      	movs	r0, #0
 801f928:	e008      	b.n	801f93c <_printf_common+0xa8>
 801f92a:	2301      	movs	r3, #1
 801f92c:	4652      	mov	r2, sl
 801f92e:	4649      	mov	r1, r9
 801f930:	4638      	mov	r0, r7
 801f932:	47c0      	blx	r8
 801f934:	3001      	adds	r0, #1
 801f936:	d103      	bne.n	801f940 <_printf_common+0xac>
 801f938:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801f93c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f940:	3501      	adds	r5, #1
 801f942:	e7c6      	b.n	801f8d2 <_printf_common+0x3e>
 801f944:	18e1      	adds	r1, r4, r3
 801f946:	1c5a      	adds	r2, r3, #1
 801f948:	2030      	movs	r0, #48	; 0x30
 801f94a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801f94e:	4422      	add	r2, r4
 801f950:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801f954:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801f958:	3302      	adds	r3, #2
 801f95a:	e7c7      	b.n	801f8ec <_printf_common+0x58>
 801f95c:	2301      	movs	r3, #1
 801f95e:	4622      	mov	r2, r4
 801f960:	4649      	mov	r1, r9
 801f962:	4638      	mov	r0, r7
 801f964:	47c0      	blx	r8
 801f966:	3001      	adds	r0, #1
 801f968:	d0e6      	beq.n	801f938 <_printf_common+0xa4>
 801f96a:	3601      	adds	r6, #1
 801f96c:	e7d9      	b.n	801f922 <_printf_common+0x8e>
	...

0801f970 <_printf_i>:
 801f970:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801f974:	7e0f      	ldrb	r7, [r1, #24]
 801f976:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801f978:	2f78      	cmp	r7, #120	; 0x78
 801f97a:	4691      	mov	r9, r2
 801f97c:	4680      	mov	r8, r0
 801f97e:	460c      	mov	r4, r1
 801f980:	469a      	mov	sl, r3
 801f982:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801f986:	d807      	bhi.n	801f998 <_printf_i+0x28>
 801f988:	2f62      	cmp	r7, #98	; 0x62
 801f98a:	d80a      	bhi.n	801f9a2 <_printf_i+0x32>
 801f98c:	2f00      	cmp	r7, #0
 801f98e:	f000 80d4 	beq.w	801fb3a <_printf_i+0x1ca>
 801f992:	2f58      	cmp	r7, #88	; 0x58
 801f994:	f000 80c0 	beq.w	801fb18 <_printf_i+0x1a8>
 801f998:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801f99c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801f9a0:	e03a      	b.n	801fa18 <_printf_i+0xa8>
 801f9a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801f9a6:	2b15      	cmp	r3, #21
 801f9a8:	d8f6      	bhi.n	801f998 <_printf_i+0x28>
 801f9aa:	a101      	add	r1, pc, #4	; (adr r1, 801f9b0 <_printf_i+0x40>)
 801f9ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801f9b0:	0801fa09 	.word	0x0801fa09
 801f9b4:	0801fa1d 	.word	0x0801fa1d
 801f9b8:	0801f999 	.word	0x0801f999
 801f9bc:	0801f999 	.word	0x0801f999
 801f9c0:	0801f999 	.word	0x0801f999
 801f9c4:	0801f999 	.word	0x0801f999
 801f9c8:	0801fa1d 	.word	0x0801fa1d
 801f9cc:	0801f999 	.word	0x0801f999
 801f9d0:	0801f999 	.word	0x0801f999
 801f9d4:	0801f999 	.word	0x0801f999
 801f9d8:	0801f999 	.word	0x0801f999
 801f9dc:	0801fb21 	.word	0x0801fb21
 801f9e0:	0801fa49 	.word	0x0801fa49
 801f9e4:	0801fadb 	.word	0x0801fadb
 801f9e8:	0801f999 	.word	0x0801f999
 801f9ec:	0801f999 	.word	0x0801f999
 801f9f0:	0801fb43 	.word	0x0801fb43
 801f9f4:	0801f999 	.word	0x0801f999
 801f9f8:	0801fa49 	.word	0x0801fa49
 801f9fc:	0801f999 	.word	0x0801f999
 801fa00:	0801f999 	.word	0x0801f999
 801fa04:	0801fae3 	.word	0x0801fae3
 801fa08:	682b      	ldr	r3, [r5, #0]
 801fa0a:	1d1a      	adds	r2, r3, #4
 801fa0c:	681b      	ldr	r3, [r3, #0]
 801fa0e:	602a      	str	r2, [r5, #0]
 801fa10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801fa14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801fa18:	2301      	movs	r3, #1
 801fa1a:	e09f      	b.n	801fb5c <_printf_i+0x1ec>
 801fa1c:	6820      	ldr	r0, [r4, #0]
 801fa1e:	682b      	ldr	r3, [r5, #0]
 801fa20:	0607      	lsls	r7, r0, #24
 801fa22:	f103 0104 	add.w	r1, r3, #4
 801fa26:	6029      	str	r1, [r5, #0]
 801fa28:	d501      	bpl.n	801fa2e <_printf_i+0xbe>
 801fa2a:	681e      	ldr	r6, [r3, #0]
 801fa2c:	e003      	b.n	801fa36 <_printf_i+0xc6>
 801fa2e:	0646      	lsls	r6, r0, #25
 801fa30:	d5fb      	bpl.n	801fa2a <_printf_i+0xba>
 801fa32:	f9b3 6000 	ldrsh.w	r6, [r3]
 801fa36:	2e00      	cmp	r6, #0
 801fa38:	da03      	bge.n	801fa42 <_printf_i+0xd2>
 801fa3a:	232d      	movs	r3, #45	; 0x2d
 801fa3c:	4276      	negs	r6, r6
 801fa3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801fa42:	485a      	ldr	r0, [pc, #360]	; (801fbac <_printf_i+0x23c>)
 801fa44:	230a      	movs	r3, #10
 801fa46:	e012      	b.n	801fa6e <_printf_i+0xfe>
 801fa48:	682b      	ldr	r3, [r5, #0]
 801fa4a:	6820      	ldr	r0, [r4, #0]
 801fa4c:	1d19      	adds	r1, r3, #4
 801fa4e:	6029      	str	r1, [r5, #0]
 801fa50:	0605      	lsls	r5, r0, #24
 801fa52:	d501      	bpl.n	801fa58 <_printf_i+0xe8>
 801fa54:	681e      	ldr	r6, [r3, #0]
 801fa56:	e002      	b.n	801fa5e <_printf_i+0xee>
 801fa58:	0641      	lsls	r1, r0, #25
 801fa5a:	d5fb      	bpl.n	801fa54 <_printf_i+0xe4>
 801fa5c:	881e      	ldrh	r6, [r3, #0]
 801fa5e:	4853      	ldr	r0, [pc, #332]	; (801fbac <_printf_i+0x23c>)
 801fa60:	2f6f      	cmp	r7, #111	; 0x6f
 801fa62:	bf0c      	ite	eq
 801fa64:	2308      	moveq	r3, #8
 801fa66:	230a      	movne	r3, #10
 801fa68:	2100      	movs	r1, #0
 801fa6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801fa6e:	6865      	ldr	r5, [r4, #4]
 801fa70:	60a5      	str	r5, [r4, #8]
 801fa72:	2d00      	cmp	r5, #0
 801fa74:	bfa2      	ittt	ge
 801fa76:	6821      	ldrge	r1, [r4, #0]
 801fa78:	f021 0104 	bicge.w	r1, r1, #4
 801fa7c:	6021      	strge	r1, [r4, #0]
 801fa7e:	b90e      	cbnz	r6, 801fa84 <_printf_i+0x114>
 801fa80:	2d00      	cmp	r5, #0
 801fa82:	d04b      	beq.n	801fb1c <_printf_i+0x1ac>
 801fa84:	4615      	mov	r5, r2
 801fa86:	fbb6 f1f3 	udiv	r1, r6, r3
 801fa8a:	fb03 6711 	mls	r7, r3, r1, r6
 801fa8e:	5dc7      	ldrb	r7, [r0, r7]
 801fa90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801fa94:	4637      	mov	r7, r6
 801fa96:	42bb      	cmp	r3, r7
 801fa98:	460e      	mov	r6, r1
 801fa9a:	d9f4      	bls.n	801fa86 <_printf_i+0x116>
 801fa9c:	2b08      	cmp	r3, #8
 801fa9e:	d10b      	bne.n	801fab8 <_printf_i+0x148>
 801faa0:	6823      	ldr	r3, [r4, #0]
 801faa2:	07de      	lsls	r6, r3, #31
 801faa4:	d508      	bpl.n	801fab8 <_printf_i+0x148>
 801faa6:	6923      	ldr	r3, [r4, #16]
 801faa8:	6861      	ldr	r1, [r4, #4]
 801faaa:	4299      	cmp	r1, r3
 801faac:	bfde      	ittt	le
 801faae:	2330      	movle	r3, #48	; 0x30
 801fab0:	f805 3c01 	strble.w	r3, [r5, #-1]
 801fab4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801fab8:	1b52      	subs	r2, r2, r5
 801faba:	6122      	str	r2, [r4, #16]
 801fabc:	f8cd a000 	str.w	sl, [sp]
 801fac0:	464b      	mov	r3, r9
 801fac2:	aa03      	add	r2, sp, #12
 801fac4:	4621      	mov	r1, r4
 801fac6:	4640      	mov	r0, r8
 801fac8:	f7ff fee4 	bl	801f894 <_printf_common>
 801facc:	3001      	adds	r0, #1
 801face:	d14a      	bne.n	801fb66 <_printf_i+0x1f6>
 801fad0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801fad4:	b004      	add	sp, #16
 801fad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fada:	6823      	ldr	r3, [r4, #0]
 801fadc:	f043 0320 	orr.w	r3, r3, #32
 801fae0:	6023      	str	r3, [r4, #0]
 801fae2:	4833      	ldr	r0, [pc, #204]	; (801fbb0 <_printf_i+0x240>)
 801fae4:	2778      	movs	r7, #120	; 0x78
 801fae6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801faea:	6823      	ldr	r3, [r4, #0]
 801faec:	6829      	ldr	r1, [r5, #0]
 801faee:	061f      	lsls	r7, r3, #24
 801faf0:	f851 6b04 	ldr.w	r6, [r1], #4
 801faf4:	d402      	bmi.n	801fafc <_printf_i+0x18c>
 801faf6:	065f      	lsls	r7, r3, #25
 801faf8:	bf48      	it	mi
 801fafa:	b2b6      	uxthmi	r6, r6
 801fafc:	07df      	lsls	r7, r3, #31
 801fafe:	bf48      	it	mi
 801fb00:	f043 0320 	orrmi.w	r3, r3, #32
 801fb04:	6029      	str	r1, [r5, #0]
 801fb06:	bf48      	it	mi
 801fb08:	6023      	strmi	r3, [r4, #0]
 801fb0a:	b91e      	cbnz	r6, 801fb14 <_printf_i+0x1a4>
 801fb0c:	6823      	ldr	r3, [r4, #0]
 801fb0e:	f023 0320 	bic.w	r3, r3, #32
 801fb12:	6023      	str	r3, [r4, #0]
 801fb14:	2310      	movs	r3, #16
 801fb16:	e7a7      	b.n	801fa68 <_printf_i+0xf8>
 801fb18:	4824      	ldr	r0, [pc, #144]	; (801fbac <_printf_i+0x23c>)
 801fb1a:	e7e4      	b.n	801fae6 <_printf_i+0x176>
 801fb1c:	4615      	mov	r5, r2
 801fb1e:	e7bd      	b.n	801fa9c <_printf_i+0x12c>
 801fb20:	682b      	ldr	r3, [r5, #0]
 801fb22:	6826      	ldr	r6, [r4, #0]
 801fb24:	6961      	ldr	r1, [r4, #20]
 801fb26:	1d18      	adds	r0, r3, #4
 801fb28:	6028      	str	r0, [r5, #0]
 801fb2a:	0635      	lsls	r5, r6, #24
 801fb2c:	681b      	ldr	r3, [r3, #0]
 801fb2e:	d501      	bpl.n	801fb34 <_printf_i+0x1c4>
 801fb30:	6019      	str	r1, [r3, #0]
 801fb32:	e002      	b.n	801fb3a <_printf_i+0x1ca>
 801fb34:	0670      	lsls	r0, r6, #25
 801fb36:	d5fb      	bpl.n	801fb30 <_printf_i+0x1c0>
 801fb38:	8019      	strh	r1, [r3, #0]
 801fb3a:	2300      	movs	r3, #0
 801fb3c:	6123      	str	r3, [r4, #16]
 801fb3e:	4615      	mov	r5, r2
 801fb40:	e7bc      	b.n	801fabc <_printf_i+0x14c>
 801fb42:	682b      	ldr	r3, [r5, #0]
 801fb44:	1d1a      	adds	r2, r3, #4
 801fb46:	602a      	str	r2, [r5, #0]
 801fb48:	681d      	ldr	r5, [r3, #0]
 801fb4a:	6862      	ldr	r2, [r4, #4]
 801fb4c:	2100      	movs	r1, #0
 801fb4e:	4628      	mov	r0, r5
 801fb50:	f7e0 fb86 	bl	8000260 <memchr>
 801fb54:	b108      	cbz	r0, 801fb5a <_printf_i+0x1ea>
 801fb56:	1b40      	subs	r0, r0, r5
 801fb58:	6060      	str	r0, [r4, #4]
 801fb5a:	6863      	ldr	r3, [r4, #4]
 801fb5c:	6123      	str	r3, [r4, #16]
 801fb5e:	2300      	movs	r3, #0
 801fb60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801fb64:	e7aa      	b.n	801fabc <_printf_i+0x14c>
 801fb66:	6923      	ldr	r3, [r4, #16]
 801fb68:	462a      	mov	r2, r5
 801fb6a:	4649      	mov	r1, r9
 801fb6c:	4640      	mov	r0, r8
 801fb6e:	47d0      	blx	sl
 801fb70:	3001      	adds	r0, #1
 801fb72:	d0ad      	beq.n	801fad0 <_printf_i+0x160>
 801fb74:	6823      	ldr	r3, [r4, #0]
 801fb76:	079b      	lsls	r3, r3, #30
 801fb78:	d413      	bmi.n	801fba2 <_printf_i+0x232>
 801fb7a:	68e0      	ldr	r0, [r4, #12]
 801fb7c:	9b03      	ldr	r3, [sp, #12]
 801fb7e:	4298      	cmp	r0, r3
 801fb80:	bfb8      	it	lt
 801fb82:	4618      	movlt	r0, r3
 801fb84:	e7a6      	b.n	801fad4 <_printf_i+0x164>
 801fb86:	2301      	movs	r3, #1
 801fb88:	4632      	mov	r2, r6
 801fb8a:	4649      	mov	r1, r9
 801fb8c:	4640      	mov	r0, r8
 801fb8e:	47d0      	blx	sl
 801fb90:	3001      	adds	r0, #1
 801fb92:	d09d      	beq.n	801fad0 <_printf_i+0x160>
 801fb94:	3501      	adds	r5, #1
 801fb96:	68e3      	ldr	r3, [r4, #12]
 801fb98:	9903      	ldr	r1, [sp, #12]
 801fb9a:	1a5b      	subs	r3, r3, r1
 801fb9c:	42ab      	cmp	r3, r5
 801fb9e:	dcf2      	bgt.n	801fb86 <_printf_i+0x216>
 801fba0:	e7eb      	b.n	801fb7a <_printf_i+0x20a>
 801fba2:	2500      	movs	r5, #0
 801fba4:	f104 0619 	add.w	r6, r4, #25
 801fba8:	e7f5      	b.n	801fb96 <_printf_i+0x226>
 801fbaa:	bf00      	nop
 801fbac:	080255e6 	.word	0x080255e6
 801fbb0:	080255f7 	.word	0x080255f7

0801fbb4 <_scanf_float>:
 801fbb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fbb8:	b087      	sub	sp, #28
 801fbba:	4617      	mov	r7, r2
 801fbbc:	9303      	str	r3, [sp, #12]
 801fbbe:	688b      	ldr	r3, [r1, #8]
 801fbc0:	1e5a      	subs	r2, r3, #1
 801fbc2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801fbc6:	bf83      	ittte	hi
 801fbc8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801fbcc:	195b      	addhi	r3, r3, r5
 801fbce:	9302      	strhi	r3, [sp, #8]
 801fbd0:	2300      	movls	r3, #0
 801fbd2:	bf86      	itte	hi
 801fbd4:	f240 135d 	movwhi	r3, #349	; 0x15d
 801fbd8:	608b      	strhi	r3, [r1, #8]
 801fbda:	9302      	strls	r3, [sp, #8]
 801fbdc:	680b      	ldr	r3, [r1, #0]
 801fbde:	468b      	mov	fp, r1
 801fbe0:	2500      	movs	r5, #0
 801fbe2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801fbe6:	f84b 3b1c 	str.w	r3, [fp], #28
 801fbea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801fbee:	4680      	mov	r8, r0
 801fbf0:	460c      	mov	r4, r1
 801fbf2:	465e      	mov	r6, fp
 801fbf4:	46aa      	mov	sl, r5
 801fbf6:	46a9      	mov	r9, r5
 801fbf8:	9501      	str	r5, [sp, #4]
 801fbfa:	68a2      	ldr	r2, [r4, #8]
 801fbfc:	b152      	cbz	r2, 801fc14 <_scanf_float+0x60>
 801fbfe:	683b      	ldr	r3, [r7, #0]
 801fc00:	781b      	ldrb	r3, [r3, #0]
 801fc02:	2b4e      	cmp	r3, #78	; 0x4e
 801fc04:	d864      	bhi.n	801fcd0 <_scanf_float+0x11c>
 801fc06:	2b40      	cmp	r3, #64	; 0x40
 801fc08:	d83c      	bhi.n	801fc84 <_scanf_float+0xd0>
 801fc0a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801fc0e:	b2c8      	uxtb	r0, r1
 801fc10:	280e      	cmp	r0, #14
 801fc12:	d93a      	bls.n	801fc8a <_scanf_float+0xd6>
 801fc14:	f1b9 0f00 	cmp.w	r9, #0
 801fc18:	d003      	beq.n	801fc22 <_scanf_float+0x6e>
 801fc1a:	6823      	ldr	r3, [r4, #0]
 801fc1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801fc20:	6023      	str	r3, [r4, #0]
 801fc22:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801fc26:	f1ba 0f01 	cmp.w	sl, #1
 801fc2a:	f200 8113 	bhi.w	801fe54 <_scanf_float+0x2a0>
 801fc2e:	455e      	cmp	r6, fp
 801fc30:	f200 8105 	bhi.w	801fe3e <_scanf_float+0x28a>
 801fc34:	2501      	movs	r5, #1
 801fc36:	4628      	mov	r0, r5
 801fc38:	b007      	add	sp, #28
 801fc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc3e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801fc42:	2a0d      	cmp	r2, #13
 801fc44:	d8e6      	bhi.n	801fc14 <_scanf_float+0x60>
 801fc46:	a101      	add	r1, pc, #4	; (adr r1, 801fc4c <_scanf_float+0x98>)
 801fc48:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801fc4c:	0801fd8b 	.word	0x0801fd8b
 801fc50:	0801fc15 	.word	0x0801fc15
 801fc54:	0801fc15 	.word	0x0801fc15
 801fc58:	0801fc15 	.word	0x0801fc15
 801fc5c:	0801fdeb 	.word	0x0801fdeb
 801fc60:	0801fdc3 	.word	0x0801fdc3
 801fc64:	0801fc15 	.word	0x0801fc15
 801fc68:	0801fc15 	.word	0x0801fc15
 801fc6c:	0801fd99 	.word	0x0801fd99
 801fc70:	0801fc15 	.word	0x0801fc15
 801fc74:	0801fc15 	.word	0x0801fc15
 801fc78:	0801fc15 	.word	0x0801fc15
 801fc7c:	0801fc15 	.word	0x0801fc15
 801fc80:	0801fd51 	.word	0x0801fd51
 801fc84:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801fc88:	e7db      	b.n	801fc42 <_scanf_float+0x8e>
 801fc8a:	290e      	cmp	r1, #14
 801fc8c:	d8c2      	bhi.n	801fc14 <_scanf_float+0x60>
 801fc8e:	a001      	add	r0, pc, #4	; (adr r0, 801fc94 <_scanf_float+0xe0>)
 801fc90:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801fc94:	0801fd43 	.word	0x0801fd43
 801fc98:	0801fc15 	.word	0x0801fc15
 801fc9c:	0801fd43 	.word	0x0801fd43
 801fca0:	0801fdd7 	.word	0x0801fdd7
 801fca4:	0801fc15 	.word	0x0801fc15
 801fca8:	0801fcf1 	.word	0x0801fcf1
 801fcac:	0801fd2d 	.word	0x0801fd2d
 801fcb0:	0801fd2d 	.word	0x0801fd2d
 801fcb4:	0801fd2d 	.word	0x0801fd2d
 801fcb8:	0801fd2d 	.word	0x0801fd2d
 801fcbc:	0801fd2d 	.word	0x0801fd2d
 801fcc0:	0801fd2d 	.word	0x0801fd2d
 801fcc4:	0801fd2d 	.word	0x0801fd2d
 801fcc8:	0801fd2d 	.word	0x0801fd2d
 801fccc:	0801fd2d 	.word	0x0801fd2d
 801fcd0:	2b6e      	cmp	r3, #110	; 0x6e
 801fcd2:	d809      	bhi.n	801fce8 <_scanf_float+0x134>
 801fcd4:	2b60      	cmp	r3, #96	; 0x60
 801fcd6:	d8b2      	bhi.n	801fc3e <_scanf_float+0x8a>
 801fcd8:	2b54      	cmp	r3, #84	; 0x54
 801fcda:	d077      	beq.n	801fdcc <_scanf_float+0x218>
 801fcdc:	2b59      	cmp	r3, #89	; 0x59
 801fcde:	d199      	bne.n	801fc14 <_scanf_float+0x60>
 801fce0:	2d07      	cmp	r5, #7
 801fce2:	d197      	bne.n	801fc14 <_scanf_float+0x60>
 801fce4:	2508      	movs	r5, #8
 801fce6:	e029      	b.n	801fd3c <_scanf_float+0x188>
 801fce8:	2b74      	cmp	r3, #116	; 0x74
 801fcea:	d06f      	beq.n	801fdcc <_scanf_float+0x218>
 801fcec:	2b79      	cmp	r3, #121	; 0x79
 801fcee:	e7f6      	b.n	801fcde <_scanf_float+0x12a>
 801fcf0:	6821      	ldr	r1, [r4, #0]
 801fcf2:	05c8      	lsls	r0, r1, #23
 801fcf4:	d51a      	bpl.n	801fd2c <_scanf_float+0x178>
 801fcf6:	9b02      	ldr	r3, [sp, #8]
 801fcf8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801fcfc:	6021      	str	r1, [r4, #0]
 801fcfe:	f109 0901 	add.w	r9, r9, #1
 801fd02:	b11b      	cbz	r3, 801fd0c <_scanf_float+0x158>
 801fd04:	3b01      	subs	r3, #1
 801fd06:	3201      	adds	r2, #1
 801fd08:	9302      	str	r3, [sp, #8]
 801fd0a:	60a2      	str	r2, [r4, #8]
 801fd0c:	68a3      	ldr	r3, [r4, #8]
 801fd0e:	3b01      	subs	r3, #1
 801fd10:	60a3      	str	r3, [r4, #8]
 801fd12:	6923      	ldr	r3, [r4, #16]
 801fd14:	3301      	adds	r3, #1
 801fd16:	6123      	str	r3, [r4, #16]
 801fd18:	687b      	ldr	r3, [r7, #4]
 801fd1a:	3b01      	subs	r3, #1
 801fd1c:	2b00      	cmp	r3, #0
 801fd1e:	607b      	str	r3, [r7, #4]
 801fd20:	f340 8084 	ble.w	801fe2c <_scanf_float+0x278>
 801fd24:	683b      	ldr	r3, [r7, #0]
 801fd26:	3301      	adds	r3, #1
 801fd28:	603b      	str	r3, [r7, #0]
 801fd2a:	e766      	b.n	801fbfa <_scanf_float+0x46>
 801fd2c:	eb1a 0f05 	cmn.w	sl, r5
 801fd30:	f47f af70 	bne.w	801fc14 <_scanf_float+0x60>
 801fd34:	6822      	ldr	r2, [r4, #0]
 801fd36:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801fd3a:	6022      	str	r2, [r4, #0]
 801fd3c:	f806 3b01 	strb.w	r3, [r6], #1
 801fd40:	e7e4      	b.n	801fd0c <_scanf_float+0x158>
 801fd42:	6822      	ldr	r2, [r4, #0]
 801fd44:	0610      	lsls	r0, r2, #24
 801fd46:	f57f af65 	bpl.w	801fc14 <_scanf_float+0x60>
 801fd4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801fd4e:	e7f4      	b.n	801fd3a <_scanf_float+0x186>
 801fd50:	f1ba 0f00 	cmp.w	sl, #0
 801fd54:	d10e      	bne.n	801fd74 <_scanf_float+0x1c0>
 801fd56:	f1b9 0f00 	cmp.w	r9, #0
 801fd5a:	d10e      	bne.n	801fd7a <_scanf_float+0x1c6>
 801fd5c:	6822      	ldr	r2, [r4, #0]
 801fd5e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801fd62:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801fd66:	d108      	bne.n	801fd7a <_scanf_float+0x1c6>
 801fd68:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801fd6c:	6022      	str	r2, [r4, #0]
 801fd6e:	f04f 0a01 	mov.w	sl, #1
 801fd72:	e7e3      	b.n	801fd3c <_scanf_float+0x188>
 801fd74:	f1ba 0f02 	cmp.w	sl, #2
 801fd78:	d055      	beq.n	801fe26 <_scanf_float+0x272>
 801fd7a:	2d01      	cmp	r5, #1
 801fd7c:	d002      	beq.n	801fd84 <_scanf_float+0x1d0>
 801fd7e:	2d04      	cmp	r5, #4
 801fd80:	f47f af48 	bne.w	801fc14 <_scanf_float+0x60>
 801fd84:	3501      	adds	r5, #1
 801fd86:	b2ed      	uxtb	r5, r5
 801fd88:	e7d8      	b.n	801fd3c <_scanf_float+0x188>
 801fd8a:	f1ba 0f01 	cmp.w	sl, #1
 801fd8e:	f47f af41 	bne.w	801fc14 <_scanf_float+0x60>
 801fd92:	f04f 0a02 	mov.w	sl, #2
 801fd96:	e7d1      	b.n	801fd3c <_scanf_float+0x188>
 801fd98:	b97d      	cbnz	r5, 801fdba <_scanf_float+0x206>
 801fd9a:	f1b9 0f00 	cmp.w	r9, #0
 801fd9e:	f47f af3c 	bne.w	801fc1a <_scanf_float+0x66>
 801fda2:	6822      	ldr	r2, [r4, #0]
 801fda4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801fda8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801fdac:	f47f af39 	bne.w	801fc22 <_scanf_float+0x6e>
 801fdb0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801fdb4:	6022      	str	r2, [r4, #0]
 801fdb6:	2501      	movs	r5, #1
 801fdb8:	e7c0      	b.n	801fd3c <_scanf_float+0x188>
 801fdba:	2d03      	cmp	r5, #3
 801fdbc:	d0e2      	beq.n	801fd84 <_scanf_float+0x1d0>
 801fdbe:	2d05      	cmp	r5, #5
 801fdc0:	e7de      	b.n	801fd80 <_scanf_float+0x1cc>
 801fdc2:	2d02      	cmp	r5, #2
 801fdc4:	f47f af26 	bne.w	801fc14 <_scanf_float+0x60>
 801fdc8:	2503      	movs	r5, #3
 801fdca:	e7b7      	b.n	801fd3c <_scanf_float+0x188>
 801fdcc:	2d06      	cmp	r5, #6
 801fdce:	f47f af21 	bne.w	801fc14 <_scanf_float+0x60>
 801fdd2:	2507      	movs	r5, #7
 801fdd4:	e7b2      	b.n	801fd3c <_scanf_float+0x188>
 801fdd6:	6822      	ldr	r2, [r4, #0]
 801fdd8:	0591      	lsls	r1, r2, #22
 801fdda:	f57f af1b 	bpl.w	801fc14 <_scanf_float+0x60>
 801fdde:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801fde2:	6022      	str	r2, [r4, #0]
 801fde4:	f8cd 9004 	str.w	r9, [sp, #4]
 801fde8:	e7a8      	b.n	801fd3c <_scanf_float+0x188>
 801fdea:	6822      	ldr	r2, [r4, #0]
 801fdec:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801fdf0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801fdf4:	d006      	beq.n	801fe04 <_scanf_float+0x250>
 801fdf6:	0550      	lsls	r0, r2, #21
 801fdf8:	f57f af0c 	bpl.w	801fc14 <_scanf_float+0x60>
 801fdfc:	f1b9 0f00 	cmp.w	r9, #0
 801fe00:	f43f af0f 	beq.w	801fc22 <_scanf_float+0x6e>
 801fe04:	0591      	lsls	r1, r2, #22
 801fe06:	bf58      	it	pl
 801fe08:	9901      	ldrpl	r1, [sp, #4]
 801fe0a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801fe0e:	bf58      	it	pl
 801fe10:	eba9 0101 	subpl.w	r1, r9, r1
 801fe14:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801fe18:	bf58      	it	pl
 801fe1a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801fe1e:	6022      	str	r2, [r4, #0]
 801fe20:	f04f 0900 	mov.w	r9, #0
 801fe24:	e78a      	b.n	801fd3c <_scanf_float+0x188>
 801fe26:	f04f 0a03 	mov.w	sl, #3
 801fe2a:	e787      	b.n	801fd3c <_scanf_float+0x188>
 801fe2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801fe30:	4639      	mov	r1, r7
 801fe32:	4640      	mov	r0, r8
 801fe34:	4798      	blx	r3
 801fe36:	2800      	cmp	r0, #0
 801fe38:	f43f aedf 	beq.w	801fbfa <_scanf_float+0x46>
 801fe3c:	e6ea      	b.n	801fc14 <_scanf_float+0x60>
 801fe3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801fe42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801fe46:	463a      	mov	r2, r7
 801fe48:	4640      	mov	r0, r8
 801fe4a:	4798      	blx	r3
 801fe4c:	6923      	ldr	r3, [r4, #16]
 801fe4e:	3b01      	subs	r3, #1
 801fe50:	6123      	str	r3, [r4, #16]
 801fe52:	e6ec      	b.n	801fc2e <_scanf_float+0x7a>
 801fe54:	1e6b      	subs	r3, r5, #1
 801fe56:	2b06      	cmp	r3, #6
 801fe58:	d825      	bhi.n	801fea6 <_scanf_float+0x2f2>
 801fe5a:	2d02      	cmp	r5, #2
 801fe5c:	d836      	bhi.n	801fecc <_scanf_float+0x318>
 801fe5e:	455e      	cmp	r6, fp
 801fe60:	f67f aee8 	bls.w	801fc34 <_scanf_float+0x80>
 801fe64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801fe68:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801fe6c:	463a      	mov	r2, r7
 801fe6e:	4640      	mov	r0, r8
 801fe70:	4798      	blx	r3
 801fe72:	6923      	ldr	r3, [r4, #16]
 801fe74:	3b01      	subs	r3, #1
 801fe76:	6123      	str	r3, [r4, #16]
 801fe78:	e7f1      	b.n	801fe5e <_scanf_float+0x2aa>
 801fe7a:	9802      	ldr	r0, [sp, #8]
 801fe7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801fe80:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801fe84:	9002      	str	r0, [sp, #8]
 801fe86:	463a      	mov	r2, r7
 801fe88:	4640      	mov	r0, r8
 801fe8a:	4798      	blx	r3
 801fe8c:	6923      	ldr	r3, [r4, #16]
 801fe8e:	3b01      	subs	r3, #1
 801fe90:	6123      	str	r3, [r4, #16]
 801fe92:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801fe96:	fa5f fa8a 	uxtb.w	sl, sl
 801fe9a:	f1ba 0f02 	cmp.w	sl, #2
 801fe9e:	d1ec      	bne.n	801fe7a <_scanf_float+0x2c6>
 801fea0:	3d03      	subs	r5, #3
 801fea2:	b2ed      	uxtb	r5, r5
 801fea4:	1b76      	subs	r6, r6, r5
 801fea6:	6823      	ldr	r3, [r4, #0]
 801fea8:	05da      	lsls	r2, r3, #23
 801feaa:	d52f      	bpl.n	801ff0c <_scanf_float+0x358>
 801feac:	055b      	lsls	r3, r3, #21
 801feae:	d510      	bpl.n	801fed2 <_scanf_float+0x31e>
 801feb0:	455e      	cmp	r6, fp
 801feb2:	f67f aebf 	bls.w	801fc34 <_scanf_float+0x80>
 801feb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801feba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801febe:	463a      	mov	r2, r7
 801fec0:	4640      	mov	r0, r8
 801fec2:	4798      	blx	r3
 801fec4:	6923      	ldr	r3, [r4, #16]
 801fec6:	3b01      	subs	r3, #1
 801fec8:	6123      	str	r3, [r4, #16]
 801feca:	e7f1      	b.n	801feb0 <_scanf_float+0x2fc>
 801fecc:	46aa      	mov	sl, r5
 801fece:	9602      	str	r6, [sp, #8]
 801fed0:	e7df      	b.n	801fe92 <_scanf_float+0x2de>
 801fed2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801fed6:	6923      	ldr	r3, [r4, #16]
 801fed8:	2965      	cmp	r1, #101	; 0x65
 801feda:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801fede:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 801fee2:	6123      	str	r3, [r4, #16]
 801fee4:	d00c      	beq.n	801ff00 <_scanf_float+0x34c>
 801fee6:	2945      	cmp	r1, #69	; 0x45
 801fee8:	d00a      	beq.n	801ff00 <_scanf_float+0x34c>
 801feea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801feee:	463a      	mov	r2, r7
 801fef0:	4640      	mov	r0, r8
 801fef2:	4798      	blx	r3
 801fef4:	6923      	ldr	r3, [r4, #16]
 801fef6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801fefa:	3b01      	subs	r3, #1
 801fefc:	1eb5      	subs	r5, r6, #2
 801fefe:	6123      	str	r3, [r4, #16]
 801ff00:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ff04:	463a      	mov	r2, r7
 801ff06:	4640      	mov	r0, r8
 801ff08:	4798      	blx	r3
 801ff0a:	462e      	mov	r6, r5
 801ff0c:	6825      	ldr	r5, [r4, #0]
 801ff0e:	f015 0510 	ands.w	r5, r5, #16
 801ff12:	d14d      	bne.n	801ffb0 <_scanf_float+0x3fc>
 801ff14:	7035      	strb	r5, [r6, #0]
 801ff16:	6823      	ldr	r3, [r4, #0]
 801ff18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801ff1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801ff20:	d11a      	bne.n	801ff58 <_scanf_float+0x3a4>
 801ff22:	9b01      	ldr	r3, [sp, #4]
 801ff24:	454b      	cmp	r3, r9
 801ff26:	eba3 0209 	sub.w	r2, r3, r9
 801ff2a:	d122      	bne.n	801ff72 <_scanf_float+0x3be>
 801ff2c:	2200      	movs	r2, #0
 801ff2e:	4659      	mov	r1, fp
 801ff30:	4640      	mov	r0, r8
 801ff32:	f002 fdd7 	bl	8022ae4 <_strtod_r>
 801ff36:	9b03      	ldr	r3, [sp, #12]
 801ff38:	6821      	ldr	r1, [r4, #0]
 801ff3a:	681b      	ldr	r3, [r3, #0]
 801ff3c:	f011 0f02 	tst.w	r1, #2
 801ff40:	f103 0204 	add.w	r2, r3, #4
 801ff44:	d020      	beq.n	801ff88 <_scanf_float+0x3d4>
 801ff46:	9903      	ldr	r1, [sp, #12]
 801ff48:	600a      	str	r2, [r1, #0]
 801ff4a:	681b      	ldr	r3, [r3, #0]
 801ff4c:	ed83 0b00 	vstr	d0, [r3]
 801ff50:	68e3      	ldr	r3, [r4, #12]
 801ff52:	3301      	adds	r3, #1
 801ff54:	60e3      	str	r3, [r4, #12]
 801ff56:	e66e      	b.n	801fc36 <_scanf_float+0x82>
 801ff58:	9b04      	ldr	r3, [sp, #16]
 801ff5a:	2b00      	cmp	r3, #0
 801ff5c:	d0e6      	beq.n	801ff2c <_scanf_float+0x378>
 801ff5e:	9905      	ldr	r1, [sp, #20]
 801ff60:	230a      	movs	r3, #10
 801ff62:	462a      	mov	r2, r5
 801ff64:	3101      	adds	r1, #1
 801ff66:	4640      	mov	r0, r8
 801ff68:	f002 fe44 	bl	8022bf4 <_strtol_r>
 801ff6c:	9b04      	ldr	r3, [sp, #16]
 801ff6e:	9e05      	ldr	r6, [sp, #20]
 801ff70:	1ac2      	subs	r2, r0, r3
 801ff72:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801ff76:	429e      	cmp	r6, r3
 801ff78:	bf28      	it	cs
 801ff7a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801ff7e:	490d      	ldr	r1, [pc, #52]	; (801ffb4 <_scanf_float+0x400>)
 801ff80:	4630      	mov	r0, r6
 801ff82:	f000 fa87 	bl	8020494 <siprintf>
 801ff86:	e7d1      	b.n	801ff2c <_scanf_float+0x378>
 801ff88:	f011 0f04 	tst.w	r1, #4
 801ff8c:	9903      	ldr	r1, [sp, #12]
 801ff8e:	600a      	str	r2, [r1, #0]
 801ff90:	d1db      	bne.n	801ff4a <_scanf_float+0x396>
 801ff92:	eeb4 0b40 	vcmp.f64	d0, d0
 801ff96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ff9a:	681e      	ldr	r6, [r3, #0]
 801ff9c:	d705      	bvc.n	801ffaa <_scanf_float+0x3f6>
 801ff9e:	4806      	ldr	r0, [pc, #24]	; (801ffb8 <_scanf_float+0x404>)
 801ffa0:	f000 fcb0 	bl	8020904 <nanf>
 801ffa4:	ed86 0a00 	vstr	s0, [r6]
 801ffa8:	e7d2      	b.n	801ff50 <_scanf_float+0x39c>
 801ffaa:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801ffae:	e7f9      	b.n	801ffa4 <_scanf_float+0x3f0>
 801ffb0:	2500      	movs	r5, #0
 801ffb2:	e640      	b.n	801fc36 <_scanf_float+0x82>
 801ffb4:	08025608 	.word	0x08025608
 801ffb8:	08025648 	.word	0x08025648

0801ffbc <std>:
 801ffbc:	2300      	movs	r3, #0
 801ffbe:	b510      	push	{r4, lr}
 801ffc0:	4604      	mov	r4, r0
 801ffc2:	e9c0 3300 	strd	r3, r3, [r0]
 801ffc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ffca:	6083      	str	r3, [r0, #8]
 801ffcc:	8181      	strh	r1, [r0, #12]
 801ffce:	6643      	str	r3, [r0, #100]	; 0x64
 801ffd0:	81c2      	strh	r2, [r0, #14]
 801ffd2:	6183      	str	r3, [r0, #24]
 801ffd4:	4619      	mov	r1, r3
 801ffd6:	2208      	movs	r2, #8
 801ffd8:	305c      	adds	r0, #92	; 0x5c
 801ffda:	f000 fbb7 	bl	802074c <memset>
 801ffde:	4b0d      	ldr	r3, [pc, #52]	; (8020014 <std+0x58>)
 801ffe0:	6263      	str	r3, [r4, #36]	; 0x24
 801ffe2:	4b0d      	ldr	r3, [pc, #52]	; (8020018 <std+0x5c>)
 801ffe4:	62a3      	str	r3, [r4, #40]	; 0x28
 801ffe6:	4b0d      	ldr	r3, [pc, #52]	; (802001c <std+0x60>)
 801ffe8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801ffea:	4b0d      	ldr	r3, [pc, #52]	; (8020020 <std+0x64>)
 801ffec:	6323      	str	r3, [r4, #48]	; 0x30
 801ffee:	4b0d      	ldr	r3, [pc, #52]	; (8020024 <std+0x68>)
 801fff0:	6224      	str	r4, [r4, #32]
 801fff2:	429c      	cmp	r4, r3
 801fff4:	d006      	beq.n	8020004 <std+0x48>
 801fff6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801fffa:	4294      	cmp	r4, r2
 801fffc:	d002      	beq.n	8020004 <std+0x48>
 801fffe:	33d0      	adds	r3, #208	; 0xd0
 8020000:	429c      	cmp	r4, r3
 8020002:	d105      	bne.n	8020010 <std+0x54>
 8020004:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8020008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802000c:	f000 bc60 	b.w	80208d0 <__retarget_lock_init_recursive>
 8020010:	bd10      	pop	{r4, pc}
 8020012:	bf00      	nop
 8020014:	080204d5 	.word	0x080204d5
 8020018:	080204f7 	.word	0x080204f7
 802001c:	0802052f 	.word	0x0802052f
 8020020:	08020553 	.word	0x08020553
 8020024:	20016f4c 	.word	0x20016f4c

08020028 <stdio_exit_handler>:
 8020028:	4a02      	ldr	r2, [pc, #8]	; (8020034 <stdio_exit_handler+0xc>)
 802002a:	4903      	ldr	r1, [pc, #12]	; (8020038 <stdio_exit_handler+0x10>)
 802002c:	4803      	ldr	r0, [pc, #12]	; (802003c <stdio_exit_handler+0x14>)
 802002e:	f000 b869 	b.w	8020104 <_fwalk_sglue>
 8020032:	bf00      	nop
 8020034:	20000980 	.word	0x20000980
 8020038:	0802323d 	.word	0x0802323d
 802003c:	2000098c 	.word	0x2000098c

08020040 <cleanup_stdio>:
 8020040:	6841      	ldr	r1, [r0, #4]
 8020042:	4b0c      	ldr	r3, [pc, #48]	; (8020074 <cleanup_stdio+0x34>)
 8020044:	4299      	cmp	r1, r3
 8020046:	b510      	push	{r4, lr}
 8020048:	4604      	mov	r4, r0
 802004a:	d001      	beq.n	8020050 <cleanup_stdio+0x10>
 802004c:	f003 f8f6 	bl	802323c <_fflush_r>
 8020050:	68a1      	ldr	r1, [r4, #8]
 8020052:	4b09      	ldr	r3, [pc, #36]	; (8020078 <cleanup_stdio+0x38>)
 8020054:	4299      	cmp	r1, r3
 8020056:	d002      	beq.n	802005e <cleanup_stdio+0x1e>
 8020058:	4620      	mov	r0, r4
 802005a:	f003 f8ef 	bl	802323c <_fflush_r>
 802005e:	68e1      	ldr	r1, [r4, #12]
 8020060:	4b06      	ldr	r3, [pc, #24]	; (802007c <cleanup_stdio+0x3c>)
 8020062:	4299      	cmp	r1, r3
 8020064:	d004      	beq.n	8020070 <cleanup_stdio+0x30>
 8020066:	4620      	mov	r0, r4
 8020068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802006c:	f003 b8e6 	b.w	802323c <_fflush_r>
 8020070:	bd10      	pop	{r4, pc}
 8020072:	bf00      	nop
 8020074:	20016f4c 	.word	0x20016f4c
 8020078:	20016fb4 	.word	0x20016fb4
 802007c:	2001701c 	.word	0x2001701c

08020080 <global_stdio_init.part.0>:
 8020080:	b510      	push	{r4, lr}
 8020082:	4b0b      	ldr	r3, [pc, #44]	; (80200b0 <global_stdio_init.part.0+0x30>)
 8020084:	4c0b      	ldr	r4, [pc, #44]	; (80200b4 <global_stdio_init.part.0+0x34>)
 8020086:	4a0c      	ldr	r2, [pc, #48]	; (80200b8 <global_stdio_init.part.0+0x38>)
 8020088:	601a      	str	r2, [r3, #0]
 802008a:	4620      	mov	r0, r4
 802008c:	2200      	movs	r2, #0
 802008e:	2104      	movs	r1, #4
 8020090:	f7ff ff94 	bl	801ffbc <std>
 8020094:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8020098:	2201      	movs	r2, #1
 802009a:	2109      	movs	r1, #9
 802009c:	f7ff ff8e 	bl	801ffbc <std>
 80200a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80200a4:	2202      	movs	r2, #2
 80200a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80200aa:	2112      	movs	r1, #18
 80200ac:	f7ff bf86 	b.w	801ffbc <std>
 80200b0:	20017084 	.word	0x20017084
 80200b4:	20016f4c 	.word	0x20016f4c
 80200b8:	08020029 	.word	0x08020029

080200bc <__sfp_lock_acquire>:
 80200bc:	4801      	ldr	r0, [pc, #4]	; (80200c4 <__sfp_lock_acquire+0x8>)
 80200be:	f000 bc08 	b.w	80208d2 <__retarget_lock_acquire_recursive>
 80200c2:	bf00      	nop
 80200c4:	2001708e 	.word	0x2001708e

080200c8 <__sfp_lock_release>:
 80200c8:	4801      	ldr	r0, [pc, #4]	; (80200d0 <__sfp_lock_release+0x8>)
 80200ca:	f000 bc03 	b.w	80208d4 <__retarget_lock_release_recursive>
 80200ce:	bf00      	nop
 80200d0:	2001708e 	.word	0x2001708e

080200d4 <__sinit>:
 80200d4:	b510      	push	{r4, lr}
 80200d6:	4604      	mov	r4, r0
 80200d8:	f7ff fff0 	bl	80200bc <__sfp_lock_acquire>
 80200dc:	6a23      	ldr	r3, [r4, #32]
 80200de:	b11b      	cbz	r3, 80200e8 <__sinit+0x14>
 80200e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80200e4:	f7ff bff0 	b.w	80200c8 <__sfp_lock_release>
 80200e8:	4b04      	ldr	r3, [pc, #16]	; (80200fc <__sinit+0x28>)
 80200ea:	6223      	str	r3, [r4, #32]
 80200ec:	4b04      	ldr	r3, [pc, #16]	; (8020100 <__sinit+0x2c>)
 80200ee:	681b      	ldr	r3, [r3, #0]
 80200f0:	2b00      	cmp	r3, #0
 80200f2:	d1f5      	bne.n	80200e0 <__sinit+0xc>
 80200f4:	f7ff ffc4 	bl	8020080 <global_stdio_init.part.0>
 80200f8:	e7f2      	b.n	80200e0 <__sinit+0xc>
 80200fa:	bf00      	nop
 80200fc:	08020041 	.word	0x08020041
 8020100:	20017084 	.word	0x20017084

08020104 <_fwalk_sglue>:
 8020104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020108:	4607      	mov	r7, r0
 802010a:	4688      	mov	r8, r1
 802010c:	4614      	mov	r4, r2
 802010e:	2600      	movs	r6, #0
 8020110:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8020114:	f1b9 0901 	subs.w	r9, r9, #1
 8020118:	d505      	bpl.n	8020126 <_fwalk_sglue+0x22>
 802011a:	6824      	ldr	r4, [r4, #0]
 802011c:	2c00      	cmp	r4, #0
 802011e:	d1f7      	bne.n	8020110 <_fwalk_sglue+0xc>
 8020120:	4630      	mov	r0, r6
 8020122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020126:	89ab      	ldrh	r3, [r5, #12]
 8020128:	2b01      	cmp	r3, #1
 802012a:	d907      	bls.n	802013c <_fwalk_sglue+0x38>
 802012c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8020130:	3301      	adds	r3, #1
 8020132:	d003      	beq.n	802013c <_fwalk_sglue+0x38>
 8020134:	4629      	mov	r1, r5
 8020136:	4638      	mov	r0, r7
 8020138:	47c0      	blx	r8
 802013a:	4306      	orrs	r6, r0
 802013c:	3568      	adds	r5, #104	; 0x68
 802013e:	e7e9      	b.n	8020114 <_fwalk_sglue+0x10>

08020140 <_fwrite_r>:
 8020140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020144:	9c08      	ldr	r4, [sp, #32]
 8020146:	468a      	mov	sl, r1
 8020148:	4690      	mov	r8, r2
 802014a:	fb02 f903 	mul.w	r9, r2, r3
 802014e:	4606      	mov	r6, r0
 8020150:	b118      	cbz	r0, 802015a <_fwrite_r+0x1a>
 8020152:	6a03      	ldr	r3, [r0, #32]
 8020154:	b90b      	cbnz	r3, 802015a <_fwrite_r+0x1a>
 8020156:	f7ff ffbd 	bl	80200d4 <__sinit>
 802015a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802015c:	07dd      	lsls	r5, r3, #31
 802015e:	d405      	bmi.n	802016c <_fwrite_r+0x2c>
 8020160:	89a3      	ldrh	r3, [r4, #12]
 8020162:	0598      	lsls	r0, r3, #22
 8020164:	d402      	bmi.n	802016c <_fwrite_r+0x2c>
 8020166:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020168:	f000 fbb3 	bl	80208d2 <__retarget_lock_acquire_recursive>
 802016c:	89a3      	ldrh	r3, [r4, #12]
 802016e:	0719      	lsls	r1, r3, #28
 8020170:	d516      	bpl.n	80201a0 <_fwrite_r+0x60>
 8020172:	6923      	ldr	r3, [r4, #16]
 8020174:	b1a3      	cbz	r3, 80201a0 <_fwrite_r+0x60>
 8020176:	2500      	movs	r5, #0
 8020178:	454d      	cmp	r5, r9
 802017a:	d01f      	beq.n	80201bc <_fwrite_r+0x7c>
 802017c:	68a7      	ldr	r7, [r4, #8]
 802017e:	f81a 1005 	ldrb.w	r1, [sl, r5]
 8020182:	3f01      	subs	r7, #1
 8020184:	2f00      	cmp	r7, #0
 8020186:	60a7      	str	r7, [r4, #8]
 8020188:	da04      	bge.n	8020194 <_fwrite_r+0x54>
 802018a:	69a3      	ldr	r3, [r4, #24]
 802018c:	429f      	cmp	r7, r3
 802018e:	db0f      	blt.n	80201b0 <_fwrite_r+0x70>
 8020190:	290a      	cmp	r1, #10
 8020192:	d00d      	beq.n	80201b0 <_fwrite_r+0x70>
 8020194:	6823      	ldr	r3, [r4, #0]
 8020196:	1c5a      	adds	r2, r3, #1
 8020198:	6022      	str	r2, [r4, #0]
 802019a:	7019      	strb	r1, [r3, #0]
 802019c:	3501      	adds	r5, #1
 802019e:	e7eb      	b.n	8020178 <_fwrite_r+0x38>
 80201a0:	4621      	mov	r1, r4
 80201a2:	4630      	mov	r0, r6
 80201a4:	f000 fa50 	bl	8020648 <__swsetup_r>
 80201a8:	2800      	cmp	r0, #0
 80201aa:	d0e4      	beq.n	8020176 <_fwrite_r+0x36>
 80201ac:	2500      	movs	r5, #0
 80201ae:	e005      	b.n	80201bc <_fwrite_r+0x7c>
 80201b0:	4622      	mov	r2, r4
 80201b2:	4630      	mov	r0, r6
 80201b4:	f000 fa0a 	bl	80205cc <__swbuf_r>
 80201b8:	3001      	adds	r0, #1
 80201ba:	d1ef      	bne.n	802019c <_fwrite_r+0x5c>
 80201bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80201be:	07da      	lsls	r2, r3, #31
 80201c0:	d405      	bmi.n	80201ce <_fwrite_r+0x8e>
 80201c2:	89a3      	ldrh	r3, [r4, #12]
 80201c4:	059b      	lsls	r3, r3, #22
 80201c6:	d402      	bmi.n	80201ce <_fwrite_r+0x8e>
 80201c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80201ca:	f000 fb83 	bl	80208d4 <__retarget_lock_release_recursive>
 80201ce:	fbb5 f0f8 	udiv	r0, r5, r8
 80201d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080201d8 <fwrite>:
 80201d8:	b507      	push	{r0, r1, r2, lr}
 80201da:	9300      	str	r3, [sp, #0]
 80201dc:	4613      	mov	r3, r2
 80201de:	460a      	mov	r2, r1
 80201e0:	4601      	mov	r1, r0
 80201e2:	4803      	ldr	r0, [pc, #12]	; (80201f0 <fwrite+0x18>)
 80201e4:	6800      	ldr	r0, [r0, #0]
 80201e6:	f7ff ffab 	bl	8020140 <_fwrite_r>
 80201ea:	b003      	add	sp, #12
 80201ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80201f0:	200009d8 	.word	0x200009d8

080201f4 <iprintf>:
 80201f4:	b40f      	push	{r0, r1, r2, r3}
 80201f6:	b507      	push	{r0, r1, r2, lr}
 80201f8:	4906      	ldr	r1, [pc, #24]	; (8020214 <iprintf+0x20>)
 80201fa:	ab04      	add	r3, sp, #16
 80201fc:	6808      	ldr	r0, [r1, #0]
 80201fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8020202:	6881      	ldr	r1, [r0, #8]
 8020204:	9301      	str	r3, [sp, #4]
 8020206:	f002 fe79 	bl	8022efc <_vfiprintf_r>
 802020a:	b003      	add	sp, #12
 802020c:	f85d eb04 	ldr.w	lr, [sp], #4
 8020210:	b004      	add	sp, #16
 8020212:	4770      	bx	lr
 8020214:	200009d8 	.word	0x200009d8

08020218 <_puts_r>:
 8020218:	6a03      	ldr	r3, [r0, #32]
 802021a:	b570      	push	{r4, r5, r6, lr}
 802021c:	6884      	ldr	r4, [r0, #8]
 802021e:	4605      	mov	r5, r0
 8020220:	460e      	mov	r6, r1
 8020222:	b90b      	cbnz	r3, 8020228 <_puts_r+0x10>
 8020224:	f7ff ff56 	bl	80200d4 <__sinit>
 8020228:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802022a:	07db      	lsls	r3, r3, #31
 802022c:	d405      	bmi.n	802023a <_puts_r+0x22>
 802022e:	89a3      	ldrh	r3, [r4, #12]
 8020230:	0598      	lsls	r0, r3, #22
 8020232:	d402      	bmi.n	802023a <_puts_r+0x22>
 8020234:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020236:	f000 fb4c 	bl	80208d2 <__retarget_lock_acquire_recursive>
 802023a:	89a3      	ldrh	r3, [r4, #12]
 802023c:	0719      	lsls	r1, r3, #28
 802023e:	d513      	bpl.n	8020268 <_puts_r+0x50>
 8020240:	6923      	ldr	r3, [r4, #16]
 8020242:	b18b      	cbz	r3, 8020268 <_puts_r+0x50>
 8020244:	3e01      	subs	r6, #1
 8020246:	68a3      	ldr	r3, [r4, #8]
 8020248:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 802024c:	3b01      	subs	r3, #1
 802024e:	60a3      	str	r3, [r4, #8]
 8020250:	b9e9      	cbnz	r1, 802028e <_puts_r+0x76>
 8020252:	2b00      	cmp	r3, #0
 8020254:	da2e      	bge.n	80202b4 <_puts_r+0x9c>
 8020256:	4622      	mov	r2, r4
 8020258:	210a      	movs	r1, #10
 802025a:	4628      	mov	r0, r5
 802025c:	f000 f9b6 	bl	80205cc <__swbuf_r>
 8020260:	3001      	adds	r0, #1
 8020262:	d007      	beq.n	8020274 <_puts_r+0x5c>
 8020264:	250a      	movs	r5, #10
 8020266:	e007      	b.n	8020278 <_puts_r+0x60>
 8020268:	4621      	mov	r1, r4
 802026a:	4628      	mov	r0, r5
 802026c:	f000 f9ec 	bl	8020648 <__swsetup_r>
 8020270:	2800      	cmp	r0, #0
 8020272:	d0e7      	beq.n	8020244 <_puts_r+0x2c>
 8020274:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8020278:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802027a:	07da      	lsls	r2, r3, #31
 802027c:	d405      	bmi.n	802028a <_puts_r+0x72>
 802027e:	89a3      	ldrh	r3, [r4, #12]
 8020280:	059b      	lsls	r3, r3, #22
 8020282:	d402      	bmi.n	802028a <_puts_r+0x72>
 8020284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020286:	f000 fb25 	bl	80208d4 <__retarget_lock_release_recursive>
 802028a:	4628      	mov	r0, r5
 802028c:	bd70      	pop	{r4, r5, r6, pc}
 802028e:	2b00      	cmp	r3, #0
 8020290:	da04      	bge.n	802029c <_puts_r+0x84>
 8020292:	69a2      	ldr	r2, [r4, #24]
 8020294:	429a      	cmp	r2, r3
 8020296:	dc06      	bgt.n	80202a6 <_puts_r+0x8e>
 8020298:	290a      	cmp	r1, #10
 802029a:	d004      	beq.n	80202a6 <_puts_r+0x8e>
 802029c:	6823      	ldr	r3, [r4, #0]
 802029e:	1c5a      	adds	r2, r3, #1
 80202a0:	6022      	str	r2, [r4, #0]
 80202a2:	7019      	strb	r1, [r3, #0]
 80202a4:	e7cf      	b.n	8020246 <_puts_r+0x2e>
 80202a6:	4622      	mov	r2, r4
 80202a8:	4628      	mov	r0, r5
 80202aa:	f000 f98f 	bl	80205cc <__swbuf_r>
 80202ae:	3001      	adds	r0, #1
 80202b0:	d1c9      	bne.n	8020246 <_puts_r+0x2e>
 80202b2:	e7df      	b.n	8020274 <_puts_r+0x5c>
 80202b4:	6823      	ldr	r3, [r4, #0]
 80202b6:	250a      	movs	r5, #10
 80202b8:	1c5a      	adds	r2, r3, #1
 80202ba:	6022      	str	r2, [r4, #0]
 80202bc:	701d      	strb	r5, [r3, #0]
 80202be:	e7db      	b.n	8020278 <_puts_r+0x60>

080202c0 <puts>:
 80202c0:	4b02      	ldr	r3, [pc, #8]	; (80202cc <puts+0xc>)
 80202c2:	4601      	mov	r1, r0
 80202c4:	6818      	ldr	r0, [r3, #0]
 80202c6:	f7ff bfa7 	b.w	8020218 <_puts_r>
 80202ca:	bf00      	nop
 80202cc:	200009d8 	.word	0x200009d8

080202d0 <setvbuf>:
 80202d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80202d4:	461d      	mov	r5, r3
 80202d6:	4b54      	ldr	r3, [pc, #336]	; (8020428 <setvbuf+0x158>)
 80202d8:	681f      	ldr	r7, [r3, #0]
 80202da:	4604      	mov	r4, r0
 80202dc:	460e      	mov	r6, r1
 80202de:	4690      	mov	r8, r2
 80202e0:	b127      	cbz	r7, 80202ec <setvbuf+0x1c>
 80202e2:	6a3b      	ldr	r3, [r7, #32]
 80202e4:	b913      	cbnz	r3, 80202ec <setvbuf+0x1c>
 80202e6:	4638      	mov	r0, r7
 80202e8:	f7ff fef4 	bl	80200d4 <__sinit>
 80202ec:	f1b8 0f02 	cmp.w	r8, #2
 80202f0:	d006      	beq.n	8020300 <setvbuf+0x30>
 80202f2:	f1b8 0f01 	cmp.w	r8, #1
 80202f6:	f200 8094 	bhi.w	8020422 <setvbuf+0x152>
 80202fa:	2d00      	cmp	r5, #0
 80202fc:	f2c0 8091 	blt.w	8020422 <setvbuf+0x152>
 8020300:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020302:	07da      	lsls	r2, r3, #31
 8020304:	d405      	bmi.n	8020312 <setvbuf+0x42>
 8020306:	89a3      	ldrh	r3, [r4, #12]
 8020308:	059b      	lsls	r3, r3, #22
 802030a:	d402      	bmi.n	8020312 <setvbuf+0x42>
 802030c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802030e:	f000 fae0 	bl	80208d2 <__retarget_lock_acquire_recursive>
 8020312:	4621      	mov	r1, r4
 8020314:	4638      	mov	r0, r7
 8020316:	f002 ff91 	bl	802323c <_fflush_r>
 802031a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802031c:	b141      	cbz	r1, 8020330 <setvbuf+0x60>
 802031e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020322:	4299      	cmp	r1, r3
 8020324:	d002      	beq.n	802032c <setvbuf+0x5c>
 8020326:	4638      	mov	r0, r7
 8020328:	f001 f912 	bl	8021550 <_free_r>
 802032c:	2300      	movs	r3, #0
 802032e:	6363      	str	r3, [r4, #52]	; 0x34
 8020330:	2300      	movs	r3, #0
 8020332:	61a3      	str	r3, [r4, #24]
 8020334:	6063      	str	r3, [r4, #4]
 8020336:	89a3      	ldrh	r3, [r4, #12]
 8020338:	0618      	lsls	r0, r3, #24
 802033a:	d503      	bpl.n	8020344 <setvbuf+0x74>
 802033c:	6921      	ldr	r1, [r4, #16]
 802033e:	4638      	mov	r0, r7
 8020340:	f001 f906 	bl	8021550 <_free_r>
 8020344:	89a3      	ldrh	r3, [r4, #12]
 8020346:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 802034a:	f023 0303 	bic.w	r3, r3, #3
 802034e:	f1b8 0f02 	cmp.w	r8, #2
 8020352:	81a3      	strh	r3, [r4, #12]
 8020354:	d05f      	beq.n	8020416 <setvbuf+0x146>
 8020356:	ab01      	add	r3, sp, #4
 8020358:	466a      	mov	r2, sp
 802035a:	4621      	mov	r1, r4
 802035c:	4638      	mov	r0, r7
 802035e:	f002 ffa7 	bl	80232b0 <__swhatbuf_r>
 8020362:	89a3      	ldrh	r3, [r4, #12]
 8020364:	4318      	orrs	r0, r3
 8020366:	81a0      	strh	r0, [r4, #12]
 8020368:	bb2d      	cbnz	r5, 80203b6 <setvbuf+0xe6>
 802036a:	9d00      	ldr	r5, [sp, #0]
 802036c:	4628      	mov	r0, r5
 802036e:	f7fe fe09 	bl	801ef84 <malloc>
 8020372:	4606      	mov	r6, r0
 8020374:	2800      	cmp	r0, #0
 8020376:	d150      	bne.n	802041a <setvbuf+0x14a>
 8020378:	f8dd 9000 	ldr.w	r9, [sp]
 802037c:	45a9      	cmp	r9, r5
 802037e:	d13e      	bne.n	80203fe <setvbuf+0x12e>
 8020380:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8020384:	2200      	movs	r2, #0
 8020386:	60a2      	str	r2, [r4, #8]
 8020388:	f104 0247 	add.w	r2, r4, #71	; 0x47
 802038c:	6022      	str	r2, [r4, #0]
 802038e:	6122      	str	r2, [r4, #16]
 8020390:	2201      	movs	r2, #1
 8020392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020396:	6162      	str	r2, [r4, #20]
 8020398:	6e62      	ldr	r2, [r4, #100]	; 0x64
 802039a:	f043 0302 	orr.w	r3, r3, #2
 802039e:	07d1      	lsls	r1, r2, #31
 80203a0:	81a3      	strh	r3, [r4, #12]
 80203a2:	d404      	bmi.n	80203ae <setvbuf+0xde>
 80203a4:	059b      	lsls	r3, r3, #22
 80203a6:	d402      	bmi.n	80203ae <setvbuf+0xde>
 80203a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80203aa:	f000 fa93 	bl	80208d4 <__retarget_lock_release_recursive>
 80203ae:	4628      	mov	r0, r5
 80203b0:	b003      	add	sp, #12
 80203b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80203b6:	2e00      	cmp	r6, #0
 80203b8:	d0d8      	beq.n	802036c <setvbuf+0x9c>
 80203ba:	6a3b      	ldr	r3, [r7, #32]
 80203bc:	b913      	cbnz	r3, 80203c4 <setvbuf+0xf4>
 80203be:	4638      	mov	r0, r7
 80203c0:	f7ff fe88 	bl	80200d4 <__sinit>
 80203c4:	f1b8 0f01 	cmp.w	r8, #1
 80203c8:	bf08      	it	eq
 80203ca:	89a3      	ldrheq	r3, [r4, #12]
 80203cc:	6026      	str	r6, [r4, #0]
 80203ce:	bf04      	itt	eq
 80203d0:	f043 0301 	orreq.w	r3, r3, #1
 80203d4:	81a3      	strheq	r3, [r4, #12]
 80203d6:	89a3      	ldrh	r3, [r4, #12]
 80203d8:	f013 0208 	ands.w	r2, r3, #8
 80203dc:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80203e0:	d01d      	beq.n	802041e <setvbuf+0x14e>
 80203e2:	07da      	lsls	r2, r3, #31
 80203e4:	bf41      	itttt	mi
 80203e6:	2200      	movmi	r2, #0
 80203e8:	426d      	negmi	r5, r5
 80203ea:	60a2      	strmi	r2, [r4, #8]
 80203ec:	61a5      	strmi	r5, [r4, #24]
 80203ee:	bf58      	it	pl
 80203f0:	60a5      	strpl	r5, [r4, #8]
 80203f2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80203f4:	f015 0501 	ands.w	r5, r5, #1
 80203f8:	d0d4      	beq.n	80203a4 <setvbuf+0xd4>
 80203fa:	2500      	movs	r5, #0
 80203fc:	e7d7      	b.n	80203ae <setvbuf+0xde>
 80203fe:	4648      	mov	r0, r9
 8020400:	f7fe fdc0 	bl	801ef84 <malloc>
 8020404:	4606      	mov	r6, r0
 8020406:	2800      	cmp	r0, #0
 8020408:	d0ba      	beq.n	8020380 <setvbuf+0xb0>
 802040a:	89a3      	ldrh	r3, [r4, #12]
 802040c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020410:	81a3      	strh	r3, [r4, #12]
 8020412:	464d      	mov	r5, r9
 8020414:	e7d1      	b.n	80203ba <setvbuf+0xea>
 8020416:	2500      	movs	r5, #0
 8020418:	e7b4      	b.n	8020384 <setvbuf+0xb4>
 802041a:	46a9      	mov	r9, r5
 802041c:	e7f5      	b.n	802040a <setvbuf+0x13a>
 802041e:	60a2      	str	r2, [r4, #8]
 8020420:	e7e7      	b.n	80203f2 <setvbuf+0x122>
 8020422:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8020426:	e7c2      	b.n	80203ae <setvbuf+0xde>
 8020428:	200009d8 	.word	0x200009d8

0802042c <sniprintf>:
 802042c:	b40c      	push	{r2, r3}
 802042e:	b530      	push	{r4, r5, lr}
 8020430:	4b17      	ldr	r3, [pc, #92]	; (8020490 <sniprintf+0x64>)
 8020432:	1e0c      	subs	r4, r1, #0
 8020434:	681d      	ldr	r5, [r3, #0]
 8020436:	b09d      	sub	sp, #116	; 0x74
 8020438:	da08      	bge.n	802044c <sniprintf+0x20>
 802043a:	238b      	movs	r3, #139	; 0x8b
 802043c:	602b      	str	r3, [r5, #0]
 802043e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020442:	b01d      	add	sp, #116	; 0x74
 8020444:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8020448:	b002      	add	sp, #8
 802044a:	4770      	bx	lr
 802044c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8020450:	f8ad 3014 	strh.w	r3, [sp, #20]
 8020454:	bf14      	ite	ne
 8020456:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 802045a:	4623      	moveq	r3, r4
 802045c:	9304      	str	r3, [sp, #16]
 802045e:	9307      	str	r3, [sp, #28]
 8020460:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020464:	9002      	str	r0, [sp, #8]
 8020466:	9006      	str	r0, [sp, #24]
 8020468:	f8ad 3016 	strh.w	r3, [sp, #22]
 802046c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 802046e:	ab21      	add	r3, sp, #132	; 0x84
 8020470:	a902      	add	r1, sp, #8
 8020472:	4628      	mov	r0, r5
 8020474:	9301      	str	r3, [sp, #4]
 8020476:	f002 fc19 	bl	8022cac <_svfiprintf_r>
 802047a:	1c43      	adds	r3, r0, #1
 802047c:	bfbc      	itt	lt
 802047e:	238b      	movlt	r3, #139	; 0x8b
 8020480:	602b      	strlt	r3, [r5, #0]
 8020482:	2c00      	cmp	r4, #0
 8020484:	d0dd      	beq.n	8020442 <sniprintf+0x16>
 8020486:	9b02      	ldr	r3, [sp, #8]
 8020488:	2200      	movs	r2, #0
 802048a:	701a      	strb	r2, [r3, #0]
 802048c:	e7d9      	b.n	8020442 <sniprintf+0x16>
 802048e:	bf00      	nop
 8020490:	200009d8 	.word	0x200009d8

08020494 <siprintf>:
 8020494:	b40e      	push	{r1, r2, r3}
 8020496:	b500      	push	{lr}
 8020498:	b09c      	sub	sp, #112	; 0x70
 802049a:	ab1d      	add	r3, sp, #116	; 0x74
 802049c:	9002      	str	r0, [sp, #8]
 802049e:	9006      	str	r0, [sp, #24]
 80204a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80204a4:	4809      	ldr	r0, [pc, #36]	; (80204cc <siprintf+0x38>)
 80204a6:	9107      	str	r1, [sp, #28]
 80204a8:	9104      	str	r1, [sp, #16]
 80204aa:	4909      	ldr	r1, [pc, #36]	; (80204d0 <siprintf+0x3c>)
 80204ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80204b0:	9105      	str	r1, [sp, #20]
 80204b2:	6800      	ldr	r0, [r0, #0]
 80204b4:	9301      	str	r3, [sp, #4]
 80204b6:	a902      	add	r1, sp, #8
 80204b8:	f002 fbf8 	bl	8022cac <_svfiprintf_r>
 80204bc:	9b02      	ldr	r3, [sp, #8]
 80204be:	2200      	movs	r2, #0
 80204c0:	701a      	strb	r2, [r3, #0]
 80204c2:	b01c      	add	sp, #112	; 0x70
 80204c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80204c8:	b003      	add	sp, #12
 80204ca:	4770      	bx	lr
 80204cc:	200009d8 	.word	0x200009d8
 80204d0:	ffff0208 	.word	0xffff0208

080204d4 <__sread>:
 80204d4:	b510      	push	{r4, lr}
 80204d6:	460c      	mov	r4, r1
 80204d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80204dc:	f000 f99a 	bl	8020814 <_read_r>
 80204e0:	2800      	cmp	r0, #0
 80204e2:	bfab      	itete	ge
 80204e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80204e6:	89a3      	ldrhlt	r3, [r4, #12]
 80204e8:	181b      	addge	r3, r3, r0
 80204ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80204ee:	bfac      	ite	ge
 80204f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80204f2:	81a3      	strhlt	r3, [r4, #12]
 80204f4:	bd10      	pop	{r4, pc}

080204f6 <__swrite>:
 80204f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80204fa:	461f      	mov	r7, r3
 80204fc:	898b      	ldrh	r3, [r1, #12]
 80204fe:	05db      	lsls	r3, r3, #23
 8020500:	4605      	mov	r5, r0
 8020502:	460c      	mov	r4, r1
 8020504:	4616      	mov	r6, r2
 8020506:	d505      	bpl.n	8020514 <__swrite+0x1e>
 8020508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802050c:	2302      	movs	r3, #2
 802050e:	2200      	movs	r2, #0
 8020510:	f000 f96e 	bl	80207f0 <_lseek_r>
 8020514:	89a3      	ldrh	r3, [r4, #12]
 8020516:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802051a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802051e:	81a3      	strh	r3, [r4, #12]
 8020520:	4632      	mov	r2, r6
 8020522:	463b      	mov	r3, r7
 8020524:	4628      	mov	r0, r5
 8020526:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802052a:	f000 b995 	b.w	8020858 <_write_r>

0802052e <__sseek>:
 802052e:	b510      	push	{r4, lr}
 8020530:	460c      	mov	r4, r1
 8020532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020536:	f000 f95b 	bl	80207f0 <_lseek_r>
 802053a:	1c43      	adds	r3, r0, #1
 802053c:	89a3      	ldrh	r3, [r4, #12]
 802053e:	bf15      	itete	ne
 8020540:	6560      	strne	r0, [r4, #84]	; 0x54
 8020542:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8020546:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802054a:	81a3      	strheq	r3, [r4, #12]
 802054c:	bf18      	it	ne
 802054e:	81a3      	strhne	r3, [r4, #12]
 8020550:	bd10      	pop	{r4, pc}

08020552 <__sclose>:
 8020552:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020556:	f000 b93b 	b.w	80207d0 <_close_r>

0802055a <_vsniprintf_r>:
 802055a:	b530      	push	{r4, r5, lr}
 802055c:	4614      	mov	r4, r2
 802055e:	2c00      	cmp	r4, #0
 8020560:	b09b      	sub	sp, #108	; 0x6c
 8020562:	4605      	mov	r5, r0
 8020564:	461a      	mov	r2, r3
 8020566:	da05      	bge.n	8020574 <_vsniprintf_r+0x1a>
 8020568:	238b      	movs	r3, #139	; 0x8b
 802056a:	6003      	str	r3, [r0, #0]
 802056c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020570:	b01b      	add	sp, #108	; 0x6c
 8020572:	bd30      	pop	{r4, r5, pc}
 8020574:	f44f 7302 	mov.w	r3, #520	; 0x208
 8020578:	f8ad 300c 	strh.w	r3, [sp, #12]
 802057c:	bf14      	ite	ne
 802057e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8020582:	4623      	moveq	r3, r4
 8020584:	9302      	str	r3, [sp, #8]
 8020586:	9305      	str	r3, [sp, #20]
 8020588:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802058c:	9100      	str	r1, [sp, #0]
 802058e:	9104      	str	r1, [sp, #16]
 8020590:	f8ad 300e 	strh.w	r3, [sp, #14]
 8020594:	4669      	mov	r1, sp
 8020596:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8020598:	f002 fb88 	bl	8022cac <_svfiprintf_r>
 802059c:	1c43      	adds	r3, r0, #1
 802059e:	bfbc      	itt	lt
 80205a0:	238b      	movlt	r3, #139	; 0x8b
 80205a2:	602b      	strlt	r3, [r5, #0]
 80205a4:	2c00      	cmp	r4, #0
 80205a6:	d0e3      	beq.n	8020570 <_vsniprintf_r+0x16>
 80205a8:	9b00      	ldr	r3, [sp, #0]
 80205aa:	2200      	movs	r2, #0
 80205ac:	701a      	strb	r2, [r3, #0]
 80205ae:	e7df      	b.n	8020570 <_vsniprintf_r+0x16>

080205b0 <vsniprintf>:
 80205b0:	b507      	push	{r0, r1, r2, lr}
 80205b2:	9300      	str	r3, [sp, #0]
 80205b4:	4613      	mov	r3, r2
 80205b6:	460a      	mov	r2, r1
 80205b8:	4601      	mov	r1, r0
 80205ba:	4803      	ldr	r0, [pc, #12]	; (80205c8 <vsniprintf+0x18>)
 80205bc:	6800      	ldr	r0, [r0, #0]
 80205be:	f7ff ffcc 	bl	802055a <_vsniprintf_r>
 80205c2:	b003      	add	sp, #12
 80205c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80205c8:	200009d8 	.word	0x200009d8

080205cc <__swbuf_r>:
 80205cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80205ce:	460e      	mov	r6, r1
 80205d0:	4614      	mov	r4, r2
 80205d2:	4605      	mov	r5, r0
 80205d4:	b118      	cbz	r0, 80205de <__swbuf_r+0x12>
 80205d6:	6a03      	ldr	r3, [r0, #32]
 80205d8:	b90b      	cbnz	r3, 80205de <__swbuf_r+0x12>
 80205da:	f7ff fd7b 	bl	80200d4 <__sinit>
 80205de:	69a3      	ldr	r3, [r4, #24]
 80205e0:	60a3      	str	r3, [r4, #8]
 80205e2:	89a3      	ldrh	r3, [r4, #12]
 80205e4:	071a      	lsls	r2, r3, #28
 80205e6:	d525      	bpl.n	8020634 <__swbuf_r+0x68>
 80205e8:	6923      	ldr	r3, [r4, #16]
 80205ea:	b31b      	cbz	r3, 8020634 <__swbuf_r+0x68>
 80205ec:	6823      	ldr	r3, [r4, #0]
 80205ee:	6922      	ldr	r2, [r4, #16]
 80205f0:	1a98      	subs	r0, r3, r2
 80205f2:	6963      	ldr	r3, [r4, #20]
 80205f4:	b2f6      	uxtb	r6, r6
 80205f6:	4283      	cmp	r3, r0
 80205f8:	4637      	mov	r7, r6
 80205fa:	dc04      	bgt.n	8020606 <__swbuf_r+0x3a>
 80205fc:	4621      	mov	r1, r4
 80205fe:	4628      	mov	r0, r5
 8020600:	f002 fe1c 	bl	802323c <_fflush_r>
 8020604:	b9e0      	cbnz	r0, 8020640 <__swbuf_r+0x74>
 8020606:	68a3      	ldr	r3, [r4, #8]
 8020608:	3b01      	subs	r3, #1
 802060a:	60a3      	str	r3, [r4, #8]
 802060c:	6823      	ldr	r3, [r4, #0]
 802060e:	1c5a      	adds	r2, r3, #1
 8020610:	6022      	str	r2, [r4, #0]
 8020612:	701e      	strb	r6, [r3, #0]
 8020614:	6962      	ldr	r2, [r4, #20]
 8020616:	1c43      	adds	r3, r0, #1
 8020618:	429a      	cmp	r2, r3
 802061a:	d004      	beq.n	8020626 <__swbuf_r+0x5a>
 802061c:	89a3      	ldrh	r3, [r4, #12]
 802061e:	07db      	lsls	r3, r3, #31
 8020620:	d506      	bpl.n	8020630 <__swbuf_r+0x64>
 8020622:	2e0a      	cmp	r6, #10
 8020624:	d104      	bne.n	8020630 <__swbuf_r+0x64>
 8020626:	4621      	mov	r1, r4
 8020628:	4628      	mov	r0, r5
 802062a:	f002 fe07 	bl	802323c <_fflush_r>
 802062e:	b938      	cbnz	r0, 8020640 <__swbuf_r+0x74>
 8020630:	4638      	mov	r0, r7
 8020632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020634:	4621      	mov	r1, r4
 8020636:	4628      	mov	r0, r5
 8020638:	f000 f806 	bl	8020648 <__swsetup_r>
 802063c:	2800      	cmp	r0, #0
 802063e:	d0d5      	beq.n	80205ec <__swbuf_r+0x20>
 8020640:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8020644:	e7f4      	b.n	8020630 <__swbuf_r+0x64>
	...

08020648 <__swsetup_r>:
 8020648:	b538      	push	{r3, r4, r5, lr}
 802064a:	4b2a      	ldr	r3, [pc, #168]	; (80206f4 <__swsetup_r+0xac>)
 802064c:	4605      	mov	r5, r0
 802064e:	6818      	ldr	r0, [r3, #0]
 8020650:	460c      	mov	r4, r1
 8020652:	b118      	cbz	r0, 802065c <__swsetup_r+0x14>
 8020654:	6a03      	ldr	r3, [r0, #32]
 8020656:	b90b      	cbnz	r3, 802065c <__swsetup_r+0x14>
 8020658:	f7ff fd3c 	bl	80200d4 <__sinit>
 802065c:	89a3      	ldrh	r3, [r4, #12]
 802065e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020662:	0718      	lsls	r0, r3, #28
 8020664:	d422      	bmi.n	80206ac <__swsetup_r+0x64>
 8020666:	06d9      	lsls	r1, r3, #27
 8020668:	d407      	bmi.n	802067a <__swsetup_r+0x32>
 802066a:	2309      	movs	r3, #9
 802066c:	602b      	str	r3, [r5, #0]
 802066e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8020672:	81a3      	strh	r3, [r4, #12]
 8020674:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020678:	e034      	b.n	80206e4 <__swsetup_r+0x9c>
 802067a:	0758      	lsls	r0, r3, #29
 802067c:	d512      	bpl.n	80206a4 <__swsetup_r+0x5c>
 802067e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8020680:	b141      	cbz	r1, 8020694 <__swsetup_r+0x4c>
 8020682:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020686:	4299      	cmp	r1, r3
 8020688:	d002      	beq.n	8020690 <__swsetup_r+0x48>
 802068a:	4628      	mov	r0, r5
 802068c:	f000 ff60 	bl	8021550 <_free_r>
 8020690:	2300      	movs	r3, #0
 8020692:	6363      	str	r3, [r4, #52]	; 0x34
 8020694:	89a3      	ldrh	r3, [r4, #12]
 8020696:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 802069a:	81a3      	strh	r3, [r4, #12]
 802069c:	2300      	movs	r3, #0
 802069e:	6063      	str	r3, [r4, #4]
 80206a0:	6923      	ldr	r3, [r4, #16]
 80206a2:	6023      	str	r3, [r4, #0]
 80206a4:	89a3      	ldrh	r3, [r4, #12]
 80206a6:	f043 0308 	orr.w	r3, r3, #8
 80206aa:	81a3      	strh	r3, [r4, #12]
 80206ac:	6923      	ldr	r3, [r4, #16]
 80206ae:	b94b      	cbnz	r3, 80206c4 <__swsetup_r+0x7c>
 80206b0:	89a3      	ldrh	r3, [r4, #12]
 80206b2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80206b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80206ba:	d003      	beq.n	80206c4 <__swsetup_r+0x7c>
 80206bc:	4621      	mov	r1, r4
 80206be:	4628      	mov	r0, r5
 80206c0:	f002 fe1c 	bl	80232fc <__smakebuf_r>
 80206c4:	89a0      	ldrh	r0, [r4, #12]
 80206c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80206ca:	f010 0301 	ands.w	r3, r0, #1
 80206ce:	d00a      	beq.n	80206e6 <__swsetup_r+0x9e>
 80206d0:	2300      	movs	r3, #0
 80206d2:	60a3      	str	r3, [r4, #8]
 80206d4:	6963      	ldr	r3, [r4, #20]
 80206d6:	425b      	negs	r3, r3
 80206d8:	61a3      	str	r3, [r4, #24]
 80206da:	6923      	ldr	r3, [r4, #16]
 80206dc:	b943      	cbnz	r3, 80206f0 <__swsetup_r+0xa8>
 80206de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80206e2:	d1c4      	bne.n	802066e <__swsetup_r+0x26>
 80206e4:	bd38      	pop	{r3, r4, r5, pc}
 80206e6:	0781      	lsls	r1, r0, #30
 80206e8:	bf58      	it	pl
 80206ea:	6963      	ldrpl	r3, [r4, #20]
 80206ec:	60a3      	str	r3, [r4, #8]
 80206ee:	e7f4      	b.n	80206da <__swsetup_r+0x92>
 80206f0:	2000      	movs	r0, #0
 80206f2:	e7f7      	b.n	80206e4 <__swsetup_r+0x9c>
 80206f4:	200009d8 	.word	0x200009d8

080206f8 <memcmp>:
 80206f8:	b510      	push	{r4, lr}
 80206fa:	3901      	subs	r1, #1
 80206fc:	4402      	add	r2, r0
 80206fe:	4290      	cmp	r0, r2
 8020700:	d101      	bne.n	8020706 <memcmp+0xe>
 8020702:	2000      	movs	r0, #0
 8020704:	e005      	b.n	8020712 <memcmp+0x1a>
 8020706:	7803      	ldrb	r3, [r0, #0]
 8020708:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802070c:	42a3      	cmp	r3, r4
 802070e:	d001      	beq.n	8020714 <memcmp+0x1c>
 8020710:	1b18      	subs	r0, r3, r4
 8020712:	bd10      	pop	{r4, pc}
 8020714:	3001      	adds	r0, #1
 8020716:	e7f2      	b.n	80206fe <memcmp+0x6>

08020718 <memmove>:
 8020718:	4288      	cmp	r0, r1
 802071a:	b510      	push	{r4, lr}
 802071c:	eb01 0402 	add.w	r4, r1, r2
 8020720:	d902      	bls.n	8020728 <memmove+0x10>
 8020722:	4284      	cmp	r4, r0
 8020724:	4623      	mov	r3, r4
 8020726:	d807      	bhi.n	8020738 <memmove+0x20>
 8020728:	1e43      	subs	r3, r0, #1
 802072a:	42a1      	cmp	r1, r4
 802072c:	d008      	beq.n	8020740 <memmove+0x28>
 802072e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020732:	f803 2f01 	strb.w	r2, [r3, #1]!
 8020736:	e7f8      	b.n	802072a <memmove+0x12>
 8020738:	4402      	add	r2, r0
 802073a:	4601      	mov	r1, r0
 802073c:	428a      	cmp	r2, r1
 802073e:	d100      	bne.n	8020742 <memmove+0x2a>
 8020740:	bd10      	pop	{r4, pc}
 8020742:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8020746:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802074a:	e7f7      	b.n	802073c <memmove+0x24>

0802074c <memset>:
 802074c:	4402      	add	r2, r0
 802074e:	4603      	mov	r3, r0
 8020750:	4293      	cmp	r3, r2
 8020752:	d100      	bne.n	8020756 <memset+0xa>
 8020754:	4770      	bx	lr
 8020756:	f803 1b01 	strb.w	r1, [r3], #1
 802075a:	e7f9      	b.n	8020750 <memset+0x4>

0802075c <strchr>:
 802075c:	b2c9      	uxtb	r1, r1
 802075e:	4603      	mov	r3, r0
 8020760:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020764:	b11a      	cbz	r2, 802076e <strchr+0x12>
 8020766:	428a      	cmp	r2, r1
 8020768:	d1f9      	bne.n	802075e <strchr+0x2>
 802076a:	4618      	mov	r0, r3
 802076c:	4770      	bx	lr
 802076e:	2900      	cmp	r1, #0
 8020770:	bf18      	it	ne
 8020772:	2300      	movne	r3, #0
 8020774:	e7f9      	b.n	802076a <strchr+0xe>

08020776 <strncmp>:
 8020776:	b510      	push	{r4, lr}
 8020778:	b16a      	cbz	r2, 8020796 <strncmp+0x20>
 802077a:	3901      	subs	r1, #1
 802077c:	1884      	adds	r4, r0, r2
 802077e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020782:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8020786:	429a      	cmp	r2, r3
 8020788:	d103      	bne.n	8020792 <strncmp+0x1c>
 802078a:	42a0      	cmp	r0, r4
 802078c:	d001      	beq.n	8020792 <strncmp+0x1c>
 802078e:	2a00      	cmp	r2, #0
 8020790:	d1f5      	bne.n	802077e <strncmp+0x8>
 8020792:	1ad0      	subs	r0, r2, r3
 8020794:	bd10      	pop	{r4, pc}
 8020796:	4610      	mov	r0, r2
 8020798:	e7fc      	b.n	8020794 <strncmp+0x1e>

0802079a <strstr>:
 802079a:	780a      	ldrb	r2, [r1, #0]
 802079c:	b570      	push	{r4, r5, r6, lr}
 802079e:	b96a      	cbnz	r2, 80207bc <strstr+0x22>
 80207a0:	bd70      	pop	{r4, r5, r6, pc}
 80207a2:	429a      	cmp	r2, r3
 80207a4:	d109      	bne.n	80207ba <strstr+0x20>
 80207a6:	460c      	mov	r4, r1
 80207a8:	4605      	mov	r5, r0
 80207aa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80207ae:	2b00      	cmp	r3, #0
 80207b0:	d0f6      	beq.n	80207a0 <strstr+0x6>
 80207b2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80207b6:	429e      	cmp	r6, r3
 80207b8:	d0f7      	beq.n	80207aa <strstr+0x10>
 80207ba:	3001      	adds	r0, #1
 80207bc:	7803      	ldrb	r3, [r0, #0]
 80207be:	2b00      	cmp	r3, #0
 80207c0:	d1ef      	bne.n	80207a2 <strstr+0x8>
 80207c2:	4618      	mov	r0, r3
 80207c4:	e7ec      	b.n	80207a0 <strstr+0x6>
	...

080207c8 <_localeconv_r>:
 80207c8:	4800      	ldr	r0, [pc, #0]	; (80207cc <_localeconv_r+0x4>)
 80207ca:	4770      	bx	lr
 80207cc:	20000acc 	.word	0x20000acc

080207d0 <_close_r>:
 80207d0:	b538      	push	{r3, r4, r5, lr}
 80207d2:	4d06      	ldr	r5, [pc, #24]	; (80207ec <_close_r+0x1c>)
 80207d4:	2300      	movs	r3, #0
 80207d6:	4604      	mov	r4, r0
 80207d8:	4608      	mov	r0, r1
 80207da:	602b      	str	r3, [r5, #0]
 80207dc:	f7e2 fed3 	bl	8003586 <_close>
 80207e0:	1c43      	adds	r3, r0, #1
 80207e2:	d102      	bne.n	80207ea <_close_r+0x1a>
 80207e4:	682b      	ldr	r3, [r5, #0]
 80207e6:	b103      	cbz	r3, 80207ea <_close_r+0x1a>
 80207e8:	6023      	str	r3, [r4, #0]
 80207ea:	bd38      	pop	{r3, r4, r5, pc}
 80207ec:	20017088 	.word	0x20017088

080207f0 <_lseek_r>:
 80207f0:	b538      	push	{r3, r4, r5, lr}
 80207f2:	4d07      	ldr	r5, [pc, #28]	; (8020810 <_lseek_r+0x20>)
 80207f4:	4604      	mov	r4, r0
 80207f6:	4608      	mov	r0, r1
 80207f8:	4611      	mov	r1, r2
 80207fa:	2200      	movs	r2, #0
 80207fc:	602a      	str	r2, [r5, #0]
 80207fe:	461a      	mov	r2, r3
 8020800:	f7e2 fee8 	bl	80035d4 <_lseek>
 8020804:	1c43      	adds	r3, r0, #1
 8020806:	d102      	bne.n	802080e <_lseek_r+0x1e>
 8020808:	682b      	ldr	r3, [r5, #0]
 802080a:	b103      	cbz	r3, 802080e <_lseek_r+0x1e>
 802080c:	6023      	str	r3, [r4, #0]
 802080e:	bd38      	pop	{r3, r4, r5, pc}
 8020810:	20017088 	.word	0x20017088

08020814 <_read_r>:
 8020814:	b538      	push	{r3, r4, r5, lr}
 8020816:	4d07      	ldr	r5, [pc, #28]	; (8020834 <_read_r+0x20>)
 8020818:	4604      	mov	r4, r0
 802081a:	4608      	mov	r0, r1
 802081c:	4611      	mov	r1, r2
 802081e:	2200      	movs	r2, #0
 8020820:	602a      	str	r2, [r5, #0]
 8020822:	461a      	mov	r2, r3
 8020824:	f7e2 fe76 	bl	8003514 <_read>
 8020828:	1c43      	adds	r3, r0, #1
 802082a:	d102      	bne.n	8020832 <_read_r+0x1e>
 802082c:	682b      	ldr	r3, [r5, #0]
 802082e:	b103      	cbz	r3, 8020832 <_read_r+0x1e>
 8020830:	6023      	str	r3, [r4, #0]
 8020832:	bd38      	pop	{r3, r4, r5, pc}
 8020834:	20017088 	.word	0x20017088

08020838 <_sbrk_r>:
 8020838:	b538      	push	{r3, r4, r5, lr}
 802083a:	4d06      	ldr	r5, [pc, #24]	; (8020854 <_sbrk_r+0x1c>)
 802083c:	2300      	movs	r3, #0
 802083e:	4604      	mov	r4, r0
 8020840:	4608      	mov	r0, r1
 8020842:	602b      	str	r3, [r5, #0]
 8020844:	f7e2 fed4 	bl	80035f0 <_sbrk>
 8020848:	1c43      	adds	r3, r0, #1
 802084a:	d102      	bne.n	8020852 <_sbrk_r+0x1a>
 802084c:	682b      	ldr	r3, [r5, #0]
 802084e:	b103      	cbz	r3, 8020852 <_sbrk_r+0x1a>
 8020850:	6023      	str	r3, [r4, #0]
 8020852:	bd38      	pop	{r3, r4, r5, pc}
 8020854:	20017088 	.word	0x20017088

08020858 <_write_r>:
 8020858:	b538      	push	{r3, r4, r5, lr}
 802085a:	4d07      	ldr	r5, [pc, #28]	; (8020878 <_write_r+0x20>)
 802085c:	4604      	mov	r4, r0
 802085e:	4608      	mov	r0, r1
 8020860:	4611      	mov	r1, r2
 8020862:	2200      	movs	r2, #0
 8020864:	602a      	str	r2, [r5, #0]
 8020866:	461a      	mov	r2, r3
 8020868:	f7e2 fe71 	bl	800354e <_write>
 802086c:	1c43      	adds	r3, r0, #1
 802086e:	d102      	bne.n	8020876 <_write_r+0x1e>
 8020870:	682b      	ldr	r3, [r5, #0]
 8020872:	b103      	cbz	r3, 8020876 <_write_r+0x1e>
 8020874:	6023      	str	r3, [r4, #0]
 8020876:	bd38      	pop	{r3, r4, r5, pc}
 8020878:	20017088 	.word	0x20017088

0802087c <__errno>:
 802087c:	4b01      	ldr	r3, [pc, #4]	; (8020884 <__errno+0x8>)
 802087e:	6818      	ldr	r0, [r3, #0]
 8020880:	4770      	bx	lr
 8020882:	bf00      	nop
 8020884:	200009d8 	.word	0x200009d8

08020888 <__libc_init_array>:
 8020888:	b570      	push	{r4, r5, r6, lr}
 802088a:	4d0d      	ldr	r5, [pc, #52]	; (80208c0 <__libc_init_array+0x38>)
 802088c:	4c0d      	ldr	r4, [pc, #52]	; (80208c4 <__libc_init_array+0x3c>)
 802088e:	1b64      	subs	r4, r4, r5
 8020890:	10a4      	asrs	r4, r4, #2
 8020892:	2600      	movs	r6, #0
 8020894:	42a6      	cmp	r6, r4
 8020896:	d109      	bne.n	80208ac <__libc_init_array+0x24>
 8020898:	4d0b      	ldr	r5, [pc, #44]	; (80208c8 <__libc_init_array+0x40>)
 802089a:	4c0c      	ldr	r4, [pc, #48]	; (80208cc <__libc_init_array+0x44>)
 802089c:	f003 f954 	bl	8023b48 <_init>
 80208a0:	1b64      	subs	r4, r4, r5
 80208a2:	10a4      	asrs	r4, r4, #2
 80208a4:	2600      	movs	r6, #0
 80208a6:	42a6      	cmp	r6, r4
 80208a8:	d105      	bne.n	80208b6 <__libc_init_array+0x2e>
 80208aa:	bd70      	pop	{r4, r5, r6, pc}
 80208ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80208b0:	4798      	blx	r3
 80208b2:	3601      	adds	r6, #1
 80208b4:	e7ee      	b.n	8020894 <__libc_init_array+0xc>
 80208b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80208ba:	4798      	blx	r3
 80208bc:	3601      	adds	r6, #1
 80208be:	e7f2      	b.n	80208a6 <__libc_init_array+0x1e>
 80208c0:	080258ec 	.word	0x080258ec
 80208c4:	080258ec 	.word	0x080258ec
 80208c8:	080258ec 	.word	0x080258ec
 80208cc:	08025904 	.word	0x08025904

080208d0 <__retarget_lock_init_recursive>:
 80208d0:	4770      	bx	lr

080208d2 <__retarget_lock_acquire_recursive>:
 80208d2:	4770      	bx	lr

080208d4 <__retarget_lock_release_recursive>:
 80208d4:	4770      	bx	lr

080208d6 <strcpy>:
 80208d6:	4603      	mov	r3, r0
 80208d8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80208dc:	f803 2b01 	strb.w	r2, [r3], #1
 80208e0:	2a00      	cmp	r2, #0
 80208e2:	d1f9      	bne.n	80208d8 <strcpy+0x2>
 80208e4:	4770      	bx	lr

080208e6 <memcpy>:
 80208e6:	440a      	add	r2, r1
 80208e8:	4291      	cmp	r1, r2
 80208ea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80208ee:	d100      	bne.n	80208f2 <memcpy+0xc>
 80208f0:	4770      	bx	lr
 80208f2:	b510      	push	{r4, lr}
 80208f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80208f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80208fc:	4291      	cmp	r1, r2
 80208fe:	d1f9      	bne.n	80208f4 <memcpy+0xe>
 8020900:	bd10      	pop	{r4, pc}
	...

08020904 <nanf>:
 8020904:	ed9f 0a01 	vldr	s0, [pc, #4]	; 802090c <nanf+0x8>
 8020908:	4770      	bx	lr
 802090a:	bf00      	nop
 802090c:	7fc00000 	.word	0x7fc00000

08020910 <__assert_func>:
 8020910:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8020912:	4614      	mov	r4, r2
 8020914:	461a      	mov	r2, r3
 8020916:	4b09      	ldr	r3, [pc, #36]	; (802093c <__assert_func+0x2c>)
 8020918:	681b      	ldr	r3, [r3, #0]
 802091a:	4605      	mov	r5, r0
 802091c:	68d8      	ldr	r0, [r3, #12]
 802091e:	b14c      	cbz	r4, 8020934 <__assert_func+0x24>
 8020920:	4b07      	ldr	r3, [pc, #28]	; (8020940 <__assert_func+0x30>)
 8020922:	9100      	str	r1, [sp, #0]
 8020924:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8020928:	4906      	ldr	r1, [pc, #24]	; (8020944 <__assert_func+0x34>)
 802092a:	462b      	mov	r3, r5
 802092c:	f002 fcae 	bl	802328c <fiprintf>
 8020930:	f002 fd4a 	bl	80233c8 <abort>
 8020934:	4b04      	ldr	r3, [pc, #16]	; (8020948 <__assert_func+0x38>)
 8020936:	461c      	mov	r4, r3
 8020938:	e7f3      	b.n	8020922 <__assert_func+0x12>
 802093a:	bf00      	nop
 802093c:	200009d8 	.word	0x200009d8
 8020940:	0802560d 	.word	0x0802560d
 8020944:	0802561a 	.word	0x0802561a
 8020948:	08025648 	.word	0x08025648

0802094c <quorem>:
 802094c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020950:	6903      	ldr	r3, [r0, #16]
 8020952:	690c      	ldr	r4, [r1, #16]
 8020954:	42a3      	cmp	r3, r4
 8020956:	4607      	mov	r7, r0
 8020958:	db7e      	blt.n	8020a58 <quorem+0x10c>
 802095a:	3c01      	subs	r4, #1
 802095c:	f101 0814 	add.w	r8, r1, #20
 8020960:	f100 0514 	add.w	r5, r0, #20
 8020964:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8020968:	9301      	str	r3, [sp, #4]
 802096a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 802096e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8020972:	3301      	adds	r3, #1
 8020974:	429a      	cmp	r2, r3
 8020976:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 802097a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 802097e:	fbb2 f6f3 	udiv	r6, r2, r3
 8020982:	d331      	bcc.n	80209e8 <quorem+0x9c>
 8020984:	f04f 0e00 	mov.w	lr, #0
 8020988:	4640      	mov	r0, r8
 802098a:	46ac      	mov	ip, r5
 802098c:	46f2      	mov	sl, lr
 802098e:	f850 2b04 	ldr.w	r2, [r0], #4
 8020992:	b293      	uxth	r3, r2
 8020994:	fb06 e303 	mla	r3, r6, r3, lr
 8020998:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 802099c:	0c1a      	lsrs	r2, r3, #16
 802099e:	b29b      	uxth	r3, r3
 80209a0:	ebaa 0303 	sub.w	r3, sl, r3
 80209a4:	f8dc a000 	ldr.w	sl, [ip]
 80209a8:	fa13 f38a 	uxtah	r3, r3, sl
 80209ac:	fb06 220e 	mla	r2, r6, lr, r2
 80209b0:	9300      	str	r3, [sp, #0]
 80209b2:	9b00      	ldr	r3, [sp, #0]
 80209b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80209b8:	b292      	uxth	r2, r2
 80209ba:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80209be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80209c2:	f8bd 3000 	ldrh.w	r3, [sp]
 80209c6:	4581      	cmp	r9, r0
 80209c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80209cc:	f84c 3b04 	str.w	r3, [ip], #4
 80209d0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80209d4:	d2db      	bcs.n	802098e <quorem+0x42>
 80209d6:	f855 300b 	ldr.w	r3, [r5, fp]
 80209da:	b92b      	cbnz	r3, 80209e8 <quorem+0x9c>
 80209dc:	9b01      	ldr	r3, [sp, #4]
 80209de:	3b04      	subs	r3, #4
 80209e0:	429d      	cmp	r5, r3
 80209e2:	461a      	mov	r2, r3
 80209e4:	d32c      	bcc.n	8020a40 <quorem+0xf4>
 80209e6:	613c      	str	r4, [r7, #16]
 80209e8:	4638      	mov	r0, r7
 80209ea:	f001 f8c3 	bl	8021b74 <__mcmp>
 80209ee:	2800      	cmp	r0, #0
 80209f0:	db22      	blt.n	8020a38 <quorem+0xec>
 80209f2:	3601      	adds	r6, #1
 80209f4:	4629      	mov	r1, r5
 80209f6:	2000      	movs	r0, #0
 80209f8:	f858 2b04 	ldr.w	r2, [r8], #4
 80209fc:	f8d1 c000 	ldr.w	ip, [r1]
 8020a00:	b293      	uxth	r3, r2
 8020a02:	1ac3      	subs	r3, r0, r3
 8020a04:	0c12      	lsrs	r2, r2, #16
 8020a06:	fa13 f38c 	uxtah	r3, r3, ip
 8020a0a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8020a0e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8020a12:	b29b      	uxth	r3, r3
 8020a14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020a18:	45c1      	cmp	r9, r8
 8020a1a:	f841 3b04 	str.w	r3, [r1], #4
 8020a1e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8020a22:	d2e9      	bcs.n	80209f8 <quorem+0xac>
 8020a24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8020a28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8020a2c:	b922      	cbnz	r2, 8020a38 <quorem+0xec>
 8020a2e:	3b04      	subs	r3, #4
 8020a30:	429d      	cmp	r5, r3
 8020a32:	461a      	mov	r2, r3
 8020a34:	d30a      	bcc.n	8020a4c <quorem+0x100>
 8020a36:	613c      	str	r4, [r7, #16]
 8020a38:	4630      	mov	r0, r6
 8020a3a:	b003      	add	sp, #12
 8020a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020a40:	6812      	ldr	r2, [r2, #0]
 8020a42:	3b04      	subs	r3, #4
 8020a44:	2a00      	cmp	r2, #0
 8020a46:	d1ce      	bne.n	80209e6 <quorem+0x9a>
 8020a48:	3c01      	subs	r4, #1
 8020a4a:	e7c9      	b.n	80209e0 <quorem+0x94>
 8020a4c:	6812      	ldr	r2, [r2, #0]
 8020a4e:	3b04      	subs	r3, #4
 8020a50:	2a00      	cmp	r2, #0
 8020a52:	d1f0      	bne.n	8020a36 <quorem+0xea>
 8020a54:	3c01      	subs	r4, #1
 8020a56:	e7eb      	b.n	8020a30 <quorem+0xe4>
 8020a58:	2000      	movs	r0, #0
 8020a5a:	e7ee      	b.n	8020a3a <quorem+0xee>
 8020a5c:	0000      	movs	r0, r0
	...

08020a60 <_dtoa_r>:
 8020a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020a64:	ed2d 8b02 	vpush	{d8}
 8020a68:	69c5      	ldr	r5, [r0, #28]
 8020a6a:	b091      	sub	sp, #68	; 0x44
 8020a6c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8020a70:	ec59 8b10 	vmov	r8, r9, d0
 8020a74:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8020a76:	9106      	str	r1, [sp, #24]
 8020a78:	4606      	mov	r6, r0
 8020a7a:	9208      	str	r2, [sp, #32]
 8020a7c:	930c      	str	r3, [sp, #48]	; 0x30
 8020a7e:	b975      	cbnz	r5, 8020a9e <_dtoa_r+0x3e>
 8020a80:	2010      	movs	r0, #16
 8020a82:	f7fe fa7f 	bl	801ef84 <malloc>
 8020a86:	4602      	mov	r2, r0
 8020a88:	61f0      	str	r0, [r6, #28]
 8020a8a:	b920      	cbnz	r0, 8020a96 <_dtoa_r+0x36>
 8020a8c:	4ba6      	ldr	r3, [pc, #664]	; (8020d28 <_dtoa_r+0x2c8>)
 8020a8e:	21ef      	movs	r1, #239	; 0xef
 8020a90:	48a6      	ldr	r0, [pc, #664]	; (8020d2c <_dtoa_r+0x2cc>)
 8020a92:	f7ff ff3d 	bl	8020910 <__assert_func>
 8020a96:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8020a9a:	6005      	str	r5, [r0, #0]
 8020a9c:	60c5      	str	r5, [r0, #12]
 8020a9e:	69f3      	ldr	r3, [r6, #28]
 8020aa0:	6819      	ldr	r1, [r3, #0]
 8020aa2:	b151      	cbz	r1, 8020aba <_dtoa_r+0x5a>
 8020aa4:	685a      	ldr	r2, [r3, #4]
 8020aa6:	604a      	str	r2, [r1, #4]
 8020aa8:	2301      	movs	r3, #1
 8020aaa:	4093      	lsls	r3, r2
 8020aac:	608b      	str	r3, [r1, #8]
 8020aae:	4630      	mov	r0, r6
 8020ab0:	f000 fdda 	bl	8021668 <_Bfree>
 8020ab4:	69f3      	ldr	r3, [r6, #28]
 8020ab6:	2200      	movs	r2, #0
 8020ab8:	601a      	str	r2, [r3, #0]
 8020aba:	f1b9 0300 	subs.w	r3, r9, #0
 8020abe:	bfbb      	ittet	lt
 8020ac0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8020ac4:	9303      	strlt	r3, [sp, #12]
 8020ac6:	2300      	movge	r3, #0
 8020ac8:	2201      	movlt	r2, #1
 8020aca:	bfac      	ite	ge
 8020acc:	6023      	strge	r3, [r4, #0]
 8020ace:	6022      	strlt	r2, [r4, #0]
 8020ad0:	4b97      	ldr	r3, [pc, #604]	; (8020d30 <_dtoa_r+0x2d0>)
 8020ad2:	9c03      	ldr	r4, [sp, #12]
 8020ad4:	43a3      	bics	r3, r4
 8020ad6:	d11c      	bne.n	8020b12 <_dtoa_r+0xb2>
 8020ad8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8020ada:	f242 730f 	movw	r3, #9999	; 0x270f
 8020ade:	6013      	str	r3, [r2, #0]
 8020ae0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8020ae4:	ea53 0308 	orrs.w	r3, r3, r8
 8020ae8:	f000 84fb 	beq.w	80214e2 <_dtoa_r+0xa82>
 8020aec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8020aee:	b963      	cbnz	r3, 8020b0a <_dtoa_r+0xaa>
 8020af0:	4b90      	ldr	r3, [pc, #576]	; (8020d34 <_dtoa_r+0x2d4>)
 8020af2:	e020      	b.n	8020b36 <_dtoa_r+0xd6>
 8020af4:	4b90      	ldr	r3, [pc, #576]	; (8020d38 <_dtoa_r+0x2d8>)
 8020af6:	9301      	str	r3, [sp, #4]
 8020af8:	3308      	adds	r3, #8
 8020afa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8020afc:	6013      	str	r3, [r2, #0]
 8020afe:	9801      	ldr	r0, [sp, #4]
 8020b00:	b011      	add	sp, #68	; 0x44
 8020b02:	ecbd 8b02 	vpop	{d8}
 8020b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020b0a:	4b8a      	ldr	r3, [pc, #552]	; (8020d34 <_dtoa_r+0x2d4>)
 8020b0c:	9301      	str	r3, [sp, #4]
 8020b0e:	3303      	adds	r3, #3
 8020b10:	e7f3      	b.n	8020afa <_dtoa_r+0x9a>
 8020b12:	ed9d 8b02 	vldr	d8, [sp, #8]
 8020b16:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8020b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020b1e:	d10c      	bne.n	8020b3a <_dtoa_r+0xda>
 8020b20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8020b22:	2301      	movs	r3, #1
 8020b24:	6013      	str	r3, [r2, #0]
 8020b26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8020b28:	2b00      	cmp	r3, #0
 8020b2a:	f000 84d7 	beq.w	80214dc <_dtoa_r+0xa7c>
 8020b2e:	4b83      	ldr	r3, [pc, #524]	; (8020d3c <_dtoa_r+0x2dc>)
 8020b30:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8020b32:	6013      	str	r3, [r2, #0]
 8020b34:	3b01      	subs	r3, #1
 8020b36:	9301      	str	r3, [sp, #4]
 8020b38:	e7e1      	b.n	8020afe <_dtoa_r+0x9e>
 8020b3a:	aa0e      	add	r2, sp, #56	; 0x38
 8020b3c:	a90f      	add	r1, sp, #60	; 0x3c
 8020b3e:	4630      	mov	r0, r6
 8020b40:	eeb0 0b48 	vmov.f64	d0, d8
 8020b44:	f001 f92c 	bl	8021da0 <__d2b>
 8020b48:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8020b4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8020b4e:	4605      	mov	r5, r0
 8020b50:	2b00      	cmp	r3, #0
 8020b52:	d046      	beq.n	8020be2 <_dtoa_r+0x182>
 8020b54:	eeb0 7b48 	vmov.f64	d7, d8
 8020b58:	ee18 1a90 	vmov	r1, s17
 8020b5c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8020b60:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8020b64:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8020b68:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8020b6c:	2000      	movs	r0, #0
 8020b6e:	ee07 1a90 	vmov	s15, r1
 8020b72:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8020b76:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8020d10 <_dtoa_r+0x2b0>
 8020b7a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8020b7e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8020d18 <_dtoa_r+0x2b8>
 8020b82:	eea7 6b05 	vfma.f64	d6, d7, d5
 8020b86:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8020d20 <_dtoa_r+0x2c0>
 8020b8a:	ee07 3a90 	vmov	s15, r3
 8020b8e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8020b92:	eeb0 7b46 	vmov.f64	d7, d6
 8020b96:	eea4 7b05 	vfma.f64	d7, d4, d5
 8020b9a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8020b9e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8020ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020ba6:	ee16 ba90 	vmov	fp, s13
 8020baa:	9009      	str	r0, [sp, #36]	; 0x24
 8020bac:	d508      	bpl.n	8020bc0 <_dtoa_r+0x160>
 8020bae:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8020bb2:	eeb4 6b47 	vcmp.f64	d6, d7
 8020bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020bba:	bf18      	it	ne
 8020bbc:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8020bc0:	f1bb 0f16 	cmp.w	fp, #22
 8020bc4:	d82b      	bhi.n	8020c1e <_dtoa_r+0x1be>
 8020bc6:	495e      	ldr	r1, [pc, #376]	; (8020d40 <_dtoa_r+0x2e0>)
 8020bc8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8020bcc:	ed91 7b00 	vldr	d7, [r1]
 8020bd0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8020bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020bd8:	d501      	bpl.n	8020bde <_dtoa_r+0x17e>
 8020bda:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8020bde:	2100      	movs	r1, #0
 8020be0:	e01e      	b.n	8020c20 <_dtoa_r+0x1c0>
 8020be2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8020be4:	4413      	add	r3, r2
 8020be6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8020bea:	2920      	cmp	r1, #32
 8020bec:	bfc1      	itttt	gt
 8020bee:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8020bf2:	408c      	lslgt	r4, r1
 8020bf4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8020bf8:	fa28 f101 	lsrgt.w	r1, r8, r1
 8020bfc:	bfd6      	itet	le
 8020bfe:	f1c1 0120 	rsble	r1, r1, #32
 8020c02:	4321      	orrgt	r1, r4
 8020c04:	fa08 f101 	lslle.w	r1, r8, r1
 8020c08:	ee07 1a90 	vmov	s15, r1
 8020c0c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8020c10:	3b01      	subs	r3, #1
 8020c12:	ee17 1a90 	vmov	r1, s15
 8020c16:	2001      	movs	r0, #1
 8020c18:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8020c1c:	e7a7      	b.n	8020b6e <_dtoa_r+0x10e>
 8020c1e:	2101      	movs	r1, #1
 8020c20:	1ad2      	subs	r2, r2, r3
 8020c22:	1e53      	subs	r3, r2, #1
 8020c24:	9305      	str	r3, [sp, #20]
 8020c26:	bf45      	ittet	mi
 8020c28:	f1c2 0301 	rsbmi	r3, r2, #1
 8020c2c:	9304      	strmi	r3, [sp, #16]
 8020c2e:	2300      	movpl	r3, #0
 8020c30:	2300      	movmi	r3, #0
 8020c32:	bf4c      	ite	mi
 8020c34:	9305      	strmi	r3, [sp, #20]
 8020c36:	9304      	strpl	r3, [sp, #16]
 8020c38:	f1bb 0f00 	cmp.w	fp, #0
 8020c3c:	910b      	str	r1, [sp, #44]	; 0x2c
 8020c3e:	db18      	blt.n	8020c72 <_dtoa_r+0x212>
 8020c40:	9b05      	ldr	r3, [sp, #20]
 8020c42:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8020c46:	445b      	add	r3, fp
 8020c48:	9305      	str	r3, [sp, #20]
 8020c4a:	2300      	movs	r3, #0
 8020c4c:	9a06      	ldr	r2, [sp, #24]
 8020c4e:	2a09      	cmp	r2, #9
 8020c50:	d848      	bhi.n	8020ce4 <_dtoa_r+0x284>
 8020c52:	2a05      	cmp	r2, #5
 8020c54:	bfc4      	itt	gt
 8020c56:	3a04      	subgt	r2, #4
 8020c58:	9206      	strgt	r2, [sp, #24]
 8020c5a:	9a06      	ldr	r2, [sp, #24]
 8020c5c:	f1a2 0202 	sub.w	r2, r2, #2
 8020c60:	bfcc      	ite	gt
 8020c62:	2400      	movgt	r4, #0
 8020c64:	2401      	movle	r4, #1
 8020c66:	2a03      	cmp	r2, #3
 8020c68:	d847      	bhi.n	8020cfa <_dtoa_r+0x29a>
 8020c6a:	e8df f002 	tbb	[pc, r2]
 8020c6e:	2d0b      	.short	0x2d0b
 8020c70:	392b      	.short	0x392b
 8020c72:	9b04      	ldr	r3, [sp, #16]
 8020c74:	2200      	movs	r2, #0
 8020c76:	eba3 030b 	sub.w	r3, r3, fp
 8020c7a:	9304      	str	r3, [sp, #16]
 8020c7c:	920a      	str	r2, [sp, #40]	; 0x28
 8020c7e:	f1cb 0300 	rsb	r3, fp, #0
 8020c82:	e7e3      	b.n	8020c4c <_dtoa_r+0x1ec>
 8020c84:	2200      	movs	r2, #0
 8020c86:	9207      	str	r2, [sp, #28]
 8020c88:	9a08      	ldr	r2, [sp, #32]
 8020c8a:	2a00      	cmp	r2, #0
 8020c8c:	dc38      	bgt.n	8020d00 <_dtoa_r+0x2a0>
 8020c8e:	f04f 0a01 	mov.w	sl, #1
 8020c92:	46d1      	mov	r9, sl
 8020c94:	4652      	mov	r2, sl
 8020c96:	f8cd a020 	str.w	sl, [sp, #32]
 8020c9a:	69f7      	ldr	r7, [r6, #28]
 8020c9c:	2100      	movs	r1, #0
 8020c9e:	2004      	movs	r0, #4
 8020ca0:	f100 0c14 	add.w	ip, r0, #20
 8020ca4:	4594      	cmp	ip, r2
 8020ca6:	d930      	bls.n	8020d0a <_dtoa_r+0x2aa>
 8020ca8:	6079      	str	r1, [r7, #4]
 8020caa:	4630      	mov	r0, r6
 8020cac:	930d      	str	r3, [sp, #52]	; 0x34
 8020cae:	f000 fc9b 	bl	80215e8 <_Balloc>
 8020cb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8020cb4:	9001      	str	r0, [sp, #4]
 8020cb6:	4602      	mov	r2, r0
 8020cb8:	2800      	cmp	r0, #0
 8020cba:	d145      	bne.n	8020d48 <_dtoa_r+0x2e8>
 8020cbc:	4b21      	ldr	r3, [pc, #132]	; (8020d44 <_dtoa_r+0x2e4>)
 8020cbe:	f240 11af 	movw	r1, #431	; 0x1af
 8020cc2:	e6e5      	b.n	8020a90 <_dtoa_r+0x30>
 8020cc4:	2201      	movs	r2, #1
 8020cc6:	e7de      	b.n	8020c86 <_dtoa_r+0x226>
 8020cc8:	2200      	movs	r2, #0
 8020cca:	9207      	str	r2, [sp, #28]
 8020ccc:	9a08      	ldr	r2, [sp, #32]
 8020cce:	eb0b 0a02 	add.w	sl, fp, r2
 8020cd2:	f10a 0901 	add.w	r9, sl, #1
 8020cd6:	464a      	mov	r2, r9
 8020cd8:	2a01      	cmp	r2, #1
 8020cda:	bfb8      	it	lt
 8020cdc:	2201      	movlt	r2, #1
 8020cde:	e7dc      	b.n	8020c9a <_dtoa_r+0x23a>
 8020ce0:	2201      	movs	r2, #1
 8020ce2:	e7f2      	b.n	8020cca <_dtoa_r+0x26a>
 8020ce4:	2401      	movs	r4, #1
 8020ce6:	2200      	movs	r2, #0
 8020ce8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8020cec:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8020cf0:	2100      	movs	r1, #0
 8020cf2:	46d1      	mov	r9, sl
 8020cf4:	2212      	movs	r2, #18
 8020cf6:	9108      	str	r1, [sp, #32]
 8020cf8:	e7cf      	b.n	8020c9a <_dtoa_r+0x23a>
 8020cfa:	2201      	movs	r2, #1
 8020cfc:	9207      	str	r2, [sp, #28]
 8020cfe:	e7f5      	b.n	8020cec <_dtoa_r+0x28c>
 8020d00:	f8dd a020 	ldr.w	sl, [sp, #32]
 8020d04:	46d1      	mov	r9, sl
 8020d06:	4652      	mov	r2, sl
 8020d08:	e7c7      	b.n	8020c9a <_dtoa_r+0x23a>
 8020d0a:	3101      	adds	r1, #1
 8020d0c:	0040      	lsls	r0, r0, #1
 8020d0e:	e7c7      	b.n	8020ca0 <_dtoa_r+0x240>
 8020d10:	636f4361 	.word	0x636f4361
 8020d14:	3fd287a7 	.word	0x3fd287a7
 8020d18:	8b60c8b3 	.word	0x8b60c8b3
 8020d1c:	3fc68a28 	.word	0x3fc68a28
 8020d20:	509f79fb 	.word	0x509f79fb
 8020d24:	3fd34413 	.word	0x3fd34413
 8020d28:	08025464 	.word	0x08025464
 8020d2c:	08025656 	.word	0x08025656
 8020d30:	7ff00000 	.word	0x7ff00000
 8020d34:	08025652 	.word	0x08025652
 8020d38:	08025649 	.word	0x08025649
 8020d3c:	080255e5 	.word	0x080255e5
 8020d40:	08025740 	.word	0x08025740
 8020d44:	080256ae 	.word	0x080256ae
 8020d48:	69f2      	ldr	r2, [r6, #28]
 8020d4a:	9901      	ldr	r1, [sp, #4]
 8020d4c:	6011      	str	r1, [r2, #0]
 8020d4e:	f1b9 0f0e 	cmp.w	r9, #14
 8020d52:	d86c      	bhi.n	8020e2e <_dtoa_r+0x3ce>
 8020d54:	2c00      	cmp	r4, #0
 8020d56:	d06a      	beq.n	8020e2e <_dtoa_r+0x3ce>
 8020d58:	f1bb 0f00 	cmp.w	fp, #0
 8020d5c:	f340 80a0 	ble.w	8020ea0 <_dtoa_r+0x440>
 8020d60:	4ac1      	ldr	r2, [pc, #772]	; (8021068 <_dtoa_r+0x608>)
 8020d62:	f00b 010f 	and.w	r1, fp, #15
 8020d66:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8020d6a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8020d6e:	ed92 7b00 	vldr	d7, [r2]
 8020d72:	ea4f 122b 	mov.w	r2, fp, asr #4
 8020d76:	f000 8087 	beq.w	8020e88 <_dtoa_r+0x428>
 8020d7a:	49bc      	ldr	r1, [pc, #752]	; (802106c <_dtoa_r+0x60c>)
 8020d7c:	ed91 6b08 	vldr	d6, [r1, #32]
 8020d80:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8020d84:	ed8d 6b02 	vstr	d6, [sp, #8]
 8020d88:	f002 020f 	and.w	r2, r2, #15
 8020d8c:	2103      	movs	r1, #3
 8020d8e:	48b7      	ldr	r0, [pc, #732]	; (802106c <_dtoa_r+0x60c>)
 8020d90:	2a00      	cmp	r2, #0
 8020d92:	d17b      	bne.n	8020e8c <_dtoa_r+0x42c>
 8020d94:	ed9d 6b02 	vldr	d6, [sp, #8]
 8020d98:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8020d9c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8020da0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8020da2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020da6:	2a00      	cmp	r2, #0
 8020da8:	f000 80a0 	beq.w	8020eec <_dtoa_r+0x48c>
 8020dac:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8020db0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8020db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020db8:	f140 8098 	bpl.w	8020eec <_dtoa_r+0x48c>
 8020dbc:	f1b9 0f00 	cmp.w	r9, #0
 8020dc0:	f000 8094 	beq.w	8020eec <_dtoa_r+0x48c>
 8020dc4:	f1ba 0f00 	cmp.w	sl, #0
 8020dc8:	dd2f      	ble.n	8020e2a <_dtoa_r+0x3ca>
 8020dca:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8020dce:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020dd2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8020dd6:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8020dda:	3101      	adds	r1, #1
 8020ddc:	4654      	mov	r4, sl
 8020dde:	ed9d 6b02 	vldr	d6, [sp, #8]
 8020de2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8020de6:	ee07 1a90 	vmov	s15, r1
 8020dea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8020dee:	eea7 5b06 	vfma.f64	d5, d7, d6
 8020df2:	ee15 7a90 	vmov	r7, s11
 8020df6:	ec51 0b15 	vmov	r0, r1, d5
 8020dfa:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8020dfe:	2c00      	cmp	r4, #0
 8020e00:	d177      	bne.n	8020ef2 <_dtoa_r+0x492>
 8020e02:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8020e06:	ee36 6b47 	vsub.f64	d6, d6, d7
 8020e0a:	ec41 0b17 	vmov	d7, r0, r1
 8020e0e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e16:	f300 826a 	bgt.w	80212ee <_dtoa_r+0x88e>
 8020e1a:	eeb1 7b47 	vneg.f64	d7, d7
 8020e1e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e26:	f100 8260 	bmi.w	80212ea <_dtoa_r+0x88a>
 8020e2a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8020e2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8020e30:	2a00      	cmp	r2, #0
 8020e32:	f2c0 811d 	blt.w	8021070 <_dtoa_r+0x610>
 8020e36:	f1bb 0f0e 	cmp.w	fp, #14
 8020e3a:	f300 8119 	bgt.w	8021070 <_dtoa_r+0x610>
 8020e3e:	4b8a      	ldr	r3, [pc, #552]	; (8021068 <_dtoa_r+0x608>)
 8020e40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8020e44:	ed93 6b00 	vldr	d6, [r3]
 8020e48:	9b08      	ldr	r3, [sp, #32]
 8020e4a:	2b00      	cmp	r3, #0
 8020e4c:	f280 80b7 	bge.w	8020fbe <_dtoa_r+0x55e>
 8020e50:	f1b9 0f00 	cmp.w	r9, #0
 8020e54:	f300 80b3 	bgt.w	8020fbe <_dtoa_r+0x55e>
 8020e58:	f040 8246 	bne.w	80212e8 <_dtoa_r+0x888>
 8020e5c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8020e60:	ee26 6b07 	vmul.f64	d6, d6, d7
 8020e64:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020e68:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e70:	464c      	mov	r4, r9
 8020e72:	464f      	mov	r7, r9
 8020e74:	f280 821c 	bge.w	80212b0 <_dtoa_r+0x850>
 8020e78:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8020e7c:	2331      	movs	r3, #49	; 0x31
 8020e7e:	f808 3b01 	strb.w	r3, [r8], #1
 8020e82:	f10b 0b01 	add.w	fp, fp, #1
 8020e86:	e218      	b.n	80212ba <_dtoa_r+0x85a>
 8020e88:	2102      	movs	r1, #2
 8020e8a:	e780      	b.n	8020d8e <_dtoa_r+0x32e>
 8020e8c:	07d4      	lsls	r4, r2, #31
 8020e8e:	d504      	bpl.n	8020e9a <_dtoa_r+0x43a>
 8020e90:	ed90 6b00 	vldr	d6, [r0]
 8020e94:	3101      	adds	r1, #1
 8020e96:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020e9a:	1052      	asrs	r2, r2, #1
 8020e9c:	3008      	adds	r0, #8
 8020e9e:	e777      	b.n	8020d90 <_dtoa_r+0x330>
 8020ea0:	d022      	beq.n	8020ee8 <_dtoa_r+0x488>
 8020ea2:	f1cb 0200 	rsb	r2, fp, #0
 8020ea6:	4970      	ldr	r1, [pc, #448]	; (8021068 <_dtoa_r+0x608>)
 8020ea8:	f002 000f 	and.w	r0, r2, #15
 8020eac:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8020eb0:	ed91 7b00 	vldr	d7, [r1]
 8020eb4:	ee28 7b07 	vmul.f64	d7, d8, d7
 8020eb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8020ebc:	486b      	ldr	r0, [pc, #428]	; (802106c <_dtoa_r+0x60c>)
 8020ebe:	1112      	asrs	r2, r2, #4
 8020ec0:	2400      	movs	r4, #0
 8020ec2:	2102      	movs	r1, #2
 8020ec4:	b92a      	cbnz	r2, 8020ed2 <_dtoa_r+0x472>
 8020ec6:	2c00      	cmp	r4, #0
 8020ec8:	f43f af6a 	beq.w	8020da0 <_dtoa_r+0x340>
 8020ecc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8020ed0:	e766      	b.n	8020da0 <_dtoa_r+0x340>
 8020ed2:	07d7      	lsls	r7, r2, #31
 8020ed4:	d505      	bpl.n	8020ee2 <_dtoa_r+0x482>
 8020ed6:	ed90 6b00 	vldr	d6, [r0]
 8020eda:	3101      	adds	r1, #1
 8020edc:	2401      	movs	r4, #1
 8020ede:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020ee2:	1052      	asrs	r2, r2, #1
 8020ee4:	3008      	adds	r0, #8
 8020ee6:	e7ed      	b.n	8020ec4 <_dtoa_r+0x464>
 8020ee8:	2102      	movs	r1, #2
 8020eea:	e759      	b.n	8020da0 <_dtoa_r+0x340>
 8020eec:	465a      	mov	r2, fp
 8020eee:	464c      	mov	r4, r9
 8020ef0:	e775      	b.n	8020dde <_dtoa_r+0x37e>
 8020ef2:	ec41 0b17 	vmov	d7, r0, r1
 8020ef6:	495c      	ldr	r1, [pc, #368]	; (8021068 <_dtoa_r+0x608>)
 8020ef8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8020efc:	ed11 4b02 	vldr	d4, [r1, #-8]
 8020f00:	9901      	ldr	r1, [sp, #4]
 8020f02:	440c      	add	r4, r1
 8020f04:	9907      	ldr	r1, [sp, #28]
 8020f06:	b351      	cbz	r1, 8020f5e <_dtoa_r+0x4fe>
 8020f08:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8020f0c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8020f10:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8020f14:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8020f18:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8020f1c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8020f20:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8020f24:	ee14 1a90 	vmov	r1, s9
 8020f28:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8020f2c:	3130      	adds	r1, #48	; 0x30
 8020f2e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8020f32:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8020f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f3a:	f808 1b01 	strb.w	r1, [r8], #1
 8020f3e:	d439      	bmi.n	8020fb4 <_dtoa_r+0x554>
 8020f40:	ee32 5b46 	vsub.f64	d5, d2, d6
 8020f44:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8020f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f4c:	d472      	bmi.n	8021034 <_dtoa_r+0x5d4>
 8020f4e:	45a0      	cmp	r8, r4
 8020f50:	f43f af6b 	beq.w	8020e2a <_dtoa_r+0x3ca>
 8020f54:	ee27 7b03 	vmul.f64	d7, d7, d3
 8020f58:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020f5c:	e7e0      	b.n	8020f20 <_dtoa_r+0x4c0>
 8020f5e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8020f62:	ee27 7b04 	vmul.f64	d7, d7, d4
 8020f66:	4620      	mov	r0, r4
 8020f68:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8020f6c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8020f70:	ee14 1a90 	vmov	r1, s9
 8020f74:	3130      	adds	r1, #48	; 0x30
 8020f76:	f808 1b01 	strb.w	r1, [r8], #1
 8020f7a:	45a0      	cmp	r8, r4
 8020f7c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8020f80:	ee36 6b45 	vsub.f64	d6, d6, d5
 8020f84:	d118      	bne.n	8020fb8 <_dtoa_r+0x558>
 8020f86:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8020f8a:	ee37 4b05 	vadd.f64	d4, d7, d5
 8020f8e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8020f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f96:	dc4d      	bgt.n	8021034 <_dtoa_r+0x5d4>
 8020f98:	ee35 5b47 	vsub.f64	d5, d5, d7
 8020f9c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8020fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020fa4:	f57f af41 	bpl.w	8020e2a <_dtoa_r+0x3ca>
 8020fa8:	4680      	mov	r8, r0
 8020faa:	3801      	subs	r0, #1
 8020fac:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8020fb0:	2b30      	cmp	r3, #48	; 0x30
 8020fb2:	d0f9      	beq.n	8020fa8 <_dtoa_r+0x548>
 8020fb4:	4693      	mov	fp, r2
 8020fb6:	e02a      	b.n	802100e <_dtoa_r+0x5ae>
 8020fb8:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020fbc:	e7d6      	b.n	8020f6c <_dtoa_r+0x50c>
 8020fbe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020fc2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8020fc6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8020fca:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8020fce:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8020fd2:	ee15 3a10 	vmov	r3, s10
 8020fd6:	3330      	adds	r3, #48	; 0x30
 8020fd8:	f808 3b01 	strb.w	r3, [r8], #1
 8020fdc:	9b01      	ldr	r3, [sp, #4]
 8020fde:	eba8 0303 	sub.w	r3, r8, r3
 8020fe2:	4599      	cmp	r9, r3
 8020fe4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8020fe8:	eea3 7b46 	vfms.f64	d7, d3, d6
 8020fec:	d133      	bne.n	8021056 <_dtoa_r+0x5f6>
 8020fee:	ee37 7b07 	vadd.f64	d7, d7, d7
 8020ff2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8020ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020ffa:	dc1a      	bgt.n	8021032 <_dtoa_r+0x5d2>
 8020ffc:	eeb4 7b46 	vcmp.f64	d7, d6
 8021000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021004:	d103      	bne.n	802100e <_dtoa_r+0x5ae>
 8021006:	ee15 3a10 	vmov	r3, s10
 802100a:	07d9      	lsls	r1, r3, #31
 802100c:	d411      	bmi.n	8021032 <_dtoa_r+0x5d2>
 802100e:	4629      	mov	r1, r5
 8021010:	4630      	mov	r0, r6
 8021012:	f000 fb29 	bl	8021668 <_Bfree>
 8021016:	2300      	movs	r3, #0
 8021018:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802101a:	f888 3000 	strb.w	r3, [r8]
 802101e:	f10b 0301 	add.w	r3, fp, #1
 8021022:	6013      	str	r3, [r2, #0]
 8021024:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8021026:	2b00      	cmp	r3, #0
 8021028:	f43f ad69 	beq.w	8020afe <_dtoa_r+0x9e>
 802102c:	f8c3 8000 	str.w	r8, [r3]
 8021030:	e565      	b.n	8020afe <_dtoa_r+0x9e>
 8021032:	465a      	mov	r2, fp
 8021034:	4643      	mov	r3, r8
 8021036:	4698      	mov	r8, r3
 8021038:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 802103c:	2939      	cmp	r1, #57	; 0x39
 802103e:	d106      	bne.n	802104e <_dtoa_r+0x5ee>
 8021040:	9901      	ldr	r1, [sp, #4]
 8021042:	4299      	cmp	r1, r3
 8021044:	d1f7      	bne.n	8021036 <_dtoa_r+0x5d6>
 8021046:	9801      	ldr	r0, [sp, #4]
 8021048:	2130      	movs	r1, #48	; 0x30
 802104a:	3201      	adds	r2, #1
 802104c:	7001      	strb	r1, [r0, #0]
 802104e:	7819      	ldrb	r1, [r3, #0]
 8021050:	3101      	adds	r1, #1
 8021052:	7019      	strb	r1, [r3, #0]
 8021054:	e7ae      	b.n	8020fb4 <_dtoa_r+0x554>
 8021056:	ee27 7b04 	vmul.f64	d7, d7, d4
 802105a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021062:	d1b2      	bne.n	8020fca <_dtoa_r+0x56a>
 8021064:	e7d3      	b.n	802100e <_dtoa_r+0x5ae>
 8021066:	bf00      	nop
 8021068:	08025740 	.word	0x08025740
 802106c:	08025718 	.word	0x08025718
 8021070:	9907      	ldr	r1, [sp, #28]
 8021072:	2900      	cmp	r1, #0
 8021074:	f000 80d0 	beq.w	8021218 <_dtoa_r+0x7b8>
 8021078:	9906      	ldr	r1, [sp, #24]
 802107a:	2901      	cmp	r1, #1
 802107c:	f300 80b4 	bgt.w	80211e8 <_dtoa_r+0x788>
 8021080:	9909      	ldr	r1, [sp, #36]	; 0x24
 8021082:	2900      	cmp	r1, #0
 8021084:	f000 80ac 	beq.w	80211e0 <_dtoa_r+0x780>
 8021088:	f202 4233 	addw	r2, r2, #1075	; 0x433
 802108c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8021090:	461c      	mov	r4, r3
 8021092:	9309      	str	r3, [sp, #36]	; 0x24
 8021094:	9b04      	ldr	r3, [sp, #16]
 8021096:	4413      	add	r3, r2
 8021098:	9304      	str	r3, [sp, #16]
 802109a:	9b05      	ldr	r3, [sp, #20]
 802109c:	2101      	movs	r1, #1
 802109e:	4413      	add	r3, r2
 80210a0:	4630      	mov	r0, r6
 80210a2:	9305      	str	r3, [sp, #20]
 80210a4:	f000 fbe0 	bl	8021868 <__i2b>
 80210a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80210aa:	4607      	mov	r7, r0
 80210ac:	f1b8 0f00 	cmp.w	r8, #0
 80210b0:	d00d      	beq.n	80210ce <_dtoa_r+0x66e>
 80210b2:	9a05      	ldr	r2, [sp, #20]
 80210b4:	2a00      	cmp	r2, #0
 80210b6:	dd0a      	ble.n	80210ce <_dtoa_r+0x66e>
 80210b8:	4542      	cmp	r2, r8
 80210ba:	9904      	ldr	r1, [sp, #16]
 80210bc:	bfa8      	it	ge
 80210be:	4642      	movge	r2, r8
 80210c0:	1a89      	subs	r1, r1, r2
 80210c2:	9104      	str	r1, [sp, #16]
 80210c4:	9905      	ldr	r1, [sp, #20]
 80210c6:	eba8 0802 	sub.w	r8, r8, r2
 80210ca:	1a8a      	subs	r2, r1, r2
 80210cc:	9205      	str	r2, [sp, #20]
 80210ce:	b303      	cbz	r3, 8021112 <_dtoa_r+0x6b2>
 80210d0:	9a07      	ldr	r2, [sp, #28]
 80210d2:	2a00      	cmp	r2, #0
 80210d4:	f000 80a5 	beq.w	8021222 <_dtoa_r+0x7c2>
 80210d8:	2c00      	cmp	r4, #0
 80210da:	dd13      	ble.n	8021104 <_dtoa_r+0x6a4>
 80210dc:	4639      	mov	r1, r7
 80210de:	4622      	mov	r2, r4
 80210e0:	4630      	mov	r0, r6
 80210e2:	930d      	str	r3, [sp, #52]	; 0x34
 80210e4:	f000 fc80 	bl	80219e8 <__pow5mult>
 80210e8:	462a      	mov	r2, r5
 80210ea:	4601      	mov	r1, r0
 80210ec:	4607      	mov	r7, r0
 80210ee:	4630      	mov	r0, r6
 80210f0:	f000 fbd0 	bl	8021894 <__multiply>
 80210f4:	4629      	mov	r1, r5
 80210f6:	9009      	str	r0, [sp, #36]	; 0x24
 80210f8:	4630      	mov	r0, r6
 80210fa:	f000 fab5 	bl	8021668 <_Bfree>
 80210fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021100:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8021102:	4615      	mov	r5, r2
 8021104:	1b1a      	subs	r2, r3, r4
 8021106:	d004      	beq.n	8021112 <_dtoa_r+0x6b2>
 8021108:	4629      	mov	r1, r5
 802110a:	4630      	mov	r0, r6
 802110c:	f000 fc6c 	bl	80219e8 <__pow5mult>
 8021110:	4605      	mov	r5, r0
 8021112:	2101      	movs	r1, #1
 8021114:	4630      	mov	r0, r6
 8021116:	f000 fba7 	bl	8021868 <__i2b>
 802111a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802111c:	2b00      	cmp	r3, #0
 802111e:	4604      	mov	r4, r0
 8021120:	f340 8081 	ble.w	8021226 <_dtoa_r+0x7c6>
 8021124:	461a      	mov	r2, r3
 8021126:	4601      	mov	r1, r0
 8021128:	4630      	mov	r0, r6
 802112a:	f000 fc5d 	bl	80219e8 <__pow5mult>
 802112e:	9b06      	ldr	r3, [sp, #24]
 8021130:	2b01      	cmp	r3, #1
 8021132:	4604      	mov	r4, r0
 8021134:	dd7a      	ble.n	802122c <_dtoa_r+0x7cc>
 8021136:	2300      	movs	r3, #0
 8021138:	9309      	str	r3, [sp, #36]	; 0x24
 802113a:	6922      	ldr	r2, [r4, #16]
 802113c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8021140:	6910      	ldr	r0, [r2, #16]
 8021142:	f000 fb43 	bl	80217cc <__hi0bits>
 8021146:	f1c0 0020 	rsb	r0, r0, #32
 802114a:	9b05      	ldr	r3, [sp, #20]
 802114c:	4418      	add	r0, r3
 802114e:	f010 001f 	ands.w	r0, r0, #31
 8021152:	f000 8093 	beq.w	802127c <_dtoa_r+0x81c>
 8021156:	f1c0 0220 	rsb	r2, r0, #32
 802115a:	2a04      	cmp	r2, #4
 802115c:	f340 8085 	ble.w	802126a <_dtoa_r+0x80a>
 8021160:	9b04      	ldr	r3, [sp, #16]
 8021162:	f1c0 001c 	rsb	r0, r0, #28
 8021166:	4403      	add	r3, r0
 8021168:	9304      	str	r3, [sp, #16]
 802116a:	9b05      	ldr	r3, [sp, #20]
 802116c:	4480      	add	r8, r0
 802116e:	4403      	add	r3, r0
 8021170:	9305      	str	r3, [sp, #20]
 8021172:	9b04      	ldr	r3, [sp, #16]
 8021174:	2b00      	cmp	r3, #0
 8021176:	dd05      	ble.n	8021184 <_dtoa_r+0x724>
 8021178:	4629      	mov	r1, r5
 802117a:	461a      	mov	r2, r3
 802117c:	4630      	mov	r0, r6
 802117e:	f000 fc8d 	bl	8021a9c <__lshift>
 8021182:	4605      	mov	r5, r0
 8021184:	9b05      	ldr	r3, [sp, #20]
 8021186:	2b00      	cmp	r3, #0
 8021188:	dd05      	ble.n	8021196 <_dtoa_r+0x736>
 802118a:	4621      	mov	r1, r4
 802118c:	461a      	mov	r2, r3
 802118e:	4630      	mov	r0, r6
 8021190:	f000 fc84 	bl	8021a9c <__lshift>
 8021194:	4604      	mov	r4, r0
 8021196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8021198:	2b00      	cmp	r3, #0
 802119a:	d071      	beq.n	8021280 <_dtoa_r+0x820>
 802119c:	4621      	mov	r1, r4
 802119e:	4628      	mov	r0, r5
 80211a0:	f000 fce8 	bl	8021b74 <__mcmp>
 80211a4:	2800      	cmp	r0, #0
 80211a6:	da6b      	bge.n	8021280 <_dtoa_r+0x820>
 80211a8:	2300      	movs	r3, #0
 80211aa:	4629      	mov	r1, r5
 80211ac:	220a      	movs	r2, #10
 80211ae:	4630      	mov	r0, r6
 80211b0:	f000 fa7c 	bl	80216ac <__multadd>
 80211b4:	9b07      	ldr	r3, [sp, #28]
 80211b6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80211ba:	4605      	mov	r5, r0
 80211bc:	2b00      	cmp	r3, #0
 80211be:	f000 8197 	beq.w	80214f0 <_dtoa_r+0xa90>
 80211c2:	4639      	mov	r1, r7
 80211c4:	2300      	movs	r3, #0
 80211c6:	220a      	movs	r2, #10
 80211c8:	4630      	mov	r0, r6
 80211ca:	f000 fa6f 	bl	80216ac <__multadd>
 80211ce:	f1ba 0f00 	cmp.w	sl, #0
 80211d2:	4607      	mov	r7, r0
 80211d4:	f300 8093 	bgt.w	80212fe <_dtoa_r+0x89e>
 80211d8:	9b06      	ldr	r3, [sp, #24]
 80211da:	2b02      	cmp	r3, #2
 80211dc:	dc57      	bgt.n	802128e <_dtoa_r+0x82e>
 80211de:	e08e      	b.n	80212fe <_dtoa_r+0x89e>
 80211e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80211e2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80211e6:	e751      	b.n	802108c <_dtoa_r+0x62c>
 80211e8:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 80211ec:	42a3      	cmp	r3, r4
 80211ee:	bfbf      	itttt	lt
 80211f0:	1ae2      	sublt	r2, r4, r3
 80211f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80211f4:	189b      	addlt	r3, r3, r2
 80211f6:	930a      	strlt	r3, [sp, #40]	; 0x28
 80211f8:	bfae      	itee	ge
 80211fa:	1b1c      	subge	r4, r3, r4
 80211fc:	4623      	movlt	r3, r4
 80211fe:	2400      	movlt	r4, #0
 8021200:	f1b9 0f00 	cmp.w	r9, #0
 8021204:	bfb5      	itete	lt
 8021206:	9a04      	ldrlt	r2, [sp, #16]
 8021208:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 802120c:	eba2 0809 	sublt.w	r8, r2, r9
 8021210:	464a      	movge	r2, r9
 8021212:	bfb8      	it	lt
 8021214:	2200      	movlt	r2, #0
 8021216:	e73c      	b.n	8021092 <_dtoa_r+0x632>
 8021218:	f8dd 8010 	ldr.w	r8, [sp, #16]
 802121c:	9f07      	ldr	r7, [sp, #28]
 802121e:	461c      	mov	r4, r3
 8021220:	e744      	b.n	80210ac <_dtoa_r+0x64c>
 8021222:	461a      	mov	r2, r3
 8021224:	e770      	b.n	8021108 <_dtoa_r+0x6a8>
 8021226:	9b06      	ldr	r3, [sp, #24]
 8021228:	2b01      	cmp	r3, #1
 802122a:	dc18      	bgt.n	802125e <_dtoa_r+0x7fe>
 802122c:	9b02      	ldr	r3, [sp, #8]
 802122e:	b9b3      	cbnz	r3, 802125e <_dtoa_r+0x7fe>
 8021230:	9b03      	ldr	r3, [sp, #12]
 8021232:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8021236:	b9a2      	cbnz	r2, 8021262 <_dtoa_r+0x802>
 8021238:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 802123c:	0d12      	lsrs	r2, r2, #20
 802123e:	0512      	lsls	r2, r2, #20
 8021240:	b18a      	cbz	r2, 8021266 <_dtoa_r+0x806>
 8021242:	9b04      	ldr	r3, [sp, #16]
 8021244:	3301      	adds	r3, #1
 8021246:	9304      	str	r3, [sp, #16]
 8021248:	9b05      	ldr	r3, [sp, #20]
 802124a:	3301      	adds	r3, #1
 802124c:	9305      	str	r3, [sp, #20]
 802124e:	2301      	movs	r3, #1
 8021250:	9309      	str	r3, [sp, #36]	; 0x24
 8021252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021254:	2b00      	cmp	r3, #0
 8021256:	f47f af70 	bne.w	802113a <_dtoa_r+0x6da>
 802125a:	2001      	movs	r0, #1
 802125c:	e775      	b.n	802114a <_dtoa_r+0x6ea>
 802125e:	2300      	movs	r3, #0
 8021260:	e7f6      	b.n	8021250 <_dtoa_r+0x7f0>
 8021262:	9b02      	ldr	r3, [sp, #8]
 8021264:	e7f4      	b.n	8021250 <_dtoa_r+0x7f0>
 8021266:	9209      	str	r2, [sp, #36]	; 0x24
 8021268:	e7f3      	b.n	8021252 <_dtoa_r+0x7f2>
 802126a:	d082      	beq.n	8021172 <_dtoa_r+0x712>
 802126c:	9b04      	ldr	r3, [sp, #16]
 802126e:	321c      	adds	r2, #28
 8021270:	4413      	add	r3, r2
 8021272:	9304      	str	r3, [sp, #16]
 8021274:	9b05      	ldr	r3, [sp, #20]
 8021276:	4490      	add	r8, r2
 8021278:	4413      	add	r3, r2
 802127a:	e779      	b.n	8021170 <_dtoa_r+0x710>
 802127c:	4602      	mov	r2, r0
 802127e:	e7f5      	b.n	802126c <_dtoa_r+0x80c>
 8021280:	f1b9 0f00 	cmp.w	r9, #0
 8021284:	dc36      	bgt.n	80212f4 <_dtoa_r+0x894>
 8021286:	9b06      	ldr	r3, [sp, #24]
 8021288:	2b02      	cmp	r3, #2
 802128a:	dd33      	ble.n	80212f4 <_dtoa_r+0x894>
 802128c:	46ca      	mov	sl, r9
 802128e:	f1ba 0f00 	cmp.w	sl, #0
 8021292:	d10d      	bne.n	80212b0 <_dtoa_r+0x850>
 8021294:	4621      	mov	r1, r4
 8021296:	4653      	mov	r3, sl
 8021298:	2205      	movs	r2, #5
 802129a:	4630      	mov	r0, r6
 802129c:	f000 fa06 	bl	80216ac <__multadd>
 80212a0:	4601      	mov	r1, r0
 80212a2:	4604      	mov	r4, r0
 80212a4:	4628      	mov	r0, r5
 80212a6:	f000 fc65 	bl	8021b74 <__mcmp>
 80212aa:	2800      	cmp	r0, #0
 80212ac:	f73f ade4 	bgt.w	8020e78 <_dtoa_r+0x418>
 80212b0:	9b08      	ldr	r3, [sp, #32]
 80212b2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80212b6:	ea6f 0b03 	mvn.w	fp, r3
 80212ba:	f04f 0900 	mov.w	r9, #0
 80212be:	4621      	mov	r1, r4
 80212c0:	4630      	mov	r0, r6
 80212c2:	f000 f9d1 	bl	8021668 <_Bfree>
 80212c6:	2f00      	cmp	r7, #0
 80212c8:	f43f aea1 	beq.w	802100e <_dtoa_r+0x5ae>
 80212cc:	f1b9 0f00 	cmp.w	r9, #0
 80212d0:	d005      	beq.n	80212de <_dtoa_r+0x87e>
 80212d2:	45b9      	cmp	r9, r7
 80212d4:	d003      	beq.n	80212de <_dtoa_r+0x87e>
 80212d6:	4649      	mov	r1, r9
 80212d8:	4630      	mov	r0, r6
 80212da:	f000 f9c5 	bl	8021668 <_Bfree>
 80212de:	4639      	mov	r1, r7
 80212e0:	4630      	mov	r0, r6
 80212e2:	f000 f9c1 	bl	8021668 <_Bfree>
 80212e6:	e692      	b.n	802100e <_dtoa_r+0x5ae>
 80212e8:	2400      	movs	r4, #0
 80212ea:	4627      	mov	r7, r4
 80212ec:	e7e0      	b.n	80212b0 <_dtoa_r+0x850>
 80212ee:	4693      	mov	fp, r2
 80212f0:	4627      	mov	r7, r4
 80212f2:	e5c1      	b.n	8020e78 <_dtoa_r+0x418>
 80212f4:	9b07      	ldr	r3, [sp, #28]
 80212f6:	46ca      	mov	sl, r9
 80212f8:	2b00      	cmp	r3, #0
 80212fa:	f000 8100 	beq.w	80214fe <_dtoa_r+0xa9e>
 80212fe:	f1b8 0f00 	cmp.w	r8, #0
 8021302:	dd05      	ble.n	8021310 <_dtoa_r+0x8b0>
 8021304:	4639      	mov	r1, r7
 8021306:	4642      	mov	r2, r8
 8021308:	4630      	mov	r0, r6
 802130a:	f000 fbc7 	bl	8021a9c <__lshift>
 802130e:	4607      	mov	r7, r0
 8021310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021312:	2b00      	cmp	r3, #0
 8021314:	d05d      	beq.n	80213d2 <_dtoa_r+0x972>
 8021316:	6879      	ldr	r1, [r7, #4]
 8021318:	4630      	mov	r0, r6
 802131a:	f000 f965 	bl	80215e8 <_Balloc>
 802131e:	4680      	mov	r8, r0
 8021320:	b928      	cbnz	r0, 802132e <_dtoa_r+0x8ce>
 8021322:	4b82      	ldr	r3, [pc, #520]	; (802152c <_dtoa_r+0xacc>)
 8021324:	4602      	mov	r2, r0
 8021326:	f240 21ef 	movw	r1, #751	; 0x2ef
 802132a:	f7ff bbb1 	b.w	8020a90 <_dtoa_r+0x30>
 802132e:	693a      	ldr	r2, [r7, #16]
 8021330:	3202      	adds	r2, #2
 8021332:	0092      	lsls	r2, r2, #2
 8021334:	f107 010c 	add.w	r1, r7, #12
 8021338:	300c      	adds	r0, #12
 802133a:	f7ff fad4 	bl	80208e6 <memcpy>
 802133e:	2201      	movs	r2, #1
 8021340:	4641      	mov	r1, r8
 8021342:	4630      	mov	r0, r6
 8021344:	f000 fbaa 	bl	8021a9c <__lshift>
 8021348:	9b01      	ldr	r3, [sp, #4]
 802134a:	3301      	adds	r3, #1
 802134c:	9304      	str	r3, [sp, #16]
 802134e:	9b01      	ldr	r3, [sp, #4]
 8021350:	4453      	add	r3, sl
 8021352:	9308      	str	r3, [sp, #32]
 8021354:	9b02      	ldr	r3, [sp, #8]
 8021356:	f003 0301 	and.w	r3, r3, #1
 802135a:	46b9      	mov	r9, r7
 802135c:	9307      	str	r3, [sp, #28]
 802135e:	4607      	mov	r7, r0
 8021360:	9b04      	ldr	r3, [sp, #16]
 8021362:	4621      	mov	r1, r4
 8021364:	3b01      	subs	r3, #1
 8021366:	4628      	mov	r0, r5
 8021368:	9302      	str	r3, [sp, #8]
 802136a:	f7ff faef 	bl	802094c <quorem>
 802136e:	4603      	mov	r3, r0
 8021370:	3330      	adds	r3, #48	; 0x30
 8021372:	9005      	str	r0, [sp, #20]
 8021374:	4649      	mov	r1, r9
 8021376:	4628      	mov	r0, r5
 8021378:	9309      	str	r3, [sp, #36]	; 0x24
 802137a:	f000 fbfb 	bl	8021b74 <__mcmp>
 802137e:	463a      	mov	r2, r7
 8021380:	4682      	mov	sl, r0
 8021382:	4621      	mov	r1, r4
 8021384:	4630      	mov	r0, r6
 8021386:	f000 fc11 	bl	8021bac <__mdiff>
 802138a:	68c2      	ldr	r2, [r0, #12]
 802138c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802138e:	4680      	mov	r8, r0
 8021390:	bb0a      	cbnz	r2, 80213d6 <_dtoa_r+0x976>
 8021392:	4601      	mov	r1, r0
 8021394:	4628      	mov	r0, r5
 8021396:	f000 fbed 	bl	8021b74 <__mcmp>
 802139a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802139c:	4602      	mov	r2, r0
 802139e:	4641      	mov	r1, r8
 80213a0:	4630      	mov	r0, r6
 80213a2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80213a6:	f000 f95f 	bl	8021668 <_Bfree>
 80213aa:	9b06      	ldr	r3, [sp, #24]
 80213ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80213ae:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80213b2:	ea43 0102 	orr.w	r1, r3, r2
 80213b6:	9b07      	ldr	r3, [sp, #28]
 80213b8:	4319      	orrs	r1, r3
 80213ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80213bc:	d10d      	bne.n	80213da <_dtoa_r+0x97a>
 80213be:	2b39      	cmp	r3, #57	; 0x39
 80213c0:	d029      	beq.n	8021416 <_dtoa_r+0x9b6>
 80213c2:	f1ba 0f00 	cmp.w	sl, #0
 80213c6:	dd01      	ble.n	80213cc <_dtoa_r+0x96c>
 80213c8:	9b05      	ldr	r3, [sp, #20]
 80213ca:	3331      	adds	r3, #49	; 0x31
 80213cc:	9a02      	ldr	r2, [sp, #8]
 80213ce:	7013      	strb	r3, [r2, #0]
 80213d0:	e775      	b.n	80212be <_dtoa_r+0x85e>
 80213d2:	4638      	mov	r0, r7
 80213d4:	e7b8      	b.n	8021348 <_dtoa_r+0x8e8>
 80213d6:	2201      	movs	r2, #1
 80213d8:	e7e1      	b.n	802139e <_dtoa_r+0x93e>
 80213da:	f1ba 0f00 	cmp.w	sl, #0
 80213de:	db06      	blt.n	80213ee <_dtoa_r+0x98e>
 80213e0:	9906      	ldr	r1, [sp, #24]
 80213e2:	ea41 0a0a 	orr.w	sl, r1, sl
 80213e6:	9907      	ldr	r1, [sp, #28]
 80213e8:	ea5a 0a01 	orrs.w	sl, sl, r1
 80213ec:	d120      	bne.n	8021430 <_dtoa_r+0x9d0>
 80213ee:	2a00      	cmp	r2, #0
 80213f0:	ddec      	ble.n	80213cc <_dtoa_r+0x96c>
 80213f2:	4629      	mov	r1, r5
 80213f4:	2201      	movs	r2, #1
 80213f6:	4630      	mov	r0, r6
 80213f8:	9304      	str	r3, [sp, #16]
 80213fa:	f000 fb4f 	bl	8021a9c <__lshift>
 80213fe:	4621      	mov	r1, r4
 8021400:	4605      	mov	r5, r0
 8021402:	f000 fbb7 	bl	8021b74 <__mcmp>
 8021406:	2800      	cmp	r0, #0
 8021408:	9b04      	ldr	r3, [sp, #16]
 802140a:	dc02      	bgt.n	8021412 <_dtoa_r+0x9b2>
 802140c:	d1de      	bne.n	80213cc <_dtoa_r+0x96c>
 802140e:	07da      	lsls	r2, r3, #31
 8021410:	d5dc      	bpl.n	80213cc <_dtoa_r+0x96c>
 8021412:	2b39      	cmp	r3, #57	; 0x39
 8021414:	d1d8      	bne.n	80213c8 <_dtoa_r+0x968>
 8021416:	9a02      	ldr	r2, [sp, #8]
 8021418:	2339      	movs	r3, #57	; 0x39
 802141a:	7013      	strb	r3, [r2, #0]
 802141c:	4643      	mov	r3, r8
 802141e:	4698      	mov	r8, r3
 8021420:	3b01      	subs	r3, #1
 8021422:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8021426:	2a39      	cmp	r2, #57	; 0x39
 8021428:	d051      	beq.n	80214ce <_dtoa_r+0xa6e>
 802142a:	3201      	adds	r2, #1
 802142c:	701a      	strb	r2, [r3, #0]
 802142e:	e746      	b.n	80212be <_dtoa_r+0x85e>
 8021430:	2a00      	cmp	r2, #0
 8021432:	dd03      	ble.n	802143c <_dtoa_r+0x9dc>
 8021434:	2b39      	cmp	r3, #57	; 0x39
 8021436:	d0ee      	beq.n	8021416 <_dtoa_r+0x9b6>
 8021438:	3301      	adds	r3, #1
 802143a:	e7c7      	b.n	80213cc <_dtoa_r+0x96c>
 802143c:	9a04      	ldr	r2, [sp, #16]
 802143e:	9908      	ldr	r1, [sp, #32]
 8021440:	f802 3c01 	strb.w	r3, [r2, #-1]
 8021444:	428a      	cmp	r2, r1
 8021446:	d02b      	beq.n	80214a0 <_dtoa_r+0xa40>
 8021448:	4629      	mov	r1, r5
 802144a:	2300      	movs	r3, #0
 802144c:	220a      	movs	r2, #10
 802144e:	4630      	mov	r0, r6
 8021450:	f000 f92c 	bl	80216ac <__multadd>
 8021454:	45b9      	cmp	r9, r7
 8021456:	4605      	mov	r5, r0
 8021458:	f04f 0300 	mov.w	r3, #0
 802145c:	f04f 020a 	mov.w	r2, #10
 8021460:	4649      	mov	r1, r9
 8021462:	4630      	mov	r0, r6
 8021464:	d107      	bne.n	8021476 <_dtoa_r+0xa16>
 8021466:	f000 f921 	bl	80216ac <__multadd>
 802146a:	4681      	mov	r9, r0
 802146c:	4607      	mov	r7, r0
 802146e:	9b04      	ldr	r3, [sp, #16]
 8021470:	3301      	adds	r3, #1
 8021472:	9304      	str	r3, [sp, #16]
 8021474:	e774      	b.n	8021360 <_dtoa_r+0x900>
 8021476:	f000 f919 	bl	80216ac <__multadd>
 802147a:	4639      	mov	r1, r7
 802147c:	4681      	mov	r9, r0
 802147e:	2300      	movs	r3, #0
 8021480:	220a      	movs	r2, #10
 8021482:	4630      	mov	r0, r6
 8021484:	f000 f912 	bl	80216ac <__multadd>
 8021488:	4607      	mov	r7, r0
 802148a:	e7f0      	b.n	802146e <_dtoa_r+0xa0e>
 802148c:	f1ba 0f00 	cmp.w	sl, #0
 8021490:	9a01      	ldr	r2, [sp, #4]
 8021492:	bfcc      	ite	gt
 8021494:	46d0      	movgt	r8, sl
 8021496:	f04f 0801 	movle.w	r8, #1
 802149a:	4490      	add	r8, r2
 802149c:	f04f 0900 	mov.w	r9, #0
 80214a0:	4629      	mov	r1, r5
 80214a2:	2201      	movs	r2, #1
 80214a4:	4630      	mov	r0, r6
 80214a6:	9302      	str	r3, [sp, #8]
 80214a8:	f000 faf8 	bl	8021a9c <__lshift>
 80214ac:	4621      	mov	r1, r4
 80214ae:	4605      	mov	r5, r0
 80214b0:	f000 fb60 	bl	8021b74 <__mcmp>
 80214b4:	2800      	cmp	r0, #0
 80214b6:	dcb1      	bgt.n	802141c <_dtoa_r+0x9bc>
 80214b8:	d102      	bne.n	80214c0 <_dtoa_r+0xa60>
 80214ba:	9b02      	ldr	r3, [sp, #8]
 80214bc:	07db      	lsls	r3, r3, #31
 80214be:	d4ad      	bmi.n	802141c <_dtoa_r+0x9bc>
 80214c0:	4643      	mov	r3, r8
 80214c2:	4698      	mov	r8, r3
 80214c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80214c8:	2a30      	cmp	r2, #48	; 0x30
 80214ca:	d0fa      	beq.n	80214c2 <_dtoa_r+0xa62>
 80214cc:	e6f7      	b.n	80212be <_dtoa_r+0x85e>
 80214ce:	9a01      	ldr	r2, [sp, #4]
 80214d0:	429a      	cmp	r2, r3
 80214d2:	d1a4      	bne.n	802141e <_dtoa_r+0x9be>
 80214d4:	f10b 0b01 	add.w	fp, fp, #1
 80214d8:	2331      	movs	r3, #49	; 0x31
 80214da:	e778      	b.n	80213ce <_dtoa_r+0x96e>
 80214dc:	4b14      	ldr	r3, [pc, #80]	; (8021530 <_dtoa_r+0xad0>)
 80214de:	f7ff bb2a 	b.w	8020b36 <_dtoa_r+0xd6>
 80214e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80214e4:	2b00      	cmp	r3, #0
 80214e6:	f47f ab05 	bne.w	8020af4 <_dtoa_r+0x94>
 80214ea:	4b12      	ldr	r3, [pc, #72]	; (8021534 <_dtoa_r+0xad4>)
 80214ec:	f7ff bb23 	b.w	8020b36 <_dtoa_r+0xd6>
 80214f0:	f1ba 0f00 	cmp.w	sl, #0
 80214f4:	dc03      	bgt.n	80214fe <_dtoa_r+0xa9e>
 80214f6:	9b06      	ldr	r3, [sp, #24]
 80214f8:	2b02      	cmp	r3, #2
 80214fa:	f73f aec8 	bgt.w	802128e <_dtoa_r+0x82e>
 80214fe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8021502:	4621      	mov	r1, r4
 8021504:	4628      	mov	r0, r5
 8021506:	f7ff fa21 	bl	802094c <quorem>
 802150a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 802150e:	f808 3b01 	strb.w	r3, [r8], #1
 8021512:	9a01      	ldr	r2, [sp, #4]
 8021514:	eba8 0202 	sub.w	r2, r8, r2
 8021518:	4592      	cmp	sl, r2
 802151a:	ddb7      	ble.n	802148c <_dtoa_r+0xa2c>
 802151c:	4629      	mov	r1, r5
 802151e:	2300      	movs	r3, #0
 8021520:	220a      	movs	r2, #10
 8021522:	4630      	mov	r0, r6
 8021524:	f000 f8c2 	bl	80216ac <__multadd>
 8021528:	4605      	mov	r5, r0
 802152a:	e7ea      	b.n	8021502 <_dtoa_r+0xaa2>
 802152c:	080256ae 	.word	0x080256ae
 8021530:	080255e4 	.word	0x080255e4
 8021534:	08025649 	.word	0x08025649

08021538 <__env_lock>:
 8021538:	4801      	ldr	r0, [pc, #4]	; (8021540 <__env_lock+0x8>)
 802153a:	f7ff b9ca 	b.w	80208d2 <__retarget_lock_acquire_recursive>
 802153e:	bf00      	nop
 8021540:	2001708c 	.word	0x2001708c

08021544 <__env_unlock>:
 8021544:	4801      	ldr	r0, [pc, #4]	; (802154c <__env_unlock+0x8>)
 8021546:	f7ff b9c5 	b.w	80208d4 <__retarget_lock_release_recursive>
 802154a:	bf00      	nop
 802154c:	2001708c 	.word	0x2001708c

08021550 <_free_r>:
 8021550:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021552:	2900      	cmp	r1, #0
 8021554:	d044      	beq.n	80215e0 <_free_r+0x90>
 8021556:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802155a:	9001      	str	r0, [sp, #4]
 802155c:	2b00      	cmp	r3, #0
 802155e:	f1a1 0404 	sub.w	r4, r1, #4
 8021562:	bfb8      	it	lt
 8021564:	18e4      	addlt	r4, r4, r3
 8021566:	f7fd fdbd 	bl	801f0e4 <__malloc_lock>
 802156a:	4a1e      	ldr	r2, [pc, #120]	; (80215e4 <_free_r+0x94>)
 802156c:	9801      	ldr	r0, [sp, #4]
 802156e:	6813      	ldr	r3, [r2, #0]
 8021570:	b933      	cbnz	r3, 8021580 <_free_r+0x30>
 8021572:	6063      	str	r3, [r4, #4]
 8021574:	6014      	str	r4, [r2, #0]
 8021576:	b003      	add	sp, #12
 8021578:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 802157c:	f7fd bdb8 	b.w	801f0f0 <__malloc_unlock>
 8021580:	42a3      	cmp	r3, r4
 8021582:	d908      	bls.n	8021596 <_free_r+0x46>
 8021584:	6825      	ldr	r5, [r4, #0]
 8021586:	1961      	adds	r1, r4, r5
 8021588:	428b      	cmp	r3, r1
 802158a:	bf01      	itttt	eq
 802158c:	6819      	ldreq	r1, [r3, #0]
 802158e:	685b      	ldreq	r3, [r3, #4]
 8021590:	1949      	addeq	r1, r1, r5
 8021592:	6021      	streq	r1, [r4, #0]
 8021594:	e7ed      	b.n	8021572 <_free_r+0x22>
 8021596:	461a      	mov	r2, r3
 8021598:	685b      	ldr	r3, [r3, #4]
 802159a:	b10b      	cbz	r3, 80215a0 <_free_r+0x50>
 802159c:	42a3      	cmp	r3, r4
 802159e:	d9fa      	bls.n	8021596 <_free_r+0x46>
 80215a0:	6811      	ldr	r1, [r2, #0]
 80215a2:	1855      	adds	r5, r2, r1
 80215a4:	42a5      	cmp	r5, r4
 80215a6:	d10b      	bne.n	80215c0 <_free_r+0x70>
 80215a8:	6824      	ldr	r4, [r4, #0]
 80215aa:	4421      	add	r1, r4
 80215ac:	1854      	adds	r4, r2, r1
 80215ae:	42a3      	cmp	r3, r4
 80215b0:	6011      	str	r1, [r2, #0]
 80215b2:	d1e0      	bne.n	8021576 <_free_r+0x26>
 80215b4:	681c      	ldr	r4, [r3, #0]
 80215b6:	685b      	ldr	r3, [r3, #4]
 80215b8:	6053      	str	r3, [r2, #4]
 80215ba:	440c      	add	r4, r1
 80215bc:	6014      	str	r4, [r2, #0]
 80215be:	e7da      	b.n	8021576 <_free_r+0x26>
 80215c0:	d902      	bls.n	80215c8 <_free_r+0x78>
 80215c2:	230c      	movs	r3, #12
 80215c4:	6003      	str	r3, [r0, #0]
 80215c6:	e7d6      	b.n	8021576 <_free_r+0x26>
 80215c8:	6825      	ldr	r5, [r4, #0]
 80215ca:	1961      	adds	r1, r4, r5
 80215cc:	428b      	cmp	r3, r1
 80215ce:	bf04      	itt	eq
 80215d0:	6819      	ldreq	r1, [r3, #0]
 80215d2:	685b      	ldreq	r3, [r3, #4]
 80215d4:	6063      	str	r3, [r4, #4]
 80215d6:	bf04      	itt	eq
 80215d8:	1949      	addeq	r1, r1, r5
 80215da:	6021      	streq	r1, [r4, #0]
 80215dc:	6054      	str	r4, [r2, #4]
 80215de:	e7ca      	b.n	8021576 <_free_r+0x26>
 80215e0:	b003      	add	sp, #12
 80215e2:	bd30      	pop	{r4, r5, pc}
 80215e4:	20016f44 	.word	0x20016f44

080215e8 <_Balloc>:
 80215e8:	b570      	push	{r4, r5, r6, lr}
 80215ea:	69c6      	ldr	r6, [r0, #28]
 80215ec:	4604      	mov	r4, r0
 80215ee:	460d      	mov	r5, r1
 80215f0:	b976      	cbnz	r6, 8021610 <_Balloc+0x28>
 80215f2:	2010      	movs	r0, #16
 80215f4:	f7fd fcc6 	bl	801ef84 <malloc>
 80215f8:	4602      	mov	r2, r0
 80215fa:	61e0      	str	r0, [r4, #28]
 80215fc:	b920      	cbnz	r0, 8021608 <_Balloc+0x20>
 80215fe:	4b18      	ldr	r3, [pc, #96]	; (8021660 <_Balloc+0x78>)
 8021600:	4818      	ldr	r0, [pc, #96]	; (8021664 <_Balloc+0x7c>)
 8021602:	216b      	movs	r1, #107	; 0x6b
 8021604:	f7ff f984 	bl	8020910 <__assert_func>
 8021608:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802160c:	6006      	str	r6, [r0, #0]
 802160e:	60c6      	str	r6, [r0, #12]
 8021610:	69e6      	ldr	r6, [r4, #28]
 8021612:	68f3      	ldr	r3, [r6, #12]
 8021614:	b183      	cbz	r3, 8021638 <_Balloc+0x50>
 8021616:	69e3      	ldr	r3, [r4, #28]
 8021618:	68db      	ldr	r3, [r3, #12]
 802161a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 802161e:	b9b8      	cbnz	r0, 8021650 <_Balloc+0x68>
 8021620:	2101      	movs	r1, #1
 8021622:	fa01 f605 	lsl.w	r6, r1, r5
 8021626:	1d72      	adds	r2, r6, #5
 8021628:	0092      	lsls	r2, r2, #2
 802162a:	4620      	mov	r0, r4
 802162c:	f7fd fc3a 	bl	801eea4 <_calloc_r>
 8021630:	b160      	cbz	r0, 802164c <_Balloc+0x64>
 8021632:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8021636:	e00e      	b.n	8021656 <_Balloc+0x6e>
 8021638:	2221      	movs	r2, #33	; 0x21
 802163a:	2104      	movs	r1, #4
 802163c:	4620      	mov	r0, r4
 802163e:	f7fd fc31 	bl	801eea4 <_calloc_r>
 8021642:	69e3      	ldr	r3, [r4, #28]
 8021644:	60f0      	str	r0, [r6, #12]
 8021646:	68db      	ldr	r3, [r3, #12]
 8021648:	2b00      	cmp	r3, #0
 802164a:	d1e4      	bne.n	8021616 <_Balloc+0x2e>
 802164c:	2000      	movs	r0, #0
 802164e:	bd70      	pop	{r4, r5, r6, pc}
 8021650:	6802      	ldr	r2, [r0, #0]
 8021652:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8021656:	2300      	movs	r3, #0
 8021658:	e9c0 3303 	strd	r3, r3, [r0, #12]
 802165c:	e7f7      	b.n	802164e <_Balloc+0x66>
 802165e:	bf00      	nop
 8021660:	08025464 	.word	0x08025464
 8021664:	080256bf 	.word	0x080256bf

08021668 <_Bfree>:
 8021668:	b570      	push	{r4, r5, r6, lr}
 802166a:	69c6      	ldr	r6, [r0, #28]
 802166c:	4605      	mov	r5, r0
 802166e:	460c      	mov	r4, r1
 8021670:	b976      	cbnz	r6, 8021690 <_Bfree+0x28>
 8021672:	2010      	movs	r0, #16
 8021674:	f7fd fc86 	bl	801ef84 <malloc>
 8021678:	4602      	mov	r2, r0
 802167a:	61e8      	str	r0, [r5, #28]
 802167c:	b920      	cbnz	r0, 8021688 <_Bfree+0x20>
 802167e:	4b09      	ldr	r3, [pc, #36]	; (80216a4 <_Bfree+0x3c>)
 8021680:	4809      	ldr	r0, [pc, #36]	; (80216a8 <_Bfree+0x40>)
 8021682:	218f      	movs	r1, #143	; 0x8f
 8021684:	f7ff f944 	bl	8020910 <__assert_func>
 8021688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802168c:	6006      	str	r6, [r0, #0]
 802168e:	60c6      	str	r6, [r0, #12]
 8021690:	b13c      	cbz	r4, 80216a2 <_Bfree+0x3a>
 8021692:	69eb      	ldr	r3, [r5, #28]
 8021694:	6862      	ldr	r2, [r4, #4]
 8021696:	68db      	ldr	r3, [r3, #12]
 8021698:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802169c:	6021      	str	r1, [r4, #0]
 802169e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80216a2:	bd70      	pop	{r4, r5, r6, pc}
 80216a4:	08025464 	.word	0x08025464
 80216a8:	080256bf 	.word	0x080256bf

080216ac <__multadd>:
 80216ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80216b0:	690d      	ldr	r5, [r1, #16]
 80216b2:	4607      	mov	r7, r0
 80216b4:	460c      	mov	r4, r1
 80216b6:	461e      	mov	r6, r3
 80216b8:	f101 0c14 	add.w	ip, r1, #20
 80216bc:	2000      	movs	r0, #0
 80216be:	f8dc 3000 	ldr.w	r3, [ip]
 80216c2:	b299      	uxth	r1, r3
 80216c4:	fb02 6101 	mla	r1, r2, r1, r6
 80216c8:	0c1e      	lsrs	r6, r3, #16
 80216ca:	0c0b      	lsrs	r3, r1, #16
 80216cc:	fb02 3306 	mla	r3, r2, r6, r3
 80216d0:	b289      	uxth	r1, r1
 80216d2:	3001      	adds	r0, #1
 80216d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80216d8:	4285      	cmp	r5, r0
 80216da:	f84c 1b04 	str.w	r1, [ip], #4
 80216de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80216e2:	dcec      	bgt.n	80216be <__multadd+0x12>
 80216e4:	b30e      	cbz	r6, 802172a <__multadd+0x7e>
 80216e6:	68a3      	ldr	r3, [r4, #8]
 80216e8:	42ab      	cmp	r3, r5
 80216ea:	dc19      	bgt.n	8021720 <__multadd+0x74>
 80216ec:	6861      	ldr	r1, [r4, #4]
 80216ee:	4638      	mov	r0, r7
 80216f0:	3101      	adds	r1, #1
 80216f2:	f7ff ff79 	bl	80215e8 <_Balloc>
 80216f6:	4680      	mov	r8, r0
 80216f8:	b928      	cbnz	r0, 8021706 <__multadd+0x5a>
 80216fa:	4602      	mov	r2, r0
 80216fc:	4b0c      	ldr	r3, [pc, #48]	; (8021730 <__multadd+0x84>)
 80216fe:	480d      	ldr	r0, [pc, #52]	; (8021734 <__multadd+0x88>)
 8021700:	21ba      	movs	r1, #186	; 0xba
 8021702:	f7ff f905 	bl	8020910 <__assert_func>
 8021706:	6922      	ldr	r2, [r4, #16]
 8021708:	3202      	adds	r2, #2
 802170a:	f104 010c 	add.w	r1, r4, #12
 802170e:	0092      	lsls	r2, r2, #2
 8021710:	300c      	adds	r0, #12
 8021712:	f7ff f8e8 	bl	80208e6 <memcpy>
 8021716:	4621      	mov	r1, r4
 8021718:	4638      	mov	r0, r7
 802171a:	f7ff ffa5 	bl	8021668 <_Bfree>
 802171e:	4644      	mov	r4, r8
 8021720:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8021724:	3501      	adds	r5, #1
 8021726:	615e      	str	r6, [r3, #20]
 8021728:	6125      	str	r5, [r4, #16]
 802172a:	4620      	mov	r0, r4
 802172c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021730:	080256ae 	.word	0x080256ae
 8021734:	080256bf 	.word	0x080256bf

08021738 <__s2b>:
 8021738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802173c:	460c      	mov	r4, r1
 802173e:	4615      	mov	r5, r2
 8021740:	461f      	mov	r7, r3
 8021742:	2209      	movs	r2, #9
 8021744:	3308      	adds	r3, #8
 8021746:	4606      	mov	r6, r0
 8021748:	fb93 f3f2 	sdiv	r3, r3, r2
 802174c:	2100      	movs	r1, #0
 802174e:	2201      	movs	r2, #1
 8021750:	429a      	cmp	r2, r3
 8021752:	db09      	blt.n	8021768 <__s2b+0x30>
 8021754:	4630      	mov	r0, r6
 8021756:	f7ff ff47 	bl	80215e8 <_Balloc>
 802175a:	b940      	cbnz	r0, 802176e <__s2b+0x36>
 802175c:	4602      	mov	r2, r0
 802175e:	4b19      	ldr	r3, [pc, #100]	; (80217c4 <__s2b+0x8c>)
 8021760:	4819      	ldr	r0, [pc, #100]	; (80217c8 <__s2b+0x90>)
 8021762:	21d3      	movs	r1, #211	; 0xd3
 8021764:	f7ff f8d4 	bl	8020910 <__assert_func>
 8021768:	0052      	lsls	r2, r2, #1
 802176a:	3101      	adds	r1, #1
 802176c:	e7f0      	b.n	8021750 <__s2b+0x18>
 802176e:	9b08      	ldr	r3, [sp, #32]
 8021770:	6143      	str	r3, [r0, #20]
 8021772:	2d09      	cmp	r5, #9
 8021774:	f04f 0301 	mov.w	r3, #1
 8021778:	6103      	str	r3, [r0, #16]
 802177a:	dd16      	ble.n	80217aa <__s2b+0x72>
 802177c:	f104 0909 	add.w	r9, r4, #9
 8021780:	46c8      	mov	r8, r9
 8021782:	442c      	add	r4, r5
 8021784:	f818 3b01 	ldrb.w	r3, [r8], #1
 8021788:	4601      	mov	r1, r0
 802178a:	3b30      	subs	r3, #48	; 0x30
 802178c:	220a      	movs	r2, #10
 802178e:	4630      	mov	r0, r6
 8021790:	f7ff ff8c 	bl	80216ac <__multadd>
 8021794:	45a0      	cmp	r8, r4
 8021796:	d1f5      	bne.n	8021784 <__s2b+0x4c>
 8021798:	f1a5 0408 	sub.w	r4, r5, #8
 802179c:	444c      	add	r4, r9
 802179e:	1b2d      	subs	r5, r5, r4
 80217a0:	1963      	adds	r3, r4, r5
 80217a2:	42bb      	cmp	r3, r7
 80217a4:	db04      	blt.n	80217b0 <__s2b+0x78>
 80217a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80217aa:	340a      	adds	r4, #10
 80217ac:	2509      	movs	r5, #9
 80217ae:	e7f6      	b.n	802179e <__s2b+0x66>
 80217b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80217b4:	4601      	mov	r1, r0
 80217b6:	3b30      	subs	r3, #48	; 0x30
 80217b8:	220a      	movs	r2, #10
 80217ba:	4630      	mov	r0, r6
 80217bc:	f7ff ff76 	bl	80216ac <__multadd>
 80217c0:	e7ee      	b.n	80217a0 <__s2b+0x68>
 80217c2:	bf00      	nop
 80217c4:	080256ae 	.word	0x080256ae
 80217c8:	080256bf 	.word	0x080256bf

080217cc <__hi0bits>:
 80217cc:	0c03      	lsrs	r3, r0, #16
 80217ce:	041b      	lsls	r3, r3, #16
 80217d0:	b9d3      	cbnz	r3, 8021808 <__hi0bits+0x3c>
 80217d2:	0400      	lsls	r0, r0, #16
 80217d4:	2310      	movs	r3, #16
 80217d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80217da:	bf04      	itt	eq
 80217dc:	0200      	lsleq	r0, r0, #8
 80217de:	3308      	addeq	r3, #8
 80217e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80217e4:	bf04      	itt	eq
 80217e6:	0100      	lsleq	r0, r0, #4
 80217e8:	3304      	addeq	r3, #4
 80217ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80217ee:	bf04      	itt	eq
 80217f0:	0080      	lsleq	r0, r0, #2
 80217f2:	3302      	addeq	r3, #2
 80217f4:	2800      	cmp	r0, #0
 80217f6:	db05      	blt.n	8021804 <__hi0bits+0x38>
 80217f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80217fc:	f103 0301 	add.w	r3, r3, #1
 8021800:	bf08      	it	eq
 8021802:	2320      	moveq	r3, #32
 8021804:	4618      	mov	r0, r3
 8021806:	4770      	bx	lr
 8021808:	2300      	movs	r3, #0
 802180a:	e7e4      	b.n	80217d6 <__hi0bits+0xa>

0802180c <__lo0bits>:
 802180c:	6803      	ldr	r3, [r0, #0]
 802180e:	f013 0207 	ands.w	r2, r3, #7
 8021812:	d00c      	beq.n	802182e <__lo0bits+0x22>
 8021814:	07d9      	lsls	r1, r3, #31
 8021816:	d422      	bmi.n	802185e <__lo0bits+0x52>
 8021818:	079a      	lsls	r2, r3, #30
 802181a:	bf49      	itett	mi
 802181c:	085b      	lsrmi	r3, r3, #1
 802181e:	089b      	lsrpl	r3, r3, #2
 8021820:	6003      	strmi	r3, [r0, #0]
 8021822:	2201      	movmi	r2, #1
 8021824:	bf5c      	itt	pl
 8021826:	6003      	strpl	r3, [r0, #0]
 8021828:	2202      	movpl	r2, #2
 802182a:	4610      	mov	r0, r2
 802182c:	4770      	bx	lr
 802182e:	b299      	uxth	r1, r3
 8021830:	b909      	cbnz	r1, 8021836 <__lo0bits+0x2a>
 8021832:	0c1b      	lsrs	r3, r3, #16
 8021834:	2210      	movs	r2, #16
 8021836:	b2d9      	uxtb	r1, r3
 8021838:	b909      	cbnz	r1, 802183e <__lo0bits+0x32>
 802183a:	3208      	adds	r2, #8
 802183c:	0a1b      	lsrs	r3, r3, #8
 802183e:	0719      	lsls	r1, r3, #28
 8021840:	bf04      	itt	eq
 8021842:	091b      	lsreq	r3, r3, #4
 8021844:	3204      	addeq	r2, #4
 8021846:	0799      	lsls	r1, r3, #30
 8021848:	bf04      	itt	eq
 802184a:	089b      	lsreq	r3, r3, #2
 802184c:	3202      	addeq	r2, #2
 802184e:	07d9      	lsls	r1, r3, #31
 8021850:	d403      	bmi.n	802185a <__lo0bits+0x4e>
 8021852:	085b      	lsrs	r3, r3, #1
 8021854:	f102 0201 	add.w	r2, r2, #1
 8021858:	d003      	beq.n	8021862 <__lo0bits+0x56>
 802185a:	6003      	str	r3, [r0, #0]
 802185c:	e7e5      	b.n	802182a <__lo0bits+0x1e>
 802185e:	2200      	movs	r2, #0
 8021860:	e7e3      	b.n	802182a <__lo0bits+0x1e>
 8021862:	2220      	movs	r2, #32
 8021864:	e7e1      	b.n	802182a <__lo0bits+0x1e>
	...

08021868 <__i2b>:
 8021868:	b510      	push	{r4, lr}
 802186a:	460c      	mov	r4, r1
 802186c:	2101      	movs	r1, #1
 802186e:	f7ff febb 	bl	80215e8 <_Balloc>
 8021872:	4602      	mov	r2, r0
 8021874:	b928      	cbnz	r0, 8021882 <__i2b+0x1a>
 8021876:	4b05      	ldr	r3, [pc, #20]	; (802188c <__i2b+0x24>)
 8021878:	4805      	ldr	r0, [pc, #20]	; (8021890 <__i2b+0x28>)
 802187a:	f240 1145 	movw	r1, #325	; 0x145
 802187e:	f7ff f847 	bl	8020910 <__assert_func>
 8021882:	2301      	movs	r3, #1
 8021884:	6144      	str	r4, [r0, #20]
 8021886:	6103      	str	r3, [r0, #16]
 8021888:	bd10      	pop	{r4, pc}
 802188a:	bf00      	nop
 802188c:	080256ae 	.word	0x080256ae
 8021890:	080256bf 	.word	0x080256bf

08021894 <__multiply>:
 8021894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021898:	4691      	mov	r9, r2
 802189a:	690a      	ldr	r2, [r1, #16]
 802189c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80218a0:	429a      	cmp	r2, r3
 80218a2:	bfb8      	it	lt
 80218a4:	460b      	movlt	r3, r1
 80218a6:	460c      	mov	r4, r1
 80218a8:	bfbc      	itt	lt
 80218aa:	464c      	movlt	r4, r9
 80218ac:	4699      	movlt	r9, r3
 80218ae:	6927      	ldr	r7, [r4, #16]
 80218b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80218b4:	68a3      	ldr	r3, [r4, #8]
 80218b6:	6861      	ldr	r1, [r4, #4]
 80218b8:	eb07 060a 	add.w	r6, r7, sl
 80218bc:	42b3      	cmp	r3, r6
 80218be:	b085      	sub	sp, #20
 80218c0:	bfb8      	it	lt
 80218c2:	3101      	addlt	r1, #1
 80218c4:	f7ff fe90 	bl	80215e8 <_Balloc>
 80218c8:	b930      	cbnz	r0, 80218d8 <__multiply+0x44>
 80218ca:	4602      	mov	r2, r0
 80218cc:	4b44      	ldr	r3, [pc, #272]	; (80219e0 <__multiply+0x14c>)
 80218ce:	4845      	ldr	r0, [pc, #276]	; (80219e4 <__multiply+0x150>)
 80218d0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80218d4:	f7ff f81c 	bl	8020910 <__assert_func>
 80218d8:	f100 0514 	add.w	r5, r0, #20
 80218dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80218e0:	462b      	mov	r3, r5
 80218e2:	2200      	movs	r2, #0
 80218e4:	4543      	cmp	r3, r8
 80218e6:	d321      	bcc.n	802192c <__multiply+0x98>
 80218e8:	f104 0314 	add.w	r3, r4, #20
 80218ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80218f0:	f109 0314 	add.w	r3, r9, #20
 80218f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80218f8:	9202      	str	r2, [sp, #8]
 80218fa:	1b3a      	subs	r2, r7, r4
 80218fc:	3a15      	subs	r2, #21
 80218fe:	f022 0203 	bic.w	r2, r2, #3
 8021902:	3204      	adds	r2, #4
 8021904:	f104 0115 	add.w	r1, r4, #21
 8021908:	428f      	cmp	r7, r1
 802190a:	bf38      	it	cc
 802190c:	2204      	movcc	r2, #4
 802190e:	9201      	str	r2, [sp, #4]
 8021910:	9a02      	ldr	r2, [sp, #8]
 8021912:	9303      	str	r3, [sp, #12]
 8021914:	429a      	cmp	r2, r3
 8021916:	d80c      	bhi.n	8021932 <__multiply+0x9e>
 8021918:	2e00      	cmp	r6, #0
 802191a:	dd03      	ble.n	8021924 <__multiply+0x90>
 802191c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8021920:	2b00      	cmp	r3, #0
 8021922:	d05b      	beq.n	80219dc <__multiply+0x148>
 8021924:	6106      	str	r6, [r0, #16]
 8021926:	b005      	add	sp, #20
 8021928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802192c:	f843 2b04 	str.w	r2, [r3], #4
 8021930:	e7d8      	b.n	80218e4 <__multiply+0x50>
 8021932:	f8b3 a000 	ldrh.w	sl, [r3]
 8021936:	f1ba 0f00 	cmp.w	sl, #0
 802193a:	d024      	beq.n	8021986 <__multiply+0xf2>
 802193c:	f104 0e14 	add.w	lr, r4, #20
 8021940:	46a9      	mov	r9, r5
 8021942:	f04f 0c00 	mov.w	ip, #0
 8021946:	f85e 2b04 	ldr.w	r2, [lr], #4
 802194a:	f8d9 1000 	ldr.w	r1, [r9]
 802194e:	fa1f fb82 	uxth.w	fp, r2
 8021952:	b289      	uxth	r1, r1
 8021954:	fb0a 110b 	mla	r1, sl, fp, r1
 8021958:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 802195c:	f8d9 2000 	ldr.w	r2, [r9]
 8021960:	4461      	add	r1, ip
 8021962:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8021966:	fb0a c20b 	mla	r2, sl, fp, ip
 802196a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 802196e:	b289      	uxth	r1, r1
 8021970:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8021974:	4577      	cmp	r7, lr
 8021976:	f849 1b04 	str.w	r1, [r9], #4
 802197a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 802197e:	d8e2      	bhi.n	8021946 <__multiply+0xb2>
 8021980:	9a01      	ldr	r2, [sp, #4]
 8021982:	f845 c002 	str.w	ip, [r5, r2]
 8021986:	9a03      	ldr	r2, [sp, #12]
 8021988:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 802198c:	3304      	adds	r3, #4
 802198e:	f1b9 0f00 	cmp.w	r9, #0
 8021992:	d021      	beq.n	80219d8 <__multiply+0x144>
 8021994:	6829      	ldr	r1, [r5, #0]
 8021996:	f104 0c14 	add.w	ip, r4, #20
 802199a:	46ae      	mov	lr, r5
 802199c:	f04f 0a00 	mov.w	sl, #0
 80219a0:	f8bc b000 	ldrh.w	fp, [ip]
 80219a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80219a8:	fb09 220b 	mla	r2, r9, fp, r2
 80219ac:	4452      	add	r2, sl
 80219ae:	b289      	uxth	r1, r1
 80219b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80219b4:	f84e 1b04 	str.w	r1, [lr], #4
 80219b8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80219bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80219c0:	f8be 1000 	ldrh.w	r1, [lr]
 80219c4:	fb09 110a 	mla	r1, r9, sl, r1
 80219c8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80219cc:	4567      	cmp	r7, ip
 80219ce:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80219d2:	d8e5      	bhi.n	80219a0 <__multiply+0x10c>
 80219d4:	9a01      	ldr	r2, [sp, #4]
 80219d6:	50a9      	str	r1, [r5, r2]
 80219d8:	3504      	adds	r5, #4
 80219da:	e799      	b.n	8021910 <__multiply+0x7c>
 80219dc:	3e01      	subs	r6, #1
 80219de:	e79b      	b.n	8021918 <__multiply+0x84>
 80219e0:	080256ae 	.word	0x080256ae
 80219e4:	080256bf 	.word	0x080256bf

080219e8 <__pow5mult>:
 80219e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80219ec:	4615      	mov	r5, r2
 80219ee:	f012 0203 	ands.w	r2, r2, #3
 80219f2:	4606      	mov	r6, r0
 80219f4:	460f      	mov	r7, r1
 80219f6:	d007      	beq.n	8021a08 <__pow5mult+0x20>
 80219f8:	4c25      	ldr	r4, [pc, #148]	; (8021a90 <__pow5mult+0xa8>)
 80219fa:	3a01      	subs	r2, #1
 80219fc:	2300      	movs	r3, #0
 80219fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8021a02:	f7ff fe53 	bl	80216ac <__multadd>
 8021a06:	4607      	mov	r7, r0
 8021a08:	10ad      	asrs	r5, r5, #2
 8021a0a:	d03d      	beq.n	8021a88 <__pow5mult+0xa0>
 8021a0c:	69f4      	ldr	r4, [r6, #28]
 8021a0e:	b97c      	cbnz	r4, 8021a30 <__pow5mult+0x48>
 8021a10:	2010      	movs	r0, #16
 8021a12:	f7fd fab7 	bl	801ef84 <malloc>
 8021a16:	4602      	mov	r2, r0
 8021a18:	61f0      	str	r0, [r6, #28]
 8021a1a:	b928      	cbnz	r0, 8021a28 <__pow5mult+0x40>
 8021a1c:	4b1d      	ldr	r3, [pc, #116]	; (8021a94 <__pow5mult+0xac>)
 8021a1e:	481e      	ldr	r0, [pc, #120]	; (8021a98 <__pow5mult+0xb0>)
 8021a20:	f240 11b3 	movw	r1, #435	; 0x1b3
 8021a24:	f7fe ff74 	bl	8020910 <__assert_func>
 8021a28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8021a2c:	6004      	str	r4, [r0, #0]
 8021a2e:	60c4      	str	r4, [r0, #12]
 8021a30:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8021a34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8021a38:	b94c      	cbnz	r4, 8021a4e <__pow5mult+0x66>
 8021a3a:	f240 2171 	movw	r1, #625	; 0x271
 8021a3e:	4630      	mov	r0, r6
 8021a40:	f7ff ff12 	bl	8021868 <__i2b>
 8021a44:	2300      	movs	r3, #0
 8021a46:	f8c8 0008 	str.w	r0, [r8, #8]
 8021a4a:	4604      	mov	r4, r0
 8021a4c:	6003      	str	r3, [r0, #0]
 8021a4e:	f04f 0900 	mov.w	r9, #0
 8021a52:	07eb      	lsls	r3, r5, #31
 8021a54:	d50a      	bpl.n	8021a6c <__pow5mult+0x84>
 8021a56:	4639      	mov	r1, r7
 8021a58:	4622      	mov	r2, r4
 8021a5a:	4630      	mov	r0, r6
 8021a5c:	f7ff ff1a 	bl	8021894 <__multiply>
 8021a60:	4639      	mov	r1, r7
 8021a62:	4680      	mov	r8, r0
 8021a64:	4630      	mov	r0, r6
 8021a66:	f7ff fdff 	bl	8021668 <_Bfree>
 8021a6a:	4647      	mov	r7, r8
 8021a6c:	106d      	asrs	r5, r5, #1
 8021a6e:	d00b      	beq.n	8021a88 <__pow5mult+0xa0>
 8021a70:	6820      	ldr	r0, [r4, #0]
 8021a72:	b938      	cbnz	r0, 8021a84 <__pow5mult+0x9c>
 8021a74:	4622      	mov	r2, r4
 8021a76:	4621      	mov	r1, r4
 8021a78:	4630      	mov	r0, r6
 8021a7a:	f7ff ff0b 	bl	8021894 <__multiply>
 8021a7e:	6020      	str	r0, [r4, #0]
 8021a80:	f8c0 9000 	str.w	r9, [r0]
 8021a84:	4604      	mov	r4, r0
 8021a86:	e7e4      	b.n	8021a52 <__pow5mult+0x6a>
 8021a88:	4638      	mov	r0, r7
 8021a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021a8e:	bf00      	nop
 8021a90:	08025808 	.word	0x08025808
 8021a94:	08025464 	.word	0x08025464
 8021a98:	080256bf 	.word	0x080256bf

08021a9c <__lshift>:
 8021a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021aa0:	460c      	mov	r4, r1
 8021aa2:	6849      	ldr	r1, [r1, #4]
 8021aa4:	6923      	ldr	r3, [r4, #16]
 8021aa6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8021aaa:	68a3      	ldr	r3, [r4, #8]
 8021aac:	4607      	mov	r7, r0
 8021aae:	4691      	mov	r9, r2
 8021ab0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8021ab4:	f108 0601 	add.w	r6, r8, #1
 8021ab8:	42b3      	cmp	r3, r6
 8021aba:	db0b      	blt.n	8021ad4 <__lshift+0x38>
 8021abc:	4638      	mov	r0, r7
 8021abe:	f7ff fd93 	bl	80215e8 <_Balloc>
 8021ac2:	4605      	mov	r5, r0
 8021ac4:	b948      	cbnz	r0, 8021ada <__lshift+0x3e>
 8021ac6:	4602      	mov	r2, r0
 8021ac8:	4b28      	ldr	r3, [pc, #160]	; (8021b6c <__lshift+0xd0>)
 8021aca:	4829      	ldr	r0, [pc, #164]	; (8021b70 <__lshift+0xd4>)
 8021acc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8021ad0:	f7fe ff1e 	bl	8020910 <__assert_func>
 8021ad4:	3101      	adds	r1, #1
 8021ad6:	005b      	lsls	r3, r3, #1
 8021ad8:	e7ee      	b.n	8021ab8 <__lshift+0x1c>
 8021ada:	2300      	movs	r3, #0
 8021adc:	f100 0114 	add.w	r1, r0, #20
 8021ae0:	f100 0210 	add.w	r2, r0, #16
 8021ae4:	4618      	mov	r0, r3
 8021ae6:	4553      	cmp	r3, sl
 8021ae8:	db33      	blt.n	8021b52 <__lshift+0xb6>
 8021aea:	6920      	ldr	r0, [r4, #16]
 8021aec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8021af0:	f104 0314 	add.w	r3, r4, #20
 8021af4:	f019 091f 	ands.w	r9, r9, #31
 8021af8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8021afc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8021b00:	d02b      	beq.n	8021b5a <__lshift+0xbe>
 8021b02:	f1c9 0e20 	rsb	lr, r9, #32
 8021b06:	468a      	mov	sl, r1
 8021b08:	2200      	movs	r2, #0
 8021b0a:	6818      	ldr	r0, [r3, #0]
 8021b0c:	fa00 f009 	lsl.w	r0, r0, r9
 8021b10:	4310      	orrs	r0, r2
 8021b12:	f84a 0b04 	str.w	r0, [sl], #4
 8021b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8021b1a:	459c      	cmp	ip, r3
 8021b1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8021b20:	d8f3      	bhi.n	8021b0a <__lshift+0x6e>
 8021b22:	ebac 0304 	sub.w	r3, ip, r4
 8021b26:	3b15      	subs	r3, #21
 8021b28:	f023 0303 	bic.w	r3, r3, #3
 8021b2c:	3304      	adds	r3, #4
 8021b2e:	f104 0015 	add.w	r0, r4, #21
 8021b32:	4584      	cmp	ip, r0
 8021b34:	bf38      	it	cc
 8021b36:	2304      	movcc	r3, #4
 8021b38:	50ca      	str	r2, [r1, r3]
 8021b3a:	b10a      	cbz	r2, 8021b40 <__lshift+0xa4>
 8021b3c:	f108 0602 	add.w	r6, r8, #2
 8021b40:	3e01      	subs	r6, #1
 8021b42:	4638      	mov	r0, r7
 8021b44:	612e      	str	r6, [r5, #16]
 8021b46:	4621      	mov	r1, r4
 8021b48:	f7ff fd8e 	bl	8021668 <_Bfree>
 8021b4c:	4628      	mov	r0, r5
 8021b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021b52:	f842 0f04 	str.w	r0, [r2, #4]!
 8021b56:	3301      	adds	r3, #1
 8021b58:	e7c5      	b.n	8021ae6 <__lshift+0x4a>
 8021b5a:	3904      	subs	r1, #4
 8021b5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8021b60:	f841 2f04 	str.w	r2, [r1, #4]!
 8021b64:	459c      	cmp	ip, r3
 8021b66:	d8f9      	bhi.n	8021b5c <__lshift+0xc0>
 8021b68:	e7ea      	b.n	8021b40 <__lshift+0xa4>
 8021b6a:	bf00      	nop
 8021b6c:	080256ae 	.word	0x080256ae
 8021b70:	080256bf 	.word	0x080256bf

08021b74 <__mcmp>:
 8021b74:	b530      	push	{r4, r5, lr}
 8021b76:	6902      	ldr	r2, [r0, #16]
 8021b78:	690c      	ldr	r4, [r1, #16]
 8021b7a:	1b12      	subs	r2, r2, r4
 8021b7c:	d10e      	bne.n	8021b9c <__mcmp+0x28>
 8021b7e:	f100 0314 	add.w	r3, r0, #20
 8021b82:	3114      	adds	r1, #20
 8021b84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8021b88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8021b8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8021b90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8021b94:	42a5      	cmp	r5, r4
 8021b96:	d003      	beq.n	8021ba0 <__mcmp+0x2c>
 8021b98:	d305      	bcc.n	8021ba6 <__mcmp+0x32>
 8021b9a:	2201      	movs	r2, #1
 8021b9c:	4610      	mov	r0, r2
 8021b9e:	bd30      	pop	{r4, r5, pc}
 8021ba0:	4283      	cmp	r3, r0
 8021ba2:	d3f3      	bcc.n	8021b8c <__mcmp+0x18>
 8021ba4:	e7fa      	b.n	8021b9c <__mcmp+0x28>
 8021ba6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8021baa:	e7f7      	b.n	8021b9c <__mcmp+0x28>

08021bac <__mdiff>:
 8021bac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021bb0:	460c      	mov	r4, r1
 8021bb2:	4606      	mov	r6, r0
 8021bb4:	4611      	mov	r1, r2
 8021bb6:	4620      	mov	r0, r4
 8021bb8:	4690      	mov	r8, r2
 8021bba:	f7ff ffdb 	bl	8021b74 <__mcmp>
 8021bbe:	1e05      	subs	r5, r0, #0
 8021bc0:	d110      	bne.n	8021be4 <__mdiff+0x38>
 8021bc2:	4629      	mov	r1, r5
 8021bc4:	4630      	mov	r0, r6
 8021bc6:	f7ff fd0f 	bl	80215e8 <_Balloc>
 8021bca:	b930      	cbnz	r0, 8021bda <__mdiff+0x2e>
 8021bcc:	4b3a      	ldr	r3, [pc, #232]	; (8021cb8 <__mdiff+0x10c>)
 8021bce:	4602      	mov	r2, r0
 8021bd0:	f240 2137 	movw	r1, #567	; 0x237
 8021bd4:	4839      	ldr	r0, [pc, #228]	; (8021cbc <__mdiff+0x110>)
 8021bd6:	f7fe fe9b 	bl	8020910 <__assert_func>
 8021bda:	2301      	movs	r3, #1
 8021bdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8021be0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021be4:	bfa4      	itt	ge
 8021be6:	4643      	movge	r3, r8
 8021be8:	46a0      	movge	r8, r4
 8021bea:	4630      	mov	r0, r6
 8021bec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8021bf0:	bfa6      	itte	ge
 8021bf2:	461c      	movge	r4, r3
 8021bf4:	2500      	movge	r5, #0
 8021bf6:	2501      	movlt	r5, #1
 8021bf8:	f7ff fcf6 	bl	80215e8 <_Balloc>
 8021bfc:	b920      	cbnz	r0, 8021c08 <__mdiff+0x5c>
 8021bfe:	4b2e      	ldr	r3, [pc, #184]	; (8021cb8 <__mdiff+0x10c>)
 8021c00:	4602      	mov	r2, r0
 8021c02:	f240 2145 	movw	r1, #581	; 0x245
 8021c06:	e7e5      	b.n	8021bd4 <__mdiff+0x28>
 8021c08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8021c0c:	6926      	ldr	r6, [r4, #16]
 8021c0e:	60c5      	str	r5, [r0, #12]
 8021c10:	f104 0914 	add.w	r9, r4, #20
 8021c14:	f108 0514 	add.w	r5, r8, #20
 8021c18:	f100 0e14 	add.w	lr, r0, #20
 8021c1c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8021c20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8021c24:	f108 0210 	add.w	r2, r8, #16
 8021c28:	46f2      	mov	sl, lr
 8021c2a:	2100      	movs	r1, #0
 8021c2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8021c30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8021c34:	fa11 f88b 	uxtah	r8, r1, fp
 8021c38:	b299      	uxth	r1, r3
 8021c3a:	0c1b      	lsrs	r3, r3, #16
 8021c3c:	eba8 0801 	sub.w	r8, r8, r1
 8021c40:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8021c44:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8021c48:	fa1f f888 	uxth.w	r8, r8
 8021c4c:	1419      	asrs	r1, r3, #16
 8021c4e:	454e      	cmp	r6, r9
 8021c50:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8021c54:	f84a 3b04 	str.w	r3, [sl], #4
 8021c58:	d8e8      	bhi.n	8021c2c <__mdiff+0x80>
 8021c5a:	1b33      	subs	r3, r6, r4
 8021c5c:	3b15      	subs	r3, #21
 8021c5e:	f023 0303 	bic.w	r3, r3, #3
 8021c62:	3304      	adds	r3, #4
 8021c64:	3415      	adds	r4, #21
 8021c66:	42a6      	cmp	r6, r4
 8021c68:	bf38      	it	cc
 8021c6a:	2304      	movcc	r3, #4
 8021c6c:	441d      	add	r5, r3
 8021c6e:	4473      	add	r3, lr
 8021c70:	469e      	mov	lr, r3
 8021c72:	462e      	mov	r6, r5
 8021c74:	4566      	cmp	r6, ip
 8021c76:	d30e      	bcc.n	8021c96 <__mdiff+0xea>
 8021c78:	f10c 0203 	add.w	r2, ip, #3
 8021c7c:	1b52      	subs	r2, r2, r5
 8021c7e:	f022 0203 	bic.w	r2, r2, #3
 8021c82:	3d03      	subs	r5, #3
 8021c84:	45ac      	cmp	ip, r5
 8021c86:	bf38      	it	cc
 8021c88:	2200      	movcc	r2, #0
 8021c8a:	4413      	add	r3, r2
 8021c8c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8021c90:	b17a      	cbz	r2, 8021cb2 <__mdiff+0x106>
 8021c92:	6107      	str	r7, [r0, #16]
 8021c94:	e7a4      	b.n	8021be0 <__mdiff+0x34>
 8021c96:	f856 8b04 	ldr.w	r8, [r6], #4
 8021c9a:	fa11 f288 	uxtah	r2, r1, r8
 8021c9e:	1414      	asrs	r4, r2, #16
 8021ca0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8021ca4:	b292      	uxth	r2, r2
 8021ca6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8021caa:	f84e 2b04 	str.w	r2, [lr], #4
 8021cae:	1421      	asrs	r1, r4, #16
 8021cb0:	e7e0      	b.n	8021c74 <__mdiff+0xc8>
 8021cb2:	3f01      	subs	r7, #1
 8021cb4:	e7ea      	b.n	8021c8c <__mdiff+0xe0>
 8021cb6:	bf00      	nop
 8021cb8:	080256ae 	.word	0x080256ae
 8021cbc:	080256bf 	.word	0x080256bf

08021cc0 <__ulp>:
 8021cc0:	b082      	sub	sp, #8
 8021cc2:	ed8d 0b00 	vstr	d0, [sp]
 8021cc6:	9a01      	ldr	r2, [sp, #4]
 8021cc8:	4b0f      	ldr	r3, [pc, #60]	; (8021d08 <__ulp+0x48>)
 8021cca:	4013      	ands	r3, r2
 8021ccc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8021cd0:	2b00      	cmp	r3, #0
 8021cd2:	dc08      	bgt.n	8021ce6 <__ulp+0x26>
 8021cd4:	425b      	negs	r3, r3
 8021cd6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8021cda:	ea4f 5223 	mov.w	r2, r3, asr #20
 8021cde:	da04      	bge.n	8021cea <__ulp+0x2a>
 8021ce0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8021ce4:	4113      	asrs	r3, r2
 8021ce6:	2200      	movs	r2, #0
 8021ce8:	e008      	b.n	8021cfc <__ulp+0x3c>
 8021cea:	f1a2 0314 	sub.w	r3, r2, #20
 8021cee:	2b1e      	cmp	r3, #30
 8021cf0:	bfda      	itte	le
 8021cf2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8021cf6:	40da      	lsrle	r2, r3
 8021cf8:	2201      	movgt	r2, #1
 8021cfa:	2300      	movs	r3, #0
 8021cfc:	4619      	mov	r1, r3
 8021cfe:	4610      	mov	r0, r2
 8021d00:	ec41 0b10 	vmov	d0, r0, r1
 8021d04:	b002      	add	sp, #8
 8021d06:	4770      	bx	lr
 8021d08:	7ff00000 	.word	0x7ff00000

08021d0c <__b2d>:
 8021d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021d10:	6906      	ldr	r6, [r0, #16]
 8021d12:	f100 0814 	add.w	r8, r0, #20
 8021d16:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8021d1a:	1f37      	subs	r7, r6, #4
 8021d1c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8021d20:	4610      	mov	r0, r2
 8021d22:	f7ff fd53 	bl	80217cc <__hi0bits>
 8021d26:	f1c0 0320 	rsb	r3, r0, #32
 8021d2a:	280a      	cmp	r0, #10
 8021d2c:	600b      	str	r3, [r1, #0]
 8021d2e:	491b      	ldr	r1, [pc, #108]	; (8021d9c <__b2d+0x90>)
 8021d30:	dc15      	bgt.n	8021d5e <__b2d+0x52>
 8021d32:	f1c0 0c0b 	rsb	ip, r0, #11
 8021d36:	fa22 f30c 	lsr.w	r3, r2, ip
 8021d3a:	45b8      	cmp	r8, r7
 8021d3c:	ea43 0501 	orr.w	r5, r3, r1
 8021d40:	bf34      	ite	cc
 8021d42:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8021d46:	2300      	movcs	r3, #0
 8021d48:	3015      	adds	r0, #21
 8021d4a:	fa02 f000 	lsl.w	r0, r2, r0
 8021d4e:	fa23 f30c 	lsr.w	r3, r3, ip
 8021d52:	4303      	orrs	r3, r0
 8021d54:	461c      	mov	r4, r3
 8021d56:	ec45 4b10 	vmov	d0, r4, r5
 8021d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021d5e:	45b8      	cmp	r8, r7
 8021d60:	bf3a      	itte	cc
 8021d62:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8021d66:	f1a6 0708 	subcc.w	r7, r6, #8
 8021d6a:	2300      	movcs	r3, #0
 8021d6c:	380b      	subs	r0, #11
 8021d6e:	d012      	beq.n	8021d96 <__b2d+0x8a>
 8021d70:	f1c0 0120 	rsb	r1, r0, #32
 8021d74:	fa23 f401 	lsr.w	r4, r3, r1
 8021d78:	4082      	lsls	r2, r0
 8021d7a:	4322      	orrs	r2, r4
 8021d7c:	4547      	cmp	r7, r8
 8021d7e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8021d82:	bf8c      	ite	hi
 8021d84:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8021d88:	2200      	movls	r2, #0
 8021d8a:	4083      	lsls	r3, r0
 8021d8c:	40ca      	lsrs	r2, r1
 8021d8e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8021d92:	4313      	orrs	r3, r2
 8021d94:	e7de      	b.n	8021d54 <__b2d+0x48>
 8021d96:	ea42 0501 	orr.w	r5, r2, r1
 8021d9a:	e7db      	b.n	8021d54 <__b2d+0x48>
 8021d9c:	3ff00000 	.word	0x3ff00000

08021da0 <__d2b>:
 8021da0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8021da4:	460f      	mov	r7, r1
 8021da6:	2101      	movs	r1, #1
 8021da8:	ec59 8b10 	vmov	r8, r9, d0
 8021dac:	4616      	mov	r6, r2
 8021dae:	f7ff fc1b 	bl	80215e8 <_Balloc>
 8021db2:	4604      	mov	r4, r0
 8021db4:	b930      	cbnz	r0, 8021dc4 <__d2b+0x24>
 8021db6:	4602      	mov	r2, r0
 8021db8:	4b24      	ldr	r3, [pc, #144]	; (8021e4c <__d2b+0xac>)
 8021dba:	4825      	ldr	r0, [pc, #148]	; (8021e50 <__d2b+0xb0>)
 8021dbc:	f240 310f 	movw	r1, #783	; 0x30f
 8021dc0:	f7fe fda6 	bl	8020910 <__assert_func>
 8021dc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8021dc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8021dcc:	bb2d      	cbnz	r5, 8021e1a <__d2b+0x7a>
 8021dce:	9301      	str	r3, [sp, #4]
 8021dd0:	f1b8 0300 	subs.w	r3, r8, #0
 8021dd4:	d026      	beq.n	8021e24 <__d2b+0x84>
 8021dd6:	4668      	mov	r0, sp
 8021dd8:	9300      	str	r3, [sp, #0]
 8021dda:	f7ff fd17 	bl	802180c <__lo0bits>
 8021dde:	e9dd 1200 	ldrd	r1, r2, [sp]
 8021de2:	b1e8      	cbz	r0, 8021e20 <__d2b+0x80>
 8021de4:	f1c0 0320 	rsb	r3, r0, #32
 8021de8:	fa02 f303 	lsl.w	r3, r2, r3
 8021dec:	430b      	orrs	r3, r1
 8021dee:	40c2      	lsrs	r2, r0
 8021df0:	6163      	str	r3, [r4, #20]
 8021df2:	9201      	str	r2, [sp, #4]
 8021df4:	9b01      	ldr	r3, [sp, #4]
 8021df6:	61a3      	str	r3, [r4, #24]
 8021df8:	2b00      	cmp	r3, #0
 8021dfa:	bf14      	ite	ne
 8021dfc:	2202      	movne	r2, #2
 8021dfe:	2201      	moveq	r2, #1
 8021e00:	6122      	str	r2, [r4, #16]
 8021e02:	b1bd      	cbz	r5, 8021e34 <__d2b+0x94>
 8021e04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8021e08:	4405      	add	r5, r0
 8021e0a:	603d      	str	r5, [r7, #0]
 8021e0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8021e10:	6030      	str	r0, [r6, #0]
 8021e12:	4620      	mov	r0, r4
 8021e14:	b003      	add	sp, #12
 8021e16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8021e1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8021e1e:	e7d6      	b.n	8021dce <__d2b+0x2e>
 8021e20:	6161      	str	r1, [r4, #20]
 8021e22:	e7e7      	b.n	8021df4 <__d2b+0x54>
 8021e24:	a801      	add	r0, sp, #4
 8021e26:	f7ff fcf1 	bl	802180c <__lo0bits>
 8021e2a:	9b01      	ldr	r3, [sp, #4]
 8021e2c:	6163      	str	r3, [r4, #20]
 8021e2e:	3020      	adds	r0, #32
 8021e30:	2201      	movs	r2, #1
 8021e32:	e7e5      	b.n	8021e00 <__d2b+0x60>
 8021e34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8021e38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8021e3c:	6038      	str	r0, [r7, #0]
 8021e3e:	6918      	ldr	r0, [r3, #16]
 8021e40:	f7ff fcc4 	bl	80217cc <__hi0bits>
 8021e44:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8021e48:	e7e2      	b.n	8021e10 <__d2b+0x70>
 8021e4a:	bf00      	nop
 8021e4c:	080256ae 	.word	0x080256ae
 8021e50:	080256bf 	.word	0x080256bf

08021e54 <__ratio>:
 8021e54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021e58:	4688      	mov	r8, r1
 8021e5a:	4669      	mov	r1, sp
 8021e5c:	4681      	mov	r9, r0
 8021e5e:	f7ff ff55 	bl	8021d0c <__b2d>
 8021e62:	a901      	add	r1, sp, #4
 8021e64:	4640      	mov	r0, r8
 8021e66:	ec55 4b10 	vmov	r4, r5, d0
 8021e6a:	ee10 aa10 	vmov	sl, s0
 8021e6e:	f7ff ff4d 	bl	8021d0c <__b2d>
 8021e72:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8021e76:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8021e7a:	1ad2      	subs	r2, r2, r3
 8021e7c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8021e80:	1a5b      	subs	r3, r3, r1
 8021e82:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8021e86:	ec57 6b10 	vmov	r6, r7, d0
 8021e8a:	2b00      	cmp	r3, #0
 8021e8c:	bfd6      	itet	le
 8021e8e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8021e92:	462a      	movgt	r2, r5
 8021e94:	463a      	movle	r2, r7
 8021e96:	46ab      	mov	fp, r5
 8021e98:	bfd6      	itet	le
 8021e9a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8021e9e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8021ea2:	ee00 3a90 	vmovle	s1, r3
 8021ea6:	ec4b ab17 	vmov	d7, sl, fp
 8021eaa:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8021eae:	b003      	add	sp, #12
 8021eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08021eb4 <__copybits>:
 8021eb4:	3901      	subs	r1, #1
 8021eb6:	b570      	push	{r4, r5, r6, lr}
 8021eb8:	1149      	asrs	r1, r1, #5
 8021eba:	6914      	ldr	r4, [r2, #16]
 8021ebc:	3101      	adds	r1, #1
 8021ebe:	f102 0314 	add.w	r3, r2, #20
 8021ec2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8021ec6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8021eca:	1f05      	subs	r5, r0, #4
 8021ecc:	42a3      	cmp	r3, r4
 8021ece:	d30c      	bcc.n	8021eea <__copybits+0x36>
 8021ed0:	1aa3      	subs	r3, r4, r2
 8021ed2:	3b11      	subs	r3, #17
 8021ed4:	f023 0303 	bic.w	r3, r3, #3
 8021ed8:	3211      	adds	r2, #17
 8021eda:	42a2      	cmp	r2, r4
 8021edc:	bf88      	it	hi
 8021ede:	2300      	movhi	r3, #0
 8021ee0:	4418      	add	r0, r3
 8021ee2:	2300      	movs	r3, #0
 8021ee4:	4288      	cmp	r0, r1
 8021ee6:	d305      	bcc.n	8021ef4 <__copybits+0x40>
 8021ee8:	bd70      	pop	{r4, r5, r6, pc}
 8021eea:	f853 6b04 	ldr.w	r6, [r3], #4
 8021eee:	f845 6f04 	str.w	r6, [r5, #4]!
 8021ef2:	e7eb      	b.n	8021ecc <__copybits+0x18>
 8021ef4:	f840 3b04 	str.w	r3, [r0], #4
 8021ef8:	e7f4      	b.n	8021ee4 <__copybits+0x30>

08021efa <__any_on>:
 8021efa:	f100 0214 	add.w	r2, r0, #20
 8021efe:	6900      	ldr	r0, [r0, #16]
 8021f00:	114b      	asrs	r3, r1, #5
 8021f02:	4298      	cmp	r0, r3
 8021f04:	b510      	push	{r4, lr}
 8021f06:	db11      	blt.n	8021f2c <__any_on+0x32>
 8021f08:	dd0a      	ble.n	8021f20 <__any_on+0x26>
 8021f0a:	f011 011f 	ands.w	r1, r1, #31
 8021f0e:	d007      	beq.n	8021f20 <__any_on+0x26>
 8021f10:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8021f14:	fa24 f001 	lsr.w	r0, r4, r1
 8021f18:	fa00 f101 	lsl.w	r1, r0, r1
 8021f1c:	428c      	cmp	r4, r1
 8021f1e:	d10b      	bne.n	8021f38 <__any_on+0x3e>
 8021f20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8021f24:	4293      	cmp	r3, r2
 8021f26:	d803      	bhi.n	8021f30 <__any_on+0x36>
 8021f28:	2000      	movs	r0, #0
 8021f2a:	bd10      	pop	{r4, pc}
 8021f2c:	4603      	mov	r3, r0
 8021f2e:	e7f7      	b.n	8021f20 <__any_on+0x26>
 8021f30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8021f34:	2900      	cmp	r1, #0
 8021f36:	d0f5      	beq.n	8021f24 <__any_on+0x2a>
 8021f38:	2001      	movs	r0, #1
 8021f3a:	e7f6      	b.n	8021f2a <__any_on+0x30>

08021f3c <_malloc_usable_size_r>:
 8021f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8021f40:	1f18      	subs	r0, r3, #4
 8021f42:	2b00      	cmp	r3, #0
 8021f44:	bfbc      	itt	lt
 8021f46:	580b      	ldrlt	r3, [r1, r0]
 8021f48:	18c0      	addlt	r0, r0, r3
 8021f4a:	4770      	bx	lr

08021f4c <sulp>:
 8021f4c:	b570      	push	{r4, r5, r6, lr}
 8021f4e:	4604      	mov	r4, r0
 8021f50:	460d      	mov	r5, r1
 8021f52:	4616      	mov	r6, r2
 8021f54:	ec45 4b10 	vmov	d0, r4, r5
 8021f58:	f7ff feb2 	bl	8021cc0 <__ulp>
 8021f5c:	b17e      	cbz	r6, 8021f7e <sulp+0x32>
 8021f5e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8021f62:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8021f66:	2b00      	cmp	r3, #0
 8021f68:	dd09      	ble.n	8021f7e <sulp+0x32>
 8021f6a:	051b      	lsls	r3, r3, #20
 8021f6c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8021f70:	2000      	movs	r0, #0
 8021f72:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8021f76:	ec41 0b17 	vmov	d7, r0, r1
 8021f7a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8021f7e:	bd70      	pop	{r4, r5, r6, pc}

08021f80 <_strtod_l>:
 8021f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021f84:	ed2d 8b0e 	vpush	{d8-d14}
 8021f88:	b097      	sub	sp, #92	; 0x5c
 8021f8a:	4604      	mov	r4, r0
 8021f8c:	920d      	str	r2, [sp, #52]	; 0x34
 8021f8e:	2200      	movs	r2, #0
 8021f90:	9212      	str	r2, [sp, #72]	; 0x48
 8021f92:	468a      	mov	sl, r1
 8021f94:	f04f 0800 	mov.w	r8, #0
 8021f98:	f04f 0900 	mov.w	r9, #0
 8021f9c:	460a      	mov	r2, r1
 8021f9e:	9211      	str	r2, [sp, #68]	; 0x44
 8021fa0:	7811      	ldrb	r1, [r2, #0]
 8021fa2:	292b      	cmp	r1, #43	; 0x2b
 8021fa4:	d04c      	beq.n	8022040 <_strtod_l+0xc0>
 8021fa6:	d839      	bhi.n	802201c <_strtod_l+0x9c>
 8021fa8:	290d      	cmp	r1, #13
 8021faa:	d833      	bhi.n	8022014 <_strtod_l+0x94>
 8021fac:	2908      	cmp	r1, #8
 8021fae:	d833      	bhi.n	8022018 <_strtod_l+0x98>
 8021fb0:	2900      	cmp	r1, #0
 8021fb2:	d03c      	beq.n	802202e <_strtod_l+0xae>
 8021fb4:	2200      	movs	r2, #0
 8021fb6:	9208      	str	r2, [sp, #32]
 8021fb8:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8021fba:	7832      	ldrb	r2, [r6, #0]
 8021fbc:	2a30      	cmp	r2, #48	; 0x30
 8021fbe:	f040 80b8 	bne.w	8022132 <_strtod_l+0x1b2>
 8021fc2:	7872      	ldrb	r2, [r6, #1]
 8021fc4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8021fc8:	2a58      	cmp	r2, #88	; 0x58
 8021fca:	d170      	bne.n	80220ae <_strtod_l+0x12e>
 8021fcc:	9302      	str	r3, [sp, #8]
 8021fce:	9b08      	ldr	r3, [sp, #32]
 8021fd0:	9301      	str	r3, [sp, #4]
 8021fd2:	ab12      	add	r3, sp, #72	; 0x48
 8021fd4:	9300      	str	r3, [sp, #0]
 8021fd6:	4a91      	ldr	r2, [pc, #580]	; (802221c <_strtod_l+0x29c>)
 8021fd8:	ab13      	add	r3, sp, #76	; 0x4c
 8021fda:	a911      	add	r1, sp, #68	; 0x44
 8021fdc:	4620      	mov	r0, r4
 8021fde:	f001 fa61 	bl	80234a4 <__gethex>
 8021fe2:	f010 070f 	ands.w	r7, r0, #15
 8021fe6:	4605      	mov	r5, r0
 8021fe8:	d005      	beq.n	8021ff6 <_strtod_l+0x76>
 8021fea:	2f06      	cmp	r7, #6
 8021fec:	d12a      	bne.n	8022044 <_strtod_l+0xc4>
 8021fee:	3601      	adds	r6, #1
 8021ff0:	2300      	movs	r3, #0
 8021ff2:	9611      	str	r6, [sp, #68]	; 0x44
 8021ff4:	9308      	str	r3, [sp, #32]
 8021ff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8021ff8:	2b00      	cmp	r3, #0
 8021ffa:	f040 8555 	bne.w	8022aa8 <_strtod_l+0xb28>
 8021ffe:	9b08      	ldr	r3, [sp, #32]
 8022000:	ec49 8b10 	vmov	d0, r8, r9
 8022004:	b1cb      	cbz	r3, 802203a <_strtod_l+0xba>
 8022006:	eeb1 0b40 	vneg.f64	d0, d0
 802200a:	b017      	add	sp, #92	; 0x5c
 802200c:	ecbd 8b0e 	vpop	{d8-d14}
 8022010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022014:	2920      	cmp	r1, #32
 8022016:	d1cd      	bne.n	8021fb4 <_strtod_l+0x34>
 8022018:	3201      	adds	r2, #1
 802201a:	e7c0      	b.n	8021f9e <_strtod_l+0x1e>
 802201c:	292d      	cmp	r1, #45	; 0x2d
 802201e:	d1c9      	bne.n	8021fb4 <_strtod_l+0x34>
 8022020:	2101      	movs	r1, #1
 8022022:	9108      	str	r1, [sp, #32]
 8022024:	1c51      	adds	r1, r2, #1
 8022026:	9111      	str	r1, [sp, #68]	; 0x44
 8022028:	7852      	ldrb	r2, [r2, #1]
 802202a:	2a00      	cmp	r2, #0
 802202c:	d1c4      	bne.n	8021fb8 <_strtod_l+0x38>
 802202e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022030:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8022034:	2b00      	cmp	r3, #0
 8022036:	f040 8535 	bne.w	8022aa4 <_strtod_l+0xb24>
 802203a:	ec49 8b10 	vmov	d0, r8, r9
 802203e:	e7e4      	b.n	802200a <_strtod_l+0x8a>
 8022040:	2100      	movs	r1, #0
 8022042:	e7ee      	b.n	8022022 <_strtod_l+0xa2>
 8022044:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8022046:	b13a      	cbz	r2, 8022058 <_strtod_l+0xd8>
 8022048:	2135      	movs	r1, #53	; 0x35
 802204a:	a814      	add	r0, sp, #80	; 0x50
 802204c:	f7ff ff32 	bl	8021eb4 <__copybits>
 8022050:	9912      	ldr	r1, [sp, #72]	; 0x48
 8022052:	4620      	mov	r0, r4
 8022054:	f7ff fb08 	bl	8021668 <_Bfree>
 8022058:	1e7b      	subs	r3, r7, #1
 802205a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 802205c:	2b04      	cmp	r3, #4
 802205e:	d806      	bhi.n	802206e <_strtod_l+0xee>
 8022060:	e8df f003 	tbb	[pc, r3]
 8022064:	201d0314 	.word	0x201d0314
 8022068:	14          	.byte	0x14
 8022069:	00          	.byte	0x00
 802206a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 802206e:	05eb      	lsls	r3, r5, #23
 8022070:	bf48      	it	mi
 8022072:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8022076:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 802207a:	0d1b      	lsrs	r3, r3, #20
 802207c:	051b      	lsls	r3, r3, #20
 802207e:	2b00      	cmp	r3, #0
 8022080:	d1b9      	bne.n	8021ff6 <_strtod_l+0x76>
 8022082:	f7fe fbfb 	bl	802087c <__errno>
 8022086:	2322      	movs	r3, #34	; 0x22
 8022088:	6003      	str	r3, [r0, #0]
 802208a:	e7b4      	b.n	8021ff6 <_strtod_l+0x76>
 802208c:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8022090:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8022094:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8022098:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 802209c:	e7e7      	b.n	802206e <_strtod_l+0xee>
 802209e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8022224 <_strtod_l+0x2a4>
 80220a2:	e7e4      	b.n	802206e <_strtod_l+0xee>
 80220a4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80220a8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80220ac:	e7df      	b.n	802206e <_strtod_l+0xee>
 80220ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80220b0:	1c5a      	adds	r2, r3, #1
 80220b2:	9211      	str	r2, [sp, #68]	; 0x44
 80220b4:	785b      	ldrb	r3, [r3, #1]
 80220b6:	2b30      	cmp	r3, #48	; 0x30
 80220b8:	d0f9      	beq.n	80220ae <_strtod_l+0x12e>
 80220ba:	2b00      	cmp	r3, #0
 80220bc:	d09b      	beq.n	8021ff6 <_strtod_l+0x76>
 80220be:	2301      	movs	r3, #1
 80220c0:	9306      	str	r3, [sp, #24]
 80220c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80220c4:	9309      	str	r3, [sp, #36]	; 0x24
 80220c6:	2300      	movs	r3, #0
 80220c8:	9305      	str	r3, [sp, #20]
 80220ca:	9307      	str	r3, [sp, #28]
 80220cc:	461e      	mov	r6, r3
 80220ce:	220a      	movs	r2, #10
 80220d0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80220d2:	7805      	ldrb	r5, [r0, #0]
 80220d4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80220d8:	b2d9      	uxtb	r1, r3
 80220da:	2909      	cmp	r1, #9
 80220dc:	d92b      	bls.n	8022136 <_strtod_l+0x1b6>
 80220de:	4950      	ldr	r1, [pc, #320]	; (8022220 <_strtod_l+0x2a0>)
 80220e0:	2201      	movs	r2, #1
 80220e2:	f7fe fb48 	bl	8020776 <strncmp>
 80220e6:	2800      	cmp	r0, #0
 80220e8:	d035      	beq.n	8022156 <_strtod_l+0x1d6>
 80220ea:	2000      	movs	r0, #0
 80220ec:	462a      	mov	r2, r5
 80220ee:	4633      	mov	r3, r6
 80220f0:	4683      	mov	fp, r0
 80220f2:	4601      	mov	r1, r0
 80220f4:	2a65      	cmp	r2, #101	; 0x65
 80220f6:	d001      	beq.n	80220fc <_strtod_l+0x17c>
 80220f8:	2a45      	cmp	r2, #69	; 0x45
 80220fa:	d118      	bne.n	802212e <_strtod_l+0x1ae>
 80220fc:	b91b      	cbnz	r3, 8022106 <_strtod_l+0x186>
 80220fe:	9b06      	ldr	r3, [sp, #24]
 8022100:	4303      	orrs	r3, r0
 8022102:	d094      	beq.n	802202e <_strtod_l+0xae>
 8022104:	2300      	movs	r3, #0
 8022106:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 802210a:	f10a 0201 	add.w	r2, sl, #1
 802210e:	9211      	str	r2, [sp, #68]	; 0x44
 8022110:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8022114:	2a2b      	cmp	r2, #43	; 0x2b
 8022116:	d075      	beq.n	8022204 <_strtod_l+0x284>
 8022118:	2a2d      	cmp	r2, #45	; 0x2d
 802211a:	d07b      	beq.n	8022214 <_strtod_l+0x294>
 802211c:	f04f 0e00 	mov.w	lr, #0
 8022120:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8022124:	2d09      	cmp	r5, #9
 8022126:	f240 8083 	bls.w	8022230 <_strtod_l+0x2b0>
 802212a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 802212e:	2500      	movs	r5, #0
 8022130:	e09e      	b.n	8022270 <_strtod_l+0x2f0>
 8022132:	2300      	movs	r3, #0
 8022134:	e7c4      	b.n	80220c0 <_strtod_l+0x140>
 8022136:	2e08      	cmp	r6, #8
 8022138:	bfd5      	itete	le
 802213a:	9907      	ldrle	r1, [sp, #28]
 802213c:	9905      	ldrgt	r1, [sp, #20]
 802213e:	fb02 3301 	mlale	r3, r2, r1, r3
 8022142:	fb02 3301 	mlagt	r3, r2, r1, r3
 8022146:	f100 0001 	add.w	r0, r0, #1
 802214a:	bfd4      	ite	le
 802214c:	9307      	strle	r3, [sp, #28]
 802214e:	9305      	strgt	r3, [sp, #20]
 8022150:	3601      	adds	r6, #1
 8022152:	9011      	str	r0, [sp, #68]	; 0x44
 8022154:	e7bc      	b.n	80220d0 <_strtod_l+0x150>
 8022156:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8022158:	1c5a      	adds	r2, r3, #1
 802215a:	9211      	str	r2, [sp, #68]	; 0x44
 802215c:	785a      	ldrb	r2, [r3, #1]
 802215e:	b3ae      	cbz	r6, 80221cc <_strtod_l+0x24c>
 8022160:	4683      	mov	fp, r0
 8022162:	4633      	mov	r3, r6
 8022164:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8022168:	2909      	cmp	r1, #9
 802216a:	d912      	bls.n	8022192 <_strtod_l+0x212>
 802216c:	2101      	movs	r1, #1
 802216e:	e7c1      	b.n	80220f4 <_strtod_l+0x174>
 8022170:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8022172:	1c5a      	adds	r2, r3, #1
 8022174:	9211      	str	r2, [sp, #68]	; 0x44
 8022176:	785a      	ldrb	r2, [r3, #1]
 8022178:	3001      	adds	r0, #1
 802217a:	2a30      	cmp	r2, #48	; 0x30
 802217c:	d0f8      	beq.n	8022170 <_strtod_l+0x1f0>
 802217e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8022182:	2b08      	cmp	r3, #8
 8022184:	f200 8495 	bhi.w	8022ab2 <_strtod_l+0xb32>
 8022188:	9b11      	ldr	r3, [sp, #68]	; 0x44
 802218a:	9309      	str	r3, [sp, #36]	; 0x24
 802218c:	4683      	mov	fp, r0
 802218e:	2000      	movs	r0, #0
 8022190:	4603      	mov	r3, r0
 8022192:	3a30      	subs	r2, #48	; 0x30
 8022194:	f100 0101 	add.w	r1, r0, #1
 8022198:	d012      	beq.n	80221c0 <_strtod_l+0x240>
 802219a:	448b      	add	fp, r1
 802219c:	eb00 0c03 	add.w	ip, r0, r3
 80221a0:	4619      	mov	r1, r3
 80221a2:	250a      	movs	r5, #10
 80221a4:	4561      	cmp	r1, ip
 80221a6:	d113      	bne.n	80221d0 <_strtod_l+0x250>
 80221a8:	1819      	adds	r1, r3, r0
 80221aa:	2908      	cmp	r1, #8
 80221ac:	f103 0301 	add.w	r3, r3, #1
 80221b0:	4403      	add	r3, r0
 80221b2:	dc1b      	bgt.n	80221ec <_strtod_l+0x26c>
 80221b4:	9807      	ldr	r0, [sp, #28]
 80221b6:	210a      	movs	r1, #10
 80221b8:	fb01 2200 	mla	r2, r1, r0, r2
 80221bc:	9207      	str	r2, [sp, #28]
 80221be:	2100      	movs	r1, #0
 80221c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80221c2:	1c50      	adds	r0, r2, #1
 80221c4:	9011      	str	r0, [sp, #68]	; 0x44
 80221c6:	7852      	ldrb	r2, [r2, #1]
 80221c8:	4608      	mov	r0, r1
 80221ca:	e7cb      	b.n	8022164 <_strtod_l+0x1e4>
 80221cc:	4630      	mov	r0, r6
 80221ce:	e7d4      	b.n	802217a <_strtod_l+0x1fa>
 80221d0:	2908      	cmp	r1, #8
 80221d2:	f101 0101 	add.w	r1, r1, #1
 80221d6:	dc03      	bgt.n	80221e0 <_strtod_l+0x260>
 80221d8:	9f07      	ldr	r7, [sp, #28]
 80221da:	436f      	muls	r7, r5
 80221dc:	9707      	str	r7, [sp, #28]
 80221de:	e7e1      	b.n	80221a4 <_strtod_l+0x224>
 80221e0:	2910      	cmp	r1, #16
 80221e2:	bfde      	ittt	le
 80221e4:	9f05      	ldrle	r7, [sp, #20]
 80221e6:	436f      	mulle	r7, r5
 80221e8:	9705      	strle	r7, [sp, #20]
 80221ea:	e7db      	b.n	80221a4 <_strtod_l+0x224>
 80221ec:	2b10      	cmp	r3, #16
 80221ee:	bfdf      	itttt	le
 80221f0:	9805      	ldrle	r0, [sp, #20]
 80221f2:	210a      	movle	r1, #10
 80221f4:	fb01 2200 	mlale	r2, r1, r0, r2
 80221f8:	9205      	strle	r2, [sp, #20]
 80221fa:	e7e0      	b.n	80221be <_strtod_l+0x23e>
 80221fc:	f04f 0b00 	mov.w	fp, #0
 8022200:	2101      	movs	r1, #1
 8022202:	e77c      	b.n	80220fe <_strtod_l+0x17e>
 8022204:	f04f 0e00 	mov.w	lr, #0
 8022208:	f10a 0202 	add.w	r2, sl, #2
 802220c:	9211      	str	r2, [sp, #68]	; 0x44
 802220e:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8022212:	e785      	b.n	8022120 <_strtod_l+0x1a0>
 8022214:	f04f 0e01 	mov.w	lr, #1
 8022218:	e7f6      	b.n	8022208 <_strtod_l+0x288>
 802221a:	bf00      	nop
 802221c:	08025818 	.word	0x08025818
 8022220:	08025814 	.word	0x08025814
 8022224:	7ff00000 	.word	0x7ff00000
 8022228:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802222a:	1c55      	adds	r5, r2, #1
 802222c:	9511      	str	r5, [sp, #68]	; 0x44
 802222e:	7852      	ldrb	r2, [r2, #1]
 8022230:	2a30      	cmp	r2, #48	; 0x30
 8022232:	d0f9      	beq.n	8022228 <_strtod_l+0x2a8>
 8022234:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8022238:	2d08      	cmp	r5, #8
 802223a:	f63f af78 	bhi.w	802212e <_strtod_l+0x1ae>
 802223e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8022242:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8022244:	920a      	str	r2, [sp, #40]	; 0x28
 8022246:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8022248:	1c55      	adds	r5, r2, #1
 802224a:	9511      	str	r5, [sp, #68]	; 0x44
 802224c:	7852      	ldrb	r2, [r2, #1]
 802224e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8022252:	2f09      	cmp	r7, #9
 8022254:	d937      	bls.n	80222c6 <_strtod_l+0x346>
 8022256:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8022258:	1bed      	subs	r5, r5, r7
 802225a:	2d08      	cmp	r5, #8
 802225c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8022260:	dc02      	bgt.n	8022268 <_strtod_l+0x2e8>
 8022262:	4565      	cmp	r5, ip
 8022264:	bfa8      	it	ge
 8022266:	4665      	movge	r5, ip
 8022268:	f1be 0f00 	cmp.w	lr, #0
 802226c:	d000      	beq.n	8022270 <_strtod_l+0x2f0>
 802226e:	426d      	negs	r5, r5
 8022270:	2b00      	cmp	r3, #0
 8022272:	d14d      	bne.n	8022310 <_strtod_l+0x390>
 8022274:	9b06      	ldr	r3, [sp, #24]
 8022276:	4303      	orrs	r3, r0
 8022278:	f47f aebd 	bne.w	8021ff6 <_strtod_l+0x76>
 802227c:	2900      	cmp	r1, #0
 802227e:	f47f aed6 	bne.w	802202e <_strtod_l+0xae>
 8022282:	2a69      	cmp	r2, #105	; 0x69
 8022284:	d027      	beq.n	80222d6 <_strtod_l+0x356>
 8022286:	dc24      	bgt.n	80222d2 <_strtod_l+0x352>
 8022288:	2a49      	cmp	r2, #73	; 0x49
 802228a:	d024      	beq.n	80222d6 <_strtod_l+0x356>
 802228c:	2a4e      	cmp	r2, #78	; 0x4e
 802228e:	f47f aece 	bne.w	802202e <_strtod_l+0xae>
 8022292:	4995      	ldr	r1, [pc, #596]	; (80224e8 <_strtod_l+0x568>)
 8022294:	a811      	add	r0, sp, #68	; 0x44
 8022296:	f001 fb45 	bl	8023924 <__match>
 802229a:	2800      	cmp	r0, #0
 802229c:	f43f aec7 	beq.w	802202e <_strtod_l+0xae>
 80222a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80222a2:	781b      	ldrb	r3, [r3, #0]
 80222a4:	2b28      	cmp	r3, #40	; 0x28
 80222a6:	d12d      	bne.n	8022304 <_strtod_l+0x384>
 80222a8:	4990      	ldr	r1, [pc, #576]	; (80224ec <_strtod_l+0x56c>)
 80222aa:	aa14      	add	r2, sp, #80	; 0x50
 80222ac:	a811      	add	r0, sp, #68	; 0x44
 80222ae:	f001 fb4d 	bl	802394c <__hexnan>
 80222b2:	2805      	cmp	r0, #5
 80222b4:	d126      	bne.n	8022304 <_strtod_l+0x384>
 80222b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80222b8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80222bc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80222c0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80222c4:	e697      	b.n	8021ff6 <_strtod_l+0x76>
 80222c6:	250a      	movs	r5, #10
 80222c8:	fb05 2c0c 	mla	ip, r5, ip, r2
 80222cc:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80222d0:	e7b9      	b.n	8022246 <_strtod_l+0x2c6>
 80222d2:	2a6e      	cmp	r2, #110	; 0x6e
 80222d4:	e7db      	b.n	802228e <_strtod_l+0x30e>
 80222d6:	4986      	ldr	r1, [pc, #536]	; (80224f0 <_strtod_l+0x570>)
 80222d8:	a811      	add	r0, sp, #68	; 0x44
 80222da:	f001 fb23 	bl	8023924 <__match>
 80222de:	2800      	cmp	r0, #0
 80222e0:	f43f aea5 	beq.w	802202e <_strtod_l+0xae>
 80222e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80222e6:	4983      	ldr	r1, [pc, #524]	; (80224f4 <_strtod_l+0x574>)
 80222e8:	3b01      	subs	r3, #1
 80222ea:	a811      	add	r0, sp, #68	; 0x44
 80222ec:	9311      	str	r3, [sp, #68]	; 0x44
 80222ee:	f001 fb19 	bl	8023924 <__match>
 80222f2:	b910      	cbnz	r0, 80222fa <_strtod_l+0x37a>
 80222f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80222f6:	3301      	adds	r3, #1
 80222f8:	9311      	str	r3, [sp, #68]	; 0x44
 80222fa:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8022508 <_strtod_l+0x588>
 80222fe:	f04f 0800 	mov.w	r8, #0
 8022302:	e678      	b.n	8021ff6 <_strtod_l+0x76>
 8022304:	487c      	ldr	r0, [pc, #496]	; (80224f8 <_strtod_l+0x578>)
 8022306:	f001 f857 	bl	80233b8 <nan>
 802230a:	ec59 8b10 	vmov	r8, r9, d0
 802230e:	e672      	b.n	8021ff6 <_strtod_l+0x76>
 8022310:	eddd 7a07 	vldr	s15, [sp, #28]
 8022314:	eba5 020b 	sub.w	r2, r5, fp
 8022318:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 802231c:	2e00      	cmp	r6, #0
 802231e:	bf08      	it	eq
 8022320:	461e      	moveq	r6, r3
 8022322:	2b10      	cmp	r3, #16
 8022324:	9206      	str	r2, [sp, #24]
 8022326:	461a      	mov	r2, r3
 8022328:	bfa8      	it	ge
 802232a:	2210      	movge	r2, #16
 802232c:	2b09      	cmp	r3, #9
 802232e:	ec59 8b17 	vmov	r8, r9, d7
 8022332:	dd0c      	ble.n	802234e <_strtod_l+0x3ce>
 8022334:	4971      	ldr	r1, [pc, #452]	; (80224fc <_strtod_l+0x57c>)
 8022336:	eddd 6a05 	vldr	s13, [sp, #20]
 802233a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 802233e:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8022342:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8022346:	eea7 6b05 	vfma.f64	d6, d7, d5
 802234a:	ec59 8b16 	vmov	r8, r9, d6
 802234e:	2b0f      	cmp	r3, #15
 8022350:	dc37      	bgt.n	80223c2 <_strtod_l+0x442>
 8022352:	9906      	ldr	r1, [sp, #24]
 8022354:	2900      	cmp	r1, #0
 8022356:	f43f ae4e 	beq.w	8021ff6 <_strtod_l+0x76>
 802235a:	dd23      	ble.n	80223a4 <_strtod_l+0x424>
 802235c:	2916      	cmp	r1, #22
 802235e:	dc0b      	bgt.n	8022378 <_strtod_l+0x3f8>
 8022360:	4b66      	ldr	r3, [pc, #408]	; (80224fc <_strtod_l+0x57c>)
 8022362:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8022366:	ed93 7b00 	vldr	d7, [r3]
 802236a:	ec49 8b16 	vmov	d6, r8, r9
 802236e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8022372:	ec59 8b17 	vmov	r8, r9, d7
 8022376:	e63e      	b.n	8021ff6 <_strtod_l+0x76>
 8022378:	9806      	ldr	r0, [sp, #24]
 802237a:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 802237e:	4281      	cmp	r1, r0
 8022380:	db1f      	blt.n	80223c2 <_strtod_l+0x442>
 8022382:	4a5e      	ldr	r2, [pc, #376]	; (80224fc <_strtod_l+0x57c>)
 8022384:	f1c3 030f 	rsb	r3, r3, #15
 8022388:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 802238c:	ed91 7b00 	vldr	d7, [r1]
 8022390:	ec49 8b16 	vmov	d6, r8, r9
 8022394:	1ac3      	subs	r3, r0, r3
 8022396:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 802239a:	ee27 7b06 	vmul.f64	d7, d7, d6
 802239e:	ed92 6b00 	vldr	d6, [r2]
 80223a2:	e7e4      	b.n	802236e <_strtod_l+0x3ee>
 80223a4:	9906      	ldr	r1, [sp, #24]
 80223a6:	3116      	adds	r1, #22
 80223a8:	db0b      	blt.n	80223c2 <_strtod_l+0x442>
 80223aa:	4b54      	ldr	r3, [pc, #336]	; (80224fc <_strtod_l+0x57c>)
 80223ac:	ebab 0505 	sub.w	r5, fp, r5
 80223b0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80223b4:	ed95 7b00 	vldr	d7, [r5]
 80223b8:	ec49 8b16 	vmov	d6, r8, r9
 80223bc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80223c0:	e7d7      	b.n	8022372 <_strtod_l+0x3f2>
 80223c2:	9906      	ldr	r1, [sp, #24]
 80223c4:	1a9a      	subs	r2, r3, r2
 80223c6:	440a      	add	r2, r1
 80223c8:	2a00      	cmp	r2, #0
 80223ca:	dd6e      	ble.n	80224aa <_strtod_l+0x52a>
 80223cc:	f012 000f 	ands.w	r0, r2, #15
 80223d0:	d00a      	beq.n	80223e8 <_strtod_l+0x468>
 80223d2:	494a      	ldr	r1, [pc, #296]	; (80224fc <_strtod_l+0x57c>)
 80223d4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80223d8:	ed91 7b00 	vldr	d7, [r1]
 80223dc:	ec49 8b16 	vmov	d6, r8, r9
 80223e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80223e4:	ec59 8b17 	vmov	r8, r9, d7
 80223e8:	f032 020f 	bics.w	r2, r2, #15
 80223ec:	d04e      	beq.n	802248c <_strtod_l+0x50c>
 80223ee:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80223f2:	dd22      	ble.n	802243a <_strtod_l+0x4ba>
 80223f4:	2500      	movs	r5, #0
 80223f6:	462e      	mov	r6, r5
 80223f8:	9507      	str	r5, [sp, #28]
 80223fa:	462f      	mov	r7, r5
 80223fc:	2322      	movs	r3, #34	; 0x22
 80223fe:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8022508 <_strtod_l+0x588>
 8022402:	6023      	str	r3, [r4, #0]
 8022404:	f04f 0800 	mov.w	r8, #0
 8022408:	9b07      	ldr	r3, [sp, #28]
 802240a:	2b00      	cmp	r3, #0
 802240c:	f43f adf3 	beq.w	8021ff6 <_strtod_l+0x76>
 8022410:	9912      	ldr	r1, [sp, #72]	; 0x48
 8022412:	4620      	mov	r0, r4
 8022414:	f7ff f928 	bl	8021668 <_Bfree>
 8022418:	4639      	mov	r1, r7
 802241a:	4620      	mov	r0, r4
 802241c:	f7ff f924 	bl	8021668 <_Bfree>
 8022420:	4631      	mov	r1, r6
 8022422:	4620      	mov	r0, r4
 8022424:	f7ff f920 	bl	8021668 <_Bfree>
 8022428:	9907      	ldr	r1, [sp, #28]
 802242a:	4620      	mov	r0, r4
 802242c:	f7ff f91c 	bl	8021668 <_Bfree>
 8022430:	4629      	mov	r1, r5
 8022432:	4620      	mov	r0, r4
 8022434:	f7ff f918 	bl	8021668 <_Bfree>
 8022438:	e5dd      	b.n	8021ff6 <_strtod_l+0x76>
 802243a:	2000      	movs	r0, #0
 802243c:	ec49 8b17 	vmov	d7, r8, r9
 8022440:	4f2f      	ldr	r7, [pc, #188]	; (8022500 <_strtod_l+0x580>)
 8022442:	1112      	asrs	r2, r2, #4
 8022444:	4601      	mov	r1, r0
 8022446:	2a01      	cmp	r2, #1
 8022448:	dc23      	bgt.n	8022492 <_strtod_l+0x512>
 802244a:	b108      	cbz	r0, 8022450 <_strtod_l+0x4d0>
 802244c:	ec59 8b17 	vmov	r8, r9, d7
 8022450:	4a2b      	ldr	r2, [pc, #172]	; (8022500 <_strtod_l+0x580>)
 8022452:	482c      	ldr	r0, [pc, #176]	; (8022504 <_strtod_l+0x584>)
 8022454:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8022458:	ed92 7b00 	vldr	d7, [r2]
 802245c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8022460:	ec49 8b16 	vmov	d6, r8, r9
 8022464:	4a28      	ldr	r2, [pc, #160]	; (8022508 <_strtod_l+0x588>)
 8022466:	ee27 7b06 	vmul.f64	d7, d7, d6
 802246a:	ee17 1a90 	vmov	r1, s15
 802246e:	400a      	ands	r2, r1
 8022470:	4282      	cmp	r2, r0
 8022472:	ec59 8b17 	vmov	r8, r9, d7
 8022476:	d8bd      	bhi.n	80223f4 <_strtod_l+0x474>
 8022478:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 802247c:	4282      	cmp	r2, r0
 802247e:	bf86      	itte	hi
 8022480:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 802250c <_strtod_l+0x58c>
 8022484:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8022488:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 802248c:	2200      	movs	r2, #0
 802248e:	9205      	str	r2, [sp, #20]
 8022490:	e076      	b.n	8022580 <_strtod_l+0x600>
 8022492:	f012 0f01 	tst.w	r2, #1
 8022496:	d004      	beq.n	80224a2 <_strtod_l+0x522>
 8022498:	ed97 6b00 	vldr	d6, [r7]
 802249c:	2001      	movs	r0, #1
 802249e:	ee27 7b06 	vmul.f64	d7, d7, d6
 80224a2:	3101      	adds	r1, #1
 80224a4:	1052      	asrs	r2, r2, #1
 80224a6:	3708      	adds	r7, #8
 80224a8:	e7cd      	b.n	8022446 <_strtod_l+0x4c6>
 80224aa:	d0ef      	beq.n	802248c <_strtod_l+0x50c>
 80224ac:	4252      	negs	r2, r2
 80224ae:	f012 000f 	ands.w	r0, r2, #15
 80224b2:	d00a      	beq.n	80224ca <_strtod_l+0x54a>
 80224b4:	4911      	ldr	r1, [pc, #68]	; (80224fc <_strtod_l+0x57c>)
 80224b6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80224ba:	ed91 7b00 	vldr	d7, [r1]
 80224be:	ec49 8b16 	vmov	d6, r8, r9
 80224c2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80224c6:	ec59 8b17 	vmov	r8, r9, d7
 80224ca:	1112      	asrs	r2, r2, #4
 80224cc:	d0de      	beq.n	802248c <_strtod_l+0x50c>
 80224ce:	2a1f      	cmp	r2, #31
 80224d0:	dd1e      	ble.n	8022510 <_strtod_l+0x590>
 80224d2:	2500      	movs	r5, #0
 80224d4:	462e      	mov	r6, r5
 80224d6:	9507      	str	r5, [sp, #28]
 80224d8:	462f      	mov	r7, r5
 80224da:	2322      	movs	r3, #34	; 0x22
 80224dc:	f04f 0800 	mov.w	r8, #0
 80224e0:	f04f 0900 	mov.w	r9, #0
 80224e4:	6023      	str	r3, [r4, #0]
 80224e6:	e78f      	b.n	8022408 <_strtod_l+0x488>
 80224e8:	080255e1 	.word	0x080255e1
 80224ec:	0802582c 	.word	0x0802582c
 80224f0:	080255d9 	.word	0x080255d9
 80224f4:	0802564c 	.word	0x0802564c
 80224f8:	08025648 	.word	0x08025648
 80224fc:	08025740 	.word	0x08025740
 8022500:	08025718 	.word	0x08025718
 8022504:	7ca00000 	.word	0x7ca00000
 8022508:	7ff00000 	.word	0x7ff00000
 802250c:	7fefffff 	.word	0x7fefffff
 8022510:	f012 0110 	ands.w	r1, r2, #16
 8022514:	bf18      	it	ne
 8022516:	216a      	movne	r1, #106	; 0x6a
 8022518:	9105      	str	r1, [sp, #20]
 802251a:	ec49 8b17 	vmov	d7, r8, r9
 802251e:	49be      	ldr	r1, [pc, #760]	; (8022818 <_strtod_l+0x898>)
 8022520:	2000      	movs	r0, #0
 8022522:	07d7      	lsls	r7, r2, #31
 8022524:	d504      	bpl.n	8022530 <_strtod_l+0x5b0>
 8022526:	ed91 6b00 	vldr	d6, [r1]
 802252a:	2001      	movs	r0, #1
 802252c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8022530:	1052      	asrs	r2, r2, #1
 8022532:	f101 0108 	add.w	r1, r1, #8
 8022536:	d1f4      	bne.n	8022522 <_strtod_l+0x5a2>
 8022538:	b108      	cbz	r0, 802253e <_strtod_l+0x5be>
 802253a:	ec59 8b17 	vmov	r8, r9, d7
 802253e:	9a05      	ldr	r2, [sp, #20]
 8022540:	b1ba      	cbz	r2, 8022572 <_strtod_l+0x5f2>
 8022542:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8022546:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 802254a:	2a00      	cmp	r2, #0
 802254c:	4648      	mov	r0, r9
 802254e:	dd10      	ble.n	8022572 <_strtod_l+0x5f2>
 8022550:	2a1f      	cmp	r2, #31
 8022552:	f340 812c 	ble.w	80227ae <_strtod_l+0x82e>
 8022556:	2a34      	cmp	r2, #52	; 0x34
 8022558:	bfde      	ittt	le
 802255a:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 802255e:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8022562:	408a      	lslle	r2, r1
 8022564:	f04f 0800 	mov.w	r8, #0
 8022568:	bfcc      	ite	gt
 802256a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 802256e:	ea02 0900 	andle.w	r9, r2, r0
 8022572:	ec49 8b17 	vmov	d7, r8, r9
 8022576:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802257a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802257e:	d0a8      	beq.n	80224d2 <_strtod_l+0x552>
 8022580:	9a07      	ldr	r2, [sp, #28]
 8022582:	9200      	str	r2, [sp, #0]
 8022584:	9909      	ldr	r1, [sp, #36]	; 0x24
 8022586:	4632      	mov	r2, r6
 8022588:	4620      	mov	r0, r4
 802258a:	f7ff f8d5 	bl	8021738 <__s2b>
 802258e:	9007      	str	r0, [sp, #28]
 8022590:	2800      	cmp	r0, #0
 8022592:	f43f af2f 	beq.w	80223f4 <_strtod_l+0x474>
 8022596:	9a06      	ldr	r2, [sp, #24]
 8022598:	2a00      	cmp	r2, #0
 802259a:	ebab 0305 	sub.w	r3, fp, r5
 802259e:	ed9f 9b96 	vldr	d9, [pc, #600]	; 80227f8 <_strtod_l+0x878>
 80225a2:	bfa8      	it	ge
 80225a4:	2300      	movge	r3, #0
 80225a6:	ed9f ab96 	vldr	d10, [pc, #600]	; 8022800 <_strtod_l+0x880>
 80225aa:	ed9f bb97 	vldr	d11, [pc, #604]	; 8022808 <_strtod_l+0x888>
 80225ae:	9309      	str	r3, [sp, #36]	; 0x24
 80225b0:	2500      	movs	r5, #0
 80225b2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80225b6:	930c      	str	r3, [sp, #48]	; 0x30
 80225b8:	462e      	mov	r6, r5
 80225ba:	9b07      	ldr	r3, [sp, #28]
 80225bc:	4620      	mov	r0, r4
 80225be:	6859      	ldr	r1, [r3, #4]
 80225c0:	f7ff f812 	bl	80215e8 <_Balloc>
 80225c4:	4607      	mov	r7, r0
 80225c6:	2800      	cmp	r0, #0
 80225c8:	f43f af18 	beq.w	80223fc <_strtod_l+0x47c>
 80225cc:	9b07      	ldr	r3, [sp, #28]
 80225ce:	691a      	ldr	r2, [r3, #16]
 80225d0:	3202      	adds	r2, #2
 80225d2:	f103 010c 	add.w	r1, r3, #12
 80225d6:	0092      	lsls	r2, r2, #2
 80225d8:	300c      	adds	r0, #12
 80225da:	f7fe f984 	bl	80208e6 <memcpy>
 80225de:	ec49 8b10 	vmov	d0, r8, r9
 80225e2:	aa14      	add	r2, sp, #80	; 0x50
 80225e4:	a913      	add	r1, sp, #76	; 0x4c
 80225e6:	4620      	mov	r0, r4
 80225e8:	f7ff fbda 	bl	8021da0 <__d2b>
 80225ec:	ec49 8b18 	vmov	d8, r8, r9
 80225f0:	9012      	str	r0, [sp, #72]	; 0x48
 80225f2:	2800      	cmp	r0, #0
 80225f4:	f43f af02 	beq.w	80223fc <_strtod_l+0x47c>
 80225f8:	2101      	movs	r1, #1
 80225fa:	4620      	mov	r0, r4
 80225fc:	f7ff f934 	bl	8021868 <__i2b>
 8022600:	4606      	mov	r6, r0
 8022602:	2800      	cmp	r0, #0
 8022604:	f43f aefa 	beq.w	80223fc <_strtod_l+0x47c>
 8022608:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 802260a:	9914      	ldr	r1, [sp, #80]	; 0x50
 802260c:	2b00      	cmp	r3, #0
 802260e:	bfab      	itete	ge
 8022610:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8022612:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8022614:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8022618:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 802261c:	bfac      	ite	ge
 802261e:	eb03 0b02 	addge.w	fp, r3, r2
 8022622:	eba2 0a03 	sublt.w	sl, r2, r3
 8022626:	9a05      	ldr	r2, [sp, #20]
 8022628:	1a9b      	subs	r3, r3, r2
 802262a:	440b      	add	r3, r1
 802262c:	4a7b      	ldr	r2, [pc, #492]	; (802281c <_strtod_l+0x89c>)
 802262e:	3b01      	subs	r3, #1
 8022630:	4293      	cmp	r3, r2
 8022632:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8022636:	f280 80cd 	bge.w	80227d4 <_strtod_l+0x854>
 802263a:	1ad2      	subs	r2, r2, r3
 802263c:	2a1f      	cmp	r2, #31
 802263e:	eba1 0102 	sub.w	r1, r1, r2
 8022642:	f04f 0001 	mov.w	r0, #1
 8022646:	f300 80b9 	bgt.w	80227bc <_strtod_l+0x83c>
 802264a:	fa00 f302 	lsl.w	r3, r0, r2
 802264e:	930b      	str	r3, [sp, #44]	; 0x2c
 8022650:	2300      	movs	r3, #0
 8022652:	930a      	str	r3, [sp, #40]	; 0x28
 8022654:	eb0b 0301 	add.w	r3, fp, r1
 8022658:	9a05      	ldr	r2, [sp, #20]
 802265a:	459b      	cmp	fp, r3
 802265c:	448a      	add	sl, r1
 802265e:	4492      	add	sl, r2
 8022660:	465a      	mov	r2, fp
 8022662:	bfa8      	it	ge
 8022664:	461a      	movge	r2, r3
 8022666:	4552      	cmp	r2, sl
 8022668:	bfa8      	it	ge
 802266a:	4652      	movge	r2, sl
 802266c:	2a00      	cmp	r2, #0
 802266e:	bfc2      	ittt	gt
 8022670:	1a9b      	subgt	r3, r3, r2
 8022672:	ebaa 0a02 	subgt.w	sl, sl, r2
 8022676:	ebab 0b02 	subgt.w	fp, fp, r2
 802267a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802267c:	2a00      	cmp	r2, #0
 802267e:	dd18      	ble.n	80226b2 <_strtod_l+0x732>
 8022680:	4631      	mov	r1, r6
 8022682:	4620      	mov	r0, r4
 8022684:	930f      	str	r3, [sp, #60]	; 0x3c
 8022686:	f7ff f9af 	bl	80219e8 <__pow5mult>
 802268a:	4606      	mov	r6, r0
 802268c:	2800      	cmp	r0, #0
 802268e:	f43f aeb5 	beq.w	80223fc <_strtod_l+0x47c>
 8022692:	4601      	mov	r1, r0
 8022694:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8022696:	4620      	mov	r0, r4
 8022698:	f7ff f8fc 	bl	8021894 <__multiply>
 802269c:	900e      	str	r0, [sp, #56]	; 0x38
 802269e:	2800      	cmp	r0, #0
 80226a0:	f43f aeac 	beq.w	80223fc <_strtod_l+0x47c>
 80226a4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80226a6:	4620      	mov	r0, r4
 80226a8:	f7fe ffde 	bl	8021668 <_Bfree>
 80226ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80226ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80226b0:	9212      	str	r2, [sp, #72]	; 0x48
 80226b2:	2b00      	cmp	r3, #0
 80226b4:	f300 8093 	bgt.w	80227de <_strtod_l+0x85e>
 80226b8:	9b06      	ldr	r3, [sp, #24]
 80226ba:	2b00      	cmp	r3, #0
 80226bc:	dd08      	ble.n	80226d0 <_strtod_l+0x750>
 80226be:	4639      	mov	r1, r7
 80226c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80226c2:	4620      	mov	r0, r4
 80226c4:	f7ff f990 	bl	80219e8 <__pow5mult>
 80226c8:	4607      	mov	r7, r0
 80226ca:	2800      	cmp	r0, #0
 80226cc:	f43f ae96 	beq.w	80223fc <_strtod_l+0x47c>
 80226d0:	f1ba 0f00 	cmp.w	sl, #0
 80226d4:	dd08      	ble.n	80226e8 <_strtod_l+0x768>
 80226d6:	4639      	mov	r1, r7
 80226d8:	4652      	mov	r2, sl
 80226da:	4620      	mov	r0, r4
 80226dc:	f7ff f9de 	bl	8021a9c <__lshift>
 80226e0:	4607      	mov	r7, r0
 80226e2:	2800      	cmp	r0, #0
 80226e4:	f43f ae8a 	beq.w	80223fc <_strtod_l+0x47c>
 80226e8:	f1bb 0f00 	cmp.w	fp, #0
 80226ec:	dd08      	ble.n	8022700 <_strtod_l+0x780>
 80226ee:	4631      	mov	r1, r6
 80226f0:	465a      	mov	r2, fp
 80226f2:	4620      	mov	r0, r4
 80226f4:	f7ff f9d2 	bl	8021a9c <__lshift>
 80226f8:	4606      	mov	r6, r0
 80226fa:	2800      	cmp	r0, #0
 80226fc:	f43f ae7e 	beq.w	80223fc <_strtod_l+0x47c>
 8022700:	9912      	ldr	r1, [sp, #72]	; 0x48
 8022702:	463a      	mov	r2, r7
 8022704:	4620      	mov	r0, r4
 8022706:	f7ff fa51 	bl	8021bac <__mdiff>
 802270a:	4605      	mov	r5, r0
 802270c:	2800      	cmp	r0, #0
 802270e:	f43f ae75 	beq.w	80223fc <_strtod_l+0x47c>
 8022712:	2300      	movs	r3, #0
 8022714:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8022718:	60c3      	str	r3, [r0, #12]
 802271a:	4631      	mov	r1, r6
 802271c:	f7ff fa2a 	bl	8021b74 <__mcmp>
 8022720:	2800      	cmp	r0, #0
 8022722:	da7f      	bge.n	8022824 <_strtod_l+0x8a4>
 8022724:	ea5a 0a08 	orrs.w	sl, sl, r8
 8022728:	f040 80a5 	bne.w	8022876 <_strtod_l+0x8f6>
 802272c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8022730:	2b00      	cmp	r3, #0
 8022732:	f040 80a0 	bne.w	8022876 <_strtod_l+0x8f6>
 8022736:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 802273a:	0d1b      	lsrs	r3, r3, #20
 802273c:	051b      	lsls	r3, r3, #20
 802273e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8022742:	f240 8098 	bls.w	8022876 <_strtod_l+0x8f6>
 8022746:	696b      	ldr	r3, [r5, #20]
 8022748:	b91b      	cbnz	r3, 8022752 <_strtod_l+0x7d2>
 802274a:	692b      	ldr	r3, [r5, #16]
 802274c:	2b01      	cmp	r3, #1
 802274e:	f340 8092 	ble.w	8022876 <_strtod_l+0x8f6>
 8022752:	4629      	mov	r1, r5
 8022754:	2201      	movs	r2, #1
 8022756:	4620      	mov	r0, r4
 8022758:	f7ff f9a0 	bl	8021a9c <__lshift>
 802275c:	4631      	mov	r1, r6
 802275e:	4605      	mov	r5, r0
 8022760:	f7ff fa08 	bl	8021b74 <__mcmp>
 8022764:	2800      	cmp	r0, #0
 8022766:	f340 8086 	ble.w	8022876 <_strtod_l+0x8f6>
 802276a:	9905      	ldr	r1, [sp, #20]
 802276c:	4a2c      	ldr	r2, [pc, #176]	; (8022820 <_strtod_l+0x8a0>)
 802276e:	464b      	mov	r3, r9
 8022770:	2900      	cmp	r1, #0
 8022772:	f000 809f 	beq.w	80228b4 <_strtod_l+0x934>
 8022776:	ea02 0109 	and.w	r1, r2, r9
 802277a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 802277e:	f300 8099 	bgt.w	80228b4 <_strtod_l+0x934>
 8022782:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8022786:	f77f aea8 	ble.w	80224da <_strtod_l+0x55a>
 802278a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8022810 <_strtod_l+0x890>
 802278e:	ec49 8b16 	vmov	d6, r8, r9
 8022792:	4b23      	ldr	r3, [pc, #140]	; (8022820 <_strtod_l+0x8a0>)
 8022794:	ee26 7b07 	vmul.f64	d7, d6, d7
 8022798:	ee17 2a90 	vmov	r2, s15
 802279c:	4013      	ands	r3, r2
 802279e:	ec59 8b17 	vmov	r8, r9, d7
 80227a2:	2b00      	cmp	r3, #0
 80227a4:	f47f ae34 	bne.w	8022410 <_strtod_l+0x490>
 80227a8:	2322      	movs	r3, #34	; 0x22
 80227aa:	6023      	str	r3, [r4, #0]
 80227ac:	e630      	b.n	8022410 <_strtod_l+0x490>
 80227ae:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80227b2:	fa01 f202 	lsl.w	r2, r1, r2
 80227b6:	ea02 0808 	and.w	r8, r2, r8
 80227ba:	e6da      	b.n	8022572 <_strtod_l+0x5f2>
 80227bc:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80227c0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80227c4:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80227c8:	33e2      	adds	r3, #226	; 0xe2
 80227ca:	fa00 f303 	lsl.w	r3, r0, r3
 80227ce:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 80227d2:	e73f      	b.n	8022654 <_strtod_l+0x6d4>
 80227d4:	2200      	movs	r2, #0
 80227d6:	2301      	movs	r3, #1
 80227d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80227dc:	e73a      	b.n	8022654 <_strtod_l+0x6d4>
 80227de:	9912      	ldr	r1, [sp, #72]	; 0x48
 80227e0:	461a      	mov	r2, r3
 80227e2:	4620      	mov	r0, r4
 80227e4:	f7ff f95a 	bl	8021a9c <__lshift>
 80227e8:	9012      	str	r0, [sp, #72]	; 0x48
 80227ea:	2800      	cmp	r0, #0
 80227ec:	f47f af64 	bne.w	80226b8 <_strtod_l+0x738>
 80227f0:	e604      	b.n	80223fc <_strtod_l+0x47c>
 80227f2:	bf00      	nop
 80227f4:	f3af 8000 	nop.w
 80227f8:	94a03595 	.word	0x94a03595
 80227fc:	3fcfffff 	.word	0x3fcfffff
 8022800:	94a03595 	.word	0x94a03595
 8022804:	3fdfffff 	.word	0x3fdfffff
 8022808:	35afe535 	.word	0x35afe535
 802280c:	3fe00000 	.word	0x3fe00000
 8022810:	00000000 	.word	0x00000000
 8022814:	39500000 	.word	0x39500000
 8022818:	08025840 	.word	0x08025840
 802281c:	fffffc02 	.word	0xfffffc02
 8022820:	7ff00000 	.word	0x7ff00000
 8022824:	46cb      	mov	fp, r9
 8022826:	d15f      	bne.n	80228e8 <_strtod_l+0x968>
 8022828:	f3c9 0313 	ubfx	r3, r9, #0, #20
 802282c:	f1ba 0f00 	cmp.w	sl, #0
 8022830:	d02a      	beq.n	8022888 <_strtod_l+0x908>
 8022832:	4aa7      	ldr	r2, [pc, #668]	; (8022ad0 <_strtod_l+0xb50>)
 8022834:	4293      	cmp	r3, r2
 8022836:	d12b      	bne.n	8022890 <_strtod_l+0x910>
 8022838:	9b05      	ldr	r3, [sp, #20]
 802283a:	4642      	mov	r2, r8
 802283c:	b1fb      	cbz	r3, 802287e <_strtod_l+0x8fe>
 802283e:	4ba5      	ldr	r3, [pc, #660]	; (8022ad4 <_strtod_l+0xb54>)
 8022840:	ea09 0303 	and.w	r3, r9, r3
 8022844:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8022848:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 802284c:	d81a      	bhi.n	8022884 <_strtod_l+0x904>
 802284e:	0d1b      	lsrs	r3, r3, #20
 8022850:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8022854:	fa01 f303 	lsl.w	r3, r1, r3
 8022858:	429a      	cmp	r2, r3
 802285a:	d119      	bne.n	8022890 <_strtod_l+0x910>
 802285c:	4b9e      	ldr	r3, [pc, #632]	; (8022ad8 <_strtod_l+0xb58>)
 802285e:	459b      	cmp	fp, r3
 8022860:	d102      	bne.n	8022868 <_strtod_l+0x8e8>
 8022862:	3201      	adds	r2, #1
 8022864:	f43f adca 	beq.w	80223fc <_strtod_l+0x47c>
 8022868:	4b9a      	ldr	r3, [pc, #616]	; (8022ad4 <_strtod_l+0xb54>)
 802286a:	ea0b 0303 	and.w	r3, fp, r3
 802286e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8022872:	f04f 0800 	mov.w	r8, #0
 8022876:	9b05      	ldr	r3, [sp, #20]
 8022878:	2b00      	cmp	r3, #0
 802287a:	d186      	bne.n	802278a <_strtod_l+0x80a>
 802287c:	e5c8      	b.n	8022410 <_strtod_l+0x490>
 802287e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8022882:	e7e9      	b.n	8022858 <_strtod_l+0x8d8>
 8022884:	460b      	mov	r3, r1
 8022886:	e7e7      	b.n	8022858 <_strtod_l+0x8d8>
 8022888:	ea53 0308 	orrs.w	r3, r3, r8
 802288c:	f43f af6d 	beq.w	802276a <_strtod_l+0x7ea>
 8022890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022892:	b1cb      	cbz	r3, 80228c8 <_strtod_l+0x948>
 8022894:	ea13 0f0b 	tst.w	r3, fp
 8022898:	d0ed      	beq.n	8022876 <_strtod_l+0x8f6>
 802289a:	9a05      	ldr	r2, [sp, #20]
 802289c:	4640      	mov	r0, r8
 802289e:	4649      	mov	r1, r9
 80228a0:	f1ba 0f00 	cmp.w	sl, #0
 80228a4:	d014      	beq.n	80228d0 <_strtod_l+0x950>
 80228a6:	f7ff fb51 	bl	8021f4c <sulp>
 80228aa:	ee38 7b00 	vadd.f64	d7, d8, d0
 80228ae:	ec59 8b17 	vmov	r8, r9, d7
 80228b2:	e7e0      	b.n	8022876 <_strtod_l+0x8f6>
 80228b4:	4013      	ands	r3, r2
 80228b6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80228ba:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80228be:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80228c2:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80228c6:	e7d6      	b.n	8022876 <_strtod_l+0x8f6>
 80228c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80228ca:	ea13 0f08 	tst.w	r3, r8
 80228ce:	e7e3      	b.n	8022898 <_strtod_l+0x918>
 80228d0:	f7ff fb3c 	bl	8021f4c <sulp>
 80228d4:	ee38 0b40 	vsub.f64	d0, d8, d0
 80228d8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80228dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80228e0:	ec59 8b10 	vmov	r8, r9, d0
 80228e4:	d1c7      	bne.n	8022876 <_strtod_l+0x8f6>
 80228e6:	e5f8      	b.n	80224da <_strtod_l+0x55a>
 80228e8:	4631      	mov	r1, r6
 80228ea:	4628      	mov	r0, r5
 80228ec:	f7ff fab2 	bl	8021e54 <__ratio>
 80228f0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80228f4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80228f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80228fc:	d85f      	bhi.n	80229be <_strtod_l+0xa3e>
 80228fe:	f1ba 0f00 	cmp.w	sl, #0
 8022902:	d166      	bne.n	80229d2 <_strtod_l+0xa52>
 8022904:	f1b8 0f00 	cmp.w	r8, #0
 8022908:	d14d      	bne.n	80229a6 <_strtod_l+0xa26>
 802290a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 802290e:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8022912:	2b00      	cmp	r3, #0
 8022914:	d162      	bne.n	80229dc <_strtod_l+0xa5c>
 8022916:	eeb4 0bcd 	vcmpe.f64	d0, d13
 802291a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 802291e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022922:	d401      	bmi.n	8022928 <_strtod_l+0x9a8>
 8022924:	ee20 db0d 	vmul.f64	d13, d0, d13
 8022928:	eeb1 cb4d 	vneg.f64	d12, d13
 802292c:	4869      	ldr	r0, [pc, #420]	; (8022ad4 <_strtod_l+0xb54>)
 802292e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8022ae0 <_strtod_l+0xb60>
 8022932:	ea0b 0100 	and.w	r1, fp, r0
 8022936:	4561      	cmp	r1, ip
 8022938:	ec53 2b1c 	vmov	r2, r3, d12
 802293c:	d17a      	bne.n	8022a34 <_strtod_l+0xab4>
 802293e:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8022942:	ec49 8b10 	vmov	d0, r8, r9
 8022946:	910a      	str	r1, [sp, #40]	; 0x28
 8022948:	f7ff f9ba 	bl	8021cc0 <__ulp>
 802294c:	ec49 8b1e 	vmov	d14, r8, r9
 8022950:	4860      	ldr	r0, [pc, #384]	; (8022ad4 <_strtod_l+0xb54>)
 8022952:	eea0 eb0c 	vfma.f64	d14, d0, d12
 8022956:	ee1e 3a90 	vmov	r3, s29
 802295a:	4a60      	ldr	r2, [pc, #384]	; (8022adc <_strtod_l+0xb5c>)
 802295c:	990a      	ldr	r1, [sp, #40]	; 0x28
 802295e:	4018      	ands	r0, r3
 8022960:	4290      	cmp	r0, r2
 8022962:	ec59 8b1e 	vmov	r8, r9, d14
 8022966:	d93c      	bls.n	80229e2 <_strtod_l+0xa62>
 8022968:	ee18 2a90 	vmov	r2, s17
 802296c:	4b5a      	ldr	r3, [pc, #360]	; (8022ad8 <_strtod_l+0xb58>)
 802296e:	429a      	cmp	r2, r3
 8022970:	d104      	bne.n	802297c <_strtod_l+0x9fc>
 8022972:	ee18 3a10 	vmov	r3, s16
 8022976:	3301      	adds	r3, #1
 8022978:	f43f ad40 	beq.w	80223fc <_strtod_l+0x47c>
 802297c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8022ad8 <_strtod_l+0xb58>
 8022980:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8022984:	9912      	ldr	r1, [sp, #72]	; 0x48
 8022986:	4620      	mov	r0, r4
 8022988:	f7fe fe6e 	bl	8021668 <_Bfree>
 802298c:	4639      	mov	r1, r7
 802298e:	4620      	mov	r0, r4
 8022990:	f7fe fe6a 	bl	8021668 <_Bfree>
 8022994:	4631      	mov	r1, r6
 8022996:	4620      	mov	r0, r4
 8022998:	f7fe fe66 	bl	8021668 <_Bfree>
 802299c:	4629      	mov	r1, r5
 802299e:	4620      	mov	r0, r4
 80229a0:	f7fe fe62 	bl	8021668 <_Bfree>
 80229a4:	e609      	b.n	80225ba <_strtod_l+0x63a>
 80229a6:	f1b8 0f01 	cmp.w	r8, #1
 80229aa:	d103      	bne.n	80229b4 <_strtod_l+0xa34>
 80229ac:	f1b9 0f00 	cmp.w	r9, #0
 80229b0:	f43f ad93 	beq.w	80224da <_strtod_l+0x55a>
 80229b4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 80229b8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80229bc:	e7b6      	b.n	802292c <_strtod_l+0x9ac>
 80229be:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80229c2:	ee20 db0d 	vmul.f64	d13, d0, d13
 80229c6:	f1ba 0f00 	cmp.w	sl, #0
 80229ca:	d0ad      	beq.n	8022928 <_strtod_l+0x9a8>
 80229cc:	eeb0 cb4d 	vmov.f64	d12, d13
 80229d0:	e7ac      	b.n	802292c <_strtod_l+0x9ac>
 80229d2:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 80229d6:	eeb0 db4c 	vmov.f64	d13, d12
 80229da:	e7a7      	b.n	802292c <_strtod_l+0x9ac>
 80229dc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 80229e0:	e7a4      	b.n	802292c <_strtod_l+0x9ac>
 80229e2:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80229e6:	9b05      	ldr	r3, [sp, #20]
 80229e8:	46cb      	mov	fp, r9
 80229ea:	2b00      	cmp	r3, #0
 80229ec:	d1ca      	bne.n	8022984 <_strtod_l+0xa04>
 80229ee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80229f2:	0d1b      	lsrs	r3, r3, #20
 80229f4:	051b      	lsls	r3, r3, #20
 80229f6:	4299      	cmp	r1, r3
 80229f8:	d1c4      	bne.n	8022984 <_strtod_l+0xa04>
 80229fa:	ec51 0b1d 	vmov	r0, r1, d13
 80229fe:	f7dd feab 	bl	8000758 <__aeabi_d2lz>
 8022a02:	f7dd fe13 	bl	800062c <__aeabi_l2d>
 8022a06:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 8022a0a:	ec41 0b17 	vmov	d7, r0, r1
 8022a0e:	ea4b 0b08 	orr.w	fp, fp, r8
 8022a12:	ea5b 0b0a 	orrs.w	fp, fp, sl
 8022a16:	ee3d db47 	vsub.f64	d13, d13, d7
 8022a1a:	d03c      	beq.n	8022a96 <_strtod_l+0xb16>
 8022a1c:	eeb4 dbca 	vcmpe.f64	d13, d10
 8022a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a24:	f53f acf4 	bmi.w	8022410 <_strtod_l+0x490>
 8022a28:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8022a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a30:	dda8      	ble.n	8022984 <_strtod_l+0xa04>
 8022a32:	e4ed      	b.n	8022410 <_strtod_l+0x490>
 8022a34:	9805      	ldr	r0, [sp, #20]
 8022a36:	b1f0      	cbz	r0, 8022a76 <_strtod_l+0xaf6>
 8022a38:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8022a3c:	d81b      	bhi.n	8022a76 <_strtod_l+0xaf6>
 8022a3e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8022ac8 <_strtod_l+0xb48>
 8022a42:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8022a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a4a:	d811      	bhi.n	8022a70 <_strtod_l+0xaf0>
 8022a4c:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8022a50:	ee1d 3a10 	vmov	r3, s26
 8022a54:	2b01      	cmp	r3, #1
 8022a56:	bf38      	it	cc
 8022a58:	2301      	movcc	r3, #1
 8022a5a:	ee0d 3a10 	vmov	s26, r3
 8022a5e:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8022a62:	f1ba 0f00 	cmp.w	sl, #0
 8022a66:	d113      	bne.n	8022a90 <_strtod_l+0xb10>
 8022a68:	eeb1 7b4d 	vneg.f64	d7, d13
 8022a6c:	ec53 2b17 	vmov	r2, r3, d7
 8022a70:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8022a74:	1a43      	subs	r3, r0, r1
 8022a76:	eeb0 0b48 	vmov.f64	d0, d8
 8022a7a:	ec43 2b1c 	vmov	d12, r2, r3
 8022a7e:	910a      	str	r1, [sp, #40]	; 0x28
 8022a80:	f7ff f91e 	bl	8021cc0 <__ulp>
 8022a84:	990a      	ldr	r1, [sp, #40]	; 0x28
 8022a86:	eeac 8b00 	vfma.f64	d8, d12, d0
 8022a8a:	ec59 8b18 	vmov	r8, r9, d8
 8022a8e:	e7aa      	b.n	80229e6 <_strtod_l+0xa66>
 8022a90:	eeb0 7b4d 	vmov.f64	d7, d13
 8022a94:	e7ea      	b.n	8022a6c <_strtod_l+0xaec>
 8022a96:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8022a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a9e:	f57f af71 	bpl.w	8022984 <_strtod_l+0xa04>
 8022aa2:	e4b5      	b.n	8022410 <_strtod_l+0x490>
 8022aa4:	2300      	movs	r3, #0
 8022aa6:	9308      	str	r3, [sp, #32]
 8022aa8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8022aaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8022aac:	6013      	str	r3, [r2, #0]
 8022aae:	f7ff baa6 	b.w	8021ffe <_strtod_l+0x7e>
 8022ab2:	2a65      	cmp	r2, #101	; 0x65
 8022ab4:	f43f aba2 	beq.w	80221fc <_strtod_l+0x27c>
 8022ab8:	2a45      	cmp	r2, #69	; 0x45
 8022aba:	f43f ab9f 	beq.w	80221fc <_strtod_l+0x27c>
 8022abe:	2101      	movs	r1, #1
 8022ac0:	f7ff bbd8 	b.w	8022274 <_strtod_l+0x2f4>
 8022ac4:	f3af 8000 	nop.w
 8022ac8:	ffc00000 	.word	0xffc00000
 8022acc:	41dfffff 	.word	0x41dfffff
 8022ad0:	000fffff 	.word	0x000fffff
 8022ad4:	7ff00000 	.word	0x7ff00000
 8022ad8:	7fefffff 	.word	0x7fefffff
 8022adc:	7c9fffff 	.word	0x7c9fffff
 8022ae0:	7fe00000 	.word	0x7fe00000

08022ae4 <_strtod_r>:
 8022ae4:	4b01      	ldr	r3, [pc, #4]	; (8022aec <_strtod_r+0x8>)
 8022ae6:	f7ff ba4b 	b.w	8021f80 <_strtod_l>
 8022aea:	bf00      	nop
 8022aec:	200009dc 	.word	0x200009dc

08022af0 <_strtol_l.constprop.0>:
 8022af0:	2b01      	cmp	r3, #1
 8022af2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022af6:	d001      	beq.n	8022afc <_strtol_l.constprop.0+0xc>
 8022af8:	2b24      	cmp	r3, #36	; 0x24
 8022afa:	d906      	bls.n	8022b0a <_strtol_l.constprop.0+0x1a>
 8022afc:	f7fd febe 	bl	802087c <__errno>
 8022b00:	2316      	movs	r3, #22
 8022b02:	6003      	str	r3, [r0, #0]
 8022b04:	2000      	movs	r0, #0
 8022b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022b0a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8022bf0 <_strtol_l.constprop.0+0x100>
 8022b0e:	460d      	mov	r5, r1
 8022b10:	462e      	mov	r6, r5
 8022b12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022b16:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8022b1a:	f017 0708 	ands.w	r7, r7, #8
 8022b1e:	d1f7      	bne.n	8022b10 <_strtol_l.constprop.0+0x20>
 8022b20:	2c2d      	cmp	r4, #45	; 0x2d
 8022b22:	d132      	bne.n	8022b8a <_strtol_l.constprop.0+0x9a>
 8022b24:	782c      	ldrb	r4, [r5, #0]
 8022b26:	2701      	movs	r7, #1
 8022b28:	1cb5      	adds	r5, r6, #2
 8022b2a:	2b00      	cmp	r3, #0
 8022b2c:	d05b      	beq.n	8022be6 <_strtol_l.constprop.0+0xf6>
 8022b2e:	2b10      	cmp	r3, #16
 8022b30:	d109      	bne.n	8022b46 <_strtol_l.constprop.0+0x56>
 8022b32:	2c30      	cmp	r4, #48	; 0x30
 8022b34:	d107      	bne.n	8022b46 <_strtol_l.constprop.0+0x56>
 8022b36:	782c      	ldrb	r4, [r5, #0]
 8022b38:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8022b3c:	2c58      	cmp	r4, #88	; 0x58
 8022b3e:	d14d      	bne.n	8022bdc <_strtol_l.constprop.0+0xec>
 8022b40:	786c      	ldrb	r4, [r5, #1]
 8022b42:	2310      	movs	r3, #16
 8022b44:	3502      	adds	r5, #2
 8022b46:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8022b4a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8022b4e:	f04f 0e00 	mov.w	lr, #0
 8022b52:	fbb8 f9f3 	udiv	r9, r8, r3
 8022b56:	4676      	mov	r6, lr
 8022b58:	fb03 8a19 	mls	sl, r3, r9, r8
 8022b5c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8022b60:	f1bc 0f09 	cmp.w	ip, #9
 8022b64:	d816      	bhi.n	8022b94 <_strtol_l.constprop.0+0xa4>
 8022b66:	4664      	mov	r4, ip
 8022b68:	42a3      	cmp	r3, r4
 8022b6a:	dd24      	ble.n	8022bb6 <_strtol_l.constprop.0+0xc6>
 8022b6c:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8022b70:	d008      	beq.n	8022b84 <_strtol_l.constprop.0+0x94>
 8022b72:	45b1      	cmp	r9, r6
 8022b74:	d31c      	bcc.n	8022bb0 <_strtol_l.constprop.0+0xc0>
 8022b76:	d101      	bne.n	8022b7c <_strtol_l.constprop.0+0x8c>
 8022b78:	45a2      	cmp	sl, r4
 8022b7a:	db19      	blt.n	8022bb0 <_strtol_l.constprop.0+0xc0>
 8022b7c:	fb06 4603 	mla	r6, r6, r3, r4
 8022b80:	f04f 0e01 	mov.w	lr, #1
 8022b84:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022b88:	e7e8      	b.n	8022b5c <_strtol_l.constprop.0+0x6c>
 8022b8a:	2c2b      	cmp	r4, #43	; 0x2b
 8022b8c:	bf04      	itt	eq
 8022b8e:	782c      	ldrbeq	r4, [r5, #0]
 8022b90:	1cb5      	addeq	r5, r6, #2
 8022b92:	e7ca      	b.n	8022b2a <_strtol_l.constprop.0+0x3a>
 8022b94:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8022b98:	f1bc 0f19 	cmp.w	ip, #25
 8022b9c:	d801      	bhi.n	8022ba2 <_strtol_l.constprop.0+0xb2>
 8022b9e:	3c37      	subs	r4, #55	; 0x37
 8022ba0:	e7e2      	b.n	8022b68 <_strtol_l.constprop.0+0x78>
 8022ba2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8022ba6:	f1bc 0f19 	cmp.w	ip, #25
 8022baa:	d804      	bhi.n	8022bb6 <_strtol_l.constprop.0+0xc6>
 8022bac:	3c57      	subs	r4, #87	; 0x57
 8022bae:	e7db      	b.n	8022b68 <_strtol_l.constprop.0+0x78>
 8022bb0:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8022bb4:	e7e6      	b.n	8022b84 <_strtol_l.constprop.0+0x94>
 8022bb6:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8022bba:	d105      	bne.n	8022bc8 <_strtol_l.constprop.0+0xd8>
 8022bbc:	2322      	movs	r3, #34	; 0x22
 8022bbe:	6003      	str	r3, [r0, #0]
 8022bc0:	4646      	mov	r6, r8
 8022bc2:	b942      	cbnz	r2, 8022bd6 <_strtol_l.constprop.0+0xe6>
 8022bc4:	4630      	mov	r0, r6
 8022bc6:	e79e      	b.n	8022b06 <_strtol_l.constprop.0+0x16>
 8022bc8:	b107      	cbz	r7, 8022bcc <_strtol_l.constprop.0+0xdc>
 8022bca:	4276      	negs	r6, r6
 8022bcc:	2a00      	cmp	r2, #0
 8022bce:	d0f9      	beq.n	8022bc4 <_strtol_l.constprop.0+0xd4>
 8022bd0:	f1be 0f00 	cmp.w	lr, #0
 8022bd4:	d000      	beq.n	8022bd8 <_strtol_l.constprop.0+0xe8>
 8022bd6:	1e69      	subs	r1, r5, #1
 8022bd8:	6011      	str	r1, [r2, #0]
 8022bda:	e7f3      	b.n	8022bc4 <_strtol_l.constprop.0+0xd4>
 8022bdc:	2430      	movs	r4, #48	; 0x30
 8022bde:	2b00      	cmp	r3, #0
 8022be0:	d1b1      	bne.n	8022b46 <_strtol_l.constprop.0+0x56>
 8022be2:	2308      	movs	r3, #8
 8022be4:	e7af      	b.n	8022b46 <_strtol_l.constprop.0+0x56>
 8022be6:	2c30      	cmp	r4, #48	; 0x30
 8022be8:	d0a5      	beq.n	8022b36 <_strtol_l.constprop.0+0x46>
 8022bea:	230a      	movs	r3, #10
 8022bec:	e7ab      	b.n	8022b46 <_strtol_l.constprop.0+0x56>
 8022bee:	bf00      	nop
 8022bf0:	080254d4 	.word	0x080254d4

08022bf4 <_strtol_r>:
 8022bf4:	f7ff bf7c 	b.w	8022af0 <_strtol_l.constprop.0>

08022bf8 <__ssputs_r>:
 8022bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022bfc:	688e      	ldr	r6, [r1, #8]
 8022bfe:	461f      	mov	r7, r3
 8022c00:	42be      	cmp	r6, r7
 8022c02:	680b      	ldr	r3, [r1, #0]
 8022c04:	4682      	mov	sl, r0
 8022c06:	460c      	mov	r4, r1
 8022c08:	4690      	mov	r8, r2
 8022c0a:	d82c      	bhi.n	8022c66 <__ssputs_r+0x6e>
 8022c0c:	898a      	ldrh	r2, [r1, #12]
 8022c0e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8022c12:	d026      	beq.n	8022c62 <__ssputs_r+0x6a>
 8022c14:	6965      	ldr	r5, [r4, #20]
 8022c16:	6909      	ldr	r1, [r1, #16]
 8022c18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8022c1c:	eba3 0901 	sub.w	r9, r3, r1
 8022c20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8022c24:	1c7b      	adds	r3, r7, #1
 8022c26:	444b      	add	r3, r9
 8022c28:	106d      	asrs	r5, r5, #1
 8022c2a:	429d      	cmp	r5, r3
 8022c2c:	bf38      	it	cc
 8022c2e:	461d      	movcc	r5, r3
 8022c30:	0553      	lsls	r3, r2, #21
 8022c32:	d527      	bpl.n	8022c84 <__ssputs_r+0x8c>
 8022c34:	4629      	mov	r1, r5
 8022c36:	f7fc f9d5 	bl	801efe4 <_malloc_r>
 8022c3a:	4606      	mov	r6, r0
 8022c3c:	b360      	cbz	r0, 8022c98 <__ssputs_r+0xa0>
 8022c3e:	6921      	ldr	r1, [r4, #16]
 8022c40:	464a      	mov	r2, r9
 8022c42:	f7fd fe50 	bl	80208e6 <memcpy>
 8022c46:	89a3      	ldrh	r3, [r4, #12]
 8022c48:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8022c4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8022c50:	81a3      	strh	r3, [r4, #12]
 8022c52:	6126      	str	r6, [r4, #16]
 8022c54:	6165      	str	r5, [r4, #20]
 8022c56:	444e      	add	r6, r9
 8022c58:	eba5 0509 	sub.w	r5, r5, r9
 8022c5c:	6026      	str	r6, [r4, #0]
 8022c5e:	60a5      	str	r5, [r4, #8]
 8022c60:	463e      	mov	r6, r7
 8022c62:	42be      	cmp	r6, r7
 8022c64:	d900      	bls.n	8022c68 <__ssputs_r+0x70>
 8022c66:	463e      	mov	r6, r7
 8022c68:	6820      	ldr	r0, [r4, #0]
 8022c6a:	4632      	mov	r2, r6
 8022c6c:	4641      	mov	r1, r8
 8022c6e:	f7fd fd53 	bl	8020718 <memmove>
 8022c72:	68a3      	ldr	r3, [r4, #8]
 8022c74:	1b9b      	subs	r3, r3, r6
 8022c76:	60a3      	str	r3, [r4, #8]
 8022c78:	6823      	ldr	r3, [r4, #0]
 8022c7a:	4433      	add	r3, r6
 8022c7c:	6023      	str	r3, [r4, #0]
 8022c7e:	2000      	movs	r0, #0
 8022c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022c84:	462a      	mov	r2, r5
 8022c86:	f7fc faad 	bl	801f1e4 <_realloc_r>
 8022c8a:	4606      	mov	r6, r0
 8022c8c:	2800      	cmp	r0, #0
 8022c8e:	d1e0      	bne.n	8022c52 <__ssputs_r+0x5a>
 8022c90:	6921      	ldr	r1, [r4, #16]
 8022c92:	4650      	mov	r0, sl
 8022c94:	f7fe fc5c 	bl	8021550 <_free_r>
 8022c98:	230c      	movs	r3, #12
 8022c9a:	f8ca 3000 	str.w	r3, [sl]
 8022c9e:	89a3      	ldrh	r3, [r4, #12]
 8022ca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022ca4:	81a3      	strh	r3, [r4, #12]
 8022ca6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8022caa:	e7e9      	b.n	8022c80 <__ssputs_r+0x88>

08022cac <_svfiprintf_r>:
 8022cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022cb0:	4698      	mov	r8, r3
 8022cb2:	898b      	ldrh	r3, [r1, #12]
 8022cb4:	061b      	lsls	r3, r3, #24
 8022cb6:	b09d      	sub	sp, #116	; 0x74
 8022cb8:	4607      	mov	r7, r0
 8022cba:	460d      	mov	r5, r1
 8022cbc:	4614      	mov	r4, r2
 8022cbe:	d50e      	bpl.n	8022cde <_svfiprintf_r+0x32>
 8022cc0:	690b      	ldr	r3, [r1, #16]
 8022cc2:	b963      	cbnz	r3, 8022cde <_svfiprintf_r+0x32>
 8022cc4:	2140      	movs	r1, #64	; 0x40
 8022cc6:	f7fc f98d 	bl	801efe4 <_malloc_r>
 8022cca:	6028      	str	r0, [r5, #0]
 8022ccc:	6128      	str	r0, [r5, #16]
 8022cce:	b920      	cbnz	r0, 8022cda <_svfiprintf_r+0x2e>
 8022cd0:	230c      	movs	r3, #12
 8022cd2:	603b      	str	r3, [r7, #0]
 8022cd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8022cd8:	e0d0      	b.n	8022e7c <_svfiprintf_r+0x1d0>
 8022cda:	2340      	movs	r3, #64	; 0x40
 8022cdc:	616b      	str	r3, [r5, #20]
 8022cde:	2300      	movs	r3, #0
 8022ce0:	9309      	str	r3, [sp, #36]	; 0x24
 8022ce2:	2320      	movs	r3, #32
 8022ce4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8022ce8:	f8cd 800c 	str.w	r8, [sp, #12]
 8022cec:	2330      	movs	r3, #48	; 0x30
 8022cee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8022e94 <_svfiprintf_r+0x1e8>
 8022cf2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8022cf6:	f04f 0901 	mov.w	r9, #1
 8022cfa:	4623      	mov	r3, r4
 8022cfc:	469a      	mov	sl, r3
 8022cfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022d02:	b10a      	cbz	r2, 8022d08 <_svfiprintf_r+0x5c>
 8022d04:	2a25      	cmp	r2, #37	; 0x25
 8022d06:	d1f9      	bne.n	8022cfc <_svfiprintf_r+0x50>
 8022d08:	ebba 0b04 	subs.w	fp, sl, r4
 8022d0c:	d00b      	beq.n	8022d26 <_svfiprintf_r+0x7a>
 8022d0e:	465b      	mov	r3, fp
 8022d10:	4622      	mov	r2, r4
 8022d12:	4629      	mov	r1, r5
 8022d14:	4638      	mov	r0, r7
 8022d16:	f7ff ff6f 	bl	8022bf8 <__ssputs_r>
 8022d1a:	3001      	adds	r0, #1
 8022d1c:	f000 80a9 	beq.w	8022e72 <_svfiprintf_r+0x1c6>
 8022d20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022d22:	445a      	add	r2, fp
 8022d24:	9209      	str	r2, [sp, #36]	; 0x24
 8022d26:	f89a 3000 	ldrb.w	r3, [sl]
 8022d2a:	2b00      	cmp	r3, #0
 8022d2c:	f000 80a1 	beq.w	8022e72 <_svfiprintf_r+0x1c6>
 8022d30:	2300      	movs	r3, #0
 8022d32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8022d36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022d3a:	f10a 0a01 	add.w	sl, sl, #1
 8022d3e:	9304      	str	r3, [sp, #16]
 8022d40:	9307      	str	r3, [sp, #28]
 8022d42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8022d46:	931a      	str	r3, [sp, #104]	; 0x68
 8022d48:	4654      	mov	r4, sl
 8022d4a:	2205      	movs	r2, #5
 8022d4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022d50:	4850      	ldr	r0, [pc, #320]	; (8022e94 <_svfiprintf_r+0x1e8>)
 8022d52:	f7dd fa85 	bl	8000260 <memchr>
 8022d56:	9a04      	ldr	r2, [sp, #16]
 8022d58:	b9d8      	cbnz	r0, 8022d92 <_svfiprintf_r+0xe6>
 8022d5a:	06d0      	lsls	r0, r2, #27
 8022d5c:	bf44      	itt	mi
 8022d5e:	2320      	movmi	r3, #32
 8022d60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022d64:	0711      	lsls	r1, r2, #28
 8022d66:	bf44      	itt	mi
 8022d68:	232b      	movmi	r3, #43	; 0x2b
 8022d6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022d6e:	f89a 3000 	ldrb.w	r3, [sl]
 8022d72:	2b2a      	cmp	r3, #42	; 0x2a
 8022d74:	d015      	beq.n	8022da2 <_svfiprintf_r+0xf6>
 8022d76:	9a07      	ldr	r2, [sp, #28]
 8022d78:	4654      	mov	r4, sl
 8022d7a:	2000      	movs	r0, #0
 8022d7c:	f04f 0c0a 	mov.w	ip, #10
 8022d80:	4621      	mov	r1, r4
 8022d82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022d86:	3b30      	subs	r3, #48	; 0x30
 8022d88:	2b09      	cmp	r3, #9
 8022d8a:	d94d      	bls.n	8022e28 <_svfiprintf_r+0x17c>
 8022d8c:	b1b0      	cbz	r0, 8022dbc <_svfiprintf_r+0x110>
 8022d8e:	9207      	str	r2, [sp, #28]
 8022d90:	e014      	b.n	8022dbc <_svfiprintf_r+0x110>
 8022d92:	eba0 0308 	sub.w	r3, r0, r8
 8022d96:	fa09 f303 	lsl.w	r3, r9, r3
 8022d9a:	4313      	orrs	r3, r2
 8022d9c:	9304      	str	r3, [sp, #16]
 8022d9e:	46a2      	mov	sl, r4
 8022da0:	e7d2      	b.n	8022d48 <_svfiprintf_r+0x9c>
 8022da2:	9b03      	ldr	r3, [sp, #12]
 8022da4:	1d19      	adds	r1, r3, #4
 8022da6:	681b      	ldr	r3, [r3, #0]
 8022da8:	9103      	str	r1, [sp, #12]
 8022daa:	2b00      	cmp	r3, #0
 8022dac:	bfbb      	ittet	lt
 8022dae:	425b      	neglt	r3, r3
 8022db0:	f042 0202 	orrlt.w	r2, r2, #2
 8022db4:	9307      	strge	r3, [sp, #28]
 8022db6:	9307      	strlt	r3, [sp, #28]
 8022db8:	bfb8      	it	lt
 8022dba:	9204      	strlt	r2, [sp, #16]
 8022dbc:	7823      	ldrb	r3, [r4, #0]
 8022dbe:	2b2e      	cmp	r3, #46	; 0x2e
 8022dc0:	d10c      	bne.n	8022ddc <_svfiprintf_r+0x130>
 8022dc2:	7863      	ldrb	r3, [r4, #1]
 8022dc4:	2b2a      	cmp	r3, #42	; 0x2a
 8022dc6:	d134      	bne.n	8022e32 <_svfiprintf_r+0x186>
 8022dc8:	9b03      	ldr	r3, [sp, #12]
 8022dca:	1d1a      	adds	r2, r3, #4
 8022dcc:	681b      	ldr	r3, [r3, #0]
 8022dce:	9203      	str	r2, [sp, #12]
 8022dd0:	2b00      	cmp	r3, #0
 8022dd2:	bfb8      	it	lt
 8022dd4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8022dd8:	3402      	adds	r4, #2
 8022dda:	9305      	str	r3, [sp, #20]
 8022ddc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8022ea4 <_svfiprintf_r+0x1f8>
 8022de0:	7821      	ldrb	r1, [r4, #0]
 8022de2:	2203      	movs	r2, #3
 8022de4:	4650      	mov	r0, sl
 8022de6:	f7dd fa3b 	bl	8000260 <memchr>
 8022dea:	b138      	cbz	r0, 8022dfc <_svfiprintf_r+0x150>
 8022dec:	9b04      	ldr	r3, [sp, #16]
 8022dee:	eba0 000a 	sub.w	r0, r0, sl
 8022df2:	2240      	movs	r2, #64	; 0x40
 8022df4:	4082      	lsls	r2, r0
 8022df6:	4313      	orrs	r3, r2
 8022df8:	3401      	adds	r4, #1
 8022dfa:	9304      	str	r3, [sp, #16]
 8022dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022e00:	4825      	ldr	r0, [pc, #148]	; (8022e98 <_svfiprintf_r+0x1ec>)
 8022e02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8022e06:	2206      	movs	r2, #6
 8022e08:	f7dd fa2a 	bl	8000260 <memchr>
 8022e0c:	2800      	cmp	r0, #0
 8022e0e:	d038      	beq.n	8022e82 <_svfiprintf_r+0x1d6>
 8022e10:	4b22      	ldr	r3, [pc, #136]	; (8022e9c <_svfiprintf_r+0x1f0>)
 8022e12:	bb1b      	cbnz	r3, 8022e5c <_svfiprintf_r+0x1b0>
 8022e14:	9b03      	ldr	r3, [sp, #12]
 8022e16:	3307      	adds	r3, #7
 8022e18:	f023 0307 	bic.w	r3, r3, #7
 8022e1c:	3308      	adds	r3, #8
 8022e1e:	9303      	str	r3, [sp, #12]
 8022e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022e22:	4433      	add	r3, r6
 8022e24:	9309      	str	r3, [sp, #36]	; 0x24
 8022e26:	e768      	b.n	8022cfa <_svfiprintf_r+0x4e>
 8022e28:	fb0c 3202 	mla	r2, ip, r2, r3
 8022e2c:	460c      	mov	r4, r1
 8022e2e:	2001      	movs	r0, #1
 8022e30:	e7a6      	b.n	8022d80 <_svfiprintf_r+0xd4>
 8022e32:	2300      	movs	r3, #0
 8022e34:	3401      	adds	r4, #1
 8022e36:	9305      	str	r3, [sp, #20]
 8022e38:	4619      	mov	r1, r3
 8022e3a:	f04f 0c0a 	mov.w	ip, #10
 8022e3e:	4620      	mov	r0, r4
 8022e40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022e44:	3a30      	subs	r2, #48	; 0x30
 8022e46:	2a09      	cmp	r2, #9
 8022e48:	d903      	bls.n	8022e52 <_svfiprintf_r+0x1a6>
 8022e4a:	2b00      	cmp	r3, #0
 8022e4c:	d0c6      	beq.n	8022ddc <_svfiprintf_r+0x130>
 8022e4e:	9105      	str	r1, [sp, #20]
 8022e50:	e7c4      	b.n	8022ddc <_svfiprintf_r+0x130>
 8022e52:	fb0c 2101 	mla	r1, ip, r1, r2
 8022e56:	4604      	mov	r4, r0
 8022e58:	2301      	movs	r3, #1
 8022e5a:	e7f0      	b.n	8022e3e <_svfiprintf_r+0x192>
 8022e5c:	ab03      	add	r3, sp, #12
 8022e5e:	9300      	str	r3, [sp, #0]
 8022e60:	462a      	mov	r2, r5
 8022e62:	4b0f      	ldr	r3, [pc, #60]	; (8022ea0 <_svfiprintf_r+0x1f4>)
 8022e64:	a904      	add	r1, sp, #16
 8022e66:	4638      	mov	r0, r7
 8022e68:	f7fc fafa 	bl	801f460 <_printf_float>
 8022e6c:	1c42      	adds	r2, r0, #1
 8022e6e:	4606      	mov	r6, r0
 8022e70:	d1d6      	bne.n	8022e20 <_svfiprintf_r+0x174>
 8022e72:	89ab      	ldrh	r3, [r5, #12]
 8022e74:	065b      	lsls	r3, r3, #25
 8022e76:	f53f af2d 	bmi.w	8022cd4 <_svfiprintf_r+0x28>
 8022e7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8022e7c:	b01d      	add	sp, #116	; 0x74
 8022e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022e82:	ab03      	add	r3, sp, #12
 8022e84:	9300      	str	r3, [sp, #0]
 8022e86:	462a      	mov	r2, r5
 8022e88:	4b05      	ldr	r3, [pc, #20]	; (8022ea0 <_svfiprintf_r+0x1f4>)
 8022e8a:	a904      	add	r1, sp, #16
 8022e8c:	4638      	mov	r0, r7
 8022e8e:	f7fc fd6f 	bl	801f970 <_printf_i>
 8022e92:	e7eb      	b.n	8022e6c <_svfiprintf_r+0x1c0>
 8022e94:	08025868 	.word	0x08025868
 8022e98:	08025872 	.word	0x08025872
 8022e9c:	0801f461 	.word	0x0801f461
 8022ea0:	08022bf9 	.word	0x08022bf9
 8022ea4:	0802586e 	.word	0x0802586e

08022ea8 <__sfputc_r>:
 8022ea8:	6893      	ldr	r3, [r2, #8]
 8022eaa:	3b01      	subs	r3, #1
 8022eac:	2b00      	cmp	r3, #0
 8022eae:	b410      	push	{r4}
 8022eb0:	6093      	str	r3, [r2, #8]
 8022eb2:	da08      	bge.n	8022ec6 <__sfputc_r+0x1e>
 8022eb4:	6994      	ldr	r4, [r2, #24]
 8022eb6:	42a3      	cmp	r3, r4
 8022eb8:	db01      	blt.n	8022ebe <__sfputc_r+0x16>
 8022eba:	290a      	cmp	r1, #10
 8022ebc:	d103      	bne.n	8022ec6 <__sfputc_r+0x1e>
 8022ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022ec2:	f7fd bb83 	b.w	80205cc <__swbuf_r>
 8022ec6:	6813      	ldr	r3, [r2, #0]
 8022ec8:	1c58      	adds	r0, r3, #1
 8022eca:	6010      	str	r0, [r2, #0]
 8022ecc:	7019      	strb	r1, [r3, #0]
 8022ece:	4608      	mov	r0, r1
 8022ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022ed4:	4770      	bx	lr

08022ed6 <__sfputs_r>:
 8022ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022ed8:	4606      	mov	r6, r0
 8022eda:	460f      	mov	r7, r1
 8022edc:	4614      	mov	r4, r2
 8022ede:	18d5      	adds	r5, r2, r3
 8022ee0:	42ac      	cmp	r4, r5
 8022ee2:	d101      	bne.n	8022ee8 <__sfputs_r+0x12>
 8022ee4:	2000      	movs	r0, #0
 8022ee6:	e007      	b.n	8022ef8 <__sfputs_r+0x22>
 8022ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022eec:	463a      	mov	r2, r7
 8022eee:	4630      	mov	r0, r6
 8022ef0:	f7ff ffda 	bl	8022ea8 <__sfputc_r>
 8022ef4:	1c43      	adds	r3, r0, #1
 8022ef6:	d1f3      	bne.n	8022ee0 <__sfputs_r+0xa>
 8022ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08022efc <_vfiprintf_r>:
 8022efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022f00:	460d      	mov	r5, r1
 8022f02:	b09d      	sub	sp, #116	; 0x74
 8022f04:	4614      	mov	r4, r2
 8022f06:	4698      	mov	r8, r3
 8022f08:	4606      	mov	r6, r0
 8022f0a:	b118      	cbz	r0, 8022f14 <_vfiprintf_r+0x18>
 8022f0c:	6a03      	ldr	r3, [r0, #32]
 8022f0e:	b90b      	cbnz	r3, 8022f14 <_vfiprintf_r+0x18>
 8022f10:	f7fd f8e0 	bl	80200d4 <__sinit>
 8022f14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8022f16:	07d9      	lsls	r1, r3, #31
 8022f18:	d405      	bmi.n	8022f26 <_vfiprintf_r+0x2a>
 8022f1a:	89ab      	ldrh	r3, [r5, #12]
 8022f1c:	059a      	lsls	r2, r3, #22
 8022f1e:	d402      	bmi.n	8022f26 <_vfiprintf_r+0x2a>
 8022f20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8022f22:	f7fd fcd6 	bl	80208d2 <__retarget_lock_acquire_recursive>
 8022f26:	89ab      	ldrh	r3, [r5, #12]
 8022f28:	071b      	lsls	r3, r3, #28
 8022f2a:	d501      	bpl.n	8022f30 <_vfiprintf_r+0x34>
 8022f2c:	692b      	ldr	r3, [r5, #16]
 8022f2e:	b99b      	cbnz	r3, 8022f58 <_vfiprintf_r+0x5c>
 8022f30:	4629      	mov	r1, r5
 8022f32:	4630      	mov	r0, r6
 8022f34:	f7fd fb88 	bl	8020648 <__swsetup_r>
 8022f38:	b170      	cbz	r0, 8022f58 <_vfiprintf_r+0x5c>
 8022f3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8022f3c:	07dc      	lsls	r4, r3, #31
 8022f3e:	d504      	bpl.n	8022f4a <_vfiprintf_r+0x4e>
 8022f40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8022f44:	b01d      	add	sp, #116	; 0x74
 8022f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022f4a:	89ab      	ldrh	r3, [r5, #12]
 8022f4c:	0598      	lsls	r0, r3, #22
 8022f4e:	d4f7      	bmi.n	8022f40 <_vfiprintf_r+0x44>
 8022f50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8022f52:	f7fd fcbf 	bl	80208d4 <__retarget_lock_release_recursive>
 8022f56:	e7f3      	b.n	8022f40 <_vfiprintf_r+0x44>
 8022f58:	2300      	movs	r3, #0
 8022f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8022f5c:	2320      	movs	r3, #32
 8022f5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8022f62:	f8cd 800c 	str.w	r8, [sp, #12]
 8022f66:	2330      	movs	r3, #48	; 0x30
 8022f68:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 802311c <_vfiprintf_r+0x220>
 8022f6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8022f70:	f04f 0901 	mov.w	r9, #1
 8022f74:	4623      	mov	r3, r4
 8022f76:	469a      	mov	sl, r3
 8022f78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022f7c:	b10a      	cbz	r2, 8022f82 <_vfiprintf_r+0x86>
 8022f7e:	2a25      	cmp	r2, #37	; 0x25
 8022f80:	d1f9      	bne.n	8022f76 <_vfiprintf_r+0x7a>
 8022f82:	ebba 0b04 	subs.w	fp, sl, r4
 8022f86:	d00b      	beq.n	8022fa0 <_vfiprintf_r+0xa4>
 8022f88:	465b      	mov	r3, fp
 8022f8a:	4622      	mov	r2, r4
 8022f8c:	4629      	mov	r1, r5
 8022f8e:	4630      	mov	r0, r6
 8022f90:	f7ff ffa1 	bl	8022ed6 <__sfputs_r>
 8022f94:	3001      	adds	r0, #1
 8022f96:	f000 80a9 	beq.w	80230ec <_vfiprintf_r+0x1f0>
 8022f9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022f9c:	445a      	add	r2, fp
 8022f9e:	9209      	str	r2, [sp, #36]	; 0x24
 8022fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8022fa4:	2b00      	cmp	r3, #0
 8022fa6:	f000 80a1 	beq.w	80230ec <_vfiprintf_r+0x1f0>
 8022faa:	2300      	movs	r3, #0
 8022fac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8022fb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022fb4:	f10a 0a01 	add.w	sl, sl, #1
 8022fb8:	9304      	str	r3, [sp, #16]
 8022fba:	9307      	str	r3, [sp, #28]
 8022fbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8022fc0:	931a      	str	r3, [sp, #104]	; 0x68
 8022fc2:	4654      	mov	r4, sl
 8022fc4:	2205      	movs	r2, #5
 8022fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022fca:	4854      	ldr	r0, [pc, #336]	; (802311c <_vfiprintf_r+0x220>)
 8022fcc:	f7dd f948 	bl	8000260 <memchr>
 8022fd0:	9a04      	ldr	r2, [sp, #16]
 8022fd2:	b9d8      	cbnz	r0, 802300c <_vfiprintf_r+0x110>
 8022fd4:	06d1      	lsls	r1, r2, #27
 8022fd6:	bf44      	itt	mi
 8022fd8:	2320      	movmi	r3, #32
 8022fda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022fde:	0713      	lsls	r3, r2, #28
 8022fe0:	bf44      	itt	mi
 8022fe2:	232b      	movmi	r3, #43	; 0x2b
 8022fe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8022fec:	2b2a      	cmp	r3, #42	; 0x2a
 8022fee:	d015      	beq.n	802301c <_vfiprintf_r+0x120>
 8022ff0:	9a07      	ldr	r2, [sp, #28]
 8022ff2:	4654      	mov	r4, sl
 8022ff4:	2000      	movs	r0, #0
 8022ff6:	f04f 0c0a 	mov.w	ip, #10
 8022ffa:	4621      	mov	r1, r4
 8022ffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023000:	3b30      	subs	r3, #48	; 0x30
 8023002:	2b09      	cmp	r3, #9
 8023004:	d94d      	bls.n	80230a2 <_vfiprintf_r+0x1a6>
 8023006:	b1b0      	cbz	r0, 8023036 <_vfiprintf_r+0x13a>
 8023008:	9207      	str	r2, [sp, #28]
 802300a:	e014      	b.n	8023036 <_vfiprintf_r+0x13a>
 802300c:	eba0 0308 	sub.w	r3, r0, r8
 8023010:	fa09 f303 	lsl.w	r3, r9, r3
 8023014:	4313      	orrs	r3, r2
 8023016:	9304      	str	r3, [sp, #16]
 8023018:	46a2      	mov	sl, r4
 802301a:	e7d2      	b.n	8022fc2 <_vfiprintf_r+0xc6>
 802301c:	9b03      	ldr	r3, [sp, #12]
 802301e:	1d19      	adds	r1, r3, #4
 8023020:	681b      	ldr	r3, [r3, #0]
 8023022:	9103      	str	r1, [sp, #12]
 8023024:	2b00      	cmp	r3, #0
 8023026:	bfbb      	ittet	lt
 8023028:	425b      	neglt	r3, r3
 802302a:	f042 0202 	orrlt.w	r2, r2, #2
 802302e:	9307      	strge	r3, [sp, #28]
 8023030:	9307      	strlt	r3, [sp, #28]
 8023032:	bfb8      	it	lt
 8023034:	9204      	strlt	r2, [sp, #16]
 8023036:	7823      	ldrb	r3, [r4, #0]
 8023038:	2b2e      	cmp	r3, #46	; 0x2e
 802303a:	d10c      	bne.n	8023056 <_vfiprintf_r+0x15a>
 802303c:	7863      	ldrb	r3, [r4, #1]
 802303e:	2b2a      	cmp	r3, #42	; 0x2a
 8023040:	d134      	bne.n	80230ac <_vfiprintf_r+0x1b0>
 8023042:	9b03      	ldr	r3, [sp, #12]
 8023044:	1d1a      	adds	r2, r3, #4
 8023046:	681b      	ldr	r3, [r3, #0]
 8023048:	9203      	str	r2, [sp, #12]
 802304a:	2b00      	cmp	r3, #0
 802304c:	bfb8      	it	lt
 802304e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8023052:	3402      	adds	r4, #2
 8023054:	9305      	str	r3, [sp, #20]
 8023056:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 802312c <_vfiprintf_r+0x230>
 802305a:	7821      	ldrb	r1, [r4, #0]
 802305c:	2203      	movs	r2, #3
 802305e:	4650      	mov	r0, sl
 8023060:	f7dd f8fe 	bl	8000260 <memchr>
 8023064:	b138      	cbz	r0, 8023076 <_vfiprintf_r+0x17a>
 8023066:	9b04      	ldr	r3, [sp, #16]
 8023068:	eba0 000a 	sub.w	r0, r0, sl
 802306c:	2240      	movs	r2, #64	; 0x40
 802306e:	4082      	lsls	r2, r0
 8023070:	4313      	orrs	r3, r2
 8023072:	3401      	adds	r4, #1
 8023074:	9304      	str	r3, [sp, #16]
 8023076:	f814 1b01 	ldrb.w	r1, [r4], #1
 802307a:	4829      	ldr	r0, [pc, #164]	; (8023120 <_vfiprintf_r+0x224>)
 802307c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8023080:	2206      	movs	r2, #6
 8023082:	f7dd f8ed 	bl	8000260 <memchr>
 8023086:	2800      	cmp	r0, #0
 8023088:	d03f      	beq.n	802310a <_vfiprintf_r+0x20e>
 802308a:	4b26      	ldr	r3, [pc, #152]	; (8023124 <_vfiprintf_r+0x228>)
 802308c:	bb1b      	cbnz	r3, 80230d6 <_vfiprintf_r+0x1da>
 802308e:	9b03      	ldr	r3, [sp, #12]
 8023090:	3307      	adds	r3, #7
 8023092:	f023 0307 	bic.w	r3, r3, #7
 8023096:	3308      	adds	r3, #8
 8023098:	9303      	str	r3, [sp, #12]
 802309a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802309c:	443b      	add	r3, r7
 802309e:	9309      	str	r3, [sp, #36]	; 0x24
 80230a0:	e768      	b.n	8022f74 <_vfiprintf_r+0x78>
 80230a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80230a6:	460c      	mov	r4, r1
 80230a8:	2001      	movs	r0, #1
 80230aa:	e7a6      	b.n	8022ffa <_vfiprintf_r+0xfe>
 80230ac:	2300      	movs	r3, #0
 80230ae:	3401      	adds	r4, #1
 80230b0:	9305      	str	r3, [sp, #20]
 80230b2:	4619      	mov	r1, r3
 80230b4:	f04f 0c0a 	mov.w	ip, #10
 80230b8:	4620      	mov	r0, r4
 80230ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80230be:	3a30      	subs	r2, #48	; 0x30
 80230c0:	2a09      	cmp	r2, #9
 80230c2:	d903      	bls.n	80230cc <_vfiprintf_r+0x1d0>
 80230c4:	2b00      	cmp	r3, #0
 80230c6:	d0c6      	beq.n	8023056 <_vfiprintf_r+0x15a>
 80230c8:	9105      	str	r1, [sp, #20]
 80230ca:	e7c4      	b.n	8023056 <_vfiprintf_r+0x15a>
 80230cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80230d0:	4604      	mov	r4, r0
 80230d2:	2301      	movs	r3, #1
 80230d4:	e7f0      	b.n	80230b8 <_vfiprintf_r+0x1bc>
 80230d6:	ab03      	add	r3, sp, #12
 80230d8:	9300      	str	r3, [sp, #0]
 80230da:	462a      	mov	r2, r5
 80230dc:	4b12      	ldr	r3, [pc, #72]	; (8023128 <_vfiprintf_r+0x22c>)
 80230de:	a904      	add	r1, sp, #16
 80230e0:	4630      	mov	r0, r6
 80230e2:	f7fc f9bd 	bl	801f460 <_printf_float>
 80230e6:	4607      	mov	r7, r0
 80230e8:	1c78      	adds	r0, r7, #1
 80230ea:	d1d6      	bne.n	802309a <_vfiprintf_r+0x19e>
 80230ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80230ee:	07d9      	lsls	r1, r3, #31
 80230f0:	d405      	bmi.n	80230fe <_vfiprintf_r+0x202>
 80230f2:	89ab      	ldrh	r3, [r5, #12]
 80230f4:	059a      	lsls	r2, r3, #22
 80230f6:	d402      	bmi.n	80230fe <_vfiprintf_r+0x202>
 80230f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80230fa:	f7fd fbeb 	bl	80208d4 <__retarget_lock_release_recursive>
 80230fe:	89ab      	ldrh	r3, [r5, #12]
 8023100:	065b      	lsls	r3, r3, #25
 8023102:	f53f af1d 	bmi.w	8022f40 <_vfiprintf_r+0x44>
 8023106:	9809      	ldr	r0, [sp, #36]	; 0x24
 8023108:	e71c      	b.n	8022f44 <_vfiprintf_r+0x48>
 802310a:	ab03      	add	r3, sp, #12
 802310c:	9300      	str	r3, [sp, #0]
 802310e:	462a      	mov	r2, r5
 8023110:	4b05      	ldr	r3, [pc, #20]	; (8023128 <_vfiprintf_r+0x22c>)
 8023112:	a904      	add	r1, sp, #16
 8023114:	4630      	mov	r0, r6
 8023116:	f7fc fc2b 	bl	801f970 <_printf_i>
 802311a:	e7e4      	b.n	80230e6 <_vfiprintf_r+0x1ea>
 802311c:	08025868 	.word	0x08025868
 8023120:	08025872 	.word	0x08025872
 8023124:	0801f461 	.word	0x0801f461
 8023128:	08022ed7 	.word	0x08022ed7
 802312c:	0802586e 	.word	0x0802586e

08023130 <__sflush_r>:
 8023130:	898a      	ldrh	r2, [r1, #12]
 8023132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023136:	4605      	mov	r5, r0
 8023138:	0710      	lsls	r0, r2, #28
 802313a:	460c      	mov	r4, r1
 802313c:	d458      	bmi.n	80231f0 <__sflush_r+0xc0>
 802313e:	684b      	ldr	r3, [r1, #4]
 8023140:	2b00      	cmp	r3, #0
 8023142:	dc05      	bgt.n	8023150 <__sflush_r+0x20>
 8023144:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8023146:	2b00      	cmp	r3, #0
 8023148:	dc02      	bgt.n	8023150 <__sflush_r+0x20>
 802314a:	2000      	movs	r0, #0
 802314c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023150:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8023152:	2e00      	cmp	r6, #0
 8023154:	d0f9      	beq.n	802314a <__sflush_r+0x1a>
 8023156:	2300      	movs	r3, #0
 8023158:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802315c:	682f      	ldr	r7, [r5, #0]
 802315e:	6a21      	ldr	r1, [r4, #32]
 8023160:	602b      	str	r3, [r5, #0]
 8023162:	d032      	beq.n	80231ca <__sflush_r+0x9a>
 8023164:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8023166:	89a3      	ldrh	r3, [r4, #12]
 8023168:	075a      	lsls	r2, r3, #29
 802316a:	d505      	bpl.n	8023178 <__sflush_r+0x48>
 802316c:	6863      	ldr	r3, [r4, #4]
 802316e:	1ac0      	subs	r0, r0, r3
 8023170:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8023172:	b10b      	cbz	r3, 8023178 <__sflush_r+0x48>
 8023174:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8023176:	1ac0      	subs	r0, r0, r3
 8023178:	2300      	movs	r3, #0
 802317a:	4602      	mov	r2, r0
 802317c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802317e:	6a21      	ldr	r1, [r4, #32]
 8023180:	4628      	mov	r0, r5
 8023182:	47b0      	blx	r6
 8023184:	1c43      	adds	r3, r0, #1
 8023186:	89a3      	ldrh	r3, [r4, #12]
 8023188:	d106      	bne.n	8023198 <__sflush_r+0x68>
 802318a:	6829      	ldr	r1, [r5, #0]
 802318c:	291d      	cmp	r1, #29
 802318e:	d82b      	bhi.n	80231e8 <__sflush_r+0xb8>
 8023190:	4a29      	ldr	r2, [pc, #164]	; (8023238 <__sflush_r+0x108>)
 8023192:	410a      	asrs	r2, r1
 8023194:	07d6      	lsls	r6, r2, #31
 8023196:	d427      	bmi.n	80231e8 <__sflush_r+0xb8>
 8023198:	2200      	movs	r2, #0
 802319a:	6062      	str	r2, [r4, #4]
 802319c:	04d9      	lsls	r1, r3, #19
 802319e:	6922      	ldr	r2, [r4, #16]
 80231a0:	6022      	str	r2, [r4, #0]
 80231a2:	d504      	bpl.n	80231ae <__sflush_r+0x7e>
 80231a4:	1c42      	adds	r2, r0, #1
 80231a6:	d101      	bne.n	80231ac <__sflush_r+0x7c>
 80231a8:	682b      	ldr	r3, [r5, #0]
 80231aa:	b903      	cbnz	r3, 80231ae <__sflush_r+0x7e>
 80231ac:	6560      	str	r0, [r4, #84]	; 0x54
 80231ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80231b0:	602f      	str	r7, [r5, #0]
 80231b2:	2900      	cmp	r1, #0
 80231b4:	d0c9      	beq.n	802314a <__sflush_r+0x1a>
 80231b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80231ba:	4299      	cmp	r1, r3
 80231bc:	d002      	beq.n	80231c4 <__sflush_r+0x94>
 80231be:	4628      	mov	r0, r5
 80231c0:	f7fe f9c6 	bl	8021550 <_free_r>
 80231c4:	2000      	movs	r0, #0
 80231c6:	6360      	str	r0, [r4, #52]	; 0x34
 80231c8:	e7c0      	b.n	802314c <__sflush_r+0x1c>
 80231ca:	2301      	movs	r3, #1
 80231cc:	4628      	mov	r0, r5
 80231ce:	47b0      	blx	r6
 80231d0:	1c41      	adds	r1, r0, #1
 80231d2:	d1c8      	bne.n	8023166 <__sflush_r+0x36>
 80231d4:	682b      	ldr	r3, [r5, #0]
 80231d6:	2b00      	cmp	r3, #0
 80231d8:	d0c5      	beq.n	8023166 <__sflush_r+0x36>
 80231da:	2b1d      	cmp	r3, #29
 80231dc:	d001      	beq.n	80231e2 <__sflush_r+0xb2>
 80231de:	2b16      	cmp	r3, #22
 80231e0:	d101      	bne.n	80231e6 <__sflush_r+0xb6>
 80231e2:	602f      	str	r7, [r5, #0]
 80231e4:	e7b1      	b.n	802314a <__sflush_r+0x1a>
 80231e6:	89a3      	ldrh	r3, [r4, #12]
 80231e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80231ec:	81a3      	strh	r3, [r4, #12]
 80231ee:	e7ad      	b.n	802314c <__sflush_r+0x1c>
 80231f0:	690f      	ldr	r7, [r1, #16]
 80231f2:	2f00      	cmp	r7, #0
 80231f4:	d0a9      	beq.n	802314a <__sflush_r+0x1a>
 80231f6:	0793      	lsls	r3, r2, #30
 80231f8:	680e      	ldr	r6, [r1, #0]
 80231fa:	bf08      	it	eq
 80231fc:	694b      	ldreq	r3, [r1, #20]
 80231fe:	600f      	str	r7, [r1, #0]
 8023200:	bf18      	it	ne
 8023202:	2300      	movne	r3, #0
 8023204:	eba6 0807 	sub.w	r8, r6, r7
 8023208:	608b      	str	r3, [r1, #8]
 802320a:	f1b8 0f00 	cmp.w	r8, #0
 802320e:	dd9c      	ble.n	802314a <__sflush_r+0x1a>
 8023210:	6a21      	ldr	r1, [r4, #32]
 8023212:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8023214:	4643      	mov	r3, r8
 8023216:	463a      	mov	r2, r7
 8023218:	4628      	mov	r0, r5
 802321a:	47b0      	blx	r6
 802321c:	2800      	cmp	r0, #0
 802321e:	dc06      	bgt.n	802322e <__sflush_r+0xfe>
 8023220:	89a3      	ldrh	r3, [r4, #12]
 8023222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8023226:	81a3      	strh	r3, [r4, #12]
 8023228:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802322c:	e78e      	b.n	802314c <__sflush_r+0x1c>
 802322e:	4407      	add	r7, r0
 8023230:	eba8 0800 	sub.w	r8, r8, r0
 8023234:	e7e9      	b.n	802320a <__sflush_r+0xda>
 8023236:	bf00      	nop
 8023238:	dfbffffe 	.word	0xdfbffffe

0802323c <_fflush_r>:
 802323c:	b538      	push	{r3, r4, r5, lr}
 802323e:	690b      	ldr	r3, [r1, #16]
 8023240:	4605      	mov	r5, r0
 8023242:	460c      	mov	r4, r1
 8023244:	b913      	cbnz	r3, 802324c <_fflush_r+0x10>
 8023246:	2500      	movs	r5, #0
 8023248:	4628      	mov	r0, r5
 802324a:	bd38      	pop	{r3, r4, r5, pc}
 802324c:	b118      	cbz	r0, 8023256 <_fflush_r+0x1a>
 802324e:	6a03      	ldr	r3, [r0, #32]
 8023250:	b90b      	cbnz	r3, 8023256 <_fflush_r+0x1a>
 8023252:	f7fc ff3f 	bl	80200d4 <__sinit>
 8023256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802325a:	2b00      	cmp	r3, #0
 802325c:	d0f3      	beq.n	8023246 <_fflush_r+0xa>
 802325e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8023260:	07d0      	lsls	r0, r2, #31
 8023262:	d404      	bmi.n	802326e <_fflush_r+0x32>
 8023264:	0599      	lsls	r1, r3, #22
 8023266:	d402      	bmi.n	802326e <_fflush_r+0x32>
 8023268:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802326a:	f7fd fb32 	bl	80208d2 <__retarget_lock_acquire_recursive>
 802326e:	4628      	mov	r0, r5
 8023270:	4621      	mov	r1, r4
 8023272:	f7ff ff5d 	bl	8023130 <__sflush_r>
 8023276:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8023278:	07da      	lsls	r2, r3, #31
 802327a:	4605      	mov	r5, r0
 802327c:	d4e4      	bmi.n	8023248 <_fflush_r+0xc>
 802327e:	89a3      	ldrh	r3, [r4, #12]
 8023280:	059b      	lsls	r3, r3, #22
 8023282:	d4e1      	bmi.n	8023248 <_fflush_r+0xc>
 8023284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8023286:	f7fd fb25 	bl	80208d4 <__retarget_lock_release_recursive>
 802328a:	e7dd      	b.n	8023248 <_fflush_r+0xc>

0802328c <fiprintf>:
 802328c:	b40e      	push	{r1, r2, r3}
 802328e:	b503      	push	{r0, r1, lr}
 8023290:	4601      	mov	r1, r0
 8023292:	ab03      	add	r3, sp, #12
 8023294:	4805      	ldr	r0, [pc, #20]	; (80232ac <fiprintf+0x20>)
 8023296:	f853 2b04 	ldr.w	r2, [r3], #4
 802329a:	6800      	ldr	r0, [r0, #0]
 802329c:	9301      	str	r3, [sp, #4]
 802329e:	f7ff fe2d 	bl	8022efc <_vfiprintf_r>
 80232a2:	b002      	add	sp, #8
 80232a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80232a8:	b003      	add	sp, #12
 80232aa:	4770      	bx	lr
 80232ac:	200009d8 	.word	0x200009d8

080232b0 <__swhatbuf_r>:
 80232b0:	b570      	push	{r4, r5, r6, lr}
 80232b2:	460c      	mov	r4, r1
 80232b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80232b8:	2900      	cmp	r1, #0
 80232ba:	b096      	sub	sp, #88	; 0x58
 80232bc:	4615      	mov	r5, r2
 80232be:	461e      	mov	r6, r3
 80232c0:	da0d      	bge.n	80232de <__swhatbuf_r+0x2e>
 80232c2:	89a3      	ldrh	r3, [r4, #12]
 80232c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80232c8:	f04f 0100 	mov.w	r1, #0
 80232cc:	bf0c      	ite	eq
 80232ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80232d2:	2340      	movne	r3, #64	; 0x40
 80232d4:	2000      	movs	r0, #0
 80232d6:	6031      	str	r1, [r6, #0]
 80232d8:	602b      	str	r3, [r5, #0]
 80232da:	b016      	add	sp, #88	; 0x58
 80232dc:	bd70      	pop	{r4, r5, r6, pc}
 80232de:	466a      	mov	r2, sp
 80232e0:	f000 f848 	bl	8023374 <_fstat_r>
 80232e4:	2800      	cmp	r0, #0
 80232e6:	dbec      	blt.n	80232c2 <__swhatbuf_r+0x12>
 80232e8:	9901      	ldr	r1, [sp, #4]
 80232ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80232ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80232f2:	4259      	negs	r1, r3
 80232f4:	4159      	adcs	r1, r3
 80232f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80232fa:	e7eb      	b.n	80232d4 <__swhatbuf_r+0x24>

080232fc <__smakebuf_r>:
 80232fc:	898b      	ldrh	r3, [r1, #12]
 80232fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8023300:	079d      	lsls	r5, r3, #30
 8023302:	4606      	mov	r6, r0
 8023304:	460c      	mov	r4, r1
 8023306:	d507      	bpl.n	8023318 <__smakebuf_r+0x1c>
 8023308:	f104 0347 	add.w	r3, r4, #71	; 0x47
 802330c:	6023      	str	r3, [r4, #0]
 802330e:	6123      	str	r3, [r4, #16]
 8023310:	2301      	movs	r3, #1
 8023312:	6163      	str	r3, [r4, #20]
 8023314:	b002      	add	sp, #8
 8023316:	bd70      	pop	{r4, r5, r6, pc}
 8023318:	ab01      	add	r3, sp, #4
 802331a:	466a      	mov	r2, sp
 802331c:	f7ff ffc8 	bl	80232b0 <__swhatbuf_r>
 8023320:	9900      	ldr	r1, [sp, #0]
 8023322:	4605      	mov	r5, r0
 8023324:	4630      	mov	r0, r6
 8023326:	f7fb fe5d 	bl	801efe4 <_malloc_r>
 802332a:	b948      	cbnz	r0, 8023340 <__smakebuf_r+0x44>
 802332c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023330:	059a      	lsls	r2, r3, #22
 8023332:	d4ef      	bmi.n	8023314 <__smakebuf_r+0x18>
 8023334:	f023 0303 	bic.w	r3, r3, #3
 8023338:	f043 0302 	orr.w	r3, r3, #2
 802333c:	81a3      	strh	r3, [r4, #12]
 802333e:	e7e3      	b.n	8023308 <__smakebuf_r+0xc>
 8023340:	89a3      	ldrh	r3, [r4, #12]
 8023342:	6020      	str	r0, [r4, #0]
 8023344:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8023348:	81a3      	strh	r3, [r4, #12]
 802334a:	9b00      	ldr	r3, [sp, #0]
 802334c:	6163      	str	r3, [r4, #20]
 802334e:	9b01      	ldr	r3, [sp, #4]
 8023350:	6120      	str	r0, [r4, #16]
 8023352:	b15b      	cbz	r3, 802336c <__smakebuf_r+0x70>
 8023354:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8023358:	4630      	mov	r0, r6
 802335a:	f000 f81d 	bl	8023398 <_isatty_r>
 802335e:	b128      	cbz	r0, 802336c <__smakebuf_r+0x70>
 8023360:	89a3      	ldrh	r3, [r4, #12]
 8023362:	f023 0303 	bic.w	r3, r3, #3
 8023366:	f043 0301 	orr.w	r3, r3, #1
 802336a:	81a3      	strh	r3, [r4, #12]
 802336c:	89a3      	ldrh	r3, [r4, #12]
 802336e:	431d      	orrs	r5, r3
 8023370:	81a5      	strh	r5, [r4, #12]
 8023372:	e7cf      	b.n	8023314 <__smakebuf_r+0x18>

08023374 <_fstat_r>:
 8023374:	b538      	push	{r3, r4, r5, lr}
 8023376:	4d07      	ldr	r5, [pc, #28]	; (8023394 <_fstat_r+0x20>)
 8023378:	2300      	movs	r3, #0
 802337a:	4604      	mov	r4, r0
 802337c:	4608      	mov	r0, r1
 802337e:	4611      	mov	r1, r2
 8023380:	602b      	str	r3, [r5, #0]
 8023382:	f7e0 f90c 	bl	800359e <_fstat>
 8023386:	1c43      	adds	r3, r0, #1
 8023388:	d102      	bne.n	8023390 <_fstat_r+0x1c>
 802338a:	682b      	ldr	r3, [r5, #0]
 802338c:	b103      	cbz	r3, 8023390 <_fstat_r+0x1c>
 802338e:	6023      	str	r3, [r4, #0]
 8023390:	bd38      	pop	{r3, r4, r5, pc}
 8023392:	bf00      	nop
 8023394:	20017088 	.word	0x20017088

08023398 <_isatty_r>:
 8023398:	b538      	push	{r3, r4, r5, lr}
 802339a:	4d06      	ldr	r5, [pc, #24]	; (80233b4 <_isatty_r+0x1c>)
 802339c:	2300      	movs	r3, #0
 802339e:	4604      	mov	r4, r0
 80233a0:	4608      	mov	r0, r1
 80233a2:	602b      	str	r3, [r5, #0]
 80233a4:	f7e0 f90b 	bl	80035be <_isatty>
 80233a8:	1c43      	adds	r3, r0, #1
 80233aa:	d102      	bne.n	80233b2 <_isatty_r+0x1a>
 80233ac:	682b      	ldr	r3, [r5, #0]
 80233ae:	b103      	cbz	r3, 80233b2 <_isatty_r+0x1a>
 80233b0:	6023      	str	r3, [r4, #0]
 80233b2:	bd38      	pop	{r3, r4, r5, pc}
 80233b4:	20017088 	.word	0x20017088

080233b8 <nan>:
 80233b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80233c0 <nan+0x8>
 80233bc:	4770      	bx	lr
 80233be:	bf00      	nop
 80233c0:	00000000 	.word	0x00000000
 80233c4:	7ff80000 	.word	0x7ff80000

080233c8 <abort>:
 80233c8:	b508      	push	{r3, lr}
 80233ca:	2006      	movs	r0, #6
 80233cc:	f000 fba0 	bl	8023b10 <raise>
 80233d0:	2001      	movs	r0, #1
 80233d2:	f7e0 f895 	bl	8003500 <_exit>

080233d6 <rshift>:
 80233d6:	6903      	ldr	r3, [r0, #16]
 80233d8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80233dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80233e0:	ea4f 1261 	mov.w	r2, r1, asr #5
 80233e4:	f100 0414 	add.w	r4, r0, #20
 80233e8:	dd45      	ble.n	8023476 <rshift+0xa0>
 80233ea:	f011 011f 	ands.w	r1, r1, #31
 80233ee:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80233f2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80233f6:	d10c      	bne.n	8023412 <rshift+0x3c>
 80233f8:	f100 0710 	add.w	r7, r0, #16
 80233fc:	4629      	mov	r1, r5
 80233fe:	42b1      	cmp	r1, r6
 8023400:	d334      	bcc.n	802346c <rshift+0x96>
 8023402:	1a9b      	subs	r3, r3, r2
 8023404:	009b      	lsls	r3, r3, #2
 8023406:	1eea      	subs	r2, r5, #3
 8023408:	4296      	cmp	r6, r2
 802340a:	bf38      	it	cc
 802340c:	2300      	movcc	r3, #0
 802340e:	4423      	add	r3, r4
 8023410:	e015      	b.n	802343e <rshift+0x68>
 8023412:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8023416:	f1c1 0820 	rsb	r8, r1, #32
 802341a:	40cf      	lsrs	r7, r1
 802341c:	f105 0e04 	add.w	lr, r5, #4
 8023420:	46a1      	mov	r9, r4
 8023422:	4576      	cmp	r6, lr
 8023424:	46f4      	mov	ip, lr
 8023426:	d815      	bhi.n	8023454 <rshift+0x7e>
 8023428:	1a9a      	subs	r2, r3, r2
 802342a:	0092      	lsls	r2, r2, #2
 802342c:	3a04      	subs	r2, #4
 802342e:	3501      	adds	r5, #1
 8023430:	42ae      	cmp	r6, r5
 8023432:	bf38      	it	cc
 8023434:	2200      	movcc	r2, #0
 8023436:	18a3      	adds	r3, r4, r2
 8023438:	50a7      	str	r7, [r4, r2]
 802343a:	b107      	cbz	r7, 802343e <rshift+0x68>
 802343c:	3304      	adds	r3, #4
 802343e:	1b1a      	subs	r2, r3, r4
 8023440:	42a3      	cmp	r3, r4
 8023442:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8023446:	bf08      	it	eq
 8023448:	2300      	moveq	r3, #0
 802344a:	6102      	str	r2, [r0, #16]
 802344c:	bf08      	it	eq
 802344e:	6143      	streq	r3, [r0, #20]
 8023450:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8023454:	f8dc c000 	ldr.w	ip, [ip]
 8023458:	fa0c fc08 	lsl.w	ip, ip, r8
 802345c:	ea4c 0707 	orr.w	r7, ip, r7
 8023460:	f849 7b04 	str.w	r7, [r9], #4
 8023464:	f85e 7b04 	ldr.w	r7, [lr], #4
 8023468:	40cf      	lsrs	r7, r1
 802346a:	e7da      	b.n	8023422 <rshift+0x4c>
 802346c:	f851 cb04 	ldr.w	ip, [r1], #4
 8023470:	f847 cf04 	str.w	ip, [r7, #4]!
 8023474:	e7c3      	b.n	80233fe <rshift+0x28>
 8023476:	4623      	mov	r3, r4
 8023478:	e7e1      	b.n	802343e <rshift+0x68>

0802347a <__hexdig_fun>:
 802347a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 802347e:	2b09      	cmp	r3, #9
 8023480:	d802      	bhi.n	8023488 <__hexdig_fun+0xe>
 8023482:	3820      	subs	r0, #32
 8023484:	b2c0      	uxtb	r0, r0
 8023486:	4770      	bx	lr
 8023488:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 802348c:	2b05      	cmp	r3, #5
 802348e:	d801      	bhi.n	8023494 <__hexdig_fun+0x1a>
 8023490:	3847      	subs	r0, #71	; 0x47
 8023492:	e7f7      	b.n	8023484 <__hexdig_fun+0xa>
 8023494:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8023498:	2b05      	cmp	r3, #5
 802349a:	d801      	bhi.n	80234a0 <__hexdig_fun+0x26>
 802349c:	3827      	subs	r0, #39	; 0x27
 802349e:	e7f1      	b.n	8023484 <__hexdig_fun+0xa>
 80234a0:	2000      	movs	r0, #0
 80234a2:	4770      	bx	lr

080234a4 <__gethex>:
 80234a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80234a8:	4617      	mov	r7, r2
 80234aa:	680a      	ldr	r2, [r1, #0]
 80234ac:	b085      	sub	sp, #20
 80234ae:	f102 0b02 	add.w	fp, r2, #2
 80234b2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80234b6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80234ba:	4681      	mov	r9, r0
 80234bc:	468a      	mov	sl, r1
 80234be:	9302      	str	r3, [sp, #8]
 80234c0:	32fe      	adds	r2, #254	; 0xfe
 80234c2:	eb02 030b 	add.w	r3, r2, fp
 80234c6:	46d8      	mov	r8, fp
 80234c8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80234cc:	9301      	str	r3, [sp, #4]
 80234ce:	2830      	cmp	r0, #48	; 0x30
 80234d0:	d0f7      	beq.n	80234c2 <__gethex+0x1e>
 80234d2:	f7ff ffd2 	bl	802347a <__hexdig_fun>
 80234d6:	4604      	mov	r4, r0
 80234d8:	2800      	cmp	r0, #0
 80234da:	d138      	bne.n	802354e <__gethex+0xaa>
 80234dc:	49a7      	ldr	r1, [pc, #668]	; (802377c <__gethex+0x2d8>)
 80234de:	2201      	movs	r2, #1
 80234e0:	4640      	mov	r0, r8
 80234e2:	f7fd f948 	bl	8020776 <strncmp>
 80234e6:	4606      	mov	r6, r0
 80234e8:	2800      	cmp	r0, #0
 80234ea:	d169      	bne.n	80235c0 <__gethex+0x11c>
 80234ec:	f898 0001 	ldrb.w	r0, [r8, #1]
 80234f0:	465d      	mov	r5, fp
 80234f2:	f7ff ffc2 	bl	802347a <__hexdig_fun>
 80234f6:	2800      	cmp	r0, #0
 80234f8:	d064      	beq.n	80235c4 <__gethex+0x120>
 80234fa:	465a      	mov	r2, fp
 80234fc:	7810      	ldrb	r0, [r2, #0]
 80234fe:	2830      	cmp	r0, #48	; 0x30
 8023500:	4690      	mov	r8, r2
 8023502:	f102 0201 	add.w	r2, r2, #1
 8023506:	d0f9      	beq.n	80234fc <__gethex+0x58>
 8023508:	f7ff ffb7 	bl	802347a <__hexdig_fun>
 802350c:	2301      	movs	r3, #1
 802350e:	fab0 f480 	clz	r4, r0
 8023512:	0964      	lsrs	r4, r4, #5
 8023514:	465e      	mov	r6, fp
 8023516:	9301      	str	r3, [sp, #4]
 8023518:	4642      	mov	r2, r8
 802351a:	4615      	mov	r5, r2
 802351c:	3201      	adds	r2, #1
 802351e:	7828      	ldrb	r0, [r5, #0]
 8023520:	f7ff ffab 	bl	802347a <__hexdig_fun>
 8023524:	2800      	cmp	r0, #0
 8023526:	d1f8      	bne.n	802351a <__gethex+0x76>
 8023528:	4994      	ldr	r1, [pc, #592]	; (802377c <__gethex+0x2d8>)
 802352a:	2201      	movs	r2, #1
 802352c:	4628      	mov	r0, r5
 802352e:	f7fd f922 	bl	8020776 <strncmp>
 8023532:	b978      	cbnz	r0, 8023554 <__gethex+0xb0>
 8023534:	b946      	cbnz	r6, 8023548 <__gethex+0xa4>
 8023536:	1c6e      	adds	r6, r5, #1
 8023538:	4632      	mov	r2, r6
 802353a:	4615      	mov	r5, r2
 802353c:	3201      	adds	r2, #1
 802353e:	7828      	ldrb	r0, [r5, #0]
 8023540:	f7ff ff9b 	bl	802347a <__hexdig_fun>
 8023544:	2800      	cmp	r0, #0
 8023546:	d1f8      	bne.n	802353a <__gethex+0x96>
 8023548:	1b73      	subs	r3, r6, r5
 802354a:	009e      	lsls	r6, r3, #2
 802354c:	e004      	b.n	8023558 <__gethex+0xb4>
 802354e:	2400      	movs	r4, #0
 8023550:	4626      	mov	r6, r4
 8023552:	e7e1      	b.n	8023518 <__gethex+0x74>
 8023554:	2e00      	cmp	r6, #0
 8023556:	d1f7      	bne.n	8023548 <__gethex+0xa4>
 8023558:	782b      	ldrb	r3, [r5, #0]
 802355a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 802355e:	2b50      	cmp	r3, #80	; 0x50
 8023560:	d13d      	bne.n	80235de <__gethex+0x13a>
 8023562:	786b      	ldrb	r3, [r5, #1]
 8023564:	2b2b      	cmp	r3, #43	; 0x2b
 8023566:	d02f      	beq.n	80235c8 <__gethex+0x124>
 8023568:	2b2d      	cmp	r3, #45	; 0x2d
 802356a:	d031      	beq.n	80235d0 <__gethex+0x12c>
 802356c:	1c69      	adds	r1, r5, #1
 802356e:	f04f 0b00 	mov.w	fp, #0
 8023572:	7808      	ldrb	r0, [r1, #0]
 8023574:	f7ff ff81 	bl	802347a <__hexdig_fun>
 8023578:	1e42      	subs	r2, r0, #1
 802357a:	b2d2      	uxtb	r2, r2
 802357c:	2a18      	cmp	r2, #24
 802357e:	d82e      	bhi.n	80235de <__gethex+0x13a>
 8023580:	f1a0 0210 	sub.w	r2, r0, #16
 8023584:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8023588:	f7ff ff77 	bl	802347a <__hexdig_fun>
 802358c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8023590:	fa5f fc8c 	uxtb.w	ip, ip
 8023594:	f1bc 0f18 	cmp.w	ip, #24
 8023598:	d91d      	bls.n	80235d6 <__gethex+0x132>
 802359a:	f1bb 0f00 	cmp.w	fp, #0
 802359e:	d000      	beq.n	80235a2 <__gethex+0xfe>
 80235a0:	4252      	negs	r2, r2
 80235a2:	4416      	add	r6, r2
 80235a4:	f8ca 1000 	str.w	r1, [sl]
 80235a8:	b1dc      	cbz	r4, 80235e2 <__gethex+0x13e>
 80235aa:	9b01      	ldr	r3, [sp, #4]
 80235ac:	2b00      	cmp	r3, #0
 80235ae:	bf14      	ite	ne
 80235b0:	f04f 0800 	movne.w	r8, #0
 80235b4:	f04f 0806 	moveq.w	r8, #6
 80235b8:	4640      	mov	r0, r8
 80235ba:	b005      	add	sp, #20
 80235bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80235c0:	4645      	mov	r5, r8
 80235c2:	4626      	mov	r6, r4
 80235c4:	2401      	movs	r4, #1
 80235c6:	e7c7      	b.n	8023558 <__gethex+0xb4>
 80235c8:	f04f 0b00 	mov.w	fp, #0
 80235cc:	1ca9      	adds	r1, r5, #2
 80235ce:	e7d0      	b.n	8023572 <__gethex+0xce>
 80235d0:	f04f 0b01 	mov.w	fp, #1
 80235d4:	e7fa      	b.n	80235cc <__gethex+0x128>
 80235d6:	230a      	movs	r3, #10
 80235d8:	fb03 0002 	mla	r0, r3, r2, r0
 80235dc:	e7d0      	b.n	8023580 <__gethex+0xdc>
 80235de:	4629      	mov	r1, r5
 80235e0:	e7e0      	b.n	80235a4 <__gethex+0x100>
 80235e2:	eba5 0308 	sub.w	r3, r5, r8
 80235e6:	3b01      	subs	r3, #1
 80235e8:	4621      	mov	r1, r4
 80235ea:	2b07      	cmp	r3, #7
 80235ec:	dc0a      	bgt.n	8023604 <__gethex+0x160>
 80235ee:	4648      	mov	r0, r9
 80235f0:	f7fd fffa 	bl	80215e8 <_Balloc>
 80235f4:	4604      	mov	r4, r0
 80235f6:	b940      	cbnz	r0, 802360a <__gethex+0x166>
 80235f8:	4b61      	ldr	r3, [pc, #388]	; (8023780 <__gethex+0x2dc>)
 80235fa:	4602      	mov	r2, r0
 80235fc:	21e4      	movs	r1, #228	; 0xe4
 80235fe:	4861      	ldr	r0, [pc, #388]	; (8023784 <__gethex+0x2e0>)
 8023600:	f7fd f986 	bl	8020910 <__assert_func>
 8023604:	3101      	adds	r1, #1
 8023606:	105b      	asrs	r3, r3, #1
 8023608:	e7ef      	b.n	80235ea <__gethex+0x146>
 802360a:	f100 0a14 	add.w	sl, r0, #20
 802360e:	2300      	movs	r3, #0
 8023610:	495a      	ldr	r1, [pc, #360]	; (802377c <__gethex+0x2d8>)
 8023612:	f8cd a004 	str.w	sl, [sp, #4]
 8023616:	469b      	mov	fp, r3
 8023618:	45a8      	cmp	r8, r5
 802361a:	d342      	bcc.n	80236a2 <__gethex+0x1fe>
 802361c:	9801      	ldr	r0, [sp, #4]
 802361e:	f840 bb04 	str.w	fp, [r0], #4
 8023622:	eba0 000a 	sub.w	r0, r0, sl
 8023626:	1080      	asrs	r0, r0, #2
 8023628:	6120      	str	r0, [r4, #16]
 802362a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 802362e:	4658      	mov	r0, fp
 8023630:	f7fe f8cc 	bl	80217cc <__hi0bits>
 8023634:	683d      	ldr	r5, [r7, #0]
 8023636:	eba8 0000 	sub.w	r0, r8, r0
 802363a:	42a8      	cmp	r0, r5
 802363c:	dd59      	ble.n	80236f2 <__gethex+0x24e>
 802363e:	eba0 0805 	sub.w	r8, r0, r5
 8023642:	4641      	mov	r1, r8
 8023644:	4620      	mov	r0, r4
 8023646:	f7fe fc58 	bl	8021efa <__any_on>
 802364a:	4683      	mov	fp, r0
 802364c:	b1b8      	cbz	r0, 802367e <__gethex+0x1da>
 802364e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8023652:	1159      	asrs	r1, r3, #5
 8023654:	f003 021f 	and.w	r2, r3, #31
 8023658:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 802365c:	f04f 0b01 	mov.w	fp, #1
 8023660:	fa0b f202 	lsl.w	r2, fp, r2
 8023664:	420a      	tst	r2, r1
 8023666:	d00a      	beq.n	802367e <__gethex+0x1da>
 8023668:	455b      	cmp	r3, fp
 802366a:	dd06      	ble.n	802367a <__gethex+0x1d6>
 802366c:	f1a8 0102 	sub.w	r1, r8, #2
 8023670:	4620      	mov	r0, r4
 8023672:	f7fe fc42 	bl	8021efa <__any_on>
 8023676:	2800      	cmp	r0, #0
 8023678:	d138      	bne.n	80236ec <__gethex+0x248>
 802367a:	f04f 0b02 	mov.w	fp, #2
 802367e:	4641      	mov	r1, r8
 8023680:	4620      	mov	r0, r4
 8023682:	f7ff fea8 	bl	80233d6 <rshift>
 8023686:	4446      	add	r6, r8
 8023688:	68bb      	ldr	r3, [r7, #8]
 802368a:	42b3      	cmp	r3, r6
 802368c:	da41      	bge.n	8023712 <__gethex+0x26e>
 802368e:	4621      	mov	r1, r4
 8023690:	4648      	mov	r0, r9
 8023692:	f7fd ffe9 	bl	8021668 <_Bfree>
 8023696:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023698:	2300      	movs	r3, #0
 802369a:	6013      	str	r3, [r2, #0]
 802369c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80236a0:	e78a      	b.n	80235b8 <__gethex+0x114>
 80236a2:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80236a6:	2a2e      	cmp	r2, #46	; 0x2e
 80236a8:	d014      	beq.n	80236d4 <__gethex+0x230>
 80236aa:	2b20      	cmp	r3, #32
 80236ac:	d106      	bne.n	80236bc <__gethex+0x218>
 80236ae:	9b01      	ldr	r3, [sp, #4]
 80236b0:	f843 bb04 	str.w	fp, [r3], #4
 80236b4:	f04f 0b00 	mov.w	fp, #0
 80236b8:	9301      	str	r3, [sp, #4]
 80236ba:	465b      	mov	r3, fp
 80236bc:	7828      	ldrb	r0, [r5, #0]
 80236be:	9303      	str	r3, [sp, #12]
 80236c0:	f7ff fedb 	bl	802347a <__hexdig_fun>
 80236c4:	9b03      	ldr	r3, [sp, #12]
 80236c6:	f000 000f 	and.w	r0, r0, #15
 80236ca:	4098      	lsls	r0, r3
 80236cc:	ea4b 0b00 	orr.w	fp, fp, r0
 80236d0:	3304      	adds	r3, #4
 80236d2:	e7a1      	b.n	8023618 <__gethex+0x174>
 80236d4:	45a8      	cmp	r8, r5
 80236d6:	d8e8      	bhi.n	80236aa <__gethex+0x206>
 80236d8:	2201      	movs	r2, #1
 80236da:	4628      	mov	r0, r5
 80236dc:	9303      	str	r3, [sp, #12]
 80236de:	f7fd f84a 	bl	8020776 <strncmp>
 80236e2:	4926      	ldr	r1, [pc, #152]	; (802377c <__gethex+0x2d8>)
 80236e4:	9b03      	ldr	r3, [sp, #12]
 80236e6:	2800      	cmp	r0, #0
 80236e8:	d1df      	bne.n	80236aa <__gethex+0x206>
 80236ea:	e795      	b.n	8023618 <__gethex+0x174>
 80236ec:	f04f 0b03 	mov.w	fp, #3
 80236f0:	e7c5      	b.n	802367e <__gethex+0x1da>
 80236f2:	da0b      	bge.n	802370c <__gethex+0x268>
 80236f4:	eba5 0800 	sub.w	r8, r5, r0
 80236f8:	4621      	mov	r1, r4
 80236fa:	4642      	mov	r2, r8
 80236fc:	4648      	mov	r0, r9
 80236fe:	f7fe f9cd 	bl	8021a9c <__lshift>
 8023702:	eba6 0608 	sub.w	r6, r6, r8
 8023706:	4604      	mov	r4, r0
 8023708:	f100 0a14 	add.w	sl, r0, #20
 802370c:	f04f 0b00 	mov.w	fp, #0
 8023710:	e7ba      	b.n	8023688 <__gethex+0x1e4>
 8023712:	687b      	ldr	r3, [r7, #4]
 8023714:	42b3      	cmp	r3, r6
 8023716:	dd73      	ble.n	8023800 <__gethex+0x35c>
 8023718:	1b9e      	subs	r6, r3, r6
 802371a:	42b5      	cmp	r5, r6
 802371c:	dc34      	bgt.n	8023788 <__gethex+0x2e4>
 802371e:	68fb      	ldr	r3, [r7, #12]
 8023720:	2b02      	cmp	r3, #2
 8023722:	d023      	beq.n	802376c <__gethex+0x2c8>
 8023724:	2b03      	cmp	r3, #3
 8023726:	d025      	beq.n	8023774 <__gethex+0x2d0>
 8023728:	2b01      	cmp	r3, #1
 802372a:	d115      	bne.n	8023758 <__gethex+0x2b4>
 802372c:	42b5      	cmp	r5, r6
 802372e:	d113      	bne.n	8023758 <__gethex+0x2b4>
 8023730:	2d01      	cmp	r5, #1
 8023732:	d10b      	bne.n	802374c <__gethex+0x2a8>
 8023734:	9a02      	ldr	r2, [sp, #8]
 8023736:	687b      	ldr	r3, [r7, #4]
 8023738:	6013      	str	r3, [r2, #0]
 802373a:	2301      	movs	r3, #1
 802373c:	6123      	str	r3, [r4, #16]
 802373e:	f8ca 3000 	str.w	r3, [sl]
 8023742:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8023744:	f04f 0862 	mov.w	r8, #98	; 0x62
 8023748:	601c      	str	r4, [r3, #0]
 802374a:	e735      	b.n	80235b8 <__gethex+0x114>
 802374c:	1e69      	subs	r1, r5, #1
 802374e:	4620      	mov	r0, r4
 8023750:	f7fe fbd3 	bl	8021efa <__any_on>
 8023754:	2800      	cmp	r0, #0
 8023756:	d1ed      	bne.n	8023734 <__gethex+0x290>
 8023758:	4621      	mov	r1, r4
 802375a:	4648      	mov	r0, r9
 802375c:	f7fd ff84 	bl	8021668 <_Bfree>
 8023760:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023762:	2300      	movs	r3, #0
 8023764:	6013      	str	r3, [r2, #0]
 8023766:	f04f 0850 	mov.w	r8, #80	; 0x50
 802376a:	e725      	b.n	80235b8 <__gethex+0x114>
 802376c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802376e:	2b00      	cmp	r3, #0
 8023770:	d1f2      	bne.n	8023758 <__gethex+0x2b4>
 8023772:	e7df      	b.n	8023734 <__gethex+0x290>
 8023774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8023776:	2b00      	cmp	r3, #0
 8023778:	d1dc      	bne.n	8023734 <__gethex+0x290>
 802377a:	e7ed      	b.n	8023758 <__gethex+0x2b4>
 802377c:	08025814 	.word	0x08025814
 8023780:	080256ae 	.word	0x080256ae
 8023784:	08025881 	.word	0x08025881
 8023788:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 802378c:	f1bb 0f00 	cmp.w	fp, #0
 8023790:	d133      	bne.n	80237fa <__gethex+0x356>
 8023792:	f1b8 0f00 	cmp.w	r8, #0
 8023796:	d004      	beq.n	80237a2 <__gethex+0x2fe>
 8023798:	4641      	mov	r1, r8
 802379a:	4620      	mov	r0, r4
 802379c:	f7fe fbad 	bl	8021efa <__any_on>
 80237a0:	4683      	mov	fp, r0
 80237a2:	ea4f 1268 	mov.w	r2, r8, asr #5
 80237a6:	2301      	movs	r3, #1
 80237a8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80237ac:	f008 081f 	and.w	r8, r8, #31
 80237b0:	fa03 f308 	lsl.w	r3, r3, r8
 80237b4:	4213      	tst	r3, r2
 80237b6:	4631      	mov	r1, r6
 80237b8:	4620      	mov	r0, r4
 80237ba:	bf18      	it	ne
 80237bc:	f04b 0b02 	orrne.w	fp, fp, #2
 80237c0:	1bad      	subs	r5, r5, r6
 80237c2:	f7ff fe08 	bl	80233d6 <rshift>
 80237c6:	687e      	ldr	r6, [r7, #4]
 80237c8:	f04f 0802 	mov.w	r8, #2
 80237cc:	f1bb 0f00 	cmp.w	fp, #0
 80237d0:	d04a      	beq.n	8023868 <__gethex+0x3c4>
 80237d2:	68fb      	ldr	r3, [r7, #12]
 80237d4:	2b02      	cmp	r3, #2
 80237d6:	d016      	beq.n	8023806 <__gethex+0x362>
 80237d8:	2b03      	cmp	r3, #3
 80237da:	d018      	beq.n	802380e <__gethex+0x36a>
 80237dc:	2b01      	cmp	r3, #1
 80237de:	d109      	bne.n	80237f4 <__gethex+0x350>
 80237e0:	f01b 0f02 	tst.w	fp, #2
 80237e4:	d006      	beq.n	80237f4 <__gethex+0x350>
 80237e6:	f8da 3000 	ldr.w	r3, [sl]
 80237ea:	ea4b 0b03 	orr.w	fp, fp, r3
 80237ee:	f01b 0f01 	tst.w	fp, #1
 80237f2:	d10f      	bne.n	8023814 <__gethex+0x370>
 80237f4:	f048 0810 	orr.w	r8, r8, #16
 80237f8:	e036      	b.n	8023868 <__gethex+0x3c4>
 80237fa:	f04f 0b01 	mov.w	fp, #1
 80237fe:	e7d0      	b.n	80237a2 <__gethex+0x2fe>
 8023800:	f04f 0801 	mov.w	r8, #1
 8023804:	e7e2      	b.n	80237cc <__gethex+0x328>
 8023806:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8023808:	f1c3 0301 	rsb	r3, r3, #1
 802380c:	930f      	str	r3, [sp, #60]	; 0x3c
 802380e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8023810:	2b00      	cmp	r3, #0
 8023812:	d0ef      	beq.n	80237f4 <__gethex+0x350>
 8023814:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8023818:	f104 0214 	add.w	r2, r4, #20
 802381c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8023820:	9301      	str	r3, [sp, #4]
 8023822:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8023826:	2300      	movs	r3, #0
 8023828:	4694      	mov	ip, r2
 802382a:	f852 1b04 	ldr.w	r1, [r2], #4
 802382e:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8023832:	d01e      	beq.n	8023872 <__gethex+0x3ce>
 8023834:	3101      	adds	r1, #1
 8023836:	f8cc 1000 	str.w	r1, [ip]
 802383a:	f1b8 0f02 	cmp.w	r8, #2
 802383e:	f104 0214 	add.w	r2, r4, #20
 8023842:	d13d      	bne.n	80238c0 <__gethex+0x41c>
 8023844:	683b      	ldr	r3, [r7, #0]
 8023846:	3b01      	subs	r3, #1
 8023848:	42ab      	cmp	r3, r5
 802384a:	d10b      	bne.n	8023864 <__gethex+0x3c0>
 802384c:	1169      	asrs	r1, r5, #5
 802384e:	2301      	movs	r3, #1
 8023850:	f005 051f 	and.w	r5, r5, #31
 8023854:	fa03 f505 	lsl.w	r5, r3, r5
 8023858:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802385c:	421d      	tst	r5, r3
 802385e:	bf18      	it	ne
 8023860:	f04f 0801 	movne.w	r8, #1
 8023864:	f048 0820 	orr.w	r8, r8, #32
 8023868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802386a:	601c      	str	r4, [r3, #0]
 802386c:	9b02      	ldr	r3, [sp, #8]
 802386e:	601e      	str	r6, [r3, #0]
 8023870:	e6a2      	b.n	80235b8 <__gethex+0x114>
 8023872:	4290      	cmp	r0, r2
 8023874:	f842 3c04 	str.w	r3, [r2, #-4]
 8023878:	d8d6      	bhi.n	8023828 <__gethex+0x384>
 802387a:	68a2      	ldr	r2, [r4, #8]
 802387c:	4593      	cmp	fp, r2
 802387e:	db17      	blt.n	80238b0 <__gethex+0x40c>
 8023880:	6861      	ldr	r1, [r4, #4]
 8023882:	4648      	mov	r0, r9
 8023884:	3101      	adds	r1, #1
 8023886:	f7fd feaf 	bl	80215e8 <_Balloc>
 802388a:	4682      	mov	sl, r0
 802388c:	b918      	cbnz	r0, 8023896 <__gethex+0x3f2>
 802388e:	4b1b      	ldr	r3, [pc, #108]	; (80238fc <__gethex+0x458>)
 8023890:	4602      	mov	r2, r0
 8023892:	2184      	movs	r1, #132	; 0x84
 8023894:	e6b3      	b.n	80235fe <__gethex+0x15a>
 8023896:	6922      	ldr	r2, [r4, #16]
 8023898:	3202      	adds	r2, #2
 802389a:	f104 010c 	add.w	r1, r4, #12
 802389e:	0092      	lsls	r2, r2, #2
 80238a0:	300c      	adds	r0, #12
 80238a2:	f7fd f820 	bl	80208e6 <memcpy>
 80238a6:	4621      	mov	r1, r4
 80238a8:	4648      	mov	r0, r9
 80238aa:	f7fd fedd 	bl	8021668 <_Bfree>
 80238ae:	4654      	mov	r4, sl
 80238b0:	6922      	ldr	r2, [r4, #16]
 80238b2:	1c51      	adds	r1, r2, #1
 80238b4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80238b8:	6121      	str	r1, [r4, #16]
 80238ba:	2101      	movs	r1, #1
 80238bc:	6151      	str	r1, [r2, #20]
 80238be:	e7bc      	b.n	802383a <__gethex+0x396>
 80238c0:	6921      	ldr	r1, [r4, #16]
 80238c2:	4559      	cmp	r1, fp
 80238c4:	dd0b      	ble.n	80238de <__gethex+0x43a>
 80238c6:	2101      	movs	r1, #1
 80238c8:	4620      	mov	r0, r4
 80238ca:	f7ff fd84 	bl	80233d6 <rshift>
 80238ce:	68bb      	ldr	r3, [r7, #8]
 80238d0:	3601      	adds	r6, #1
 80238d2:	42b3      	cmp	r3, r6
 80238d4:	f6ff aedb 	blt.w	802368e <__gethex+0x1ea>
 80238d8:	f04f 0801 	mov.w	r8, #1
 80238dc:	e7c2      	b.n	8023864 <__gethex+0x3c0>
 80238de:	f015 051f 	ands.w	r5, r5, #31
 80238e2:	d0f9      	beq.n	80238d8 <__gethex+0x434>
 80238e4:	9b01      	ldr	r3, [sp, #4]
 80238e6:	441a      	add	r2, r3
 80238e8:	f1c5 0520 	rsb	r5, r5, #32
 80238ec:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80238f0:	f7fd ff6c 	bl	80217cc <__hi0bits>
 80238f4:	42a8      	cmp	r0, r5
 80238f6:	dbe6      	blt.n	80238c6 <__gethex+0x422>
 80238f8:	e7ee      	b.n	80238d8 <__gethex+0x434>
 80238fa:	bf00      	nop
 80238fc:	080256ae 	.word	0x080256ae

08023900 <L_shift>:
 8023900:	f1c2 0208 	rsb	r2, r2, #8
 8023904:	0092      	lsls	r2, r2, #2
 8023906:	b570      	push	{r4, r5, r6, lr}
 8023908:	f1c2 0620 	rsb	r6, r2, #32
 802390c:	6843      	ldr	r3, [r0, #4]
 802390e:	6804      	ldr	r4, [r0, #0]
 8023910:	fa03 f506 	lsl.w	r5, r3, r6
 8023914:	432c      	orrs	r4, r5
 8023916:	40d3      	lsrs	r3, r2
 8023918:	6004      	str	r4, [r0, #0]
 802391a:	f840 3f04 	str.w	r3, [r0, #4]!
 802391e:	4288      	cmp	r0, r1
 8023920:	d3f4      	bcc.n	802390c <L_shift+0xc>
 8023922:	bd70      	pop	{r4, r5, r6, pc}

08023924 <__match>:
 8023924:	b530      	push	{r4, r5, lr}
 8023926:	6803      	ldr	r3, [r0, #0]
 8023928:	3301      	adds	r3, #1
 802392a:	f811 4b01 	ldrb.w	r4, [r1], #1
 802392e:	b914      	cbnz	r4, 8023936 <__match+0x12>
 8023930:	6003      	str	r3, [r0, #0]
 8023932:	2001      	movs	r0, #1
 8023934:	bd30      	pop	{r4, r5, pc}
 8023936:	f813 2b01 	ldrb.w	r2, [r3], #1
 802393a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 802393e:	2d19      	cmp	r5, #25
 8023940:	bf98      	it	ls
 8023942:	3220      	addls	r2, #32
 8023944:	42a2      	cmp	r2, r4
 8023946:	d0f0      	beq.n	802392a <__match+0x6>
 8023948:	2000      	movs	r0, #0
 802394a:	e7f3      	b.n	8023934 <__match+0x10>

0802394c <__hexnan>:
 802394c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023950:	680b      	ldr	r3, [r1, #0]
 8023952:	6801      	ldr	r1, [r0, #0]
 8023954:	115e      	asrs	r6, r3, #5
 8023956:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 802395a:	f013 031f 	ands.w	r3, r3, #31
 802395e:	b087      	sub	sp, #28
 8023960:	bf18      	it	ne
 8023962:	3604      	addne	r6, #4
 8023964:	2500      	movs	r5, #0
 8023966:	1f37      	subs	r7, r6, #4
 8023968:	4682      	mov	sl, r0
 802396a:	4690      	mov	r8, r2
 802396c:	9301      	str	r3, [sp, #4]
 802396e:	f846 5c04 	str.w	r5, [r6, #-4]
 8023972:	46b9      	mov	r9, r7
 8023974:	463c      	mov	r4, r7
 8023976:	9502      	str	r5, [sp, #8]
 8023978:	46ab      	mov	fp, r5
 802397a:	784a      	ldrb	r2, [r1, #1]
 802397c:	1c4b      	adds	r3, r1, #1
 802397e:	9303      	str	r3, [sp, #12]
 8023980:	b342      	cbz	r2, 80239d4 <__hexnan+0x88>
 8023982:	4610      	mov	r0, r2
 8023984:	9105      	str	r1, [sp, #20]
 8023986:	9204      	str	r2, [sp, #16]
 8023988:	f7ff fd77 	bl	802347a <__hexdig_fun>
 802398c:	2800      	cmp	r0, #0
 802398e:	d14f      	bne.n	8023a30 <__hexnan+0xe4>
 8023990:	9a04      	ldr	r2, [sp, #16]
 8023992:	9905      	ldr	r1, [sp, #20]
 8023994:	2a20      	cmp	r2, #32
 8023996:	d818      	bhi.n	80239ca <__hexnan+0x7e>
 8023998:	9b02      	ldr	r3, [sp, #8]
 802399a:	459b      	cmp	fp, r3
 802399c:	dd13      	ble.n	80239c6 <__hexnan+0x7a>
 802399e:	454c      	cmp	r4, r9
 80239a0:	d206      	bcs.n	80239b0 <__hexnan+0x64>
 80239a2:	2d07      	cmp	r5, #7
 80239a4:	dc04      	bgt.n	80239b0 <__hexnan+0x64>
 80239a6:	462a      	mov	r2, r5
 80239a8:	4649      	mov	r1, r9
 80239aa:	4620      	mov	r0, r4
 80239ac:	f7ff ffa8 	bl	8023900 <L_shift>
 80239b0:	4544      	cmp	r4, r8
 80239b2:	d950      	bls.n	8023a56 <__hexnan+0x10a>
 80239b4:	2300      	movs	r3, #0
 80239b6:	f1a4 0904 	sub.w	r9, r4, #4
 80239ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80239be:	f8cd b008 	str.w	fp, [sp, #8]
 80239c2:	464c      	mov	r4, r9
 80239c4:	461d      	mov	r5, r3
 80239c6:	9903      	ldr	r1, [sp, #12]
 80239c8:	e7d7      	b.n	802397a <__hexnan+0x2e>
 80239ca:	2a29      	cmp	r2, #41	; 0x29
 80239cc:	d155      	bne.n	8023a7a <__hexnan+0x12e>
 80239ce:	3102      	adds	r1, #2
 80239d0:	f8ca 1000 	str.w	r1, [sl]
 80239d4:	f1bb 0f00 	cmp.w	fp, #0
 80239d8:	d04f      	beq.n	8023a7a <__hexnan+0x12e>
 80239da:	454c      	cmp	r4, r9
 80239dc:	d206      	bcs.n	80239ec <__hexnan+0xa0>
 80239de:	2d07      	cmp	r5, #7
 80239e0:	dc04      	bgt.n	80239ec <__hexnan+0xa0>
 80239e2:	462a      	mov	r2, r5
 80239e4:	4649      	mov	r1, r9
 80239e6:	4620      	mov	r0, r4
 80239e8:	f7ff ff8a 	bl	8023900 <L_shift>
 80239ec:	4544      	cmp	r4, r8
 80239ee:	d934      	bls.n	8023a5a <__hexnan+0x10e>
 80239f0:	f1a8 0204 	sub.w	r2, r8, #4
 80239f4:	4623      	mov	r3, r4
 80239f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80239fa:	f842 1f04 	str.w	r1, [r2, #4]!
 80239fe:	429f      	cmp	r7, r3
 8023a00:	d2f9      	bcs.n	80239f6 <__hexnan+0xaa>
 8023a02:	1b3b      	subs	r3, r7, r4
 8023a04:	f023 0303 	bic.w	r3, r3, #3
 8023a08:	3304      	adds	r3, #4
 8023a0a:	3e03      	subs	r6, #3
 8023a0c:	3401      	adds	r4, #1
 8023a0e:	42a6      	cmp	r6, r4
 8023a10:	bf38      	it	cc
 8023a12:	2304      	movcc	r3, #4
 8023a14:	4443      	add	r3, r8
 8023a16:	2200      	movs	r2, #0
 8023a18:	f843 2b04 	str.w	r2, [r3], #4
 8023a1c:	429f      	cmp	r7, r3
 8023a1e:	d2fb      	bcs.n	8023a18 <__hexnan+0xcc>
 8023a20:	683b      	ldr	r3, [r7, #0]
 8023a22:	b91b      	cbnz	r3, 8023a2c <__hexnan+0xe0>
 8023a24:	4547      	cmp	r7, r8
 8023a26:	d126      	bne.n	8023a76 <__hexnan+0x12a>
 8023a28:	2301      	movs	r3, #1
 8023a2a:	603b      	str	r3, [r7, #0]
 8023a2c:	2005      	movs	r0, #5
 8023a2e:	e025      	b.n	8023a7c <__hexnan+0x130>
 8023a30:	3501      	adds	r5, #1
 8023a32:	2d08      	cmp	r5, #8
 8023a34:	f10b 0b01 	add.w	fp, fp, #1
 8023a38:	dd06      	ble.n	8023a48 <__hexnan+0xfc>
 8023a3a:	4544      	cmp	r4, r8
 8023a3c:	d9c3      	bls.n	80239c6 <__hexnan+0x7a>
 8023a3e:	2300      	movs	r3, #0
 8023a40:	f844 3c04 	str.w	r3, [r4, #-4]
 8023a44:	2501      	movs	r5, #1
 8023a46:	3c04      	subs	r4, #4
 8023a48:	6822      	ldr	r2, [r4, #0]
 8023a4a:	f000 000f 	and.w	r0, r0, #15
 8023a4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8023a52:	6020      	str	r0, [r4, #0]
 8023a54:	e7b7      	b.n	80239c6 <__hexnan+0x7a>
 8023a56:	2508      	movs	r5, #8
 8023a58:	e7b5      	b.n	80239c6 <__hexnan+0x7a>
 8023a5a:	9b01      	ldr	r3, [sp, #4]
 8023a5c:	2b00      	cmp	r3, #0
 8023a5e:	d0df      	beq.n	8023a20 <__hexnan+0xd4>
 8023a60:	f1c3 0320 	rsb	r3, r3, #32
 8023a64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8023a68:	40da      	lsrs	r2, r3
 8023a6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8023a6e:	4013      	ands	r3, r2
 8023a70:	f846 3c04 	str.w	r3, [r6, #-4]
 8023a74:	e7d4      	b.n	8023a20 <__hexnan+0xd4>
 8023a76:	3f04      	subs	r7, #4
 8023a78:	e7d2      	b.n	8023a20 <__hexnan+0xd4>
 8023a7a:	2004      	movs	r0, #4
 8023a7c:	b007      	add	sp, #28
 8023a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08023a82 <__ascii_mbtowc>:
 8023a82:	b082      	sub	sp, #8
 8023a84:	b901      	cbnz	r1, 8023a88 <__ascii_mbtowc+0x6>
 8023a86:	a901      	add	r1, sp, #4
 8023a88:	b142      	cbz	r2, 8023a9c <__ascii_mbtowc+0x1a>
 8023a8a:	b14b      	cbz	r3, 8023aa0 <__ascii_mbtowc+0x1e>
 8023a8c:	7813      	ldrb	r3, [r2, #0]
 8023a8e:	600b      	str	r3, [r1, #0]
 8023a90:	7812      	ldrb	r2, [r2, #0]
 8023a92:	1e10      	subs	r0, r2, #0
 8023a94:	bf18      	it	ne
 8023a96:	2001      	movne	r0, #1
 8023a98:	b002      	add	sp, #8
 8023a9a:	4770      	bx	lr
 8023a9c:	4610      	mov	r0, r2
 8023a9e:	e7fb      	b.n	8023a98 <__ascii_mbtowc+0x16>
 8023aa0:	f06f 0001 	mvn.w	r0, #1
 8023aa4:	e7f8      	b.n	8023a98 <__ascii_mbtowc+0x16>

08023aa6 <__ascii_wctomb>:
 8023aa6:	b149      	cbz	r1, 8023abc <__ascii_wctomb+0x16>
 8023aa8:	2aff      	cmp	r2, #255	; 0xff
 8023aaa:	bf85      	ittet	hi
 8023aac:	238a      	movhi	r3, #138	; 0x8a
 8023aae:	6003      	strhi	r3, [r0, #0]
 8023ab0:	700a      	strbls	r2, [r1, #0]
 8023ab2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8023ab6:	bf98      	it	ls
 8023ab8:	2001      	movls	r0, #1
 8023aba:	4770      	bx	lr
 8023abc:	4608      	mov	r0, r1
 8023abe:	4770      	bx	lr

08023ac0 <_raise_r>:
 8023ac0:	291f      	cmp	r1, #31
 8023ac2:	b538      	push	{r3, r4, r5, lr}
 8023ac4:	4604      	mov	r4, r0
 8023ac6:	460d      	mov	r5, r1
 8023ac8:	d904      	bls.n	8023ad4 <_raise_r+0x14>
 8023aca:	2316      	movs	r3, #22
 8023acc:	6003      	str	r3, [r0, #0]
 8023ace:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8023ad2:	bd38      	pop	{r3, r4, r5, pc}
 8023ad4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8023ad6:	b112      	cbz	r2, 8023ade <_raise_r+0x1e>
 8023ad8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8023adc:	b94b      	cbnz	r3, 8023af2 <_raise_r+0x32>
 8023ade:	4620      	mov	r0, r4
 8023ae0:	f000 f830 	bl	8023b44 <_getpid_r>
 8023ae4:	462a      	mov	r2, r5
 8023ae6:	4601      	mov	r1, r0
 8023ae8:	4620      	mov	r0, r4
 8023aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023aee:	f000 b817 	b.w	8023b20 <_kill_r>
 8023af2:	2b01      	cmp	r3, #1
 8023af4:	d00a      	beq.n	8023b0c <_raise_r+0x4c>
 8023af6:	1c59      	adds	r1, r3, #1
 8023af8:	d103      	bne.n	8023b02 <_raise_r+0x42>
 8023afa:	2316      	movs	r3, #22
 8023afc:	6003      	str	r3, [r0, #0]
 8023afe:	2001      	movs	r0, #1
 8023b00:	e7e7      	b.n	8023ad2 <_raise_r+0x12>
 8023b02:	2400      	movs	r4, #0
 8023b04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8023b08:	4628      	mov	r0, r5
 8023b0a:	4798      	blx	r3
 8023b0c:	2000      	movs	r0, #0
 8023b0e:	e7e0      	b.n	8023ad2 <_raise_r+0x12>

08023b10 <raise>:
 8023b10:	4b02      	ldr	r3, [pc, #8]	; (8023b1c <raise+0xc>)
 8023b12:	4601      	mov	r1, r0
 8023b14:	6818      	ldr	r0, [r3, #0]
 8023b16:	f7ff bfd3 	b.w	8023ac0 <_raise_r>
 8023b1a:	bf00      	nop
 8023b1c:	200009d8 	.word	0x200009d8

08023b20 <_kill_r>:
 8023b20:	b538      	push	{r3, r4, r5, lr}
 8023b22:	4d07      	ldr	r5, [pc, #28]	; (8023b40 <_kill_r+0x20>)
 8023b24:	2300      	movs	r3, #0
 8023b26:	4604      	mov	r4, r0
 8023b28:	4608      	mov	r0, r1
 8023b2a:	4611      	mov	r1, r2
 8023b2c:	602b      	str	r3, [r5, #0]
 8023b2e:	f7df fcd7 	bl	80034e0 <_kill>
 8023b32:	1c43      	adds	r3, r0, #1
 8023b34:	d102      	bne.n	8023b3c <_kill_r+0x1c>
 8023b36:	682b      	ldr	r3, [r5, #0]
 8023b38:	b103      	cbz	r3, 8023b3c <_kill_r+0x1c>
 8023b3a:	6023      	str	r3, [r4, #0]
 8023b3c:	bd38      	pop	{r3, r4, r5, pc}
 8023b3e:	bf00      	nop
 8023b40:	20017088 	.word	0x20017088

08023b44 <_getpid_r>:
 8023b44:	f7df bcc4 	b.w	80034d0 <_getpid>

08023b48 <_init>:
 8023b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023b4a:	bf00      	nop
 8023b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023b4e:	bc08      	pop	{r3}
 8023b50:	469e      	mov	lr, r3
 8023b52:	4770      	bx	lr

08023b54 <_fini>:
 8023b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023b56:	bf00      	nop
 8023b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023b5a:	bc08      	pop	{r3}
 8023b5c:	469e      	mov	lr, r3
 8023b5e:	4770      	bx	lr
