Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 28 02:47:43 2022
| Host         : LAPTOP-4P05EOQ4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |             380 |          197 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             352 |          110 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | lcd0/icode                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/tcode[3]_i_1_n_0        |                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | reset_n_IBUF                 |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                              | lcd0/reset_n               |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/reset_n               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                              |                            |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | fib[22][15]_i_1_n_0          |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | fib[3][15]_i_1_n_0           |                            |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | fib[2][15]_i_1_n_0           |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | fib[4][15]_i_1_n_0           |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | fib[23][15]_i_1_n_0          |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | fib[0][15]_i_1_n_0           | lcd0/reset_n               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | fib[10][15]_i_1_n_0          |                            |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | fib[12][15]_i_1_n_0          |                            |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | fib[13][15]_i_1_n_0          |                            |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | fib[14][15]_i_1_n_0          |                            |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | fib[17][15]_i_1_n_0          |                            |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | fib[15][15]_i_1_n_0          |                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | fib[18][15]_i_1_n_0          |                            |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | fib[11][15]_i_1_n_0          |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | fib[19][15]_i_1_n_0          |                            |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | fib[16][15]_i_1_n_0          |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | fib[1][15]_i_1_n_0           | lcd0/reset_n               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | fib[7][15]_i_1_n_0           |                            |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | fib[9][15]_i_1_n_0           |                            |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | fib[21][15]_i_1_n_0          |                            |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | fib[24][15]_i_1_n_0          |                            |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | fib[6][15]_i_1_n_0           |                            |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | fib[5][15]_i_1_n_0           |                            |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | fib[8][15]_i_1_n_0           |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | fib[20][15]_i_1_n_0          |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG | lcd0/init_e_i_2_n_0          | lcd0/reset_n               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | i_reg[0]_i_1_n_1             | lcd0/reset_n               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | j                            | lcd0/reset_n               |               27 |             64 |         2.37 |
|  clk_IBUF_BUFG | reset_n_IBUF                 | lcd0/reset_n               |               46 |            160 |         3.48 |
+----------------+------------------------------+----------------------------+------------------+----------------+--------------+


