

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_100_5'
================================================================
* Date:           Sun Apr 16 22:11:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.096 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  4.104 us|  4.104 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_5  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      30|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|       13|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       13|      57|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_80_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln100_fu_74_p2  |      icmp|   0|  0|  12|          11|          12|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          22|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_ip_1  |   9|          2|   11|         22|
    |ip_fu_34               |   9|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   23|         46|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |ip_fu_34     |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_100_5|  return value|
|last_pe_score_V_address0    |  out|   10|   ap_memory|                      last_pe_score_V|         array|
|last_pe_score_V_ce0         |  out|    1|   ap_memory|                      last_pe_score_V|         array|
|last_pe_score_V_we0         |  out|    1|   ap_memory|                      last_pe_score_V|         array|
|last_pe_score_V_d0          |  out|    9|   ap_memory|                      last_pe_score_V|         array|
|last_pe_scoreIx_V_address0  |  out|   10|   ap_memory|                    last_pe_scoreIx_V|         array|
|last_pe_scoreIx_V_ce0       |  out|    1|   ap_memory|                    last_pe_scoreIx_V|         array|
|last_pe_scoreIx_V_we0       |  out|    1|   ap_memory|                    last_pe_scoreIx_V|         array|
|last_pe_scoreIx_V_d0        |  out|   10|   ap_memory|                    last_pe_scoreIx_V|         array|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ip = alloca i32 1"   --->   Operation 4 'alloca' 'ip' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %ip"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body117"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ip_1 = load i11 %ip" [seq_align_multiple.cpp:100]   --->   Operation 7 'load' 'ip_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.79ns)   --->   "%icmp_ln100 = icmp_eq  i11 %ip_1, i11 1024" [seq_align_multiple.cpp:100]   --->   Operation 9 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.96ns)   --->   "%add_ln100 = add i11 %ip_1, i11 1" [seq_align_multiple.cpp:100]   --->   Operation 11 'add' 'add_ln100' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.body117.split, void %for.inc149.preheader.exitStub" [seq_align_multiple.cpp:100]   --->   Operation 12 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ip_cast = zext i11 %ip_1" [seq_align_multiple.cpp:100]   --->   Operation 13 'zext' 'ip_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 14 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%last_pe_score_V_addr = getelementptr i9 %last_pe_score_V, i64 0, i64 %ip_cast" [seq_align_multiple.cpp:102]   --->   Operation 15 'getelementptr' 'last_pe_score_V_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln102 = store i9 0, i10 %last_pe_score_V_addr" [seq_align_multiple.cpp:102]   --->   Operation 16 'store' 'store_ln102' <Predicate = (!icmp_ln100)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1024> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%last_pe_scoreIx_V_addr = getelementptr i10 %last_pe_scoreIx_V, i64 0, i64 %ip_cast" [seq_align_multiple.cpp:103]   --->   Operation 17 'getelementptr' 'last_pe_scoreIx_V_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln103 = store i10 0, i10 %last_pe_scoreIx_V_addr" [seq_align_multiple.cpp:103]   --->   Operation 18 'store' 'store_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln100 = store i11 %add_ln100, i11 %ip" [seq_align_multiple.cpp:100]   --->   Operation 19 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body117" [seq_align_multiple.cpp:100]   --->   Operation 20 'br' 'br_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ last_pe_score_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ last_pe_scoreIx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ip                     (alloca           ) [ 01]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
ip_1                   (load             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
icmp_ln100             (icmp             ) [ 01]
empty                  (speclooptripcount) [ 00]
add_ln100              (add              ) [ 00]
br_ln100               (br               ) [ 00]
ip_cast                (zext             ) [ 00]
specloopname_ln183     (specloopname     ) [ 00]
last_pe_score_V_addr   (getelementptr    ) [ 00]
store_ln102            (store            ) [ 00]
last_pe_scoreIx_V_addr (getelementptr    ) [ 00]
store_ln103            (store            ) [ 00]
store_ln100            (store            ) [ 00]
br_ln100               (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="last_pe_score_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_pe_score_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="last_pe_scoreIx_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_pe_scoreIx_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="ip_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ip/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="last_pe_score_V_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="9" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="11" slack="0"/>
<pin id="42" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_pe_score_V_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="store_ln102_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="10" slack="0"/>
<pin id="47" dir="0" index="1" bw="9" slack="0"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="last_pe_scoreIx_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="10" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="11" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_pe_scoreIx_V_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln103_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="0"/>
<pin id="61" dir="0" index="1" bw="10" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="11" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="ip_1_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="0"/>
<pin id="73" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ip_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln100_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="11" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln100_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ip_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ip_cast/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln100_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="97" class="1005" name="ip_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="ip "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="28" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="30" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="51"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="71" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="71" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="96"><net_src comp="80" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="34" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: last_pe_score_V | {1 }
	Port: last_pe_scoreIx_V | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		ip_1 : 1
		icmp_ln100 : 2
		add_ln100 : 2
		br_ln100 : 3
		ip_cast : 2
		last_pe_score_V_addr : 3
		store_ln102 : 4
		last_pe_scoreIx_V_addr : 3
		store_ln103 : 4
		store_ln100 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln100_fu_80 |    0    |    18   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln100_fu_74 |    0    |    11   |
|----------|------------------|---------|---------|
|   zext   |   ip_cast_fu_86  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    29   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|ip_reg_97|   11   |
+---------+--------+
|  Total  |   11   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   29   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   29   |
+-----------+--------+--------+
