// Seed: 3830865612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wand id_0
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9#(
        .id_10(1'd0),
        .id_11(0),
        .id_12((1))
    ),
    id_13
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_14(
      .id_0(!1), .id_1(1), .id_2(id_7[1 : 1]), .id_3(1), .id_4(1), .id_5(1), .id_6(1), .id_7(id_2)
  );
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_15,
      id_5
  );
  wire id_17;
endmodule
