
LAB_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003318  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003424  08003424  00013424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003448  08003448  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08003448  08003448  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003448  08003448  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003448  08003448  00013448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800344c  0800344c  0001344c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08003450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  2000007c  080034cc  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  080034cc  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a180  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c79  00000000  00000000  0002a225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b08  00000000  00000000  0002bea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d8  00000000  00000000  0002c9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000173b4  00000000  00000000  0002d380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d4bc  00000000  00000000  00044734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082852  00000000  00000000  00051bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4442  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a60  00000000  00000000  000d4498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800340c 	.word	0x0800340c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	0800340c 	.word	0x0800340c

0800014c <FSM_automatic_run_0>:
 */

#include "FSM_automatic.h"

//TIMER 1
void FSM_automatic_run_0(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(TL_status){
 8000150:	4b98      	ldr	r3, [pc, #608]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3b01      	subs	r3, #1
 8000156:	2b06      	cmp	r3, #6
 8000158:	f200 811d 	bhi.w	8000396 <FSM_automatic_run_0+0x24a>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <FSM_automatic_run_0+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000181 	.word	0x08000181
 8000168:	080001af 	.word	0x080001af
 800016c:	0800023d 	.word	0x0800023d
 8000170:	080002c9 	.word	0x080002c9
 8000174:	08000355 	.word	0x08000355
 8000178:	0800036b 	.word	0x0800036b
 800017c:	08000381 	.word	0x08000381
	case INIT:
		TL_status = AUTO_RED;
 8000180:	4b8c      	ldr	r3, [pc, #560]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000182:	2202      	movs	r2, #2
 8000184:	601a      	str	r2, [r3, #0]
		temp_red_timer = red_timer;
 8000186:	4b8c      	ldr	r3, [pc, #560]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4a8c      	ldr	r2, [pc, #560]	; (80003bc <FSM_automatic_run_0+0x270>)
 800018c:	6013      	str	r3, [r2, #0]
		setTimer(1, red_timer * 1000);
 800018e:	4b8a      	ldr	r3, [pc, #552]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000196:	fb02 f303 	mul.w	r3, r2, r3
 800019a:	4619      	mov	r1, r3
 800019c:	2001      	movs	r0, #1
 800019e:	f001 fba5 	bl	80018ec <setTimer>
		setTimer(4, 1000);
 80001a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80001a6:	2004      	movs	r0, #4
 80001a8:	f001 fba0 	bl	80018ec <setTimer>
		break;
 80001ac:	e100      	b.n	80003b0 <FSM_automatic_run_0+0x264>
	case AUTO_RED:
		setRed_0();
 80001ae:	f001 fc91 	bl	8001ad4 <setRed_0>
		led_buffer0[0] = temp_red_timer / 10;
 80001b2:	4b82      	ldr	r3, [pc, #520]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	4a82      	ldr	r2, [pc, #520]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80001b8:	fb82 1203 	smull	r1, r2, r2, r3
 80001bc:	1092      	asrs	r2, r2, #2
 80001be:	17db      	asrs	r3, r3, #31
 80001c0:	1ad3      	subs	r3, r2, r3
 80001c2:	4a80      	ldr	r2, [pc, #512]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80001c4:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_red_timer % 10;
 80001c6:	4b7d      	ldr	r3, [pc, #500]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001c8:	6819      	ldr	r1, [r3, #0]
 80001ca:	4b7d      	ldr	r3, [pc, #500]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80001cc:	fb83 2301 	smull	r2, r3, r3, r1
 80001d0:	109a      	asrs	r2, r3, #2
 80001d2:	17cb      	asrs	r3, r1, #31
 80001d4:	1ad2      	subs	r2, r2, r3
 80001d6:	4613      	mov	r3, r2
 80001d8:	009b      	lsls	r3, r3, #2
 80001da:	4413      	add	r3, r2
 80001dc:	005b      	lsls	r3, r3, #1
 80001de:	1aca      	subs	r2, r1, r3
 80001e0:	4b78      	ldr	r3, [pc, #480]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80001e2:	605a      	str	r2, [r3, #4]

		//timerRed--
		if(timer_flag[4] == 1)
 80001e4:	4b78      	ldr	r3, [pc, #480]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 80001e6:	691b      	ldr	r3, [r3, #16]
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d110      	bne.n	800020e <FSM_automatic_run_0+0xc2>
		{
			temp_red_timer--;
 80001ec:	4b73      	ldr	r3, [pc, #460]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	3b01      	subs	r3, #1
 80001f2:	4a72      	ldr	r2, [pc, #456]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001f4:	6013      	str	r3, [r2, #0]
			if(temp_red_timer < 0)
 80001f6:	4b71      	ldr	r3, [pc, #452]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	da02      	bge.n	8000204 <FSM_automatic_run_0+0xb8>
				temp_red_timer = 0;
 80001fe:	4b6f      	ldr	r3, [pc, #444]	; (80003bc <FSM_automatic_run_0+0x270>)
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 8000204:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000208:	2004      	movs	r0, #4
 800020a:	f001 fb6f 	bl	80018ec <setTimer>
		}

		//RED->GREEN
		if(timer_flag[1] == 1)
 800020e:	4b6e      	ldr	r3, [pc, #440]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000210:	685b      	ldr	r3, [r3, #4]
 8000212:	2b01      	cmp	r3, #1
 8000214:	f040 80c1 	bne.w	800039a <FSM_automatic_run_0+0x24e>
		{
			TL_status = AUTO_GREEN;
 8000218:	4b66      	ldr	r3, [pc, #408]	; (80003b4 <FSM_automatic_run_0+0x268>)
 800021a:	2203      	movs	r2, #3
 800021c:	601a      	str	r2, [r3, #0]
			setTimer(1, green_timer * 1000);
 800021e:	4b6b      	ldr	r3, [pc, #428]	; (80003cc <FSM_automatic_run_0+0x280>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000226:	fb02 f303 	mul.w	r3, r2, r3
 800022a:	4619      	mov	r1, r3
 800022c:	2001      	movs	r0, #1
 800022e:	f001 fb5d 	bl	80018ec <setTimer>
			temp_green_timer = green_timer;
 8000232:	4b66      	ldr	r3, [pc, #408]	; (80003cc <FSM_automatic_run_0+0x280>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4a66      	ldr	r2, [pc, #408]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000238:	6013      	str	r3, [r2, #0]
		}
		break;
 800023a:	e0ae      	b.n	800039a <FSM_automatic_run_0+0x24e>
	case AUTO_GREEN:
		setGreen_0();
 800023c:	f001 fc76 	bl	8001b2c <setGreen_0>
		led_buffer0[0] = temp_green_timer / 10;
 8000240:	4b63      	ldr	r3, [pc, #396]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a5e      	ldr	r2, [pc, #376]	; (80003c0 <FSM_automatic_run_0+0x274>)
 8000246:	fb82 1203 	smull	r1, r2, r2, r3
 800024a:	1092      	asrs	r2, r2, #2
 800024c:	17db      	asrs	r3, r3, #31
 800024e:	1ad3      	subs	r3, r2, r3
 8000250:	4a5c      	ldr	r2, [pc, #368]	; (80003c4 <FSM_automatic_run_0+0x278>)
 8000252:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_green_timer % 10;
 8000254:	4b5e      	ldr	r3, [pc, #376]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000256:	6819      	ldr	r1, [r3, #0]
 8000258:	4b59      	ldr	r3, [pc, #356]	; (80003c0 <FSM_automatic_run_0+0x274>)
 800025a:	fb83 2301 	smull	r2, r3, r3, r1
 800025e:	109a      	asrs	r2, r3, #2
 8000260:	17cb      	asrs	r3, r1, #31
 8000262:	1ad2      	subs	r2, r2, r3
 8000264:	4613      	mov	r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	4413      	add	r3, r2
 800026a:	005b      	lsls	r3, r3, #1
 800026c:	1aca      	subs	r2, r1, r3
 800026e:	4b55      	ldr	r3, [pc, #340]	; (80003c4 <FSM_automatic_run_0+0x278>)
 8000270:	605a      	str	r2, [r3, #4]

		if(timer_flag[4] == 1)
 8000272:	4b55      	ldr	r3, [pc, #340]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000274:	691b      	ldr	r3, [r3, #16]
 8000276:	2b01      	cmp	r3, #1
 8000278:	d110      	bne.n	800029c <FSM_automatic_run_0+0x150>
		{
			temp_green_timer--;
 800027a:	4b55      	ldr	r3, [pc, #340]	; (80003d0 <FSM_automatic_run_0+0x284>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	3b01      	subs	r3, #1
 8000280:	4a53      	ldr	r2, [pc, #332]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000282:	6013      	str	r3, [r2, #0]
			if(temp_green_timer < 0)
 8000284:	4b52      	ldr	r3, [pc, #328]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	da02      	bge.n	8000292 <FSM_automatic_run_0+0x146>
				temp_green_timer = 0;
 800028c:	4b50      	ldr	r3, [pc, #320]	; (80003d0 <FSM_automatic_run_0+0x284>)
 800028e:	2200      	movs	r2, #0
 8000290:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 8000292:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000296:	2004      	movs	r0, #4
 8000298:	f001 fb28 	bl	80018ec <setTimer>
		}

		if(timer_flag[1] == 1)
 800029c:	4b4a      	ldr	r3, [pc, #296]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800029e:	685b      	ldr	r3, [r3, #4]
 80002a0:	2b01      	cmp	r3, #1
 80002a2:	d17c      	bne.n	800039e <FSM_automatic_run_0+0x252>
		{
			TL_status = AUTO_YELLOW;
 80002a4:	4b43      	ldr	r3, [pc, #268]	; (80003b4 <FSM_automatic_run_0+0x268>)
 80002a6:	2204      	movs	r2, #4
 80002a8:	601a      	str	r2, [r3, #0]
			temp_yellow_timer = yellow_timer;
 80002aa:	4b4a      	ldr	r3, [pc, #296]	; (80003d4 <FSM_automatic_run_0+0x288>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4a4a      	ldr	r2, [pc, #296]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002b0:	6013      	str	r3, [r2, #0]
			setTimer(1, yellow_timer * 1000);
 80002b2:	4b48      	ldr	r3, [pc, #288]	; (80003d4 <FSM_automatic_run_0+0x288>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002ba:	fb02 f303 	mul.w	r3, r2, r3
 80002be:	4619      	mov	r1, r3
 80002c0:	2001      	movs	r0, #1
 80002c2:	f001 fb13 	bl	80018ec <setTimer>
		}

		break;
 80002c6:	e06a      	b.n	800039e <FSM_automatic_run_0+0x252>
	case AUTO_YELLOW:
		setYellow_0();
 80002c8:	f001 fc1a 	bl	8001b00 <setYellow_0>
		led_buffer0[0] = temp_yellow_timer / 10;
 80002cc:	4b42      	ldr	r3, [pc, #264]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a3b      	ldr	r2, [pc, #236]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80002d2:	fb82 1203 	smull	r1, r2, r2, r3
 80002d6:	1092      	asrs	r2, r2, #2
 80002d8:	17db      	asrs	r3, r3, #31
 80002da:	1ad3      	subs	r3, r2, r3
 80002dc:	4a39      	ldr	r2, [pc, #228]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80002de:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_yellow_timer % 10;
 80002e0:	4b3d      	ldr	r3, [pc, #244]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002e2:	6819      	ldr	r1, [r3, #0]
 80002e4:	4b36      	ldr	r3, [pc, #216]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80002e6:	fb83 2301 	smull	r2, r3, r3, r1
 80002ea:	109a      	asrs	r2, r3, #2
 80002ec:	17cb      	asrs	r3, r1, #31
 80002ee:	1ad2      	subs	r2, r2, r3
 80002f0:	4613      	mov	r3, r2
 80002f2:	009b      	lsls	r3, r3, #2
 80002f4:	4413      	add	r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	1aca      	subs	r2, r1, r3
 80002fa:	4b32      	ldr	r3, [pc, #200]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80002fc:	605a      	str	r2, [r3, #4]

		if(timer_flag[4] == 1)
 80002fe:	4b32      	ldr	r3, [pc, #200]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000300:	691b      	ldr	r3, [r3, #16]
 8000302:	2b01      	cmp	r3, #1
 8000304:	d110      	bne.n	8000328 <FSM_automatic_run_0+0x1dc>
		{
			temp_yellow_timer--;
 8000306:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	3b01      	subs	r3, #1
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 800030e:	6013      	str	r3, [r2, #0]
			if(temp_yellow_timer < 0)
 8000310:	4b31      	ldr	r3, [pc, #196]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	2b00      	cmp	r3, #0
 8000316:	da02      	bge.n	800031e <FSM_automatic_run_0+0x1d2>
				temp_yellow_timer = 0;
 8000318:	4b2f      	ldr	r3, [pc, #188]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 800031e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000322:	2004      	movs	r0, #4
 8000324:	f001 fae2 	bl	80018ec <setTimer>
		}

		if(timer_flag[1] == 1)
 8000328:	4b27      	ldr	r3, [pc, #156]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	2b01      	cmp	r3, #1
 800032e:	d138      	bne.n	80003a2 <FSM_automatic_run_0+0x256>
		{
			TL_status = AUTO_RED;
 8000330:	4b20      	ldr	r3, [pc, #128]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000332:	2202      	movs	r2, #2
 8000334:	601a      	str	r2, [r3, #0]
			setTimer(1, red_timer * 1000);
 8000336:	4b20      	ldr	r3, [pc, #128]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800033e:	fb02 f303 	mul.w	r3, r2, r3
 8000342:	4619      	mov	r1, r3
 8000344:	2001      	movs	r0, #1
 8000346:	f001 fad1 	bl	80018ec <setTimer>
			temp_red_timer = red_timer;
 800034a:	4b1b      	ldr	r3, [pc, #108]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	4a1b      	ldr	r2, [pc, #108]	; (80003bc <FSM_automatic_run_0+0x270>)
 8000350:	6013      	str	r3, [r2, #0]
		}
		break;
 8000352:	e026      	b.n	80003a2 <FSM_automatic_run_0+0x256>
	case MODIFY_RED:
		if(timer_flag[8] == 1)
 8000354:	4b1c      	ldr	r3, [pc, #112]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000356:	6a1b      	ldr	r3, [r3, #32]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d124      	bne.n	80003a6 <FSM_automatic_run_0+0x25a>
		{
			Modify_RedLed_0();
 800035c:	f001 fc44 	bl	8001be8 <Modify_RedLed_0>
			setTimer(8, 250);
 8000360:	21fa      	movs	r1, #250	; 0xfa
 8000362:	2008      	movs	r0, #8
 8000364:	f001 fac2 	bl	80018ec <setTimer>
		}
		break;
 8000368:	e01d      	b.n	80003a6 <FSM_automatic_run_0+0x25a>
	case MODIFY_YELLOW:
		if(timer_flag[8] == 1)
 800036a:	4b17      	ldr	r3, [pc, #92]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800036c:	6a1b      	ldr	r3, [r3, #32]
 800036e:	2b01      	cmp	r3, #1
 8000370:	d11b      	bne.n	80003aa <FSM_automatic_run_0+0x25e>
		{
			Modify_YellowLed_0();
 8000372:	f001 fc4f 	bl	8001c14 <Modify_YellowLed_0>
			setTimer(8, 250);
 8000376:	21fa      	movs	r1, #250	; 0xfa
 8000378:	2008      	movs	r0, #8
 800037a:	f001 fab7 	bl	80018ec <setTimer>
		}
		break;
 800037e:	e014      	b.n	80003aa <FSM_automatic_run_0+0x25e>
	case MODIFY_GREEN:
		if(timer_flag[8] == 1)
 8000380:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000382:	6a1b      	ldr	r3, [r3, #32]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d112      	bne.n	80003ae <FSM_automatic_run_0+0x262>
		{
			Modify_GreenLed_0();
 8000388:	f001 fc5a 	bl	8001c40 <Modify_GreenLed_0>
			setTimer(8, 250);
 800038c:	21fa      	movs	r1, #250	; 0xfa
 800038e:	2008      	movs	r0, #8
 8000390:	f001 faac 	bl	80018ec <setTimer>
		}
		break;
 8000394:	e00b      	b.n	80003ae <FSM_automatic_run_0+0x262>
	default:
		break;
 8000396:	bf00      	nop
 8000398:	e00a      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 800039a:	bf00      	nop
 800039c:	e008      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 800039e:	bf00      	nop
 80003a0:	e006      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003a2:	bf00      	nop
 80003a4:	e004      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003a6:	bf00      	nop
 80003a8:	e002      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003aa:	bf00      	nop
 80003ac:	e000      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003ae:	bf00      	nop
	}
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	20000040 	.word	0x20000040
 80003b8:	20000048 	.word	0x20000048
 80003bc:	20000054 	.word	0x20000054
 80003c0:	66666667 	.word	0x66666667
 80003c4:	200000b0 	.word	0x200000b0
 80003c8:	20000158 	.word	0x20000158
 80003cc:	20000050 	.word	0x20000050
 80003d0:	2000005c 	.word	0x2000005c
 80003d4:	2000004c 	.word	0x2000004c
 80003d8:	20000058 	.word	0x20000058

080003dc <FSM_automatic_run_1>:
//TIMER 2
void FSM_automatic_run_1(){
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
	switch(TL_status_1){
 80003e0:	4b99      	ldr	r3, [pc, #612]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	3b01      	subs	r3, #1
 80003e6:	2b06      	cmp	r3, #6
 80003e8:	f200 811e 	bhi.w	8000628 <FSM_automatic_run_1+0x24c>
 80003ec:	a201      	add	r2, pc, #4	; (adr r2, 80003f4 <FSM_automatic_run_1+0x18>)
 80003ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003f2:	bf00      	nop
 80003f4:	08000411 	.word	0x08000411
 80003f8:	0800043f 	.word	0x0800043f
 80003fc:	080004cd 	.word	0x080004cd
 8000400:	08000559 	.word	0x08000559
 8000404:	080005e7 	.word	0x080005e7
 8000408:	080005fd 	.word	0x080005fd
 800040c:	08000613 	.word	0x08000613
	case INIT:

		TL_status_1 = AUTO_GREEN;
 8000410:	4b8d      	ldr	r3, [pc, #564]	; (8000648 <FSM_automatic_run_1+0x26c>)
 8000412:	2203      	movs	r2, #3
 8000414:	601a      	str	r2, [r3, #0]
		temp_green_timer_1 =  green_timer;
 8000416:	4b8d      	ldr	r3, [pc, #564]	; (800064c <FSM_automatic_run_1+0x270>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a8d      	ldr	r2, [pc, #564]	; (8000650 <FSM_automatic_run_1+0x274>)
 800041c:	6013      	str	r3, [r2, #0]
		setTimer(2, green_timer * 1000);
 800041e:	4b8b      	ldr	r3, [pc, #556]	; (800064c <FSM_automatic_run_1+0x270>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000426:	fb02 f303 	mul.w	r3, r2, r3
 800042a:	4619      	mov	r1, r3
 800042c:	2002      	movs	r0, #2
 800042e:	f001 fa5d 	bl	80018ec <setTimer>
		setTimer(7, 1000);
 8000432:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000436:	2007      	movs	r0, #7
 8000438:	f001 fa58 	bl	80018ec <setTimer>

		break;
 800043c:	e101      	b.n	8000642 <FSM_automatic_run_1+0x266>
	case AUTO_RED:
		setRed_1();
 800043e:	f001 fb8b 	bl	8001b58 <setRed_1>
		led_buffer1[0] = temp_red_timer_1 / 10;
 8000442:	4b84      	ldr	r3, [pc, #528]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a84      	ldr	r2, [pc, #528]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000448:	fb82 1203 	smull	r1, r2, r2, r3
 800044c:	1092      	asrs	r2, r2, #2
 800044e:	17db      	asrs	r3, r3, #31
 8000450:	1ad3      	subs	r3, r2, r3
 8000452:	4a82      	ldr	r2, [pc, #520]	; (800065c <FSM_automatic_run_1+0x280>)
 8000454:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_red_timer_1 % 10;
 8000456:	4b7f      	ldr	r3, [pc, #508]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000458:	6819      	ldr	r1, [r3, #0]
 800045a:	4b7f      	ldr	r3, [pc, #508]	; (8000658 <FSM_automatic_run_1+0x27c>)
 800045c:	fb83 2301 	smull	r2, r3, r3, r1
 8000460:	109a      	asrs	r2, r3, #2
 8000462:	17cb      	asrs	r3, r1, #31
 8000464:	1ad2      	subs	r2, r2, r3
 8000466:	4613      	mov	r3, r2
 8000468:	009b      	lsls	r3, r3, #2
 800046a:	4413      	add	r3, r2
 800046c:	005b      	lsls	r3, r3, #1
 800046e:	1aca      	subs	r2, r1, r3
 8000470:	4b7a      	ldr	r3, [pc, #488]	; (800065c <FSM_automatic_run_1+0x280>)
 8000472:	605a      	str	r2, [r3, #4]

		//timerRed--
		if(timer_flag[7] == 1)
 8000474:	4b7a      	ldr	r3, [pc, #488]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000476:	69db      	ldr	r3, [r3, #28]
 8000478:	2b01      	cmp	r3, #1
 800047a:	d110      	bne.n	800049e <FSM_automatic_run_1+0xc2>
		{
			temp_red_timer_1--;
 800047c:	4b75      	ldr	r3, [pc, #468]	; (8000654 <FSM_automatic_run_1+0x278>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	3b01      	subs	r3, #1
 8000482:	4a74      	ldr	r2, [pc, #464]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000484:	6013      	str	r3, [r2, #0]
			if(temp_red_timer_1 < 0)
 8000486:	4b73      	ldr	r3, [pc, #460]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	2b00      	cmp	r3, #0
 800048c:	da02      	bge.n	8000494 <FSM_automatic_run_1+0xb8>
				temp_red_timer_1 = 0;
 800048e:	4b71      	ldr	r3, [pc, #452]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000490:	2200      	movs	r2, #0
 8000492:	601a      	str	r2, [r3, #0]
			setTimer(7, 1000);
 8000494:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000498:	2007      	movs	r0, #7
 800049a:	f001 fa27 	bl	80018ec <setTimer>
		}
		if(timer_flag[2] == 1)
 800049e:	4b70      	ldr	r3, [pc, #448]	; (8000660 <FSM_automatic_run_1+0x284>)
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	f040 80c2 	bne.w	800062c <FSM_automatic_run_1+0x250>
		{
			TL_status_1 = INIT;
 80004a8:	4b67      	ldr	r3, [pc, #412]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	601a      	str	r2, [r3, #0]
			setTimer(2, green_timer * 1000);
 80004ae:	4b67      	ldr	r3, [pc, #412]	; (800064c <FSM_automatic_run_1+0x270>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004b6:	fb02 f303 	mul.w	r3, r2, r3
 80004ba:	4619      	mov	r1, r3
 80004bc:	2002      	movs	r0, #2
 80004be:	f001 fa15 	bl	80018ec <setTimer>
			temp_green_timer_1 = green_timer;
 80004c2:	4b62      	ldr	r3, [pc, #392]	; (800064c <FSM_automatic_run_1+0x270>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a62      	ldr	r2, [pc, #392]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004c8:	6013      	str	r3, [r2, #0]
		}
		break;
 80004ca:	e0af      	b.n	800062c <FSM_automatic_run_1+0x250>
	case AUTO_GREEN:
		setGreen_1();
 80004cc:	f001 fb74 	bl	8001bb8 <setGreen_1>
		led_buffer1[0] = temp_green_timer_1 / 10;
 80004d0:	4b5f      	ldr	r3, [pc, #380]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a60      	ldr	r2, [pc, #384]	; (8000658 <FSM_automatic_run_1+0x27c>)
 80004d6:	fb82 1203 	smull	r1, r2, r2, r3
 80004da:	1092      	asrs	r2, r2, #2
 80004dc:	17db      	asrs	r3, r3, #31
 80004de:	1ad3      	subs	r3, r2, r3
 80004e0:	4a5e      	ldr	r2, [pc, #376]	; (800065c <FSM_automatic_run_1+0x280>)
 80004e2:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_green_timer_1 % 10;
 80004e4:	4b5a      	ldr	r3, [pc, #360]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004e6:	6819      	ldr	r1, [r3, #0]
 80004e8:	4b5b      	ldr	r3, [pc, #364]	; (8000658 <FSM_automatic_run_1+0x27c>)
 80004ea:	fb83 2301 	smull	r2, r3, r3, r1
 80004ee:	109a      	asrs	r2, r3, #2
 80004f0:	17cb      	asrs	r3, r1, #31
 80004f2:	1ad2      	subs	r2, r2, r3
 80004f4:	4613      	mov	r3, r2
 80004f6:	009b      	lsls	r3, r3, #2
 80004f8:	4413      	add	r3, r2
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	1aca      	subs	r2, r1, r3
 80004fe:	4b57      	ldr	r3, [pc, #348]	; (800065c <FSM_automatic_run_1+0x280>)
 8000500:	605a      	str	r2, [r3, #4]

		//green timer--
		if(timer_flag[7] == 1)
 8000502:	4b57      	ldr	r3, [pc, #348]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000504:	69db      	ldr	r3, [r3, #28]
 8000506:	2b01      	cmp	r3, #1
 8000508:	d110      	bne.n	800052c <FSM_automatic_run_1+0x150>
		{
			temp_green_timer_1--;
 800050a:	4b51      	ldr	r3, [pc, #324]	; (8000650 <FSM_automatic_run_1+0x274>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	3b01      	subs	r3, #1
 8000510:	4a4f      	ldr	r2, [pc, #316]	; (8000650 <FSM_automatic_run_1+0x274>)
 8000512:	6013      	str	r3, [r2, #0]
			if(temp_green_timer_1 < 0)
 8000514:	4b4e      	ldr	r3, [pc, #312]	; (8000650 <FSM_automatic_run_1+0x274>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2b00      	cmp	r3, #0
 800051a:	da02      	bge.n	8000522 <FSM_automatic_run_1+0x146>
				temp_green_timer_1 = 0;
 800051c:	4b4c      	ldr	r3, [pc, #304]	; (8000650 <FSM_automatic_run_1+0x274>)
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
			setTimer(7, 1000);
 8000522:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000526:	2007      	movs	r0, #7
 8000528:	f001 f9e0 	bl	80018ec <setTimer>
		}
		if(timer_flag[2] == 1)
 800052c:	4b4c      	ldr	r3, [pc, #304]	; (8000660 <FSM_automatic_run_1+0x284>)
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	2b01      	cmp	r3, #1
 8000532:	d17d      	bne.n	8000630 <FSM_automatic_run_1+0x254>
		{
			TL_status_1 = AUTO_YELLOW;
 8000534:	4b44      	ldr	r3, [pc, #272]	; (8000648 <FSM_automatic_run_1+0x26c>)
 8000536:	2204      	movs	r2, #4
 8000538:	601a      	str	r2, [r3, #0]
			setTimer(2, yellow_timer * 1000);
 800053a:	4b4a      	ldr	r3, [pc, #296]	; (8000664 <FSM_automatic_run_1+0x288>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000542:	fb02 f303 	mul.w	r3, r2, r3
 8000546:	4619      	mov	r1, r3
 8000548:	2002      	movs	r0, #2
 800054a:	f001 f9cf 	bl	80018ec <setTimer>
			temp_yellow_timer_1 = yellow_timer;
 800054e:	4b45      	ldr	r3, [pc, #276]	; (8000664 <FSM_automatic_run_1+0x288>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4a45      	ldr	r2, [pc, #276]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000554:	6013      	str	r3, [r2, #0]
		}
		break;
 8000556:	e06b      	b.n	8000630 <FSM_automatic_run_1+0x254>
	case AUTO_YELLOW:
		setYellow_1();
 8000558:	f001 fb16 	bl	8001b88 <setYellow_1>
		led_buffer1[0] = temp_yellow_timer_1 / 10;
 800055c:	4b42      	ldr	r3, [pc, #264]	; (8000668 <FSM_automatic_run_1+0x28c>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a3d      	ldr	r2, [pc, #244]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000562:	fb82 1203 	smull	r1, r2, r2, r3
 8000566:	1092      	asrs	r2, r2, #2
 8000568:	17db      	asrs	r3, r3, #31
 800056a:	1ad3      	subs	r3, r2, r3
 800056c:	4a3b      	ldr	r2, [pc, #236]	; (800065c <FSM_automatic_run_1+0x280>)
 800056e:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_yellow_timer_1 % 10;
 8000570:	4b3d      	ldr	r3, [pc, #244]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000572:	6819      	ldr	r1, [r3, #0]
 8000574:	4b38      	ldr	r3, [pc, #224]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000576:	fb83 2301 	smull	r2, r3, r3, r1
 800057a:	109a      	asrs	r2, r3, #2
 800057c:	17cb      	asrs	r3, r1, #31
 800057e:	1ad2      	subs	r2, r2, r3
 8000580:	4613      	mov	r3, r2
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	4413      	add	r3, r2
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	1aca      	subs	r2, r1, r3
 800058a:	4b34      	ldr	r3, [pc, #208]	; (800065c <FSM_automatic_run_1+0x280>)
 800058c:	605a      	str	r2, [r3, #4]

		//yellow timer--
		if(timer_flag[7] == 1)
 800058e:	4b34      	ldr	r3, [pc, #208]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	2b01      	cmp	r3, #1
 8000594:	d111      	bne.n	80005ba <FSM_automatic_run_1+0x1de>
		{
			temp_yellow_timer_1--;
 8000596:	4b34      	ldr	r3, [pc, #208]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	3b01      	subs	r3, #1
 800059c:	4a32      	ldr	r2, [pc, #200]	; (8000668 <FSM_automatic_run_1+0x28c>)
 800059e:	6013      	str	r3, [r2, #0]
			if(temp_yellow_timer_1 == 0)
 80005a0:	4b31      	ldr	r3, [pc, #196]	; (8000668 <FSM_automatic_run_1+0x28c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d103      	bne.n	80005b0 <FSM_automatic_run_1+0x1d4>
				temp_yellow_timer_1 = yellow_timer;
 80005a8:	4b2e      	ldr	r3, [pc, #184]	; (8000664 <FSM_automatic_run_1+0x288>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a2e      	ldr	r2, [pc, #184]	; (8000668 <FSM_automatic_run_1+0x28c>)
 80005ae:	6013      	str	r3, [r2, #0]
			setTimer(7, 1000);
 80005b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005b4:	2007      	movs	r0, #7
 80005b6:	f001 f999 	bl	80018ec <setTimer>
		}
		if(timer_flag[2] == 1)
 80005ba:	4b29      	ldr	r3, [pc, #164]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d138      	bne.n	8000634 <FSM_automatic_run_1+0x258>
		{
			TL_status_1 = AUTO_RED;
 80005c2:	4b21      	ldr	r3, [pc, #132]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80005c4:	2202      	movs	r2, #2
 80005c6:	601a      	str	r2, [r3, #0]
			setTimer(2, red_timer * 1000);
 80005c8:	4b28      	ldr	r3, [pc, #160]	; (800066c <FSM_automatic_run_1+0x290>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005d0:	fb02 f303 	mul.w	r3, r2, r3
 80005d4:	4619      	mov	r1, r3
 80005d6:	2002      	movs	r0, #2
 80005d8:	f001 f988 	bl	80018ec <setTimer>
			temp_red_timer_1 = red_timer;
 80005dc:	4b23      	ldr	r3, [pc, #140]	; (800066c <FSM_automatic_run_1+0x290>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a1c      	ldr	r2, [pc, #112]	; (8000654 <FSM_automatic_run_1+0x278>)
 80005e2:	6013      	str	r3, [r2, #0]
		}
		break;
 80005e4:	e026      	b.n	8000634 <FSM_automatic_run_1+0x258>
	case MODIFY_RED:
		if(timer_flag[9] == 1)
 80005e6:	4b1e      	ldr	r3, [pc, #120]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d124      	bne.n	8000638 <FSM_automatic_run_1+0x25c>
		{
			Modify_RedLed_1();
 80005ee:	f001 fb3d 	bl	8001c6c <Modify_RedLed_1>
			setTimer(9, 250);
 80005f2:	21fa      	movs	r1, #250	; 0xfa
 80005f4:	2009      	movs	r0, #9
 80005f6:	f001 f979 	bl	80018ec <setTimer>
		}
		break;
 80005fa:	e01d      	b.n	8000638 <FSM_automatic_run_1+0x25c>
	case MODIFY_YELLOW:
		if(timer_flag[9] == 1)
 80005fc:	4b18      	ldr	r3, [pc, #96]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000600:	2b01      	cmp	r3, #1
 8000602:	d11b      	bne.n	800063c <FSM_automatic_run_1+0x260>
		{
			Modify_YellowLed_1();
 8000604:	f001 fb4a 	bl	8001c9c <Modify_YellowLed_1>
			setTimer(9, 250);
 8000608:	21fa      	movs	r1, #250	; 0xfa
 800060a:	2009      	movs	r0, #9
 800060c:	f001 f96e 	bl	80018ec <setTimer>
		}
		break;
 8000610:	e014      	b.n	800063c <FSM_automatic_run_1+0x260>
	case MODIFY_GREEN:
		if(timer_flag[9] == 1)
 8000612:	4b13      	ldr	r3, [pc, #76]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000616:	2b01      	cmp	r3, #1
 8000618:	d112      	bne.n	8000640 <FSM_automatic_run_1+0x264>
		{
			Modify_GreenLed_1();
 800061a:	f001 fb57 	bl	8001ccc <Modify_GreenLed_1>
			setTimer(9, 250);
 800061e:	21fa      	movs	r1, #250	; 0xfa
 8000620:	2009      	movs	r0, #9
 8000622:	f001 f963 	bl	80018ec <setTimer>
		}
		break;
 8000626:	e00b      	b.n	8000640 <FSM_automatic_run_1+0x264>
	default:
		break;
 8000628:	bf00      	nop
 800062a:	e00a      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 800062c:	bf00      	nop
 800062e:	e008      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000630:	bf00      	nop
 8000632:	e006      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000634:	bf00      	nop
 8000636:	e004      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000638:	bf00      	nop
 800063a:	e002      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 800063c:	bf00      	nop
 800063e:	e000      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000640:	bf00      	nop
	}
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000044 	.word	0x20000044
 800064c:	20000050 	.word	0x20000050
 8000650:	20000068 	.word	0x20000068
 8000654:	20000060 	.word	0x20000060
 8000658:	66666667 	.word	0x66666667
 800065c:	200000b8 	.word	0x200000b8
 8000660:	20000158 	.word	0x20000158
 8000664:	2000004c 	.word	0x2000004c
 8000668:	20000064 	.word	0x20000064
 800066c:	20000048 	.word	0x20000048

08000670 <FSM_automatic_run>:

void FSM_automatic_run(){
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
	FSM_automatic_run_0();
 8000674:	f7ff fd6a 	bl	800014c <FSM_automatic_run_0>
	FSM_automatic_run_1();
 8000678:	f7ff feb0 	bl	80003dc <FSM_automatic_run_1>
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}

08000680 <FSM_display7SEG_0>:
int status_7SEG_0 = COUNTDOWN_0;
int status_7SEG_1 = COUNTDOWN_0;

//int modify_red_timer;

void FSM_display7SEG_0(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	switch(status_7SEG_0){
 8000684:	4b4b      	ldr	r3, [pc, #300]	; (80007b4 <FSM_display7SEG_0+0x134>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3b14      	subs	r3, #20
 800068a:	2b03      	cmp	r3, #3
 800068c:	f200 8086 	bhi.w	800079c <FSM_display7SEG_0+0x11c>
 8000690:	a201      	add	r2, pc, #4	; (adr r2, 8000698 <FSM_display7SEG_0+0x18>)
 8000692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000696:	bf00      	nop
 8000698:	080006a9 	.word	0x080006a9
 800069c:	080006dd 	.word	0x080006dd
 80006a0:	0800071d 	.word	0x0800071d
 80006a4:	0800075d 	.word	0x0800075d
	case COUNTDOWN_0:
		if(timer_flag[5] == 1)
 80006a8:	4b43      	ldr	r3, [pc, #268]	; (80007b8 <FSM_display7SEG_0+0x138>)
 80006aa:	695b      	ldr	r3, [r3, #20]
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d177      	bne.n	80007a0 <FSM_display7SEG_0+0x120>
		{
			update7SEG_0(indexLed_0);
 80006b0:	4b42      	ldr	r3, [pc, #264]	; (80007bc <FSM_display7SEG_0+0x13c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 ff59 	bl	800156c <update7SEG_0>
			indexLed_0++;
 80006ba:	4b40      	ldr	r3, [pc, #256]	; (80007bc <FSM_display7SEG_0+0x13c>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	3301      	adds	r3, #1
 80006c0:	4a3e      	ldr	r2, [pc, #248]	; (80007bc <FSM_display7SEG_0+0x13c>)
 80006c2:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 80006c4:	4b3d      	ldr	r3, [pc, #244]	; (80007bc <FSM_display7SEG_0+0x13c>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d102      	bne.n	80006d2 <FSM_display7SEG_0+0x52>
 80006cc:	4b3b      	ldr	r3, [pc, #236]	; (80007bc <FSM_display7SEG_0+0x13c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
			setTimer(5, 250);
 80006d2:	21fa      	movs	r1, #250	; 0xfa
 80006d4:	2005      	movs	r0, #5
 80006d6:	f001 f909 	bl	80018ec <setTimer>
		}

		break;
 80006da:	e061      	b.n	80007a0 <FSM_display7SEG_0+0x120>
	case LEDMODE2_0:
		led_buffer0[0] = 0;
 80006dc:	4b38      	ldr	r3, [pc, #224]	; (80007c0 <FSM_display7SEG_0+0x140>)
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 2;
 80006e2:	4b37      	ldr	r3, [pc, #220]	; (80007c0 <FSM_display7SEG_0+0x140>)
 80006e4:	2202      	movs	r2, #2
 80006e6:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 80006e8:	4b33      	ldr	r3, [pc, #204]	; (80007b8 <FSM_display7SEG_0+0x138>)
 80006ea:	695b      	ldr	r3, [r3, #20]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d159      	bne.n	80007a4 <FSM_display7SEG_0+0x124>
		{
			update7SEG_0(indexLed_0);
 80006f0:	4b32      	ldr	r3, [pc, #200]	; (80007bc <FSM_display7SEG_0+0x13c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 ff39 	bl	800156c <update7SEG_0>
			indexLed_0++;
 80006fa:	4b30      	ldr	r3, [pc, #192]	; (80007bc <FSM_display7SEG_0+0x13c>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	3301      	adds	r3, #1
 8000700:	4a2e      	ldr	r2, [pc, #184]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000702:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 8000704:	4b2d      	ldr	r3, [pc, #180]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b02      	cmp	r3, #2
 800070a:	d102      	bne.n	8000712 <FSM_display7SEG_0+0x92>
 800070c:	4b2b      	ldr	r3, [pc, #172]	; (80007bc <FSM_display7SEG_0+0x13c>)
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
			setTimer(5, 250);
 8000712:	21fa      	movs	r1, #250	; 0xfa
 8000714:	2005      	movs	r0, #5
 8000716:	f001 f8e9 	bl	80018ec <setTimer>
		}

		break;
 800071a:	e043      	b.n	80007a4 <FSM_display7SEG_0+0x124>
	case LEDMODE3_0:
		led_buffer0[0] = 0;
 800071c:	4b28      	ldr	r3, [pc, #160]	; (80007c0 <FSM_display7SEG_0+0x140>)
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 3;
 8000722:	4b27      	ldr	r3, [pc, #156]	; (80007c0 <FSM_display7SEG_0+0x140>)
 8000724:	2203      	movs	r2, #3
 8000726:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 8000728:	4b23      	ldr	r3, [pc, #140]	; (80007b8 <FSM_display7SEG_0+0x138>)
 800072a:	695b      	ldr	r3, [r3, #20]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d13b      	bne.n	80007a8 <FSM_display7SEG_0+0x128>
		{
			update7SEG_0(indexLed_0);
 8000730:	4b22      	ldr	r3, [pc, #136]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4618      	mov	r0, r3
 8000736:	f000 ff19 	bl	800156c <update7SEG_0>
			indexLed_0++;
 800073a:	4b20      	ldr	r3, [pc, #128]	; (80007bc <FSM_display7SEG_0+0x13c>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	3301      	adds	r3, #1
 8000740:	4a1e      	ldr	r2, [pc, #120]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000742:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 8000744:	4b1d      	ldr	r3, [pc, #116]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	2b02      	cmp	r3, #2
 800074a:	d102      	bne.n	8000752 <FSM_display7SEG_0+0xd2>
 800074c:	4b1b      	ldr	r3, [pc, #108]	; (80007bc <FSM_display7SEG_0+0x13c>)
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
			setTimer(5, 250);
 8000752:	21fa      	movs	r1, #250	; 0xfa
 8000754:	2005      	movs	r0, #5
 8000756:	f001 f8c9 	bl	80018ec <setTimer>
		}
		break;
 800075a:	e025      	b.n	80007a8 <FSM_display7SEG_0+0x128>
	case LEDMODE4_0:
		led_buffer0[0] = 0;
 800075c:	4b18      	ldr	r3, [pc, #96]	; (80007c0 <FSM_display7SEG_0+0x140>)
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 4;
 8000762:	4b17      	ldr	r3, [pc, #92]	; (80007c0 <FSM_display7SEG_0+0x140>)
 8000764:	2204      	movs	r2, #4
 8000766:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 8000768:	4b13      	ldr	r3, [pc, #76]	; (80007b8 <FSM_display7SEG_0+0x138>)
 800076a:	695b      	ldr	r3, [r3, #20]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d11d      	bne.n	80007ac <FSM_display7SEG_0+0x12c>
		{
			update7SEG_0(indexLed_0);
 8000770:	4b12      	ldr	r3, [pc, #72]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4618      	mov	r0, r3
 8000776:	f000 fef9 	bl	800156c <update7SEG_0>
			indexLed_0++;
 800077a:	4b10      	ldr	r3, [pc, #64]	; (80007bc <FSM_display7SEG_0+0x13c>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	3301      	adds	r3, #1
 8000780:	4a0e      	ldr	r2, [pc, #56]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000782:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 8000784:	4b0d      	ldr	r3, [pc, #52]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	2b02      	cmp	r3, #2
 800078a:	d102      	bne.n	8000792 <FSM_display7SEG_0+0x112>
 800078c:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <FSM_display7SEG_0+0x13c>)
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
			setTimer(5, 250);
 8000792:	21fa      	movs	r1, #250	; 0xfa
 8000794:	2005      	movs	r0, #5
 8000796:	f001 f8a9 	bl	80018ec <setTimer>
		}
		break;
 800079a:	e007      	b.n	80007ac <FSM_display7SEG_0+0x12c>
	default:
		break;
 800079c:	bf00      	nop
 800079e:	e006      	b.n	80007ae <FSM_display7SEG_0+0x12e>
		break;
 80007a0:	bf00      	nop
 80007a2:	e004      	b.n	80007ae <FSM_display7SEG_0+0x12e>
		break;
 80007a4:	bf00      	nop
 80007a6:	e002      	b.n	80007ae <FSM_display7SEG_0+0x12e>
		break;
 80007a8:	bf00      	nop
 80007aa:	e000      	b.n	80007ae <FSM_display7SEG_0+0x12e>
		break;
 80007ac:	bf00      	nop
	}
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000000 	.word	0x20000000
 80007b8:	20000158 	.word	0x20000158
 80007bc:	200000c0 	.word	0x200000c0
 80007c0:	200000b0 	.word	0x200000b0

080007c4 <FSM_display7SEG_1>:

void FSM_display7SEG_1(){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
	switch(status_7SEG_1){
 80007c8:	4b67      	ldr	r3, [pc, #412]	; (8000968 <FSM_display7SEG_1+0x1a4>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	3b14      	subs	r3, #20
 80007ce:	2b03      	cmp	r3, #3
 80007d0:	f200 80c7 	bhi.w	8000962 <FSM_display7SEG_1+0x19e>
 80007d4:	a201      	add	r2, pc, #4	; (adr r2, 80007dc <FSM_display7SEG_1+0x18>)
 80007d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007da:	bf00      	nop
 80007dc:	080007ed 	.word	0x080007ed
 80007e0:	08000823 	.word	0x08000823
 80007e4:	08000889 	.word	0x08000889
 80007e8:	080008ef 	.word	0x080008ef
	case COUNTDOWN_0:
		if(timer_flag[6] == 1)
 80007ec:	4b5f      	ldr	r3, [pc, #380]	; (800096c <FSM_display7SEG_1+0x1a8>)
 80007ee:	699b      	ldr	r3, [r3, #24]
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	f040 80af 	bne.w	8000954 <FSM_display7SEG_1+0x190>
		{
			update7SEG_1(indexLed_1);
 80007f6:	4b5e      	ldr	r3, [pc, #376]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4618      	mov	r0, r3
 80007fc:	f000 feee 	bl	80015dc <update7SEG_1>
			indexLed_1++;
 8000800:	4b5b      	ldr	r3, [pc, #364]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	3301      	adds	r3, #1
 8000806:	4a5a      	ldr	r2, [pc, #360]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 8000808:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 800080a:	4b59      	ldr	r3, [pc, #356]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b02      	cmp	r3, #2
 8000810:	d102      	bne.n	8000818 <FSM_display7SEG_1+0x54>
 8000812:	4b57      	ldr	r3, [pc, #348]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
			setTimer(6, 250);
 8000818:	21fa      	movs	r1, #250	; 0xfa
 800081a:	2006      	movs	r0, #6
 800081c:	f001 f866 	bl	80018ec <setTimer>
		}
		break;
 8000820:	e098      	b.n	8000954 <FSM_display7SEG_1+0x190>
	case LEDMODE2_0:
		//temp_red_timer = modify_red_timer;
		led_buffer1[0] = modify_red_timer / 10;;
 8000822:	4b54      	ldr	r3, [pc, #336]	; (8000974 <FSM_display7SEG_1+0x1b0>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a54      	ldr	r2, [pc, #336]	; (8000978 <FSM_display7SEG_1+0x1b4>)
 8000828:	fb82 1203 	smull	r1, r2, r2, r3
 800082c:	1092      	asrs	r2, r2, #2
 800082e:	17db      	asrs	r3, r3, #31
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	4a52      	ldr	r2, [pc, #328]	; (800097c <FSM_display7SEG_1+0x1b8>)
 8000834:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_red_timer % 10;;
 8000836:	4b4f      	ldr	r3, [pc, #316]	; (8000974 <FSM_display7SEG_1+0x1b0>)
 8000838:	6819      	ldr	r1, [r3, #0]
 800083a:	4b4f      	ldr	r3, [pc, #316]	; (8000978 <FSM_display7SEG_1+0x1b4>)
 800083c:	fb83 2301 	smull	r2, r3, r3, r1
 8000840:	109a      	asrs	r2, r3, #2
 8000842:	17cb      	asrs	r3, r1, #31
 8000844:	1ad2      	subs	r2, r2, r3
 8000846:	4613      	mov	r3, r2
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	4413      	add	r3, r2
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	1aca      	subs	r2, r1, r3
 8000850:	4b4a      	ldr	r3, [pc, #296]	; (800097c <FSM_display7SEG_1+0x1b8>)
 8000852:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 8000854:	4b45      	ldr	r3, [pc, #276]	; (800096c <FSM_display7SEG_1+0x1a8>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	2b01      	cmp	r3, #1
 800085a:	d17d      	bne.n	8000958 <FSM_display7SEG_1+0x194>
		{
			update7SEG_1(indexLed_1);
 800085c:	4b44      	ldr	r3, [pc, #272]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4618      	mov	r0, r3
 8000862:	f000 febb 	bl	80015dc <update7SEG_1>
			indexLed_1++;
 8000866:	4b42      	ldr	r3, [pc, #264]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	3301      	adds	r3, #1
 800086c:	4a40      	ldr	r2, [pc, #256]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 800086e:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 8000870:	4b3f      	ldr	r3, [pc, #252]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b02      	cmp	r3, #2
 8000876:	d102      	bne.n	800087e <FSM_display7SEG_1+0xba>
 8000878:	4b3d      	ldr	r3, [pc, #244]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
			setTimer(6, 250);
 800087e:	21fa      	movs	r1, #250	; 0xfa
 8000880:	2006      	movs	r0, #6
 8000882:	f001 f833 	bl	80018ec <setTimer>
		}
		break;
 8000886:	e067      	b.n	8000958 <FSM_display7SEG_1+0x194>
	case LEDMODE3_0:
		led_buffer1[0] = modify_yellow_timer / 10;;
 8000888:	4b3d      	ldr	r3, [pc, #244]	; (8000980 <FSM_display7SEG_1+0x1bc>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a3a      	ldr	r2, [pc, #232]	; (8000978 <FSM_display7SEG_1+0x1b4>)
 800088e:	fb82 1203 	smull	r1, r2, r2, r3
 8000892:	1092      	asrs	r2, r2, #2
 8000894:	17db      	asrs	r3, r3, #31
 8000896:	1ad3      	subs	r3, r2, r3
 8000898:	4a38      	ldr	r2, [pc, #224]	; (800097c <FSM_display7SEG_1+0x1b8>)
 800089a:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_yellow_timer % 10;;
 800089c:	4b38      	ldr	r3, [pc, #224]	; (8000980 <FSM_display7SEG_1+0x1bc>)
 800089e:	6819      	ldr	r1, [r3, #0]
 80008a0:	4b35      	ldr	r3, [pc, #212]	; (8000978 <FSM_display7SEG_1+0x1b4>)
 80008a2:	fb83 2301 	smull	r2, r3, r3, r1
 80008a6:	109a      	asrs	r2, r3, #2
 80008a8:	17cb      	asrs	r3, r1, #31
 80008aa:	1ad2      	subs	r2, r2, r3
 80008ac:	4613      	mov	r3, r2
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	4413      	add	r3, r2
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	1aca      	subs	r2, r1, r3
 80008b6:	4b31      	ldr	r3, [pc, #196]	; (800097c <FSM_display7SEG_1+0x1b8>)
 80008b8:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 80008ba:	4b2c      	ldr	r3, [pc, #176]	; (800096c <FSM_display7SEG_1+0x1a8>)
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d14c      	bne.n	800095c <FSM_display7SEG_1+0x198>
		{
			update7SEG_1(indexLed_1);
 80008c2:	4b2b      	ldr	r3, [pc, #172]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 fe88 	bl	80015dc <update7SEG_1>
			indexLed_1++;
 80008cc:	4b28      	ldr	r3, [pc, #160]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	3301      	adds	r3, #1
 80008d2:	4a27      	ldr	r2, [pc, #156]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 80008d4:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 80008d6:	4b26      	ldr	r3, [pc, #152]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2b02      	cmp	r3, #2
 80008dc:	d102      	bne.n	80008e4 <FSM_display7SEG_1+0x120>
 80008de:	4b24      	ldr	r3, [pc, #144]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
			setTimer(6, 250);
 80008e4:	21fa      	movs	r1, #250	; 0xfa
 80008e6:	2006      	movs	r0, #6
 80008e8:	f001 f800 	bl	80018ec <setTimer>
		}
		break;
 80008ec:	e036      	b.n	800095c <FSM_display7SEG_1+0x198>
	case LEDMODE4_0:
		led_buffer1[0] = modify_green_timer / 10;;
 80008ee:	4b25      	ldr	r3, [pc, #148]	; (8000984 <FSM_display7SEG_1+0x1c0>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a21      	ldr	r2, [pc, #132]	; (8000978 <FSM_display7SEG_1+0x1b4>)
 80008f4:	fb82 1203 	smull	r1, r2, r2, r3
 80008f8:	1092      	asrs	r2, r2, #2
 80008fa:	17db      	asrs	r3, r3, #31
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	4a1f      	ldr	r2, [pc, #124]	; (800097c <FSM_display7SEG_1+0x1b8>)
 8000900:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_green_timer % 10;;
 8000902:	4b20      	ldr	r3, [pc, #128]	; (8000984 <FSM_display7SEG_1+0x1c0>)
 8000904:	6819      	ldr	r1, [r3, #0]
 8000906:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <FSM_display7SEG_1+0x1b4>)
 8000908:	fb83 2301 	smull	r2, r3, r3, r1
 800090c:	109a      	asrs	r2, r3, #2
 800090e:	17cb      	asrs	r3, r1, #31
 8000910:	1ad2      	subs	r2, r2, r3
 8000912:	4613      	mov	r3, r2
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	4413      	add	r3, r2
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	1aca      	subs	r2, r1, r3
 800091c:	4b17      	ldr	r3, [pc, #92]	; (800097c <FSM_display7SEG_1+0x1b8>)
 800091e:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 8000920:	4b12      	ldr	r3, [pc, #72]	; (800096c <FSM_display7SEG_1+0x1a8>)
 8000922:	699b      	ldr	r3, [r3, #24]
 8000924:	2b01      	cmp	r3, #1
 8000926:	d11b      	bne.n	8000960 <FSM_display7SEG_1+0x19c>
		{
			update7SEG_1(indexLed_1);
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4618      	mov	r0, r3
 800092e:	f000 fe55 	bl	80015dc <update7SEG_1>
			indexLed_1++;
 8000932:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	3301      	adds	r3, #1
 8000938:	4a0d      	ldr	r2, [pc, #52]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 800093a:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 800093c:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2b02      	cmp	r3, #2
 8000942:	d102      	bne.n	800094a <FSM_display7SEG_1+0x186>
 8000944:	4b0a      	ldr	r3, [pc, #40]	; (8000970 <FSM_display7SEG_1+0x1ac>)
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
			setTimer(6 , 250);
 800094a:	21fa      	movs	r1, #250	; 0xfa
 800094c:	2006      	movs	r0, #6
 800094e:	f000 ffcd 	bl	80018ec <setTimer>
		}
		break;
 8000952:	e005      	b.n	8000960 <FSM_display7SEG_1+0x19c>
		break;
 8000954:	bf00      	nop
 8000956:	e004      	b.n	8000962 <FSM_display7SEG_1+0x19e>
		break;
 8000958:	bf00      	nop
 800095a:	e002      	b.n	8000962 <FSM_display7SEG_1+0x19e>
		break;
 800095c:	bf00      	nop
 800095e:	e000      	b.n	8000962 <FSM_display7SEG_1+0x19e>
		break;
 8000960:	bf00      	nop
	}
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000004 	.word	0x20000004
 800096c:	20000158 	.word	0x20000158
 8000970:	200000c4 	.word	0x200000c4
 8000974:	200001ec 	.word	0x200001ec
 8000978:	66666667 	.word	0x66666667
 800097c:	200000b8 	.word	0x200000b8
 8000980:	200001f0 	.word	0x200001f0
 8000984:	200001e8 	.word	0x200001e8

08000988 <FSM_TL_control_run>:

int modify_red_timer;
int modify_green_timer;
int modify_yellow_timer;

void FSM_TL_control_run(){
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
	switch(mode){
 800098c:	4b9e      	ldr	r3, [pc, #632]	; (8000c08 <FSM_TL_control_run+0x280>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	3b01      	subs	r3, #1
 8000992:	2b0d      	cmp	r3, #13
 8000994:	f200 812c 	bhi.w	8000bf0 <FSM_TL_control_run+0x268>
 8000998:	a201      	add	r2, pc, #4	; (adr r2, 80009a0 <FSM_TL_control_run+0x18>)
 800099a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800099e:	bf00      	nop
 80009a0:	080009d9 	.word	0x080009d9
 80009a4:	08000bf1 	.word	0x08000bf1
 80009a8:	08000bf1 	.word	0x08000bf1
 80009ac:	08000bf1 	.word	0x08000bf1
 80009b0:	08000bf1 	.word	0x08000bf1
 80009b4:	08000bf1 	.word	0x08000bf1
 80009b8:	08000bf1 	.word	0x08000bf1
 80009bc:	08000bf1 	.word	0x08000bf1
 80009c0:	08000bf1 	.word	0x08000bf1
 80009c4:	08000bf1 	.word	0x08000bf1
 80009c8:	080009e1 	.word	0x080009e1
 80009cc:	08000a29 	.word	0x08000a29
 80009d0:	08000aa5 	.word	0x08000aa5
 80009d4:	08000b1f 	.word	0x08000b1f
	case INIT:
		mode = MODE_1;
 80009d8:	4b8b      	ldr	r3, [pc, #556]	; (8000c08 <FSM_TL_control_run+0x280>)
 80009da:	220b      	movs	r2, #11
 80009dc:	601a      	str	r2, [r3, #0]
		break;
 80009de:	e110      	b.n	8000c02 <FSM_TL_control_run+0x27a>
	case MODE_1: //NORMAL MODE
		if(isButton0Pressed() == 1)
 80009e0:	f000 f928 	bl	8000c34 <isButton0Pressed>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	f040 8104 	bne.w	8000bf4 <FSM_TL_control_run+0x26c>
		{
			//switch to mode 2
			mode = MODE_2;
 80009ec:	4b86      	ldr	r3, [pc, #536]	; (8000c08 <FSM_TL_control_run+0x280>)
 80009ee:	220c      	movs	r2, #12
 80009f0:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE2_0;
 80009f2:	4b86      	ldr	r3, [pc, #536]	; (8000c0c <FSM_TL_control_run+0x284>)
 80009f4:	2215      	movs	r2, #21
 80009f6:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE2_0;
 80009f8:	4b85      	ldr	r3, [pc, #532]	; (8000c10 <FSM_TL_control_run+0x288>)
 80009fa:	2215      	movs	r2, #21
 80009fc:	601a      	str	r2, [r3, #0]
			//set modify state for LED
			TL_status = MODIFY_RED;
 80009fe:	4b85      	ldr	r3, [pc, #532]	; (8000c14 <FSM_TL_control_run+0x28c>)
 8000a00:	2205      	movs	r2, #5
 8000a02:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_RED;
 8000a04:	4b84      	ldr	r3, [pc, #528]	; (8000c18 <FSM_TL_control_run+0x290>)
 8000a06:	2205      	movs	r2, #5
 8000a08:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000a0a:	f001 f977 	bl	8001cfc <reset_All_Led>
			setTimer(8, 250);
 8000a0e:	21fa      	movs	r1, #250	; 0xfa
 8000a10:	2008      	movs	r0, #8
 8000a12:	f000 ff6b 	bl	80018ec <setTimer>
			setTimer(9, 250);
 8000a16:	21fa      	movs	r1, #250	; 0xfa
 8000a18:	2009      	movs	r0, #9
 8000a1a:	f000 ff67 	bl	80018ec <setTimer>
			modify_red_timer = red_timer;
 8000a1e:	4b7f      	ldr	r3, [pc, #508]	; (8000c1c <FSM_TL_control_run+0x294>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a7f      	ldr	r2, [pc, #508]	; (8000c20 <FSM_TL_control_run+0x298>)
 8000a24:	6013      	str	r3, [r2, #0]
		}
		break;
 8000a26:	e0e5      	b.n	8000bf4 <FSM_TL_control_run+0x26c>
	case MODE_2: // MODIFY RED LEDS
		if(isButton0Pressed() == 1)
 8000a28:	f000 f904 	bl	8000c34 <isButton0Pressed>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d11c      	bne.n	8000a6c <FSM_TL_control_run+0xe4>
		{
			//switch to mode 3
			mode = MODE_3;
 8000a32:	4b75      	ldr	r3, [pc, #468]	; (8000c08 <FSM_TL_control_run+0x280>)
 8000a34:	220d      	movs	r2, #13
 8000a36:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE3_0;
 8000a38:	4b74      	ldr	r3, [pc, #464]	; (8000c0c <FSM_TL_control_run+0x284>)
 8000a3a:	2216      	movs	r2, #22
 8000a3c:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE3_0;
 8000a3e:	4b74      	ldr	r3, [pc, #464]	; (8000c10 <FSM_TL_control_run+0x288>)
 8000a40:	2216      	movs	r2, #22
 8000a42:	601a      	str	r2, [r3, #0]
			//set modify state for LED
			TL_status = MODIFY_YELLOW;
 8000a44:	4b73      	ldr	r3, [pc, #460]	; (8000c14 <FSM_TL_control_run+0x28c>)
 8000a46:	2206      	movs	r2, #6
 8000a48:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_YELLOW;
 8000a4a:	4b73      	ldr	r3, [pc, #460]	; (8000c18 <FSM_TL_control_run+0x290>)
 8000a4c:	2206      	movs	r2, #6
 8000a4e:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000a50:	f001 f954 	bl	8001cfc <reset_All_Led>
			setTimer(8, 250);
 8000a54:	21fa      	movs	r1, #250	; 0xfa
 8000a56:	2008      	movs	r0, #8
 8000a58:	f000 ff48 	bl	80018ec <setTimer>
			setTimer(9, 250);
 8000a5c:	21fa      	movs	r1, #250	; 0xfa
 8000a5e:	2009      	movs	r0, #9
 8000a60:	f000 ff44 	bl	80018ec <setTimer>
			modify_yellow_timer = yellow_timer;
 8000a64:	4b6f      	ldr	r3, [pc, #444]	; (8000c24 <FSM_TL_control_run+0x29c>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a6f      	ldr	r2, [pc, #444]	; (8000c28 <FSM_TL_control_run+0x2a0>)
 8000a6a:	6013      	str	r3, [r2, #0]
		}
		//Increase modify_red_timer
		if(isButton1Pressed() == 1)
 8000a6c:	f000 f8f4 	bl	8000c58 <isButton1Pressed>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	d10b      	bne.n	8000a8e <FSM_TL_control_run+0x106>
		{
			modify_red_timer++;
 8000a76:	4b6a      	ldr	r3, [pc, #424]	; (8000c20 <FSM_TL_control_run+0x298>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	4a68      	ldr	r2, [pc, #416]	; (8000c20 <FSM_TL_control_run+0x298>)
 8000a7e:	6013      	str	r3, [r2, #0]
			if(modify_red_timer > 99) modify_red_timer = 1;
 8000a80:	4b67      	ldr	r3, [pc, #412]	; (8000c20 <FSM_TL_control_run+0x298>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b63      	cmp	r3, #99	; 0x63
 8000a86:	dd02      	ble.n	8000a8e <FSM_TL_control_run+0x106>
 8000a88:	4b65      	ldr	r3, [pc, #404]	; (8000c20 <FSM_TL_control_run+0x298>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	601a      	str	r2, [r3, #0]
		}
		//set red_timer
		if(isButton2Pressed() == 1)
 8000a8e:	f000 f8f5 	bl	8000c7c <isButton2Pressed>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	f040 80af 	bne.w	8000bf8 <FSM_TL_control_run+0x270>
			red_timer = modify_red_timer;
 8000a9a:	4b61      	ldr	r3, [pc, #388]	; (8000c20 <FSM_TL_control_run+0x298>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a5f      	ldr	r2, [pc, #380]	; (8000c1c <FSM_TL_control_run+0x294>)
 8000aa0:	6013      	str	r3, [r2, #0]
		break;
 8000aa2:	e0a9      	b.n	8000bf8 <FSM_TL_control_run+0x270>
	case MODE_3:// MODIFY YELLOW LEDS
		if(isButton0Pressed() == 1)
 8000aa4:	f000 f8c6 	bl	8000c34 <isButton0Pressed>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d11c      	bne.n	8000ae8 <FSM_TL_control_run+0x160>
		{
			//switch to mode 4
			mode = MODE_4;
 8000aae:	4b56      	ldr	r3, [pc, #344]	; (8000c08 <FSM_TL_control_run+0x280>)
 8000ab0:	220e      	movs	r2, #14
 8000ab2:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE4_0;
 8000ab4:	4b55      	ldr	r3, [pc, #340]	; (8000c0c <FSM_TL_control_run+0x284>)
 8000ab6:	2217      	movs	r2, #23
 8000ab8:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE4_0;
 8000aba:	4b55      	ldr	r3, [pc, #340]	; (8000c10 <FSM_TL_control_run+0x288>)
 8000abc:	2217      	movs	r2, #23
 8000abe:	601a      	str	r2, [r3, #0]
			//set modify state for led
			TL_status = MODIFY_GREEN;
 8000ac0:	4b54      	ldr	r3, [pc, #336]	; (8000c14 <FSM_TL_control_run+0x28c>)
 8000ac2:	2207      	movs	r2, #7
 8000ac4:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_GREEN;
 8000ac6:	4b54      	ldr	r3, [pc, #336]	; (8000c18 <FSM_TL_control_run+0x290>)
 8000ac8:	2207      	movs	r2, #7
 8000aca:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000acc:	f001 f916 	bl	8001cfc <reset_All_Led>
			setTimer(8, 250);
 8000ad0:	21fa      	movs	r1, #250	; 0xfa
 8000ad2:	2008      	movs	r0, #8
 8000ad4:	f000 ff0a 	bl	80018ec <setTimer>
			setTimer(9, 250);
 8000ad8:	21fa      	movs	r1, #250	; 0xfa
 8000ada:	2009      	movs	r0, #9
 8000adc:	f000 ff06 	bl	80018ec <setTimer>
			modify_green_timer = green_timer;
 8000ae0:	4b52      	ldr	r3, [pc, #328]	; (8000c2c <FSM_TL_control_run+0x2a4>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a52      	ldr	r2, [pc, #328]	; (8000c30 <FSM_TL_control_run+0x2a8>)
 8000ae6:	6013      	str	r3, [r2, #0]
		}
		//increase modify_yellow_timer
		if(isButton1Pressed() == 1)
 8000ae8:	f000 f8b6 	bl	8000c58 <isButton1Pressed>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d10b      	bne.n	8000b0a <FSM_TL_control_run+0x182>
		{
			modify_yellow_timer++;
 8000af2:	4b4d      	ldr	r3, [pc, #308]	; (8000c28 <FSM_TL_control_run+0x2a0>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	3301      	adds	r3, #1
 8000af8:	4a4b      	ldr	r2, [pc, #300]	; (8000c28 <FSM_TL_control_run+0x2a0>)
 8000afa:	6013      	str	r3, [r2, #0]
			if(modify_yellow_timer > 99) modify_yellow_timer = 1;
 8000afc:	4b4a      	ldr	r3, [pc, #296]	; (8000c28 <FSM_TL_control_run+0x2a0>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b63      	cmp	r3, #99	; 0x63
 8000b02:	dd02      	ble.n	8000b0a <FSM_TL_control_run+0x182>
 8000b04:	4b48      	ldr	r3, [pc, #288]	; (8000c28 <FSM_TL_control_run+0x2a0>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	601a      	str	r2, [r3, #0]
		}
		//set yellow_timer
		if(isButton2Pressed() == 1)
 8000b0a:	f000 f8b7 	bl	8000c7c <isButton2Pressed>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d173      	bne.n	8000bfc <FSM_TL_control_run+0x274>
			yellow_timer = modify_yellow_timer;
 8000b14:	4b44      	ldr	r3, [pc, #272]	; (8000c28 <FSM_TL_control_run+0x2a0>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a42      	ldr	r2, [pc, #264]	; (8000c24 <FSM_TL_control_run+0x29c>)
 8000b1a:	6013      	str	r3, [r2, #0]
		break;
 8000b1c:	e06e      	b.n	8000bfc <FSM_TL_control_run+0x274>
	case MODE_4:// MODIFY GREEN LEDS
		if(isButton0Pressed() == 1)
 8000b1e:	f000 f889 	bl	8000c34 <isButton0Pressed>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d148      	bne.n	8000bba <FSM_TL_control_run+0x232>
		{
			status_7SEG_0 = COUNTDOWN_0;
 8000b28:	4b38      	ldr	r3, [pc, #224]	; (8000c0c <FSM_TL_control_run+0x284>)
 8000b2a:	2214      	movs	r2, #20
 8000b2c:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = COUNTDOWN_0;
 8000b2e:	4b38      	ldr	r3, [pc, #224]	; (8000c10 <FSM_TL_control_run+0x288>)
 8000b30:	2214      	movs	r2, #20
 8000b32:	601a      	str	r2, [r3, #0]
			mode = MODE_1;//here
 8000b34:	4b34      	ldr	r3, [pc, #208]	; (8000c08 <FSM_TL_control_run+0x280>)
 8000b36:	220b      	movs	r2, #11
 8000b38:	601a      	str	r2, [r3, #0]
			TL_status = INIT;
 8000b3a:	4b36      	ldr	r3, [pc, #216]	; (8000c14 <FSM_TL_control_run+0x28c>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	601a      	str	r2, [r3, #0]
			TL_status_1 = INIT;
 8000b40:	4b35      	ldr	r3, [pc, #212]	; (8000c18 <FSM_TL_control_run+0x290>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = COUNTDOWN_0;
 8000b46:	4b31      	ldr	r3, [pc, #196]	; (8000c0c <FSM_TL_control_run+0x284>)
 8000b48:	2214      	movs	r2, #20
 8000b4a:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = COUNTDOWN_0;
 8000b4c:	4b30      	ldr	r3, [pc, #192]	; (8000c10 <FSM_TL_control_run+0x288>)
 8000b4e:	2214      	movs	r2, #20
 8000b50:	601a      	str	r2, [r3, #0]
			// check valid timer
			if(red_timer < green_timer + yellow_timer)
 8000b52:	4b36      	ldr	r3, [pc, #216]	; (8000c2c <FSM_TL_control_run+0x2a4>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	4b33      	ldr	r3, [pc, #204]	; (8000c24 <FSM_TL_control_run+0x29c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	441a      	add	r2, r3
 8000b5c:	4b2f      	ldr	r3, [pc, #188]	; (8000c1c <FSM_TL_control_run+0x294>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	dd07      	ble.n	8000b74 <FSM_TL_control_run+0x1ec>
			{
				red_timer = green_timer + yellow_timer;
 8000b64:	4b31      	ldr	r3, [pc, #196]	; (8000c2c <FSM_TL_control_run+0x2a4>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4b2e      	ldr	r3, [pc, #184]	; (8000c24 <FSM_TL_control_run+0x29c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	4a2b      	ldr	r2, [pc, #172]	; (8000c1c <FSM_TL_control_run+0x294>)
 8000b70:	6013      	str	r3, [r2, #0]
 8000b72:	e00f      	b.n	8000b94 <FSM_TL_control_run+0x20c>
			}
			else if(red_timer > green_timer + yellow_timer)
 8000b74:	4b2d      	ldr	r3, [pc, #180]	; (8000c2c <FSM_TL_control_run+0x2a4>)
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	4b2a      	ldr	r3, [pc, #168]	; (8000c24 <FSM_TL_control_run+0x29c>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	441a      	add	r2, r3
 8000b7e:	4b27      	ldr	r3, [pc, #156]	; (8000c1c <FSM_TL_control_run+0x294>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	429a      	cmp	r2, r3
 8000b84:	da06      	bge.n	8000b94 <FSM_TL_control_run+0x20c>
			{
				green_timer = red_timer - yellow_timer;
 8000b86:	4b25      	ldr	r3, [pc, #148]	; (8000c1c <FSM_TL_control_run+0x294>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	4b26      	ldr	r3, [pc, #152]	; (8000c24 <FSM_TL_control_run+0x29c>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	1ad3      	subs	r3, r2, r3
 8000b90:	4a26      	ldr	r2, [pc, #152]	; (8000c2c <FSM_TL_control_run+0x2a4>)
 8000b92:	6013      	str	r3, [r2, #0]
			}

			if(red_timer > 99 || yellow_timer > green_timer) {
 8000b94:	4b21      	ldr	r3, [pc, #132]	; (8000c1c <FSM_TL_control_run+0x294>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2b63      	cmp	r3, #99	; 0x63
 8000b9a:	dc05      	bgt.n	8000ba8 <FSM_TL_control_run+0x220>
 8000b9c:	4b21      	ldr	r3, [pc, #132]	; (8000c24 <FSM_TL_control_run+0x29c>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	4b22      	ldr	r3, [pc, #136]	; (8000c2c <FSM_TL_control_run+0x2a4>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	dd08      	ble.n	8000bba <FSM_TL_control_run+0x232>
				red_timer = 5;
 8000ba8:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <FSM_TL_control_run+0x294>)
 8000baa:	2205      	movs	r2, #5
 8000bac:	601a      	str	r2, [r3, #0]
				yellow_timer = 2;
 8000bae:	4b1d      	ldr	r3, [pc, #116]	; (8000c24 <FSM_TL_control_run+0x29c>)
 8000bb0:	2202      	movs	r2, #2
 8000bb2:	601a      	str	r2, [r3, #0]
				green_timer = 3;
 8000bb4:	4b1d      	ldr	r3, [pc, #116]	; (8000c2c <FSM_TL_control_run+0x2a4>)
 8000bb6:	2203      	movs	r2, #3
 8000bb8:	601a      	str	r2, [r3, #0]
			}
		}
		//increase modify_green_timer
		if(isButton1Pressed() == 1)
 8000bba:	f000 f84d 	bl	8000c58 <isButton1Pressed>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d10b      	bne.n	8000bdc <FSM_TL_control_run+0x254>
		{
			modify_green_timer++;
 8000bc4:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <FSM_TL_control_run+0x2a8>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	4a19      	ldr	r2, [pc, #100]	; (8000c30 <FSM_TL_control_run+0x2a8>)
 8000bcc:	6013      	str	r3, [r2, #0]
			if(modify_green_timer > 99) modify_green_timer = 1;
 8000bce:	4b18      	ldr	r3, [pc, #96]	; (8000c30 <FSM_TL_control_run+0x2a8>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b63      	cmp	r3, #99	; 0x63
 8000bd4:	dd02      	ble.n	8000bdc <FSM_TL_control_run+0x254>
 8000bd6:	4b16      	ldr	r3, [pc, #88]	; (8000c30 <FSM_TL_control_run+0x2a8>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	601a      	str	r2, [r3, #0]
		}
		//set green_timer
		if(isButton2Pressed() == 1)
 8000bdc:	f000 f84e 	bl	8000c7c <isButton2Pressed>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d10c      	bne.n	8000c00 <FSM_TL_control_run+0x278>
			green_timer = modify_green_timer;
 8000be6:	4b12      	ldr	r3, [pc, #72]	; (8000c30 <FSM_TL_control_run+0x2a8>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a10      	ldr	r2, [pc, #64]	; (8000c2c <FSM_TL_control_run+0x2a4>)
 8000bec:	6013      	str	r3, [r2, #0]
		break;
 8000bee:	e007      	b.n	8000c00 <FSM_TL_control_run+0x278>
	default:
		break;
 8000bf0:	bf00      	nop
 8000bf2:	e006      	b.n	8000c02 <FSM_TL_control_run+0x27a>
		break;
 8000bf4:	bf00      	nop
 8000bf6:	e004      	b.n	8000c02 <FSM_TL_control_run+0x27a>
		break;
 8000bf8:	bf00      	nop
 8000bfa:	e002      	b.n	8000c02 <FSM_TL_control_run+0x27a>
		break;
 8000bfc:	bf00      	nop
 8000bfe:	e000      	b.n	8000c02 <FSM_TL_control_run+0x27a>
		break;
 8000c00:	bf00      	nop
	}
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2000003c 	.word	0x2000003c
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	20000004 	.word	0x20000004
 8000c14:	20000040 	.word	0x20000040
 8000c18:	20000044 	.word	0x20000044
 8000c1c:	20000048 	.word	0x20000048
 8000c20:	200001ec 	.word	0x200001ec
 8000c24:	2000004c 	.word	0x2000004c
 8000c28:	200001f0 	.word	0x200001f0
 8000c2c:	20000050 	.word	0x20000050
 8000c30:	200001e8 	.word	0x200001e8

08000c34 <isButton0Pressed>:
int KeyReg3[3] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};//previous stable state

int timerForKeyPress = 200;//press and hold 2second

//pressed
	int isButton0Pressed(){
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
		if(button0_flag == 1){
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <isButton0Pressed+0x20>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d104      	bne.n	8000c4a <isButton0Pressed+0x16>
			button0_flag = 0;
 8000c40:	4b04      	ldr	r3, [pc, #16]	; (8000c54 <isButton0Pressed+0x20>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
			return 1;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e000      	b.n	8000c4c <isButton0Pressed+0x18>
		}
		return 0;
 8000c4a:	2300      	movs	r3, #0
	}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr
 8000c54:	20000098 	.word	0x20000098

08000c58 <isButton1Pressed>:
int isButton1Pressed(){
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <isButton1Pressed+0x20>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d104      	bne.n	8000c6e <isButton1Pressed+0x16>
		button1_flag = 0;
 8000c64:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <isButton1Pressed+0x20>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
		return 1;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e000      	b.n	8000c70 <isButton1Pressed+0x18>
	}
	return 0;
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	2000009c 	.word	0x2000009c

08000c7c <isButton2Pressed>:
int isButton2Pressed(){
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 8000c80:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <isButton2Pressed+0x20>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d104      	bne.n	8000c92 <isButton2Pressed+0x16>
		button2_flag = 0;
 8000c88:	4b04      	ldr	r3, [pc, #16]	; (8000c9c <isButton2Pressed+0x20>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
		return 1;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e000      	b.n	8000c94 <isButton2Pressed+0x18>
	}
	return 0;
 8000c92:	2300      	movs	r3, #0
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr
 8000c9c:	200000a0 	.word	0x200000a0

08000ca0 <getKeyInput0>:
		return 1;
	}
	return 0;
}

void getKeyInput0(){
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
	KeyReg0[0] = KeyReg1[0];
 8000ca4:	4b25      	ldr	r3, [pc, #148]	; (8000d3c <getKeyInput0+0x9c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a25      	ldr	r2, [pc, #148]	; (8000d40 <getKeyInput0+0xa0>)
 8000caa:	6013      	str	r3, [r2, #0]
	KeyReg1[0] = KeyReg2[0];
 8000cac:	4b25      	ldr	r3, [pc, #148]	; (8000d44 <getKeyInput0+0xa4>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a22      	ldr	r2, [pc, #136]	; (8000d3c <getKeyInput0+0x9c>)
 8000cb2:	6013      	str	r3, [r2, #0]
	KeyReg2[0] = HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin);
 8000cb4:	2102      	movs	r1, #2
 8000cb6:	4824      	ldr	r0, [pc, #144]	; (8000d48 <getKeyInput0+0xa8>)
 8000cb8:	f001 fb7c 	bl	80023b4 <HAL_GPIO_ReadPin>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	4b20      	ldr	r3, [pc, #128]	; (8000d44 <getKeyInput0+0xa4>)
 8000cc2:	601a      	str	r2, [r3, #0]

	if((KeyReg0[0] == KeyReg1[0]) && (KeyReg1[0] == KeyReg2[0]))
 8000cc4:	4b1e      	ldr	r3, [pc, #120]	; (8000d40 <getKeyInput0+0xa0>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	4b1c      	ldr	r3, [pc, #112]	; (8000d3c <getKeyInput0+0x9c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d132      	bne.n	8000d36 <getKeyInput0+0x96>
 8000cd0:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <getKeyInput0+0x9c>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4b1b      	ldr	r3, [pc, #108]	; (8000d44 <getKeyInput0+0xa4>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d12c      	bne.n	8000d36 <getKeyInput0+0x96>
	{
		//press
		if(KeyReg3[0] != KeyReg2[0])
 8000cdc:	4b1b      	ldr	r3, [pc, #108]	; (8000d4c <getKeyInput0+0xac>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b18      	ldr	r3, [pc, #96]	; (8000d44 <getKeyInput0+0xa4>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d012      	beq.n	8000d0e <getKeyInput0+0x6e>
		{
			KeyReg3[0] = KeyReg2[0];
 8000ce8:	4b16      	ldr	r3, [pc, #88]	; (8000d44 <getKeyInput0+0xa4>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a17      	ldr	r2, [pc, #92]	; (8000d4c <getKeyInput0+0xac>)
 8000cee:	6013      	str	r3, [r2, #0]
			if(KeyReg2[0] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000cf0:	4b14      	ldr	r3, [pc, #80]	; (8000d44 <getKeyInput0+0xa4>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d106      	bne.n	8000d06 <getKeyInput0+0x66>
			{
				button0_flag = 1;
 8000cf8:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <getKeyInput0+0xb0>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <getKeyInput0+0xb4>)
 8000d00:	22c8      	movs	r2, #200	; 0xc8
 8000d02:	601a      	str	r2, [r3, #0]
					}
				}
			}
		}
	}
}
 8000d04:	e017      	b.n	8000d36 <getKeyInput0+0x96>
			else button0_flag = 0;
 8000d06:	4b12      	ldr	r3, [pc, #72]	; (8000d50 <getKeyInput0+0xb0>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
}
 8000d0c:	e013      	b.n	8000d36 <getKeyInput0+0x96>
			if (KeyReg2[0] == PRESSED_STATE) {
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	; (8000d44 <getKeyInput0+0xa4>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d10f      	bne.n	8000d36 <getKeyInput0+0x96>
				if (timerForKeyPress > 0) {
 8000d16:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <getKeyInput0+0xb4>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	dd0b      	ble.n	8000d36 <getKeyInput0+0x96>
					timerForKeyPress--;
 8000d1e:	4b0d      	ldr	r3, [pc, #52]	; (8000d54 <getKeyInput0+0xb4>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	3b01      	subs	r3, #1
 8000d24:	4a0b      	ldr	r2, [pc, #44]	; (8000d54 <getKeyInput0+0xb4>)
 8000d26:	6013      	str	r3, [r2, #0]
					if (timerForKeyPress == 0) {
 8000d28:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <getKeyInput0+0xb4>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d102      	bne.n	8000d36 <getKeyInput0+0x96>
						button0_flag_hold = 1;
 8000d30:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <getKeyInput0+0xb8>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	601a      	str	r2, [r3, #0]
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000014 	.word	0x20000014
 8000d40:	20000008 	.word	0x20000008
 8000d44:	20000020 	.word	0x20000020
 8000d48:	40010800 	.word	0x40010800
 8000d4c:	2000002c 	.word	0x2000002c
 8000d50:	20000098 	.word	0x20000098
 8000d54:	20000038 	.word	0x20000038
 8000d58:	200000a4 	.word	0x200000a4

08000d5c <getKeyInput1>:
void getKeyInput1(){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
	KeyReg0[1] = KeyReg1[1];
 8000d60:	4b22      	ldr	r3, [pc, #136]	; (8000dec <getKeyInput1+0x90>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	4a22      	ldr	r2, [pc, #136]	; (8000df0 <getKeyInput1+0x94>)
 8000d66:	6053      	str	r3, [r2, #4]
	KeyReg1[1] = KeyReg2[1];
 8000d68:	4b22      	ldr	r3, [pc, #136]	; (8000df4 <getKeyInput1+0x98>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	4a1f      	ldr	r2, [pc, #124]	; (8000dec <getKeyInput1+0x90>)
 8000d6e:	6053      	str	r3, [r2, #4]
	KeyReg2[1] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000d70:	2104      	movs	r1, #4
 8000d72:	4821      	ldr	r0, [pc, #132]	; (8000df8 <getKeyInput1+0x9c>)
 8000d74:	f001 fb1e 	bl	80023b4 <HAL_GPIO_ReadPin>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	4b1d      	ldr	r3, [pc, #116]	; (8000df4 <getKeyInput1+0x98>)
 8000d7e:	605a      	str	r2, [r3, #4]

	if((KeyReg0[1] == KeyReg1[1]) && (KeyReg1[1] == KeyReg2[1]))
 8000d80:	4b1b      	ldr	r3, [pc, #108]	; (8000df0 <getKeyInput1+0x94>)
 8000d82:	685a      	ldr	r2, [r3, #4]
 8000d84:	4b19      	ldr	r3, [pc, #100]	; (8000dec <getKeyInput1+0x90>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d12d      	bne.n	8000de8 <getKeyInput1+0x8c>
 8000d8c:	4b17      	ldr	r3, [pc, #92]	; (8000dec <getKeyInput1+0x90>)
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <getKeyInput1+0x98>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d127      	bne.n	8000de8 <getKeyInput1+0x8c>
	{
		//press
		if(KeyReg3[1] != KeyReg2[1])
 8000d98:	4b18      	ldr	r3, [pc, #96]	; (8000dfc <getKeyInput1+0xa0>)
 8000d9a:	685a      	ldr	r2, [r3, #4]
 8000d9c:	4b15      	ldr	r3, [pc, #84]	; (8000df4 <getKeyInput1+0x98>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d012      	beq.n	8000dca <getKeyInput1+0x6e>
		{
			KeyReg3[1] = KeyReg2[1];
 8000da4:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <getKeyInput1+0x98>)
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	4a14      	ldr	r2, [pc, #80]	; (8000dfc <getKeyInput1+0xa0>)
 8000daa:	6053      	str	r3, [r2, #4]
			if(KeyReg2[1] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000dac:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <getKeyInput1+0x98>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d106      	bne.n	8000dc2 <getKeyInput1+0x66>
			{
				button1_flag = 1;
 8000db4:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <getKeyInput1+0xa4>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000dba:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <getKeyInput1+0xa8>)
 8000dbc:	22c8      	movs	r2, #200	; 0xc8
 8000dbe:	601a      	str	r2, [r3, #0]
				button1_flag_hold = 1;
				KeyReg3[1] = NORMAL_STATE;
			}
		}
	}
}
 8000dc0:	e012      	b.n	8000de8 <getKeyInput1+0x8c>
			else button1_flag = 0;
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <getKeyInput1+0xa4>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
}
 8000dc8:	e00e      	b.n	8000de8 <getKeyInput1+0x8c>
			timerForKeyPress--;
 8000dca:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <getKeyInput1+0xa8>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	4a0c      	ldr	r2, [pc, #48]	; (8000e04 <getKeyInput1+0xa8>)
 8000dd2:	6013      	str	r3, [r2, #0]
			if(timerForKeyPress <= 0)
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <getKeyInput1+0xa8>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	dc05      	bgt.n	8000de8 <getKeyInput1+0x8c>
				button1_flag_hold = 1;
 8000ddc:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <getKeyInput1+0xac>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	601a      	str	r2, [r3, #0]
				KeyReg3[1] = NORMAL_STATE;
 8000de2:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <getKeyInput1+0xa0>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	605a      	str	r2, [r3, #4]
}
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000014 	.word	0x20000014
 8000df0:	20000008 	.word	0x20000008
 8000df4:	20000020 	.word	0x20000020
 8000df8:	40010800 	.word	0x40010800
 8000dfc:	2000002c 	.word	0x2000002c
 8000e00:	2000009c 	.word	0x2000009c
 8000e04:	20000038 	.word	0x20000038
 8000e08:	200000a8 	.word	0x200000a8

08000e0c <getKeyInput2>:
void getKeyInput2(){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	KeyReg0[2] = KeyReg1[2];
 8000e10:	4b22      	ldr	r3, [pc, #136]	; (8000e9c <getKeyInput2+0x90>)
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	4a22      	ldr	r2, [pc, #136]	; (8000ea0 <getKeyInput2+0x94>)
 8000e16:	6093      	str	r3, [r2, #8]
	KeyReg1[2] = KeyReg2[2];
 8000e18:	4b22      	ldr	r3, [pc, #136]	; (8000ea4 <getKeyInput2+0x98>)
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	4a1f      	ldr	r2, [pc, #124]	; (8000e9c <getKeyInput2+0x90>)
 8000e1e:	6093      	str	r3, [r2, #8]
	KeyReg2[2] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000e20:	2108      	movs	r1, #8
 8000e22:	4821      	ldr	r0, [pc, #132]	; (8000ea8 <getKeyInput2+0x9c>)
 8000e24:	f001 fac6 	bl	80023b4 <HAL_GPIO_ReadPin>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	4b1d      	ldr	r3, [pc, #116]	; (8000ea4 <getKeyInput2+0x98>)
 8000e2e:	609a      	str	r2, [r3, #8]

	if((KeyReg0[2] == KeyReg1[2]) && (KeyReg1[2] == KeyReg2[2]))
 8000e30:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <getKeyInput2+0x94>)
 8000e32:	689a      	ldr	r2, [r3, #8]
 8000e34:	4b19      	ldr	r3, [pc, #100]	; (8000e9c <getKeyInput2+0x90>)
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d12d      	bne.n	8000e98 <getKeyInput2+0x8c>
 8000e3c:	4b17      	ldr	r3, [pc, #92]	; (8000e9c <getKeyInput2+0x90>)
 8000e3e:	689a      	ldr	r2, [r3, #8]
 8000e40:	4b18      	ldr	r3, [pc, #96]	; (8000ea4 <getKeyInput2+0x98>)
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d127      	bne.n	8000e98 <getKeyInput2+0x8c>
	{
		//press
		if(KeyReg3[2] != KeyReg2[2])
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <getKeyInput2+0xa0>)
 8000e4a:	689a      	ldr	r2, [r3, #8]
 8000e4c:	4b15      	ldr	r3, [pc, #84]	; (8000ea4 <getKeyInput2+0x98>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d012      	beq.n	8000e7a <getKeyInput2+0x6e>
		{
			KeyReg3[2] = KeyReg2[2];
 8000e54:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <getKeyInput2+0x98>)
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	4a14      	ldr	r2, [pc, #80]	; (8000eac <getKeyInput2+0xa0>)
 8000e5a:	6093      	str	r3, [r2, #8]
			if(KeyReg2[2] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000e5c:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <getKeyInput2+0x98>)
 8000e5e:	689b      	ldr	r3, [r3, #8]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d106      	bne.n	8000e72 <getKeyInput2+0x66>
			{
				button2_flag = 1;
 8000e64:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <getKeyInput2+0xa4>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000e6a:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <getKeyInput2+0xa8>)
 8000e6c:	22c8      	movs	r2, #200	; 0xc8
 8000e6e:	601a      	str	r2, [r3, #0]
				button2_flag_hold = 1;
				KeyReg3[2] = NORMAL_STATE;
			}
		}
	}
}
 8000e70:	e012      	b.n	8000e98 <getKeyInput2+0x8c>
			else button2_flag = 0;
 8000e72:	4b0f      	ldr	r3, [pc, #60]	; (8000eb0 <getKeyInput2+0xa4>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
}
 8000e78:	e00e      	b.n	8000e98 <getKeyInput2+0x8c>
			timerForKeyPress--;
 8000e7a:	4b0e      	ldr	r3, [pc, #56]	; (8000eb4 <getKeyInput2+0xa8>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	4a0c      	ldr	r2, [pc, #48]	; (8000eb4 <getKeyInput2+0xa8>)
 8000e82:	6013      	str	r3, [r2, #0]
			if(timerForKeyPress <= 0)
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <getKeyInput2+0xa8>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	dc05      	bgt.n	8000e98 <getKeyInput2+0x8c>
				button2_flag_hold = 1;
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <getKeyInput2+0xac>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	601a      	str	r2, [r3, #0]
				KeyReg3[2] = NORMAL_STATE;
 8000e92:	4b06      	ldr	r3, [pc, #24]	; (8000eac <getKeyInput2+0xa0>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	609a      	str	r2, [r3, #8]
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000014 	.word	0x20000014
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	20000020 	.word	0x20000020
 8000ea8:	40010800 	.word	0x40010800
 8000eac:	2000002c 	.word	0x2000002c
 8000eb0:	200000a0 	.word	0x200000a0
 8000eb4:	20000038 	.word	0x20000038
 8000eb8:	200000ac 	.word	0x200000ac

08000ebc <display7SEG_0>:
 *      Author: tntam
 */

#include "display7SEG.h"

void display7SEG_0(int num){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b09      	cmp	r3, #9
 8000ec8:	f200 8180 	bhi.w	80011cc <display7SEG_0+0x310>
 8000ecc:	a201      	add	r2, pc, #4	; (adr r2, 8000ed4 <display7SEG_0+0x18>)
 8000ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed2:	bf00      	nop
 8000ed4:	08000efd 	.word	0x08000efd
 8000ed8:	08000f45 	.word	0x08000f45
 8000edc:	08000f8d 	.word	0x08000f8d
 8000ee0:	08000fd5 	.word	0x08000fd5
 8000ee4:	0800101d 	.word	0x0800101d
 8000ee8:	08001065 	.word	0x08001065
 8000eec:	080010ad 	.word	0x080010ad
 8000ef0:	080010f5 	.word	0x080010f5
 8000ef4:	0800113d 	.word	0x0800113d
 8000ef8:	08001185 	.word	0x08001185
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2101      	movs	r1, #1
 8000f00:	48b4      	ldr	r0, [pc, #720]	; (80011d4 <display7SEG_0+0x318>)
 8000f02:	f001 fa6e 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2102      	movs	r1, #2
 8000f0a:	48b2      	ldr	r0, [pc, #712]	; (80011d4 <display7SEG_0+0x318>)
 8000f0c:	f001 fa69 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000f10:	2200      	movs	r2, #0
 8000f12:	2104      	movs	r1, #4
 8000f14:	48af      	ldr	r0, [pc, #700]	; (80011d4 <display7SEG_0+0x318>)
 8000f16:	f001 fa64 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2108      	movs	r1, #8
 8000f1e:	48ad      	ldr	r0, [pc, #692]	; (80011d4 <display7SEG_0+0x318>)
 8000f20:	f001 fa5f 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2110      	movs	r1, #16
 8000f28:	48aa      	ldr	r0, [pc, #680]	; (80011d4 <display7SEG_0+0x318>)
 8000f2a:	f001 fa5a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2120      	movs	r1, #32
 8000f32:	48a8      	ldr	r0, [pc, #672]	; (80011d4 <display7SEG_0+0x318>)
 8000f34:	f001 fa55 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	2140      	movs	r1, #64	; 0x40
 8000f3c:	48a5      	ldr	r0, [pc, #660]	; (80011d4 <display7SEG_0+0x318>)
 8000f3e:	f001 fa50 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 8000f42:	e143      	b.n	80011cc <display7SEG_0+0x310>
	case 1:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2101      	movs	r1, #1
 8000f48:	48a2      	ldr	r0, [pc, #648]	; (80011d4 <display7SEG_0+0x318>)
 8000f4a:	f001 fa4a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2102      	movs	r1, #2
 8000f52:	48a0      	ldr	r0, [pc, #640]	; (80011d4 <display7SEG_0+0x318>)
 8000f54:	f001 fa45 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2104      	movs	r1, #4
 8000f5c:	489d      	ldr	r0, [pc, #628]	; (80011d4 <display7SEG_0+0x318>)
 8000f5e:	f001 fa40 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	2108      	movs	r1, #8
 8000f66:	489b      	ldr	r0, [pc, #620]	; (80011d4 <display7SEG_0+0x318>)
 8000f68:	f001 fa3b 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2110      	movs	r1, #16
 8000f70:	4898      	ldr	r0, [pc, #608]	; (80011d4 <display7SEG_0+0x318>)
 8000f72:	f001 fa36 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2120      	movs	r1, #32
 8000f7a:	4896      	ldr	r0, [pc, #600]	; (80011d4 <display7SEG_0+0x318>)
 8000f7c:	f001 fa31 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	2140      	movs	r1, #64	; 0x40
 8000f84:	4893      	ldr	r0, [pc, #588]	; (80011d4 <display7SEG_0+0x318>)
 8000f86:	f001 fa2c 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 8000f8a:	e11f      	b.n	80011cc <display7SEG_0+0x310>
	case 2:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2101      	movs	r1, #1
 8000f90:	4890      	ldr	r0, [pc, #576]	; (80011d4 <display7SEG_0+0x318>)
 8000f92:	f001 fa26 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2102      	movs	r1, #2
 8000f9a:	488e      	ldr	r0, [pc, #568]	; (80011d4 <display7SEG_0+0x318>)
 8000f9c:	f001 fa21 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	2104      	movs	r1, #4
 8000fa4:	488b      	ldr	r0, [pc, #556]	; (80011d4 <display7SEG_0+0x318>)
 8000fa6:	f001 fa1c 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2108      	movs	r1, #8
 8000fae:	4889      	ldr	r0, [pc, #548]	; (80011d4 <display7SEG_0+0x318>)
 8000fb0:	f001 fa17 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2110      	movs	r1, #16
 8000fb8:	4886      	ldr	r0, [pc, #536]	; (80011d4 <display7SEG_0+0x318>)
 8000fba:	f001 fa12 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	2120      	movs	r1, #32
 8000fc2:	4884      	ldr	r0, [pc, #528]	; (80011d4 <display7SEG_0+0x318>)
 8000fc4:	f001 fa0d 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2140      	movs	r1, #64	; 0x40
 8000fcc:	4881      	ldr	r0, [pc, #516]	; (80011d4 <display7SEG_0+0x318>)
 8000fce:	f001 fa08 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 8000fd2:	e0fb      	b.n	80011cc <display7SEG_0+0x310>
	case 3:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	487e      	ldr	r0, [pc, #504]	; (80011d4 <display7SEG_0+0x318>)
 8000fda:	f001 fa02 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2102      	movs	r1, #2
 8000fe2:	487c      	ldr	r0, [pc, #496]	; (80011d4 <display7SEG_0+0x318>)
 8000fe4:	f001 f9fd 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2104      	movs	r1, #4
 8000fec:	4879      	ldr	r0, [pc, #484]	; (80011d4 <display7SEG_0+0x318>)
 8000fee:	f001 f9f8 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2108      	movs	r1, #8
 8000ff6:	4877      	ldr	r0, [pc, #476]	; (80011d4 <display7SEG_0+0x318>)
 8000ff8:	f001 f9f3 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	2110      	movs	r1, #16
 8001000:	4874      	ldr	r0, [pc, #464]	; (80011d4 <display7SEG_0+0x318>)
 8001002:	f001 f9ee 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8001006:	2201      	movs	r2, #1
 8001008:	2120      	movs	r1, #32
 800100a:	4872      	ldr	r0, [pc, #456]	; (80011d4 <display7SEG_0+0x318>)
 800100c:	f001 f9e9 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2140      	movs	r1, #64	; 0x40
 8001014:	486f      	ldr	r0, [pc, #444]	; (80011d4 <display7SEG_0+0x318>)
 8001016:	f001 f9e4 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 800101a:	e0d7      	b.n	80011cc <display7SEG_0+0x310>
	case 4:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 800101c:	2201      	movs	r2, #1
 800101e:	2101      	movs	r1, #1
 8001020:	486c      	ldr	r0, [pc, #432]	; (80011d4 <display7SEG_0+0x318>)
 8001022:	f001 f9de 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001026:	2200      	movs	r2, #0
 8001028:	2102      	movs	r1, #2
 800102a:	486a      	ldr	r0, [pc, #424]	; (80011d4 <display7SEG_0+0x318>)
 800102c:	f001 f9d9 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	2104      	movs	r1, #4
 8001034:	4867      	ldr	r0, [pc, #412]	; (80011d4 <display7SEG_0+0x318>)
 8001036:	f001 f9d4 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800103a:	2201      	movs	r2, #1
 800103c:	2108      	movs	r1, #8
 800103e:	4865      	ldr	r0, [pc, #404]	; (80011d4 <display7SEG_0+0x318>)
 8001040:	f001 f9cf 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001044:	2201      	movs	r2, #1
 8001046:	2110      	movs	r1, #16
 8001048:	4862      	ldr	r0, [pc, #392]	; (80011d4 <display7SEG_0+0x318>)
 800104a:	f001 f9ca 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	2120      	movs	r1, #32
 8001052:	4860      	ldr	r0, [pc, #384]	; (80011d4 <display7SEG_0+0x318>)
 8001054:	f001 f9c5 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001058:	2200      	movs	r2, #0
 800105a:	2140      	movs	r1, #64	; 0x40
 800105c:	485d      	ldr	r0, [pc, #372]	; (80011d4 <display7SEG_0+0x318>)
 800105e:	f001 f9c0 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 8001062:	e0b3      	b.n	80011cc <display7SEG_0+0x310>
	case 5:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	2101      	movs	r1, #1
 8001068:	485a      	ldr	r0, [pc, #360]	; (80011d4 <display7SEG_0+0x318>)
 800106a:	f001 f9ba 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2102      	movs	r1, #2
 8001072:	4858      	ldr	r0, [pc, #352]	; (80011d4 <display7SEG_0+0x318>)
 8001074:	f001 f9b5 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2104      	movs	r1, #4
 800107c:	4855      	ldr	r0, [pc, #340]	; (80011d4 <display7SEG_0+0x318>)
 800107e:	f001 f9b0 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	2108      	movs	r1, #8
 8001086:	4853      	ldr	r0, [pc, #332]	; (80011d4 <display7SEG_0+0x318>)
 8001088:	f001 f9ab 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800108c:	2201      	movs	r2, #1
 800108e:	2110      	movs	r1, #16
 8001090:	4850      	ldr	r0, [pc, #320]	; (80011d4 <display7SEG_0+0x318>)
 8001092:	f001 f9a6 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	2120      	movs	r1, #32
 800109a:	484e      	ldr	r0, [pc, #312]	; (80011d4 <display7SEG_0+0x318>)
 800109c:	f001 f9a1 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2140      	movs	r1, #64	; 0x40
 80010a4:	484b      	ldr	r0, [pc, #300]	; (80011d4 <display7SEG_0+0x318>)
 80010a6:	f001 f99c 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 80010aa:	e08f      	b.n	80011cc <display7SEG_0+0x310>
	case 6:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2101      	movs	r1, #1
 80010b0:	4848      	ldr	r0, [pc, #288]	; (80011d4 <display7SEG_0+0x318>)
 80010b2:	f001 f996 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80010b6:	2201      	movs	r2, #1
 80010b8:	2102      	movs	r1, #2
 80010ba:	4846      	ldr	r0, [pc, #280]	; (80011d4 <display7SEG_0+0x318>)
 80010bc:	f001 f991 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2104      	movs	r1, #4
 80010c4:	4843      	ldr	r0, [pc, #268]	; (80011d4 <display7SEG_0+0x318>)
 80010c6:	f001 f98c 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2108      	movs	r1, #8
 80010ce:	4841      	ldr	r0, [pc, #260]	; (80011d4 <display7SEG_0+0x318>)
 80010d0:	f001 f987 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2110      	movs	r1, #16
 80010d8:	483e      	ldr	r0, [pc, #248]	; (80011d4 <display7SEG_0+0x318>)
 80010da:	f001 f982 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	2120      	movs	r1, #32
 80010e2:	483c      	ldr	r0, [pc, #240]	; (80011d4 <display7SEG_0+0x318>)
 80010e4:	f001 f97d 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2140      	movs	r1, #64	; 0x40
 80010ec:	4839      	ldr	r0, [pc, #228]	; (80011d4 <display7SEG_0+0x318>)
 80010ee:	f001 f978 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 80010f2:	e06b      	b.n	80011cc <display7SEG_0+0x310>
	case 7:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80010f4:	2200      	movs	r2, #0
 80010f6:	2101      	movs	r1, #1
 80010f8:	4836      	ldr	r0, [pc, #216]	; (80011d4 <display7SEG_0+0x318>)
 80010fa:	f001 f972 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	2102      	movs	r1, #2
 8001102:	4834      	ldr	r0, [pc, #208]	; (80011d4 <display7SEG_0+0x318>)
 8001104:	f001 f96d 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2104      	movs	r1, #4
 800110c:	4831      	ldr	r0, [pc, #196]	; (80011d4 <display7SEG_0+0x318>)
 800110e:	f001 f968 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2108      	movs	r1, #8
 8001116:	482f      	ldr	r0, [pc, #188]	; (80011d4 <display7SEG_0+0x318>)
 8001118:	f001 f963 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800111c:	2201      	movs	r2, #1
 800111e:	2110      	movs	r1, #16
 8001120:	482c      	ldr	r0, [pc, #176]	; (80011d4 <display7SEG_0+0x318>)
 8001122:	f001 f95e 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8001126:	2201      	movs	r2, #1
 8001128:	2120      	movs	r1, #32
 800112a:	482a      	ldr	r0, [pc, #168]	; (80011d4 <display7SEG_0+0x318>)
 800112c:	f001 f959 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8001130:	2201      	movs	r2, #1
 8001132:	2140      	movs	r1, #64	; 0x40
 8001134:	4827      	ldr	r0, [pc, #156]	; (80011d4 <display7SEG_0+0x318>)
 8001136:	f001 f954 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 800113a:	e047      	b.n	80011cc <display7SEG_0+0x310>
	case 8:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	2101      	movs	r1, #1
 8001140:	4824      	ldr	r0, [pc, #144]	; (80011d4 <display7SEG_0+0x318>)
 8001142:	f001 f94e 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2102      	movs	r1, #2
 800114a:	4822      	ldr	r0, [pc, #136]	; (80011d4 <display7SEG_0+0x318>)
 800114c:	f001 f949 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2104      	movs	r1, #4
 8001154:	481f      	ldr	r0, [pc, #124]	; (80011d4 <display7SEG_0+0x318>)
 8001156:	f001 f944 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	2108      	movs	r1, #8
 800115e:	481d      	ldr	r0, [pc, #116]	; (80011d4 <display7SEG_0+0x318>)
 8001160:	f001 f93f 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	2110      	movs	r1, #16
 8001168:	481a      	ldr	r0, [pc, #104]	; (80011d4 <display7SEG_0+0x318>)
 800116a:	f001 f93a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	2120      	movs	r1, #32
 8001172:	4818      	ldr	r0, [pc, #96]	; (80011d4 <display7SEG_0+0x318>)
 8001174:	f001 f935 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2140      	movs	r1, #64	; 0x40
 800117c:	4815      	ldr	r0, [pc, #84]	; (80011d4 <display7SEG_0+0x318>)
 800117e:	f001 f930 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 8001182:	e023      	b.n	80011cc <display7SEG_0+0x310>
	case 9:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	2101      	movs	r1, #1
 8001188:	4812      	ldr	r0, [pc, #72]	; (80011d4 <display7SEG_0+0x318>)
 800118a:	f001 f92a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	2102      	movs	r1, #2
 8001192:	4810      	ldr	r0, [pc, #64]	; (80011d4 <display7SEG_0+0x318>)
 8001194:	f001 f925 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	2104      	movs	r1, #4
 800119c:	480d      	ldr	r0, [pc, #52]	; (80011d4 <display7SEG_0+0x318>)
 800119e:	f001 f920 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2108      	movs	r1, #8
 80011a6:	480b      	ldr	r0, [pc, #44]	; (80011d4 <display7SEG_0+0x318>)
 80011a8:	f001 f91b 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2110      	movs	r1, #16
 80011b0:	4808      	ldr	r0, [pc, #32]	; (80011d4 <display7SEG_0+0x318>)
 80011b2:	f001 f916 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2120      	movs	r1, #32
 80011ba:	4806      	ldr	r0, [pc, #24]	; (80011d4 <display7SEG_0+0x318>)
 80011bc:	f001 f911 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2140      	movs	r1, #64	; 0x40
 80011c4:	4803      	ldr	r0, [pc, #12]	; (80011d4 <display7SEG_0+0x318>)
 80011c6:	f001 f90c 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 80011ca:	bf00      	nop
	}
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40010c00 	.word	0x40010c00

080011d8 <display7SEG_1>:
void display7SEG_1(int num){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b09      	cmp	r3, #9
 80011e4:	f200 81bc 	bhi.w	8001560 <display7SEG_1+0x388>
 80011e8:	a201      	add	r2, pc, #4	; (adr r2, 80011f0 <display7SEG_1+0x18>)
 80011ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ee:	bf00      	nop
 80011f0:	08001219 	.word	0x08001219
 80011f4:	0800126d 	.word	0x0800126d
 80011f8:	080012c1 	.word	0x080012c1
 80011fc:	08001315 	.word	0x08001315
 8001200:	08001369 	.word	0x08001369
 8001204:	080013bd 	.word	0x080013bd
 8001208:	08001411 	.word	0x08001411
 800120c:	08001465 	.word	0x08001465
 8001210:	080014b9 	.word	0x080014b9
 8001214:	0800150d 	.word	0x0800150d
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	2180      	movs	r1, #128	; 0x80
 800121c:	48d2      	ldr	r0, [pc, #840]	; (8001568 <display7SEG_1+0x390>)
 800121e:	f001 f8e0 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001228:	48cf      	ldr	r0, [pc, #828]	; (8001568 <display7SEG_1+0x390>)
 800122a:	f001 f8da 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800122e:	2200      	movs	r2, #0
 8001230:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001234:	48cc      	ldr	r0, [pc, #816]	; (8001568 <display7SEG_1+0x390>)
 8001236:	f001 f8d4 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001240:	48c9      	ldr	r0, [pc, #804]	; (8001568 <display7SEG_1+0x390>)
 8001242:	f001 f8ce 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 8001246:	2200      	movs	r2, #0
 8001248:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800124c:	48c6      	ldr	r0, [pc, #792]	; (8001568 <display7SEG_1+0x390>)
 800124e:	f001 f8c8 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001258:	48c3      	ldr	r0, [pc, #780]	; (8001568 <display7SEG_1+0x390>)
 800125a:	f001 f8c2 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 800125e:	2201      	movs	r2, #1
 8001260:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001264:	48c0      	ldr	r0, [pc, #768]	; (8001568 <display7SEG_1+0x390>)
 8001266:	f001 f8bc 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 800126a:	e179      	b.n	8001560 <display7SEG_1+0x388>
	case 1:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, SET);
 800126c:	2201      	movs	r2, #1
 800126e:	2180      	movs	r1, #128	; 0x80
 8001270:	48bd      	ldr	r0, [pc, #756]	; (8001568 <display7SEG_1+0x390>)
 8001272:	f001 f8b6 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	f44f 7180 	mov.w	r1, #256	; 0x100
 800127c:	48ba      	ldr	r0, [pc, #744]	; (8001568 <display7SEG_1+0x390>)
 800127e:	f001 f8b0 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 8001282:	2200      	movs	r2, #0
 8001284:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001288:	48b7      	ldr	r0, [pc, #732]	; (8001568 <display7SEG_1+0x390>)
 800128a:	f001 f8aa 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001294:	48b4      	ldr	r0, [pc, #720]	; (8001568 <display7SEG_1+0x390>)
 8001296:	f001 f8a4 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 800129a:	2201      	movs	r2, #1
 800129c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012a0:	48b1      	ldr	r0, [pc, #708]	; (8001568 <display7SEG_1+0x390>)
 80012a2:	f001 f89e 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80012a6:	2201      	movs	r2, #1
 80012a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012ac:	48ae      	ldr	r0, [pc, #696]	; (8001568 <display7SEG_1+0x390>)
 80012ae:	f001 f898 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 80012b2:	2201      	movs	r2, #1
 80012b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012b8:	48ab      	ldr	r0, [pc, #684]	; (8001568 <display7SEG_1+0x390>)
 80012ba:	f001 f892 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 80012be:	e14f      	b.n	8001560 <display7SEG_1+0x388>
	case 2:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80012c0:	2200      	movs	r2, #0
 80012c2:	2180      	movs	r1, #128	; 0x80
 80012c4:	48a8      	ldr	r0, [pc, #672]	; (8001568 <display7SEG_1+0x390>)
 80012c6:	f001 f88c 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80012ca:	2200      	movs	r2, #0
 80012cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012d0:	48a5      	ldr	r0, [pc, #660]	; (8001568 <display7SEG_1+0x390>)
 80012d2:	f001 f886 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, SET);
 80012d6:	2201      	movs	r2, #1
 80012d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012dc:	48a2      	ldr	r0, [pc, #648]	; (8001568 <display7SEG_1+0x390>)
 80012de:	f001 f880 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012e8:	489f      	ldr	r0, [pc, #636]	; (8001568 <display7SEG_1+0x390>)
 80012ea:	f001 f87a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 80012ee:	2200      	movs	r2, #0
 80012f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012f4:	489c      	ldr	r0, [pc, #624]	; (8001568 <display7SEG_1+0x390>)
 80012f6:	f001 f874 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80012fa:	2201      	movs	r2, #1
 80012fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001300:	4899      	ldr	r0, [pc, #612]	; (8001568 <display7SEG_1+0x390>)
 8001302:	f001 f86e 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800130c:	4896      	ldr	r0, [pc, #600]	; (8001568 <display7SEG_1+0x390>)
 800130e:	f001 f868 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 8001312:	e125      	b.n	8001560 <display7SEG_1+0x388>
	case 3:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	2180      	movs	r1, #128	; 0x80
 8001318:	4893      	ldr	r0, [pc, #588]	; (8001568 <display7SEG_1+0x390>)
 800131a:	f001 f862 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 800131e:	2200      	movs	r2, #0
 8001320:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001324:	4890      	ldr	r0, [pc, #576]	; (8001568 <display7SEG_1+0x390>)
 8001326:	f001 f85c 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800132a:	2200      	movs	r2, #0
 800132c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001330:	488d      	ldr	r0, [pc, #564]	; (8001568 <display7SEG_1+0x390>)
 8001332:	f001 f856 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001336:	2200      	movs	r2, #0
 8001338:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800133c:	488a      	ldr	r0, [pc, #552]	; (8001568 <display7SEG_1+0x390>)
 800133e:	f001 f850 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 8001342:	2201      	movs	r2, #1
 8001344:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001348:	4887      	ldr	r0, [pc, #540]	; (8001568 <display7SEG_1+0x390>)
 800134a:	f001 f84a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 800134e:	2201      	movs	r2, #1
 8001350:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001354:	4884      	ldr	r0, [pc, #528]	; (8001568 <display7SEG_1+0x390>)
 8001356:	f001 f844 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001360:	4881      	ldr	r0, [pc, #516]	; (8001568 <display7SEG_1+0x390>)
 8001362:	f001 f83e 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 8001366:	e0fb      	b.n	8001560 <display7SEG_1+0x388>
	case 4:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, SET);
 8001368:	2201      	movs	r2, #1
 800136a:	2180      	movs	r1, #128	; 0x80
 800136c:	487e      	ldr	r0, [pc, #504]	; (8001568 <display7SEG_1+0x390>)
 800136e:	f001 f838 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001372:	2200      	movs	r2, #0
 8001374:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001378:	487b      	ldr	r0, [pc, #492]	; (8001568 <display7SEG_1+0x390>)
 800137a:	f001 f832 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800137e:	2200      	movs	r2, #0
 8001380:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001384:	4878      	ldr	r0, [pc, #480]	; (8001568 <display7SEG_1+0x390>)
 8001386:	f001 f82c 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 800138a:	2201      	movs	r2, #1
 800138c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001390:	4875      	ldr	r0, [pc, #468]	; (8001568 <display7SEG_1+0x390>)
 8001392:	f001 f826 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 8001396:	2201      	movs	r2, #1
 8001398:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800139c:	4872      	ldr	r0, [pc, #456]	; (8001568 <display7SEG_1+0x390>)
 800139e:	f001 f820 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013a8:	486f      	ldr	r0, [pc, #444]	; (8001568 <display7SEG_1+0x390>)
 80013aa:	f001 f81a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80013ae:	2200      	movs	r2, #0
 80013b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013b4:	486c      	ldr	r0, [pc, #432]	; (8001568 <display7SEG_1+0x390>)
 80013b6:	f001 f814 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 80013ba:	e0d1      	b.n	8001560 <display7SEG_1+0x388>
	case 5:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	2180      	movs	r1, #128	; 0x80
 80013c0:	4869      	ldr	r0, [pc, #420]	; (8001568 <display7SEG_1+0x390>)
 80013c2:	f001 f80e 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 80013c6:	2201      	movs	r2, #1
 80013c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013cc:	4866      	ldr	r0, [pc, #408]	; (8001568 <display7SEG_1+0x390>)
 80013ce:	f001 f808 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013d8:	4863      	ldr	r0, [pc, #396]	; (8001568 <display7SEG_1+0x390>)
 80013da:	f001 f802 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80013de:	2200      	movs	r2, #0
 80013e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013e4:	4860      	ldr	r0, [pc, #384]	; (8001568 <display7SEG_1+0x390>)
 80013e6:	f000 fffc 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 80013ea:	2201      	movs	r2, #1
 80013ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013f0:	485d      	ldr	r0, [pc, #372]	; (8001568 <display7SEG_1+0x390>)
 80013f2:	f000 fff6 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013fc:	485a      	ldr	r0, [pc, #360]	; (8001568 <display7SEG_1+0x390>)
 80013fe:	f000 fff0 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001408:	4857      	ldr	r0, [pc, #348]	; (8001568 <display7SEG_1+0x390>)
 800140a:	f000 ffea 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 800140e:	e0a7      	b.n	8001560 <display7SEG_1+0x388>
	case 6:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	2180      	movs	r1, #128	; 0x80
 8001414:	4854      	ldr	r0, [pc, #336]	; (8001568 <display7SEG_1+0x390>)
 8001416:	f000 ffe4 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 800141a:	2201      	movs	r2, #1
 800141c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001420:	4851      	ldr	r0, [pc, #324]	; (8001568 <display7SEG_1+0x390>)
 8001422:	f000 ffde 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	f44f 7100 	mov.w	r1, #512	; 0x200
 800142c:	484e      	ldr	r0, [pc, #312]	; (8001568 <display7SEG_1+0x390>)
 800142e:	f000 ffd8 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001432:	2200      	movs	r2, #0
 8001434:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001438:	484b      	ldr	r0, [pc, #300]	; (8001568 <display7SEG_1+0x390>)
 800143a:	f000 ffd2 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001444:	4848      	ldr	r0, [pc, #288]	; (8001568 <display7SEG_1+0x390>)
 8001446:	f000 ffcc 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001450:	4845      	ldr	r0, [pc, #276]	; (8001568 <display7SEG_1+0x390>)
 8001452:	f000 ffc6 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001456:	2200      	movs	r2, #0
 8001458:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800145c:	4842      	ldr	r0, [pc, #264]	; (8001568 <display7SEG_1+0x390>)
 800145e:	f000 ffc0 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 8001462:	e07d      	b.n	8001560 <display7SEG_1+0x388>
	case 7:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	2180      	movs	r1, #128	; 0x80
 8001468:	483f      	ldr	r0, [pc, #252]	; (8001568 <display7SEG_1+0x390>)
 800146a:	f000 ffba 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001474:	483c      	ldr	r0, [pc, #240]	; (8001568 <display7SEG_1+0x390>)
 8001476:	f000 ffb4 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001480:	4839      	ldr	r0, [pc, #228]	; (8001568 <display7SEG_1+0x390>)
 8001482:	f000 ffae 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 8001486:	2201      	movs	r2, #1
 8001488:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800148c:	4836      	ldr	r0, [pc, #216]	; (8001568 <display7SEG_1+0x390>)
 800148e:	f000 ffa8 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 8001492:	2201      	movs	r2, #1
 8001494:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001498:	4833      	ldr	r0, [pc, #204]	; (8001568 <display7SEG_1+0x390>)
 800149a:	f000 ffa2 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 800149e:	2201      	movs	r2, #1
 80014a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014a4:	4830      	ldr	r0, [pc, #192]	; (8001568 <display7SEG_1+0x390>)
 80014a6:	f000 ff9c 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 80014aa:	2201      	movs	r2, #1
 80014ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b0:	482d      	ldr	r0, [pc, #180]	; (8001568 <display7SEG_1+0x390>)
 80014b2:	f000 ff96 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 80014b6:	e053      	b.n	8001560 <display7SEG_1+0x388>
	case 8:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2180      	movs	r1, #128	; 0x80
 80014bc:	482a      	ldr	r0, [pc, #168]	; (8001568 <display7SEG_1+0x390>)
 80014be:	f000 ff90 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80014c2:	2200      	movs	r2, #0
 80014c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014c8:	4827      	ldr	r0, [pc, #156]	; (8001568 <display7SEG_1+0x390>)
 80014ca:	f000 ff8a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014d4:	4824      	ldr	r0, [pc, #144]	; (8001568 <display7SEG_1+0x390>)
 80014d6:	f000 ff84 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014e0:	4821      	ldr	r0, [pc, #132]	; (8001568 <display7SEG_1+0x390>)
 80014e2:	f000 ff7e 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 80014e6:	2200      	movs	r2, #0
 80014e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ec:	481e      	ldr	r0, [pc, #120]	; (8001568 <display7SEG_1+0x390>)
 80014ee:	f000 ff78 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f8:	481b      	ldr	r0, [pc, #108]	; (8001568 <display7SEG_1+0x390>)
 80014fa:	f000 ff72 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001504:	4818      	ldr	r0, [pc, #96]	; (8001568 <display7SEG_1+0x390>)
 8001506:	f000 ff6c 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 800150a:	e029      	b.n	8001560 <display7SEG_1+0x388>
	case 9:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	2180      	movs	r1, #128	; 0x80
 8001510:	4815      	ldr	r0, [pc, #84]	; (8001568 <display7SEG_1+0x390>)
 8001512:	f000 ff66 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 7180 	mov.w	r1, #256	; 0x100
 800151c:	4812      	ldr	r0, [pc, #72]	; (8001568 <display7SEG_1+0x390>)
 800151e:	f000 ff60 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 8001522:	2200      	movs	r2, #0
 8001524:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001528:	480f      	ldr	r0, [pc, #60]	; (8001568 <display7SEG_1+0x390>)
 800152a:	f000 ff5a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 800152e:	2200      	movs	r2, #0
 8001530:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001534:	480c      	ldr	r0, [pc, #48]	; (8001568 <display7SEG_1+0x390>)
 8001536:	f000 ff54 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 800153a:	2201      	movs	r2, #1
 800153c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001540:	4809      	ldr	r0, [pc, #36]	; (8001568 <display7SEG_1+0x390>)
 8001542:	f000 ff4e 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800154c:	4806      	ldr	r0, [pc, #24]	; (8001568 <display7SEG_1+0x390>)
 800154e:	f000 ff48 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001558:	4803      	ldr	r0, [pc, #12]	; (8001568 <display7SEG_1+0x390>)
 800155a:	f000 ff42 	bl	80023e2 <HAL_GPIO_WritePin>
		break;
 800155e:	bf00      	nop
	}
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40010c00 	.word	0x40010c00

0800156c <update7SEG_0>:

void update7SEG_0(int index){
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	switch(index){
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d003      	beq.n	8001582 <update7SEG_0+0x16>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d012      	beq.n	80015a6 <update7SEG_0+0x3a>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
		display7SEG_0(led_buffer0[1]);
		break;
	default:
		break;
 8001580:	e023      	b.n	80015ca <update7SEG_0+0x5e>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001588:	4812      	ldr	r0, [pc, #72]	; (80015d4 <update7SEG_0+0x68>)
 800158a:	f000 ff2a 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800158e:	2201      	movs	r2, #1
 8001590:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001594:	480f      	ldr	r0, [pc, #60]	; (80015d4 <update7SEG_0+0x68>)
 8001596:	f000 ff24 	bl	80023e2 <HAL_GPIO_WritePin>
		display7SEG_0(led_buffer0[0]);
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <update7SEG_0+0x6c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fc8c 	bl	8000ebc <display7SEG_0>
		break;
 80015a4:	e011      	b.n	80015ca <update7SEG_0+0x5e>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80015a6:	2201      	movs	r2, #1
 80015a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ac:	4809      	ldr	r0, [pc, #36]	; (80015d4 <update7SEG_0+0x68>)
 80015ae:	f000 ff18 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80015b2:	2200      	movs	r2, #0
 80015b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015b8:	4806      	ldr	r0, [pc, #24]	; (80015d4 <update7SEG_0+0x68>)
 80015ba:	f000 ff12 	bl	80023e2 <HAL_GPIO_WritePin>
		display7SEG_0(led_buffer0[1]);
 80015be:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <update7SEG_0+0x6c>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fc7a 	bl	8000ebc <display7SEG_0>
		break;
 80015c8:	bf00      	nop
	}
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40010800 	.word	0x40010800
 80015d8:	200000b0 	.word	0x200000b0

080015dc <update7SEG_1>:
void update7SEG_1(int index){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	switch(index){
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <update7SEG_1+0x16>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d012      	beq.n	8001616 <update7SEG_1+0x3a>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
		display7SEG_1(led_buffer1[1]);
		break;
	default:
		break;
 80015f0:	e023      	b.n	800163a <update7SEG_1+0x5e>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015f8:	4812      	ldr	r0, [pc, #72]	; (8001644 <update7SEG_1+0x68>)
 80015fa:	f000 fef2 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80015fe:	2201      	movs	r2, #1
 8001600:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001604:	480f      	ldr	r0, [pc, #60]	; (8001644 <update7SEG_1+0x68>)
 8001606:	f000 feec 	bl	80023e2 <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer1[0]);
 800160a:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <update7SEG_1+0x6c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff fde2 	bl	80011d8 <display7SEG_1>
		break;
 8001614:	e011      	b.n	800163a <update7SEG_1+0x5e>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001616:	2201      	movs	r2, #1
 8001618:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800161c:	4809      	ldr	r0, [pc, #36]	; (8001644 <update7SEG_1+0x68>)
 800161e:	f000 fee0 	bl	80023e2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001622:	2200      	movs	r2, #0
 8001624:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001628:	4806      	ldr	r0, [pc, #24]	; (8001644 <update7SEG_1+0x68>)
 800162a:	f000 feda 	bl	80023e2 <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer1[1]);
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <update7SEG_1+0x6c>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff fdd0 	bl	80011d8 <display7SEG_1>
		break;
 8001638:	bf00      	nop
	}
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40010800 	.word	0x40010800
 8001648:	200000b8 	.word	0x200000b8

0800164c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001650:	f000 fba2 	bl	8001d98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001654:	f000 f84a 	bl	80016ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001658:	f000 f8d0 	bl	80017fc <MX_GPIO_Init>
  MX_TIM2_Init();
 800165c:	f000 f882 	bl	8001764 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001660:	481c      	ldr	r0, [pc, #112]	; (80016d4 <main+0x88>)
 8001662:	f001 fb1b 	bl	8002c9c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 1000);
 8001666:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800166a:	2000      	movs	r0, #0
 800166c:	f000 f93e 	bl	80018ec <setTimer>
  setTimer(3, 250);
 8001670:	21fa      	movs	r1, #250	; 0xfa
 8001672:	2003      	movs	r0, #3
 8001674:	f000 f93a 	bl	80018ec <setTimer>
  setTimer(5, 10);
 8001678:	210a      	movs	r1, #10
 800167a:	2005      	movs	r0, #5
 800167c:	f000 f936 	bl	80018ec <setTimer>
  setTimer(6, 10);
 8001680:	210a      	movs	r1, #10
 8001682:	2006      	movs	r0, #6
 8001684:	f000 f932 	bl	80018ec <setTimer>

  mode = INIT;
 8001688:	4b13      	ldr	r3, [pc, #76]	; (80016d8 <main+0x8c>)
 800168a:	2201      	movs	r2, #1
 800168c:	601a      	str	r2, [r3, #0]
  TL_status = INIT;
 800168e:	4b13      	ldr	r3, [pc, #76]	; (80016dc <main+0x90>)
 8001690:	2201      	movs	r2, #1
 8001692:	601a      	str	r2, [r3, #0]
  TL_status_1 = INIT;
 8001694:	4b12      	ldr	r3, [pc, #72]	; (80016e0 <main+0x94>)
 8001696:	2201      	movs	r2, #1
 8001698:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  //led blinky per second
	  if(timer_flag[0] == 1)
 800169a:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <main+0x98>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d10b      	bne.n	80016ba <main+0x6e>
	  {
		  timer_flag[0] = 0;
 80016a2:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <main+0x98>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
		  setTimer(0, 1000);
 80016a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016ac:	2000      	movs	r0, #0
 80016ae:	f000 f91d 	bl	80018ec <setTimer>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80016b2:	2120      	movs	r1, #32
 80016b4:	480c      	ldr	r0, [pc, #48]	; (80016e8 <main+0x9c>)
 80016b6:	f000 feac 	bl	8002412 <HAL_GPIO_TogglePin>
	  }



	  FSM_TL_control_run(); //button
 80016ba:	f7ff f965 	bl	8000988 <FSM_TL_control_run>
	  FSM_automatic_run();//light traffic
 80016be:	f7fe ffd7 	bl	8000670 <FSM_automatic_run>
	  FSM_display7SEG_0();//
 80016c2:	f7fe ffdd 	bl	8000680 <FSM_display7SEG_0>
	  FSM_display7SEG_1();
 80016c6:	f7ff f87d 	bl	80007c4 <FSM_display7SEG_1>

	  HAL_Delay(5);
 80016ca:	2005      	movs	r0, #5
 80016cc:	f000 fbc6 	bl	8001e5c <HAL_Delay>
	  if(timer_flag[0] == 1)
 80016d0:	e7e3      	b.n	800169a <main+0x4e>
 80016d2:	bf00      	nop
 80016d4:	200001f4 	.word	0x200001f4
 80016d8:	2000003c 	.word	0x2000003c
 80016dc:	20000040 	.word	0x20000040
 80016e0:	20000044 	.word	0x20000044
 80016e4:	20000158 	.word	0x20000158
 80016e8:	40010800 	.word	0x40010800

080016ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b090      	sub	sp, #64	; 0x40
 80016f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016f2:	f107 0318 	add.w	r3, r7, #24
 80016f6:	2228      	movs	r2, #40	; 0x28
 80016f8:	2100      	movs	r1, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f001 fe7e 	bl	80033fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]
 800170c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800170e:	2302      	movs	r3, #2
 8001710:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001712:	2301      	movs	r3, #1
 8001714:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001716:	2310      	movs	r3, #16
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800171a:	2300      	movs	r3, #0
 800171c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800171e:	f107 0318 	add.w	r3, r7, #24
 8001722:	4618      	mov	r0, r3
 8001724:	f000 fe8e 	bl	8002444 <HAL_RCC_OscConfig>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800172e:	f000 f8d7 	bl	80018e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001732:	230f      	movs	r3, #15
 8001734:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800173e:	2300      	movs	r3, #0
 8001740:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	2100      	movs	r1, #0
 800174a:	4618      	mov	r0, r3
 800174c:	f001 f8fa 	bl	8002944 <HAL_RCC_ClockConfig>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001756:	f000 f8c3 	bl	80018e0 <Error_Handler>
  }
}
 800175a:	bf00      	nop
 800175c:	3740      	adds	r7, #64	; 0x40
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
	...

08001764 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800176a:	f107 0308 	add.w	r3, r7, #8
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001778:	463b      	mov	r3, r7
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001780:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <MX_TIM2_Init+0x94>)
 8001782:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001786:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001788:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <MX_TIM2_Init+0x94>)
 800178a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800178e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <MX_TIM2_Init+0x94>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <MX_TIM2_Init+0x94>)
 8001798:	2209      	movs	r2, #9
 800179a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179c:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <MX_TIM2_Init+0x94>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a2:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <MX_TIM2_Init+0x94>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017a8:	4813      	ldr	r0, [pc, #76]	; (80017f8 <MX_TIM2_Init+0x94>)
 80017aa:	f001 fa27 	bl	8002bfc <HAL_TIM_Base_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80017b4:	f000 f894 	bl	80018e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017be:	f107 0308 	add.w	r3, r7, #8
 80017c2:	4619      	mov	r1, r3
 80017c4:	480c      	ldr	r0, [pc, #48]	; (80017f8 <MX_TIM2_Init+0x94>)
 80017c6:	f001 fba5 	bl	8002f14 <HAL_TIM_ConfigClockSource>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80017d0:	f000 f886 	bl	80018e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017d4:	2300      	movs	r3, #0
 80017d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d8:	2300      	movs	r3, #0
 80017da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017dc:	463b      	mov	r3, r7
 80017de:	4619      	mov	r1, r3
 80017e0:	4805      	ldr	r0, [pc, #20]	; (80017f8 <MX_TIM2_Init+0x94>)
 80017e2:	f001 fd7d 	bl	80032e0 <HAL_TIMEx_MasterConfigSynchronization>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017ec:	f000 f878 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	200001f4 	.word	0x200001f4

080017fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 0308 	add.w	r3, r7, #8
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001810:	4b28      	ldr	r3, [pc, #160]	; (80018b4 <MX_GPIO_Init+0xb8>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	4a27      	ldr	r2, [pc, #156]	; (80018b4 <MX_GPIO_Init+0xb8>)
 8001816:	f043 0304 	orr.w	r3, r3, #4
 800181a:	6193      	str	r3, [r2, #24]
 800181c:	4b25      	ldr	r3, [pc, #148]	; (80018b4 <MX_GPIO_Init+0xb8>)
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f003 0304 	and.w	r3, r3, #4
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001828:	4b22      	ldr	r3, [pc, #136]	; (80018b4 <MX_GPIO_Init+0xb8>)
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	4a21      	ldr	r2, [pc, #132]	; (80018b4 <MX_GPIO_Init+0xb8>)
 800182e:	f043 0308 	orr.w	r3, r3, #8
 8001832:	6193      	str	r3, [r2, #24]
 8001834:	4b1f      	ldr	r3, [pc, #124]	; (80018b4 <MX_GPIO_Init+0xb8>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	f003 0308 	and.w	r3, r3, #8
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_PINK_Pin|LED_RED_Pin|RED1_Pin|YELLOW1_Pin
 8001840:	2200      	movs	r2, #0
 8001842:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 8001846:	481c      	ldr	r0, [pc, #112]	; (80018b8 <MX_GPIO_Init+0xbc>)
 8001848:	f000 fdcb 	bl	80023e2 <HAL_GPIO_WritePin>
                          |GREEN1_Pin|RED2_Pin|YELLOW2_Pin|GREEN2_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG1_3_Pin
 800184c:	2200      	movs	r2, #0
 800184e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001852:	481a      	ldr	r0, [pc, #104]	; (80018bc <MX_GPIO_Init+0xc0>)
 8001854:	f000 fdc5 	bl	80023e2 <HAL_GPIO_WritePin>
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG1_0_Pin
                          |SEG1_1_Pin|SEG1_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin|BUTTON1_Pin|BUTTON2_Pin;
 8001858:	230e      	movs	r3, #14
 800185a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001860:	2301      	movs	r3, #1
 8001862:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001864:	f107 0308 	add.w	r3, r7, #8
 8001868:	4619      	mov	r1, r3
 800186a:	4813      	ldr	r0, [pc, #76]	; (80018b8 <MX_GPIO_Init+0xbc>)
 800186c:	f000 fc28 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_PINK_Pin LED_RED_Pin RED1_Pin YELLOW1_Pin
                           GREEN1_Pin RED2_Pin YELLOW2_Pin GREEN2_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_PINK_Pin|LED_RED_Pin|RED1_Pin|YELLOW1_Pin
 8001870:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8001874:	60bb      	str	r3, [r7, #8]
                          |GREEN1_Pin|RED2_Pin|YELLOW2_Pin|GREEN2_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001876:	2301      	movs	r3, #1
 8001878:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187e:	2302      	movs	r3, #2
 8001880:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001882:	f107 0308 	add.w	r3, r7, #8
 8001886:	4619      	mov	r1, r3
 8001888:	480b      	ldr	r0, [pc, #44]	; (80018b8 <MX_GPIO_Init+0xbc>)
 800188a:	f000 fc19 	bl	80020c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG1_3_Pin
                           SEG1_4_Pin SEG1_5_Pin SEG1_6_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin SEG1_0_Pin
                           SEG1_1_Pin SEG1_2_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG1_3_Pin
 800188e:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001892:	60bb      	str	r3, [r7, #8]
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG1_0_Pin
                          |SEG1_1_Pin|SEG1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001894:	2301      	movs	r3, #1
 8001896:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001898:	2300      	movs	r3, #0
 800189a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189c:	2302      	movs	r3, #2
 800189e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a0:	f107 0308 	add.w	r3, r7, #8
 80018a4:	4619      	mov	r1, r3
 80018a6:	4805      	ldr	r0, [pc, #20]	; (80018bc <MX_GPIO_Init+0xc0>)
 80018a8:	f000 fc0a 	bl	80020c0 <HAL_GPIO_Init>

}
 80018ac:	bf00      	nop
 80018ae:	3718      	adds	r7, #24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40010800 	.word	0x40010800
 80018bc:	40010c00 	.word	0x40010c00

080018c0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	timerRun();
 80018c8:	f000 f856 	bl	8001978 <timerRun>
	getKeyInput0();
 80018cc:	f7ff f9e8 	bl	8000ca0 <getKeyInput0>
	getKeyInput1();
 80018d0:	f7ff fa44 	bl	8000d5c <getKeyInput1>
	getKeyInput2();
 80018d4:	f7ff fa9a 	bl	8000e0c <getKeyInput2>
}
 80018d8:	bf00      	nop
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e4:	b672      	cpsid	i
}
 80018e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <Error_Handler+0x8>
	...

080018ec <setTimer>:

int timer_counter[NumOfTimer] = {0};
int timer_flag[NumOfTimer] = {0};
int TICK = 10;

void setTimer(int index, int duration){
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TICK;
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <setTimer+0x30>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	683a      	ldr	r2, [r7, #0]
 80018fc:	fb92 f2f3 	sdiv	r2, r2, r3
 8001900:	4907      	ldr	r1, [pc, #28]	; (8001920 <setTimer+0x34>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001908:	4a06      	ldr	r2, [pc, #24]	; (8001924 <setTimer+0x38>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2100      	movs	r1, #0
 800190e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	2000006c 	.word	0x2000006c
 8001920:	200000c8 	.word	0x200000c8
 8001924:	20000158 	.word	0x20000158

08001928 <subTimerRun>:

void subTimerRun(int index){
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
	if(timer_counter[index] > 0){
 8001930:	4a0f      	ldr	r2, [pc, #60]	; (8001970 <subTimerRun+0x48>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001938:	2b00      	cmp	r3, #0
 800193a:	dd13      	ble.n	8001964 <subTimerRun+0x3c>
		timer_counter[index]--;
 800193c:	4a0c      	ldr	r2, [pc, #48]	; (8001970 <subTimerRun+0x48>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001944:	1e5a      	subs	r2, r3, #1
 8001946:	490a      	ldr	r1, [pc, #40]	; (8001970 <subTimerRun+0x48>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[index] <= 0){
 800194e:	4a08      	ldr	r2, [pc, #32]	; (8001970 <subTimerRun+0x48>)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001956:	2b00      	cmp	r3, #0
 8001958:	dc04      	bgt.n	8001964 <subTimerRun+0x3c>
			timer_flag[index] = 1;
 800195a:	4a06      	ldr	r2, [pc, #24]	; (8001974 <subTimerRun+0x4c>)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2101      	movs	r1, #1
 8001960:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	200000c8 	.word	0x200000c8
 8001974:	20000158 	.word	0x20000158

08001978 <timerRun>:
void timerRun(){
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
	subTimerRun(0);//led blinky
 800197c:	2000      	movs	r0, #0
 800197e:	f7ff ffd3 	bl	8001928 <subTimerRun>
	subTimerRun(1);//FSM_automatic_run_0 led
 8001982:	2001      	movs	r0, #1
 8001984:	f7ff ffd0 	bl	8001928 <subTimerRun>
	subTimerRun(2);//FSM_automatic_run_1 led
 8001988:	2002      	movs	r0, #2
 800198a:	f7ff ffcd 	bl	8001928 <subTimerRun>
	//subTimerRun(3);//all led 2HZ
	subTimerRun(4);//counter led_timer_0
 800198e:	2004      	movs	r0, #4
 8001990:	f7ff ffca 	bl	8001928 <subTimerRun>
	subTimerRun(5);//display 7SEG_0
 8001994:	2005      	movs	r0, #5
 8001996:	f7ff ffc7 	bl	8001928 <subTimerRun>
	subTimerRun(6);//display 7SEG_1
 800199a:	2006      	movs	r0, #6
 800199c:	f7ff ffc4 	bl	8001928 <subTimerRun>
	subTimerRun(7);//counter led_timer_1
 80019a0:	2007      	movs	r0, #7
 80019a2:	f7ff ffc1 	bl	8001928 <subTimerRun>
	subTimerRun(8);//modify red led_0
 80019a6:	2008      	movs	r0, #8
 80019a8:	f7ff ffbe 	bl	8001928 <subTimerRun>
	subTimerRun(9);//modify red led_1
 80019ac:	2009      	movs	r0, #9
 80019ae:	f7ff ffbb 	bl	8001928 <subTimerRun>
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
	...

080019b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019be:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <HAL_MspInit+0x5c>)
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	4a14      	ldr	r2, [pc, #80]	; (8001a14 <HAL_MspInit+0x5c>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6193      	str	r3, [r2, #24]
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <HAL_MspInit+0x5c>)
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d6:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <HAL_MspInit+0x5c>)
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	4a0e      	ldr	r2, [pc, #56]	; (8001a14 <HAL_MspInit+0x5c>)
 80019dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e0:	61d3      	str	r3, [r2, #28]
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <HAL_MspInit+0x5c>)
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ea:	607b      	str	r3, [r7, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80019ee:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <HAL_MspInit+0x60>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	4a04      	ldr	r2, [pc, #16]	; (8001a18 <HAL_MspInit+0x60>)
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40010000 	.word	0x40010000

08001a1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a2c:	d113      	bne.n	8001a56 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a2e:	4b0c      	ldr	r3, [pc, #48]	; (8001a60 <HAL_TIM_Base_MspInit+0x44>)
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	4a0b      	ldr	r2, [pc, #44]	; (8001a60 <HAL_TIM_Base_MspInit+0x44>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	61d3      	str	r3, [r2, #28]
 8001a3a:	4b09      	ldr	r3, [pc, #36]	; (8001a60 <HAL_TIM_Base_MspInit+0x44>)
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2100      	movs	r1, #0
 8001a4a:	201c      	movs	r0, #28
 8001a4c:	f000 fb01 	bl	8002052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a50:	201c      	movs	r0, #28
 8001a52:	f000 fb1a 	bl	800208a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a56:	bf00      	nop
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40021000 	.word	0x40021000

08001a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <NMI_Handler+0x4>

08001a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6e:	e7fe      	b.n	8001a6e <HardFault_Handler+0x4>

08001a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <MemManage_Handler+0x4>

08001a76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a7a:	e7fe      	b.n	8001a7a <BusFault_Handler+0x4>

08001a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a80:	e7fe      	b.n	8001a80 <UsageFault_Handler+0x4>

08001a82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a82:	b480      	push	{r7}
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr

08001a8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr

08001a9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bc80      	pop	{r7}
 8001aa4:	4770      	bx	lr

08001aa6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aaa:	f000 f9bb 	bl	8001e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ab8:	4802      	ldr	r0, [pc, #8]	; (8001ac4 <TIM2_IRQHandler+0x10>)
 8001aba:	f001 f93b 	bl	8002d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200001f4 	.word	0x200001f4

08001ac8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr

08001ad4 <setRed_0>:
 *      Author: tntam
 */

#include "traffic_light.h"

void setRed_0(){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2140      	movs	r1, #64	; 0x40
 8001adc:	4807      	ldr	r0, [pc, #28]	; (8001afc <setRed_0+0x28>)
 8001ade:	f000 fc80 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	2180      	movs	r1, #128	; 0x80
 8001ae6:	4805      	ldr	r0, [pc, #20]	; (8001afc <setRed_0+0x28>)
 8001ae8:	f000 fc7b 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af2:	4802      	ldr	r0, [pc, #8]	; (8001afc <setRed_0+0x28>)
 8001af4:	f000 fc75 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40010800 	.word	0x40010800

08001b00 <setYellow_0>:
void setYellow_0(){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001b04:	2201      	movs	r2, #1
 8001b06:	2140      	movs	r1, #64	; 0x40
 8001b08:	4807      	ldr	r0, [pc, #28]	; (8001b28 <setYellow_0+0x28>)
 8001b0a:	f000 fc6a 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2180      	movs	r1, #128	; 0x80
 8001b12:	4805      	ldr	r0, [pc, #20]	; (8001b28 <setYellow_0+0x28>)
 8001b14:	f000 fc65 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b1e:	4802      	ldr	r0, [pc, #8]	; (8001b28 <setYellow_0+0x28>)
 8001b20:	f000 fc5f 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001b24:	bf00      	nop
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40010800 	.word	0x40010800

08001b2c <setGreen_0>:
void setGreen_0(){
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001b30:	2201      	movs	r2, #1
 8001b32:	2140      	movs	r1, #64	; 0x40
 8001b34:	4807      	ldr	r0, [pc, #28]	; (8001b54 <setGreen_0+0x28>)
 8001b36:	f000 fc54 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	2180      	movs	r1, #128	; 0x80
 8001b3e:	4805      	ldr	r0, [pc, #20]	; (8001b54 <setGreen_0+0x28>)
 8001b40:	f000 fc4f 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8001b44:	2200      	movs	r2, #0
 8001b46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b4a:	4802      	ldr	r0, [pc, #8]	; (8001b54 <setGreen_0+0x28>)
 8001b4c:	f000 fc49 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40010800 	.word	0x40010800

08001b58 <setRed_1>:

void setRed_1(){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b62:	4808      	ldr	r0, [pc, #32]	; (8001b84 <setRed_1+0x2c>)
 8001b64:	f000 fc3d 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b6e:	4805      	ldr	r0, [pc, #20]	; (8001b84 <setRed_1+0x2c>)
 8001b70:	f000 fc37 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001b74:	2201      	movs	r2, #1
 8001b76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b7a:	4802      	ldr	r0, [pc, #8]	; (8001b84 <setRed_1+0x2c>)
 8001b7c:	f000 fc31 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40010800 	.word	0x40010800

08001b88 <setYellow_1>:
void setYellow_1(){
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b92:	4808      	ldr	r0, [pc, #32]	; (8001bb4 <setYellow_1+0x2c>)
 8001b94:	f000 fc25 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b9e:	4805      	ldr	r0, [pc, #20]	; (8001bb4 <setYellow_1+0x2c>)
 8001ba0:	f000 fc1f 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001baa:	4802      	ldr	r0, [pc, #8]	; (8001bb4 <setYellow_1+0x2c>)
 8001bac:	f000 fc19 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40010800 	.word	0x40010800

08001bb8 <setGreen_1>:
void setGreen_1(){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bc2:	4808      	ldr	r0, [pc, #32]	; (8001be4 <setGreen_1+0x2c>)
 8001bc4:	f000 fc0d 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bce:	4805      	ldr	r0, [pc, #20]	; (8001be4 <setGreen_1+0x2c>)
 8001bd0:	f000 fc07 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bda:	4802      	ldr	r0, [pc, #8]	; (8001be4 <setGreen_1+0x2c>)
 8001bdc:	f000 fc01 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001be0:	bf00      	nop
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40010800 	.word	0x40010800

08001be8 <Modify_RedLed_0>:

//TIMER 8
void Modify_RedLed_0(){
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8001bec:	2140      	movs	r1, #64	; 0x40
 8001bee:	4808      	ldr	r0, [pc, #32]	; (8001c10 <Modify_RedLed_0+0x28>)
 8001bf0:	f000 fc0f 	bl	8002412 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	2180      	movs	r1, #128	; 0x80
 8001bf8:	4805      	ldr	r0, [pc, #20]	; (8001c10 <Modify_RedLed_0+0x28>)
 8001bfa:	f000 fbf2 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <Modify_RedLed_0+0x28>)
 8001c06:	f000 fbec 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40010800 	.word	0x40010800

08001c14 <Modify_YellowLed_0>:
void Modify_YellowLed_0(){
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 8001c18:	2180      	movs	r1, #128	; 0x80
 8001c1a:	4808      	ldr	r0, [pc, #32]	; (8001c3c <Modify_YellowLed_0+0x28>)
 8001c1c:	f000 fbf9 	bl	8002412 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001c20:	2201      	movs	r2, #1
 8001c22:	2140      	movs	r1, #64	; 0x40
 8001c24:	4805      	ldr	r0, [pc, #20]	; (8001c3c <Modify_YellowLed_0+0x28>)
 8001c26:	f000 fbdc 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c30:	4802      	ldr	r0, [pc, #8]	; (8001c3c <Modify_YellowLed_0+0x28>)
 8001c32:	f000 fbd6 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40010800 	.word	0x40010800

08001c40 <Modify_GreenLed_0>:
void Modify_GreenLed_0(){
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8001c44:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c48:	4807      	ldr	r0, [pc, #28]	; (8001c68 <Modify_GreenLed_0+0x28>)
 8001c4a:	f000 fbe2 	bl	8002412 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001c4e:	2201      	movs	r2, #1
 8001c50:	2140      	movs	r1, #64	; 0x40
 8001c52:	4805      	ldr	r0, [pc, #20]	; (8001c68 <Modify_GreenLed_0+0x28>)
 8001c54:	f000 fbc5 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001c58:	2201      	movs	r2, #1
 8001c5a:	2180      	movs	r1, #128	; 0x80
 8001c5c:	4802      	ldr	r0, [pc, #8]	; (8001c68 <Modify_GreenLed_0+0x28>)
 8001c5e:	f000 fbc0 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40010800 	.word	0x40010800

08001c6c <Modify_RedLed_1>:

//TIMER 8
void Modify_RedLed_1(){
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 8001c70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c74:	4808      	ldr	r0, [pc, #32]	; (8001c98 <Modify_RedLed_1+0x2c>)
 8001c76:	f000 fbcc 	bl	8002412 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c80:	4805      	ldr	r0, [pc, #20]	; (8001c98 <Modify_RedLed_1+0x2c>)
 8001c82:	f000 fbae 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001c86:	2201      	movs	r2, #1
 8001c88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <Modify_RedLed_1+0x2c>)
 8001c8e:	f000 fba8 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40010800 	.word	0x40010800

08001c9c <Modify_YellowLed_1>:
void Modify_YellowLed_1(){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 8001ca0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ca4:	4808      	ldr	r0, [pc, #32]	; (8001cc8 <Modify_YellowLed_1+0x2c>)
 8001ca6:	f000 fbb4 	bl	8002412 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001caa:	2201      	movs	r2, #1
 8001cac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cb0:	4805      	ldr	r0, [pc, #20]	; (8001cc8 <Modify_YellowLed_1+0x2c>)
 8001cb2:	f000 fb96 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cbc:	4802      	ldr	r0, [pc, #8]	; (8001cc8 <Modify_YellowLed_1+0x2c>)
 8001cbe:	f000 fb90 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40010800 	.word	0x40010800

08001ccc <Modify_GreenLed_1>:
void Modify_GreenLed_1(){
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 8001cd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cd4:	4808      	ldr	r0, [pc, #32]	; (8001cf8 <Modify_GreenLed_1+0x2c>)
 8001cd6:	f000 fb9c 	bl	8002412 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ce0:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <Modify_GreenLed_1+0x2c>)
 8001ce2:	f000 fb7e 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cec:	4802      	ldr	r0, [pc, #8]	; (8001cf8 <Modify_GreenLed_1+0x2c>)
 8001cee:	f000 fb78 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40010800 	.word	0x40010800

08001cfc <reset_All_Led>:

void reset_All_Led(){
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001d00:	2201      	movs	r2, #1
 8001d02:	2140      	movs	r1, #64	; 0x40
 8001d04:	4810      	ldr	r0, [pc, #64]	; (8001d48 <reset_All_Led+0x4c>)
 8001d06:	f000 fb6c 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	2180      	movs	r1, #128	; 0x80
 8001d0e:	480e      	ldr	r0, [pc, #56]	; (8001d48 <reset_All_Led+0x4c>)
 8001d10:	f000 fb67 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001d14:	2201      	movs	r2, #1
 8001d16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d1a:	480b      	ldr	r0, [pc, #44]	; (8001d48 <reset_All_Led+0x4c>)
 8001d1c:	f000 fb61 	bl	80023e2 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001d20:	2201      	movs	r2, #1
 8001d22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d26:	4808      	ldr	r0, [pc, #32]	; (8001d48 <reset_All_Led+0x4c>)
 8001d28:	f000 fb5b 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d32:	4805      	ldr	r0, [pc, #20]	; (8001d48 <reset_All_Led+0x4c>)
 8001d34:	f000 fb55 	bl	80023e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d3e:	4802      	ldr	r0, [pc, #8]	; (8001d48 <reset_All_Led+0x4c>)
 8001d40:	f000 fb4f 	bl	80023e2 <HAL_GPIO_WritePin>
}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40010800 	.word	0x40010800

08001d4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d4c:	f7ff febc 	bl	8001ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d50:	480b      	ldr	r0, [pc, #44]	; (8001d80 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d52:	490c      	ldr	r1, [pc, #48]	; (8001d84 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d54:	4a0c      	ldr	r2, [pc, #48]	; (8001d88 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d58:	e002      	b.n	8001d60 <LoopCopyDataInit>

08001d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d5e:	3304      	adds	r3, #4

08001d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d64:	d3f9      	bcc.n	8001d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d66:	4a09      	ldr	r2, [pc, #36]	; (8001d8c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d68:	4c09      	ldr	r4, [pc, #36]	; (8001d90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d6c:	e001      	b.n	8001d72 <LoopFillZerobss>

08001d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d70:	3204      	adds	r2, #4

08001d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d74:	d3fb      	bcc.n	8001d6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d76:	f001 fb1d 	bl	80033b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d7a:	f7ff fc67 	bl	800164c <main>
  bx lr
 8001d7e:	4770      	bx	lr
  ldr r0, =_sdata
 8001d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d84:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001d88:	08003450 	.word	0x08003450
  ldr r2, =_sbss
 8001d8c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001d90:	20000240 	.word	0x20000240

08001d94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d94:	e7fe      	b.n	8001d94 <ADC1_2_IRQHandler>
	...

08001d98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d9c:	4b08      	ldr	r3, [pc, #32]	; (8001dc0 <HAL_Init+0x28>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a07      	ldr	r2, [pc, #28]	; (8001dc0 <HAL_Init+0x28>)
 8001da2:	f043 0310 	orr.w	r3, r3, #16
 8001da6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da8:	2003      	movs	r0, #3
 8001daa:	f000 f947 	bl	800203c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dae:	200f      	movs	r0, #15
 8001db0:	f000 f808 	bl	8001dc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001db4:	f7ff fe00 	bl	80019b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40022000 	.word	0x40022000

08001dc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dcc:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <HAL_InitTick+0x54>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	4b12      	ldr	r3, [pc, #72]	; (8001e1c <HAL_InitTick+0x58>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dda:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de2:	4618      	mov	r0, r3
 8001de4:	f000 f95f 	bl	80020a6 <HAL_SYSTICK_Config>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e00e      	b.n	8001e10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b0f      	cmp	r3, #15
 8001df6:	d80a      	bhi.n	8001e0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001e00:	f000 f927 	bl	8002052 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e04:	4a06      	ldr	r2, [pc, #24]	; (8001e20 <HAL_InitTick+0x5c>)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e000      	b.n	8001e10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000070 	.word	0x20000070
 8001e1c:	20000078 	.word	0x20000078
 8001e20:	20000074 	.word	0x20000074

08001e24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <HAL_IncTick+0x1c>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b05      	ldr	r3, [pc, #20]	; (8001e44 <HAL_IncTick+0x20>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4413      	add	r3, r2
 8001e34:	4a03      	ldr	r2, [pc, #12]	; (8001e44 <HAL_IncTick+0x20>)
 8001e36:	6013      	str	r3, [r2, #0]
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	20000078 	.word	0x20000078
 8001e44:	2000023c 	.word	0x2000023c

08001e48 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e4c:	4b02      	ldr	r3, [pc, #8]	; (8001e58 <HAL_GetTick+0x10>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr
 8001e58:	2000023c 	.word	0x2000023c

08001e5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e64:	f7ff fff0 	bl	8001e48 <HAL_GetTick>
 8001e68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e74:	d005      	beq.n	8001e82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e76:	4b0a      	ldr	r3, [pc, #40]	; (8001ea0 <HAL_Delay+0x44>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	4413      	add	r3, r2
 8001e80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e82:	bf00      	nop
 8001e84:	f7ff ffe0 	bl	8001e48 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d8f7      	bhi.n	8001e84 <HAL_Delay+0x28>
  {
  }
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20000078 	.word	0x20000078

08001ea4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ecc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ed4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ed6:	4a04      	ldr	r2, [pc, #16]	; (8001ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	60d3      	str	r3, [r2, #12]
}
 8001edc:	bf00      	nop
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ef0:	4b04      	ldr	r3, [pc, #16]	; (8001f04 <__NVIC_GetPriorityGrouping+0x18>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	0a1b      	lsrs	r3, r3, #8
 8001ef6:	f003 0307 	and.w	r3, r3, #7
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	db0b      	blt.n	8001f32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	f003 021f 	and.w	r2, r3, #31
 8001f20:	4906      	ldr	r1, [pc, #24]	; (8001f3c <__NVIC_EnableIRQ+0x34>)
 8001f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f26:	095b      	lsrs	r3, r3, #5
 8001f28:	2001      	movs	r0, #1
 8001f2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f32:	bf00      	nop
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr
 8001f3c:	e000e100 	.word	0xe000e100

08001f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	6039      	str	r1, [r7, #0]
 8001f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	db0a      	blt.n	8001f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	490c      	ldr	r1, [pc, #48]	; (8001f8c <__NVIC_SetPriority+0x4c>)
 8001f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5e:	0112      	lsls	r2, r2, #4
 8001f60:	b2d2      	uxtb	r2, r2
 8001f62:	440b      	add	r3, r1
 8001f64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f68:	e00a      	b.n	8001f80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	4908      	ldr	r1, [pc, #32]	; (8001f90 <__NVIC_SetPriority+0x50>)
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	f003 030f 	and.w	r3, r3, #15
 8001f76:	3b04      	subs	r3, #4
 8001f78:	0112      	lsls	r2, r2, #4
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	761a      	strb	r2, [r3, #24]
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bc80      	pop	{r7}
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000e100 	.word	0xe000e100
 8001f90:	e000ed00 	.word	0xe000ed00

08001f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b089      	sub	sp, #36	; 0x24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f1c3 0307 	rsb	r3, r3, #7
 8001fae:	2b04      	cmp	r3, #4
 8001fb0:	bf28      	it	cs
 8001fb2:	2304      	movcs	r3, #4
 8001fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	2b06      	cmp	r3, #6
 8001fbc:	d902      	bls.n	8001fc4 <NVIC_EncodePriority+0x30>
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	3b03      	subs	r3, #3
 8001fc2:	e000      	b.n	8001fc6 <NVIC_EncodePriority+0x32>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43da      	mvns	r2, r3
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe6:	43d9      	mvns	r1, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fec:	4313      	orrs	r3, r2
         );
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3724      	adds	r7, #36	; 0x24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr

08001ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3b01      	subs	r3, #1
 8002004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002008:	d301      	bcc.n	800200e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800200a:	2301      	movs	r3, #1
 800200c:	e00f      	b.n	800202e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800200e:	4a0a      	ldr	r2, [pc, #40]	; (8002038 <SysTick_Config+0x40>)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3b01      	subs	r3, #1
 8002014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002016:	210f      	movs	r1, #15
 8002018:	f04f 30ff 	mov.w	r0, #4294967295
 800201c:	f7ff ff90 	bl	8001f40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002020:	4b05      	ldr	r3, [pc, #20]	; (8002038 <SysTick_Config+0x40>)
 8002022:	2200      	movs	r2, #0
 8002024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002026:	4b04      	ldr	r3, [pc, #16]	; (8002038 <SysTick_Config+0x40>)
 8002028:	2207      	movs	r2, #7
 800202a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	e000e010 	.word	0xe000e010

0800203c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f7ff ff2d 	bl	8001ea4 <__NVIC_SetPriorityGrouping>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}

08002052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002052:	b580      	push	{r7, lr}
 8002054:	b086      	sub	sp, #24
 8002056:	af00      	add	r7, sp, #0
 8002058:	4603      	mov	r3, r0
 800205a:	60b9      	str	r1, [r7, #8]
 800205c:	607a      	str	r2, [r7, #4]
 800205e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002060:	2300      	movs	r3, #0
 8002062:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002064:	f7ff ff42 	bl	8001eec <__NVIC_GetPriorityGrouping>
 8002068:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68b9      	ldr	r1, [r7, #8]
 800206e:	6978      	ldr	r0, [r7, #20]
 8002070:	f7ff ff90 	bl	8001f94 <NVIC_EncodePriority>
 8002074:	4602      	mov	r2, r0
 8002076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800207a:	4611      	mov	r1, r2
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff ff5f 	bl	8001f40 <__NVIC_SetPriority>
}
 8002082:	bf00      	nop
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b082      	sub	sp, #8
 800208e:	af00      	add	r7, sp, #0
 8002090:	4603      	mov	r3, r0
 8002092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff ff35 	bl	8001f08 <__NVIC_EnableIRQ>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b082      	sub	sp, #8
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7ff ffa2 	bl	8001ff8 <SysTick_Config>
 80020b4:	4603      	mov	r3, r0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
	...

080020c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b08b      	sub	sp, #44	; 0x2c
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ca:	2300      	movs	r3, #0
 80020cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020ce:	2300      	movs	r3, #0
 80020d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020d2:	e148      	b.n	8002366 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80020d4:	2201      	movs	r2, #1
 80020d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	69fa      	ldr	r2, [r7, #28]
 80020e4:	4013      	ands	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	f040 8137 	bne.w	8002360 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	4aa3      	ldr	r2, [pc, #652]	; (8002384 <HAL_GPIO_Init+0x2c4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d05e      	beq.n	80021ba <HAL_GPIO_Init+0xfa>
 80020fc:	4aa1      	ldr	r2, [pc, #644]	; (8002384 <HAL_GPIO_Init+0x2c4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d875      	bhi.n	80021ee <HAL_GPIO_Init+0x12e>
 8002102:	4aa1      	ldr	r2, [pc, #644]	; (8002388 <HAL_GPIO_Init+0x2c8>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d058      	beq.n	80021ba <HAL_GPIO_Init+0xfa>
 8002108:	4a9f      	ldr	r2, [pc, #636]	; (8002388 <HAL_GPIO_Init+0x2c8>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d86f      	bhi.n	80021ee <HAL_GPIO_Init+0x12e>
 800210e:	4a9f      	ldr	r2, [pc, #636]	; (800238c <HAL_GPIO_Init+0x2cc>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d052      	beq.n	80021ba <HAL_GPIO_Init+0xfa>
 8002114:	4a9d      	ldr	r2, [pc, #628]	; (800238c <HAL_GPIO_Init+0x2cc>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d869      	bhi.n	80021ee <HAL_GPIO_Init+0x12e>
 800211a:	4a9d      	ldr	r2, [pc, #628]	; (8002390 <HAL_GPIO_Init+0x2d0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d04c      	beq.n	80021ba <HAL_GPIO_Init+0xfa>
 8002120:	4a9b      	ldr	r2, [pc, #620]	; (8002390 <HAL_GPIO_Init+0x2d0>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d863      	bhi.n	80021ee <HAL_GPIO_Init+0x12e>
 8002126:	4a9b      	ldr	r2, [pc, #620]	; (8002394 <HAL_GPIO_Init+0x2d4>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d046      	beq.n	80021ba <HAL_GPIO_Init+0xfa>
 800212c:	4a99      	ldr	r2, [pc, #612]	; (8002394 <HAL_GPIO_Init+0x2d4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d85d      	bhi.n	80021ee <HAL_GPIO_Init+0x12e>
 8002132:	2b12      	cmp	r3, #18
 8002134:	d82a      	bhi.n	800218c <HAL_GPIO_Init+0xcc>
 8002136:	2b12      	cmp	r3, #18
 8002138:	d859      	bhi.n	80021ee <HAL_GPIO_Init+0x12e>
 800213a:	a201      	add	r2, pc, #4	; (adr r2, 8002140 <HAL_GPIO_Init+0x80>)
 800213c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002140:	080021bb 	.word	0x080021bb
 8002144:	08002195 	.word	0x08002195
 8002148:	080021a7 	.word	0x080021a7
 800214c:	080021e9 	.word	0x080021e9
 8002150:	080021ef 	.word	0x080021ef
 8002154:	080021ef 	.word	0x080021ef
 8002158:	080021ef 	.word	0x080021ef
 800215c:	080021ef 	.word	0x080021ef
 8002160:	080021ef 	.word	0x080021ef
 8002164:	080021ef 	.word	0x080021ef
 8002168:	080021ef 	.word	0x080021ef
 800216c:	080021ef 	.word	0x080021ef
 8002170:	080021ef 	.word	0x080021ef
 8002174:	080021ef 	.word	0x080021ef
 8002178:	080021ef 	.word	0x080021ef
 800217c:	080021ef 	.word	0x080021ef
 8002180:	080021ef 	.word	0x080021ef
 8002184:	0800219d 	.word	0x0800219d
 8002188:	080021b1 	.word	0x080021b1
 800218c:	4a82      	ldr	r2, [pc, #520]	; (8002398 <HAL_GPIO_Init+0x2d8>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d013      	beq.n	80021ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002192:	e02c      	b.n	80021ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	623b      	str	r3, [r7, #32]
          break;
 800219a:	e029      	b.n	80021f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	3304      	adds	r3, #4
 80021a2:	623b      	str	r3, [r7, #32]
          break;
 80021a4:	e024      	b.n	80021f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	3308      	adds	r3, #8
 80021ac:	623b      	str	r3, [r7, #32]
          break;
 80021ae:	e01f      	b.n	80021f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	330c      	adds	r3, #12
 80021b6:	623b      	str	r3, [r7, #32]
          break;
 80021b8:	e01a      	b.n	80021f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d102      	bne.n	80021c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021c2:	2304      	movs	r3, #4
 80021c4:	623b      	str	r3, [r7, #32]
          break;
 80021c6:	e013      	b.n	80021f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d105      	bne.n	80021dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021d0:	2308      	movs	r3, #8
 80021d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	69fa      	ldr	r2, [r7, #28]
 80021d8:	611a      	str	r2, [r3, #16]
          break;
 80021da:	e009      	b.n	80021f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021dc:	2308      	movs	r3, #8
 80021de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	69fa      	ldr	r2, [r7, #28]
 80021e4:	615a      	str	r2, [r3, #20]
          break;
 80021e6:	e003      	b.n	80021f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021e8:	2300      	movs	r3, #0
 80021ea:	623b      	str	r3, [r7, #32]
          break;
 80021ec:	e000      	b.n	80021f0 <HAL_GPIO_Init+0x130>
          break;
 80021ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2bff      	cmp	r3, #255	; 0xff
 80021f4:	d801      	bhi.n	80021fa <HAL_GPIO_Init+0x13a>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	e001      	b.n	80021fe <HAL_GPIO_Init+0x13e>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3304      	adds	r3, #4
 80021fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	2bff      	cmp	r3, #255	; 0xff
 8002204:	d802      	bhi.n	800220c <HAL_GPIO_Init+0x14c>
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	e002      	b.n	8002212 <HAL_GPIO_Init+0x152>
 800220c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220e:	3b08      	subs	r3, #8
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	210f      	movs	r1, #15
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	fa01 f303 	lsl.w	r3, r1, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	401a      	ands	r2, r3
 8002224:	6a39      	ldr	r1, [r7, #32]
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	fa01 f303 	lsl.w	r3, r1, r3
 800222c:	431a      	orrs	r2, r3
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800223a:	2b00      	cmp	r3, #0
 800223c:	f000 8090 	beq.w	8002360 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002240:	4b56      	ldr	r3, [pc, #344]	; (800239c <HAL_GPIO_Init+0x2dc>)
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	4a55      	ldr	r2, [pc, #340]	; (800239c <HAL_GPIO_Init+0x2dc>)
 8002246:	f043 0301 	orr.w	r3, r3, #1
 800224a:	6193      	str	r3, [r2, #24]
 800224c:	4b53      	ldr	r3, [pc, #332]	; (800239c <HAL_GPIO_Init+0x2dc>)
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	60bb      	str	r3, [r7, #8]
 8002256:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002258:	4a51      	ldr	r2, [pc, #324]	; (80023a0 <HAL_GPIO_Init+0x2e0>)
 800225a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225c:	089b      	lsrs	r3, r3, #2
 800225e:	3302      	adds	r3, #2
 8002260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002264:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002268:	f003 0303 	and.w	r3, r3, #3
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	220f      	movs	r2, #15
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43db      	mvns	r3, r3
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	4013      	ands	r3, r2
 800227a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4a49      	ldr	r2, [pc, #292]	; (80023a4 <HAL_GPIO_Init+0x2e4>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d00d      	beq.n	80022a0 <HAL_GPIO_Init+0x1e0>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4a48      	ldr	r2, [pc, #288]	; (80023a8 <HAL_GPIO_Init+0x2e8>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d007      	beq.n	800229c <HAL_GPIO_Init+0x1dc>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4a47      	ldr	r2, [pc, #284]	; (80023ac <HAL_GPIO_Init+0x2ec>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d101      	bne.n	8002298 <HAL_GPIO_Init+0x1d8>
 8002294:	2302      	movs	r3, #2
 8002296:	e004      	b.n	80022a2 <HAL_GPIO_Init+0x1e2>
 8002298:	2303      	movs	r3, #3
 800229a:	e002      	b.n	80022a2 <HAL_GPIO_Init+0x1e2>
 800229c:	2301      	movs	r3, #1
 800229e:	e000      	b.n	80022a2 <HAL_GPIO_Init+0x1e2>
 80022a0:	2300      	movs	r3, #0
 80022a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022a4:	f002 0203 	and.w	r2, r2, #3
 80022a8:	0092      	lsls	r2, r2, #2
 80022aa:	4093      	lsls	r3, r2
 80022ac:	68fa      	ldr	r2, [r7, #12]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022b2:	493b      	ldr	r1, [pc, #236]	; (80023a0 <HAL_GPIO_Init+0x2e0>)
 80022b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b6:	089b      	lsrs	r3, r3, #2
 80022b8:	3302      	adds	r3, #2
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d006      	beq.n	80022da <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022cc:	4b38      	ldr	r3, [pc, #224]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	4937      	ldr	r1, [pc, #220]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	608b      	str	r3, [r1, #8]
 80022d8:	e006      	b.n	80022e8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022da:	4b35      	ldr	r3, [pc, #212]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 80022dc:	689a      	ldr	r2, [r3, #8]
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	4933      	ldr	r1, [pc, #204]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 80022e4:	4013      	ands	r3, r2
 80022e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d006      	beq.n	8002302 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022f4:	4b2e      	ldr	r3, [pc, #184]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 80022f6:	68da      	ldr	r2, [r3, #12]
 80022f8:	492d      	ldr	r1, [pc, #180]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	60cb      	str	r3, [r1, #12]
 8002300:	e006      	b.n	8002310 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002302:	4b2b      	ldr	r3, [pc, #172]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	43db      	mvns	r3, r3
 800230a:	4929      	ldr	r1, [pc, #164]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 800230c:	4013      	ands	r3, r2
 800230e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d006      	beq.n	800232a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800231c:	4b24      	ldr	r3, [pc, #144]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	4923      	ldr	r1, [pc, #140]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	4313      	orrs	r3, r2
 8002326:	604b      	str	r3, [r1, #4]
 8002328:	e006      	b.n	8002338 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800232a:	4b21      	ldr	r3, [pc, #132]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	43db      	mvns	r3, r3
 8002332:	491f      	ldr	r1, [pc, #124]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 8002334:	4013      	ands	r3, r2
 8002336:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d006      	beq.n	8002352 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002344:	4b1a      	ldr	r3, [pc, #104]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	4919      	ldr	r1, [pc, #100]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	4313      	orrs	r3, r2
 800234e:	600b      	str	r3, [r1, #0]
 8002350:	e006      	b.n	8002360 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002352:	4b17      	ldr	r3, [pc, #92]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	43db      	mvns	r3, r3
 800235a:	4915      	ldr	r1, [pc, #84]	; (80023b0 <HAL_GPIO_Init+0x2f0>)
 800235c:	4013      	ands	r3, r2
 800235e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002362:	3301      	adds	r3, #1
 8002364:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236c:	fa22 f303 	lsr.w	r3, r2, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	f47f aeaf 	bne.w	80020d4 <HAL_GPIO_Init+0x14>
  }
}
 8002376:	bf00      	nop
 8002378:	bf00      	nop
 800237a:	372c      	adds	r7, #44	; 0x2c
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	10320000 	.word	0x10320000
 8002388:	10310000 	.word	0x10310000
 800238c:	10220000 	.word	0x10220000
 8002390:	10210000 	.word	0x10210000
 8002394:	10120000 	.word	0x10120000
 8002398:	10110000 	.word	0x10110000
 800239c:	40021000 	.word	0x40021000
 80023a0:	40010000 	.word	0x40010000
 80023a4:	40010800 	.word	0x40010800
 80023a8:	40010c00 	.word	0x40010c00
 80023ac:	40011000 	.word	0x40011000
 80023b0:	40010400 	.word	0x40010400

080023b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	460b      	mov	r3, r1
 80023be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689a      	ldr	r2, [r3, #8]
 80023c4:	887b      	ldrh	r3, [r7, #2]
 80023c6:	4013      	ands	r3, r2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023cc:	2301      	movs	r3, #1
 80023ce:	73fb      	strb	r3, [r7, #15]
 80023d0:	e001      	b.n	80023d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023d2:	2300      	movs	r3, #0
 80023d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr

080023e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
 80023ea:	460b      	mov	r3, r1
 80023ec:	807b      	strh	r3, [r7, #2]
 80023ee:	4613      	mov	r3, r2
 80023f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023f2:	787b      	ldrb	r3, [r7, #1]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d003      	beq.n	8002400 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023f8:	887a      	ldrh	r2, [r7, #2]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80023fe:	e003      	b.n	8002408 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002400:	887b      	ldrh	r3, [r7, #2]
 8002402:	041a      	lsls	r2, r3, #16
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	611a      	str	r2, [r3, #16]
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr

08002412 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002412:	b480      	push	{r7}
 8002414:	b085      	sub	sp, #20
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
 800241a:	460b      	mov	r3, r1
 800241c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002424:	887a      	ldrh	r2, [r7, #2]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4013      	ands	r3, r2
 800242a:	041a      	lsls	r2, r3, #16
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	43d9      	mvns	r1, r3
 8002430:	887b      	ldrh	r3, [r7, #2]
 8002432:	400b      	ands	r3, r1
 8002434:	431a      	orrs	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	611a      	str	r2, [r3, #16]
}
 800243a:	bf00      	nop
 800243c:	3714      	adds	r7, #20
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e26c      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8087 	beq.w	8002572 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002464:	4b92      	ldr	r3, [pc, #584]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f003 030c 	and.w	r3, r3, #12
 800246c:	2b04      	cmp	r3, #4
 800246e:	d00c      	beq.n	800248a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002470:	4b8f      	ldr	r3, [pc, #572]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f003 030c 	and.w	r3, r3, #12
 8002478:	2b08      	cmp	r3, #8
 800247a:	d112      	bne.n	80024a2 <HAL_RCC_OscConfig+0x5e>
 800247c:	4b8c      	ldr	r3, [pc, #560]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002484:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002488:	d10b      	bne.n	80024a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800248a:	4b89      	ldr	r3, [pc, #548]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d06c      	beq.n	8002570 <HAL_RCC_OscConfig+0x12c>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d168      	bne.n	8002570 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e246      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024aa:	d106      	bne.n	80024ba <HAL_RCC_OscConfig+0x76>
 80024ac:	4b80      	ldr	r3, [pc, #512]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a7f      	ldr	r2, [pc, #508]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	e02e      	b.n	8002518 <HAL_RCC_OscConfig+0xd4>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d10c      	bne.n	80024dc <HAL_RCC_OscConfig+0x98>
 80024c2:	4b7b      	ldr	r3, [pc, #492]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a7a      	ldr	r2, [pc, #488]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	4b78      	ldr	r3, [pc, #480]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a77      	ldr	r2, [pc, #476]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024d8:	6013      	str	r3, [r2, #0]
 80024da:	e01d      	b.n	8002518 <HAL_RCC_OscConfig+0xd4>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024e4:	d10c      	bne.n	8002500 <HAL_RCC_OscConfig+0xbc>
 80024e6:	4b72      	ldr	r3, [pc, #456]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a71      	ldr	r2, [pc, #452]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f0:	6013      	str	r3, [r2, #0]
 80024f2:	4b6f      	ldr	r3, [pc, #444]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a6e      	ldr	r2, [pc, #440]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80024f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	e00b      	b.n	8002518 <HAL_RCC_OscConfig+0xd4>
 8002500:	4b6b      	ldr	r3, [pc, #428]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a6a      	ldr	r2, [pc, #424]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800250a:	6013      	str	r3, [r2, #0]
 800250c:	4b68      	ldr	r3, [pc, #416]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a67      	ldr	r2, [pc, #412]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002516:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d013      	beq.n	8002548 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002520:	f7ff fc92 	bl	8001e48 <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002528:	f7ff fc8e 	bl	8001e48 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b64      	cmp	r3, #100	; 0x64
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e1fa      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800253a:	4b5d      	ldr	r3, [pc, #372]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d0f0      	beq.n	8002528 <HAL_RCC_OscConfig+0xe4>
 8002546:	e014      	b.n	8002572 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002548:	f7ff fc7e 	bl	8001e48 <HAL_GetTick>
 800254c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002550:	f7ff fc7a 	bl	8001e48 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b64      	cmp	r3, #100	; 0x64
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e1e6      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002562:	4b53      	ldr	r3, [pc, #332]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1f0      	bne.n	8002550 <HAL_RCC_OscConfig+0x10c>
 800256e:	e000      	b.n	8002572 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d063      	beq.n	8002646 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800257e:	4b4c      	ldr	r3, [pc, #304]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 030c 	and.w	r3, r3, #12
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00b      	beq.n	80025a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800258a:	4b49      	ldr	r3, [pc, #292]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 030c 	and.w	r3, r3, #12
 8002592:	2b08      	cmp	r3, #8
 8002594:	d11c      	bne.n	80025d0 <HAL_RCC_OscConfig+0x18c>
 8002596:	4b46      	ldr	r3, [pc, #280]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d116      	bne.n	80025d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025a2:	4b43      	ldr	r3, [pc, #268]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d005      	beq.n	80025ba <HAL_RCC_OscConfig+0x176>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d001      	beq.n	80025ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e1ba      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ba:	4b3d      	ldr	r3, [pc, #244]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	4939      	ldr	r1, [pc, #228]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80025ca:	4313      	orrs	r3, r2
 80025cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ce:	e03a      	b.n	8002646 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d020      	beq.n	800261a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025d8:	4b36      	ldr	r3, [pc, #216]	; (80026b4 <HAL_RCC_OscConfig+0x270>)
 80025da:	2201      	movs	r2, #1
 80025dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025de:	f7ff fc33 	bl	8001e48 <HAL_GetTick>
 80025e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e4:	e008      	b.n	80025f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e6:	f7ff fc2f 	bl	8001e48 <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d901      	bls.n	80025f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e19b      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f8:	4b2d      	ldr	r3, [pc, #180]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d0f0      	beq.n	80025e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002604:	4b2a      	ldr	r3, [pc, #168]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	4927      	ldr	r1, [pc, #156]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 8002614:	4313      	orrs	r3, r2
 8002616:	600b      	str	r3, [r1, #0]
 8002618:	e015      	b.n	8002646 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800261a:	4b26      	ldr	r3, [pc, #152]	; (80026b4 <HAL_RCC_OscConfig+0x270>)
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002620:	f7ff fc12 	bl	8001e48 <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002628:	f7ff fc0e 	bl	8001e48 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e17a      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800263a:	4b1d      	ldr	r3, [pc, #116]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1f0      	bne.n	8002628 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b00      	cmp	r3, #0
 8002650:	d03a      	beq.n	80026c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d019      	beq.n	800268e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800265a:	4b17      	ldr	r3, [pc, #92]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800265c:	2201      	movs	r2, #1
 800265e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002660:	f7ff fbf2 	bl	8001e48 <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002668:	f7ff fbee 	bl	8001e48 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e15a      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800267a:	4b0d      	ldr	r3, [pc, #52]	; (80026b0 <HAL_RCC_OscConfig+0x26c>)
 800267c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0f0      	beq.n	8002668 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002686:	2001      	movs	r0, #1
 8002688:	f000 fa9a 	bl	8002bc0 <RCC_Delay>
 800268c:	e01c      	b.n	80026c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800268e:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002694:	f7ff fbd8 	bl	8001e48 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800269a:	e00f      	b.n	80026bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800269c:	f7ff fbd4 	bl	8001e48 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d908      	bls.n	80026bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e140      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
 80026ae:	bf00      	nop
 80026b0:	40021000 	.word	0x40021000
 80026b4:	42420000 	.word	0x42420000
 80026b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026bc:	4b9e      	ldr	r3, [pc, #632]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1e9      	bne.n	800269c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f000 80a6 	beq.w	8002822 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026d6:	2300      	movs	r3, #0
 80026d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026da:	4b97      	ldr	r3, [pc, #604]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10d      	bne.n	8002702 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026e6:	4b94      	ldr	r3, [pc, #592]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	4a93      	ldr	r2, [pc, #588]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80026ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026f0:	61d3      	str	r3, [r2, #28]
 80026f2:	4b91      	ldr	r3, [pc, #580]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026fa:	60bb      	str	r3, [r7, #8]
 80026fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026fe:	2301      	movs	r3, #1
 8002700:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002702:	4b8e      	ldr	r3, [pc, #568]	; (800293c <HAL_RCC_OscConfig+0x4f8>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800270a:	2b00      	cmp	r3, #0
 800270c:	d118      	bne.n	8002740 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800270e:	4b8b      	ldr	r3, [pc, #556]	; (800293c <HAL_RCC_OscConfig+0x4f8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a8a      	ldr	r2, [pc, #552]	; (800293c <HAL_RCC_OscConfig+0x4f8>)
 8002714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002718:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800271a:	f7ff fb95 	bl	8001e48 <HAL_GetTick>
 800271e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002722:	f7ff fb91 	bl	8001e48 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b64      	cmp	r3, #100	; 0x64
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e0fd      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002734:	4b81      	ldr	r3, [pc, #516]	; (800293c <HAL_RCC_OscConfig+0x4f8>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0f0      	beq.n	8002722 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d106      	bne.n	8002756 <HAL_RCC_OscConfig+0x312>
 8002748:	4b7b      	ldr	r3, [pc, #492]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	4a7a      	ldr	r2, [pc, #488]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800274e:	f043 0301 	orr.w	r3, r3, #1
 8002752:	6213      	str	r3, [r2, #32]
 8002754:	e02d      	b.n	80027b2 <HAL_RCC_OscConfig+0x36e>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d10c      	bne.n	8002778 <HAL_RCC_OscConfig+0x334>
 800275e:	4b76      	ldr	r3, [pc, #472]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	4a75      	ldr	r2, [pc, #468]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002764:	f023 0301 	bic.w	r3, r3, #1
 8002768:	6213      	str	r3, [r2, #32]
 800276a:	4b73      	ldr	r3, [pc, #460]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	4a72      	ldr	r2, [pc, #456]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002770:	f023 0304 	bic.w	r3, r3, #4
 8002774:	6213      	str	r3, [r2, #32]
 8002776:	e01c      	b.n	80027b2 <HAL_RCC_OscConfig+0x36e>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2b05      	cmp	r3, #5
 800277e:	d10c      	bne.n	800279a <HAL_RCC_OscConfig+0x356>
 8002780:	4b6d      	ldr	r3, [pc, #436]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	4a6c      	ldr	r2, [pc, #432]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002786:	f043 0304 	orr.w	r3, r3, #4
 800278a:	6213      	str	r3, [r2, #32]
 800278c:	4b6a      	ldr	r3, [pc, #424]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	4a69      	ldr	r2, [pc, #420]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002792:	f043 0301 	orr.w	r3, r3, #1
 8002796:	6213      	str	r3, [r2, #32]
 8002798:	e00b      	b.n	80027b2 <HAL_RCC_OscConfig+0x36e>
 800279a:	4b67      	ldr	r3, [pc, #412]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	4a66      	ldr	r2, [pc, #408]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80027a0:	f023 0301 	bic.w	r3, r3, #1
 80027a4:	6213      	str	r3, [r2, #32]
 80027a6:	4b64      	ldr	r3, [pc, #400]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	4a63      	ldr	r2, [pc, #396]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80027ac:	f023 0304 	bic.w	r3, r3, #4
 80027b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d015      	beq.n	80027e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ba:	f7ff fb45 	bl	8001e48 <HAL_GetTick>
 80027be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c0:	e00a      	b.n	80027d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c2:	f7ff fb41 	bl	8001e48 <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d901      	bls.n	80027d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e0ab      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027d8:	4b57      	ldr	r3, [pc, #348]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0ee      	beq.n	80027c2 <HAL_RCC_OscConfig+0x37e>
 80027e4:	e014      	b.n	8002810 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e6:	f7ff fb2f 	bl	8001e48 <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027ec:	e00a      	b.n	8002804 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ee:	f7ff fb2b 	bl	8001e48 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e095      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002804:	4b4c      	ldr	r3, [pc, #304]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1ee      	bne.n	80027ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002810:	7dfb      	ldrb	r3, [r7, #23]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d105      	bne.n	8002822 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002816:	4b48      	ldr	r3, [pc, #288]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	4a47      	ldr	r2, [pc, #284]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800281c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002820:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	2b00      	cmp	r3, #0
 8002828:	f000 8081 	beq.w	800292e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800282c:	4b42      	ldr	r3, [pc, #264]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 030c 	and.w	r3, r3, #12
 8002834:	2b08      	cmp	r3, #8
 8002836:	d061      	beq.n	80028fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69db      	ldr	r3, [r3, #28]
 800283c:	2b02      	cmp	r3, #2
 800283e:	d146      	bne.n	80028ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002840:	4b3f      	ldr	r3, [pc, #252]	; (8002940 <HAL_RCC_OscConfig+0x4fc>)
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002846:	f7ff faff 	bl	8001e48 <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800284c:	e008      	b.n	8002860 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800284e:	f7ff fafb 	bl	8001e48 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e067      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002860:	4b35      	ldr	r3, [pc, #212]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1f0      	bne.n	800284e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002874:	d108      	bne.n	8002888 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002876:	4b30      	ldr	r3, [pc, #192]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	492d      	ldr	r1, [pc, #180]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 8002884:	4313      	orrs	r3, r2
 8002886:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002888:	4b2b      	ldr	r3, [pc, #172]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a19      	ldr	r1, [r3, #32]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002898:	430b      	orrs	r3, r1
 800289a:	4927      	ldr	r1, [pc, #156]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800289c:	4313      	orrs	r3, r2
 800289e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028a0:	4b27      	ldr	r3, [pc, #156]	; (8002940 <HAL_RCC_OscConfig+0x4fc>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a6:	f7ff facf 	bl	8001e48 <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028ac:	e008      	b.n	80028c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ae:	f7ff facb 	bl	8001e48 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e037      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028c0:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0f0      	beq.n	80028ae <HAL_RCC_OscConfig+0x46a>
 80028cc:	e02f      	b.n	800292e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ce:	4b1c      	ldr	r3, [pc, #112]	; (8002940 <HAL_RCC_OscConfig+0x4fc>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d4:	f7ff fab8 	bl	8001e48 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7ff fab4 	bl	8001e48 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e020      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ee:	4b12      	ldr	r3, [pc, #72]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_OscConfig+0x498>
 80028fa:	e018      	b.n	800292e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e013      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002908:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <HAL_RCC_OscConfig+0x4f4>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	429a      	cmp	r2, r3
 800291a:	d106      	bne.n	800292a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002926:	429a      	cmp	r2, r3
 8002928:	d001      	beq.n	800292e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40021000 	.word	0x40021000
 800293c:	40007000 	.word	0x40007000
 8002940:	42420060 	.word	0x42420060

08002944 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e0d0      	b.n	8002afa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002958:	4b6a      	ldr	r3, [pc, #424]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0307 	and.w	r3, r3, #7
 8002960:	683a      	ldr	r2, [r7, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	d910      	bls.n	8002988 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002966:	4b67      	ldr	r3, [pc, #412]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f023 0207 	bic.w	r2, r3, #7
 800296e:	4965      	ldr	r1, [pc, #404]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	4313      	orrs	r3, r2
 8002974:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002976:	4b63      	ldr	r3, [pc, #396]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0307 	and.w	r3, r3, #7
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	429a      	cmp	r2, r3
 8002982:	d001      	beq.n	8002988 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e0b8      	b.n	8002afa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d020      	beq.n	80029d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	2b00      	cmp	r3, #0
 800299e:	d005      	beq.n	80029ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029a0:	4b59      	ldr	r3, [pc, #356]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	4a58      	ldr	r2, [pc, #352]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 80029a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0308 	and.w	r3, r3, #8
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d005      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029b8:	4b53      	ldr	r3, [pc, #332]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	4a52      	ldr	r2, [pc, #328]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 80029be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029c4:	4b50      	ldr	r3, [pc, #320]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	494d      	ldr	r1, [pc, #308]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d040      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d107      	bne.n	80029fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ea:	4b47      	ldr	r3, [pc, #284]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d115      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e07f      	b.n	8002afa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d107      	bne.n	8002a12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a02:	4b41      	ldr	r3, [pc, #260]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d109      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e073      	b.n	8002afa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a12:	4b3d      	ldr	r3, [pc, #244]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e06b      	b.n	8002afa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a22:	4b39      	ldr	r3, [pc, #228]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f023 0203 	bic.w	r2, r3, #3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4936      	ldr	r1, [pc, #216]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a34:	f7ff fa08 	bl	8001e48 <HAL_GetTick>
 8002a38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3a:	e00a      	b.n	8002a52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a3c:	f7ff fa04 	bl	8001e48 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e053      	b.n	8002afa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a52:	4b2d      	ldr	r3, [pc, #180]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f003 020c 	and.w	r2, r3, #12
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d1eb      	bne.n	8002a3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a64:	4b27      	ldr	r3, [pc, #156]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d210      	bcs.n	8002a94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a72:	4b24      	ldr	r3, [pc, #144]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f023 0207 	bic.w	r2, r3, #7
 8002a7a:	4922      	ldr	r1, [pc, #136]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a82:	4b20      	ldr	r3, [pc, #128]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d001      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e032      	b.n	8002afa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d008      	beq.n	8002ab2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aa0:	4b19      	ldr	r3, [pc, #100]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4916      	ldr	r1, [pc, #88]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d009      	beq.n	8002ad2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002abe:	4b12      	ldr	r3, [pc, #72]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	490e      	ldr	r1, [pc, #56]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ad2:	f000 f821 	bl	8002b18 <HAL_RCC_GetSysClockFreq>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	091b      	lsrs	r3, r3, #4
 8002ade:	f003 030f 	and.w	r3, r3, #15
 8002ae2:	490a      	ldr	r1, [pc, #40]	; (8002b0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ae4:	5ccb      	ldrb	r3, [r1, r3]
 8002ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aea:	4a09      	ldr	r2, [pc, #36]	; (8002b10 <HAL_RCC_ClockConfig+0x1cc>)
 8002aec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002aee:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <HAL_RCC_ClockConfig+0x1d0>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff f966 	bl	8001dc4 <HAL_InitTick>

  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40022000 	.word	0x40022000
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	08003424 	.word	0x08003424
 8002b10:	20000070 	.word	0x20000070
 8002b14:	20000074 	.word	0x20000074

08002b18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b087      	sub	sp, #28
 8002b1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	2300      	movs	r3, #0
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b32:	4b1e      	ldr	r3, [pc, #120]	; (8002bac <HAL_RCC_GetSysClockFreq+0x94>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f003 030c 	and.w	r3, r3, #12
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d002      	beq.n	8002b48 <HAL_RCC_GetSysClockFreq+0x30>
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d003      	beq.n	8002b4e <HAL_RCC_GetSysClockFreq+0x36>
 8002b46:	e027      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b48:	4b19      	ldr	r3, [pc, #100]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b4a:	613b      	str	r3, [r7, #16]
      break;
 8002b4c:	e027      	b.n	8002b9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	0c9b      	lsrs	r3, r3, #18
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	4a17      	ldr	r2, [pc, #92]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b58:	5cd3      	ldrb	r3, [r2, r3]
 8002b5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d010      	beq.n	8002b88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b66:	4b11      	ldr	r3, [pc, #68]	; (8002bac <HAL_RCC_GetSysClockFreq+0x94>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	0c5b      	lsrs	r3, r3, #17
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	4a11      	ldr	r2, [pc, #68]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b72:	5cd3      	ldrb	r3, [r2, r3]
 8002b74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a0d      	ldr	r2, [pc, #52]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b7a:	fb02 f203 	mul.w	r2, r2, r3
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b84:	617b      	str	r3, [r7, #20]
 8002b86:	e004      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a0c      	ldr	r2, [pc, #48]	; (8002bbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b8c:	fb02 f303 	mul.w	r3, r2, r3
 8002b90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	613b      	str	r3, [r7, #16]
      break;
 8002b96:	e002      	b.n	8002b9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b98:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b9a:	613b      	str	r3, [r7, #16]
      break;
 8002b9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b9e:	693b      	ldr	r3, [r7, #16]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	371c      	adds	r7, #28
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bc80      	pop	{r7}
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	007a1200 	.word	0x007a1200
 8002bb4:	08003434 	.word	0x08003434
 8002bb8:	08003444 	.word	0x08003444
 8002bbc:	003d0900 	.word	0x003d0900

08002bc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bc8:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <RCC_Delay+0x34>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a0a      	ldr	r2, [pc, #40]	; (8002bf8 <RCC_Delay+0x38>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	0a5b      	lsrs	r3, r3, #9
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	fb02 f303 	mul.w	r3, r2, r3
 8002bda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bdc:	bf00      	nop
  }
  while (Delay --);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	1e5a      	subs	r2, r3, #1
 8002be2:	60fa      	str	r2, [r7, #12]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1f9      	bne.n	8002bdc <RCC_Delay+0x1c>
}
 8002be8:	bf00      	nop
 8002bea:	bf00      	nop
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bc80      	pop	{r7}
 8002bf2:	4770      	bx	lr
 8002bf4:	20000070 	.word	0x20000070
 8002bf8:	10624dd3 	.word	0x10624dd3

08002bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e041      	b.n	8002c92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f7fe fefa 	bl	8001a1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	3304      	adds	r3, #4
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4610      	mov	r0, r2
 8002c3c:	f000 fa56 	bl	80030ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
	...

08002c9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d001      	beq.n	8002cb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e035      	b.n	8002d20 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0201 	orr.w	r2, r2, #1
 8002cca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a16      	ldr	r2, [pc, #88]	; (8002d2c <HAL_TIM_Base_Start_IT+0x90>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d009      	beq.n	8002cea <HAL_TIM_Base_Start_IT+0x4e>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cde:	d004      	beq.n	8002cea <HAL_TIM_Base_Start_IT+0x4e>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a12      	ldr	r2, [pc, #72]	; (8002d30 <HAL_TIM_Base_Start_IT+0x94>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d111      	bne.n	8002d0e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f003 0307 	and.w	r3, r3, #7
 8002cf4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2b06      	cmp	r3, #6
 8002cfa:	d010      	beq.n	8002d1e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f042 0201 	orr.w	r2, r2, #1
 8002d0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d0c:	e007      	b.n	8002d1e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f042 0201 	orr.w	r2, r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40012c00 	.word	0x40012c00
 8002d30:	40000400 	.word	0x40000400

08002d34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d020      	beq.n	8002d98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d01b      	beq.n	8002d98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f06f 0202 	mvn.w	r2, #2
 8002d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f998 	bl	80030b4 <HAL_TIM_IC_CaptureCallback>
 8002d84:	e005      	b.n	8002d92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f98b 	bl	80030a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f000 f99a 	bl	80030c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d020      	beq.n	8002de4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0304 	and.w	r3, r3, #4
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d01b      	beq.n	8002de4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f06f 0204 	mvn.w	r2, #4
 8002db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2202      	movs	r2, #2
 8002dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	699b      	ldr	r3, [r3, #24]
 8002dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f000 f972 	bl	80030b4 <HAL_TIM_IC_CaptureCallback>
 8002dd0:	e005      	b.n	8002dde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f965 	bl	80030a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 f974 	bl	80030c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d020      	beq.n	8002e30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f003 0308 	and.w	r3, r3, #8
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d01b      	beq.n	8002e30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0208 	mvn.w	r2, #8
 8002e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2204      	movs	r2, #4
 8002e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f94c 	bl	80030b4 <HAL_TIM_IC_CaptureCallback>
 8002e1c:	e005      	b.n	8002e2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f93f 	bl	80030a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f94e 	bl	80030c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	f003 0310 	and.w	r3, r3, #16
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d020      	beq.n	8002e7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f003 0310 	and.w	r3, r3, #16
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d01b      	beq.n	8002e7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f06f 0210 	mvn.w	r2, #16
 8002e4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2208      	movs	r2, #8
 8002e52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 f926 	bl	80030b4 <HAL_TIM_IC_CaptureCallback>
 8002e68:	e005      	b.n	8002e76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f919 	bl	80030a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 f928 	bl	80030c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00c      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d007      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f06f 0201 	mvn.w	r2, #1
 8002e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7fe fd10 	bl	80018c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00c      	beq.n	8002ec4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d007      	beq.n	8002ec4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 fa6f 	bl	80033a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00c      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d007      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 f8f8 	bl	80030d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	f003 0320 	and.w	r3, r3, #32
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00c      	beq.n	8002f0c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 0320 	and.w	r3, r3, #32
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d007      	beq.n	8002f0c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f06f 0220 	mvn.w	r2, #32
 8002f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 fa42 	bl	8003390 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f0c:	bf00      	nop
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d101      	bne.n	8002f30 <HAL_TIM_ConfigClockSource+0x1c>
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	e0b4      	b.n	800309a <HAL_TIM_ConfigClockSource+0x186>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f68:	d03e      	beq.n	8002fe8 <HAL_TIM_ConfigClockSource+0xd4>
 8002f6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f6e:	f200 8087 	bhi.w	8003080 <HAL_TIM_ConfigClockSource+0x16c>
 8002f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f76:	f000 8086 	beq.w	8003086 <HAL_TIM_ConfigClockSource+0x172>
 8002f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f7e:	d87f      	bhi.n	8003080 <HAL_TIM_ConfigClockSource+0x16c>
 8002f80:	2b70      	cmp	r3, #112	; 0x70
 8002f82:	d01a      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0xa6>
 8002f84:	2b70      	cmp	r3, #112	; 0x70
 8002f86:	d87b      	bhi.n	8003080 <HAL_TIM_ConfigClockSource+0x16c>
 8002f88:	2b60      	cmp	r3, #96	; 0x60
 8002f8a:	d050      	beq.n	800302e <HAL_TIM_ConfigClockSource+0x11a>
 8002f8c:	2b60      	cmp	r3, #96	; 0x60
 8002f8e:	d877      	bhi.n	8003080 <HAL_TIM_ConfigClockSource+0x16c>
 8002f90:	2b50      	cmp	r3, #80	; 0x50
 8002f92:	d03c      	beq.n	800300e <HAL_TIM_ConfigClockSource+0xfa>
 8002f94:	2b50      	cmp	r3, #80	; 0x50
 8002f96:	d873      	bhi.n	8003080 <HAL_TIM_ConfigClockSource+0x16c>
 8002f98:	2b40      	cmp	r3, #64	; 0x40
 8002f9a:	d058      	beq.n	800304e <HAL_TIM_ConfigClockSource+0x13a>
 8002f9c:	2b40      	cmp	r3, #64	; 0x40
 8002f9e:	d86f      	bhi.n	8003080 <HAL_TIM_ConfigClockSource+0x16c>
 8002fa0:	2b30      	cmp	r3, #48	; 0x30
 8002fa2:	d064      	beq.n	800306e <HAL_TIM_ConfigClockSource+0x15a>
 8002fa4:	2b30      	cmp	r3, #48	; 0x30
 8002fa6:	d86b      	bhi.n	8003080 <HAL_TIM_ConfigClockSource+0x16c>
 8002fa8:	2b20      	cmp	r3, #32
 8002faa:	d060      	beq.n	800306e <HAL_TIM_ConfigClockSource+0x15a>
 8002fac:	2b20      	cmp	r3, #32
 8002fae:	d867      	bhi.n	8003080 <HAL_TIM_ConfigClockSource+0x16c>
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d05c      	beq.n	800306e <HAL_TIM_ConfigClockSource+0x15a>
 8002fb4:	2b10      	cmp	r3, #16
 8002fb6:	d05a      	beq.n	800306e <HAL_TIM_ConfigClockSource+0x15a>
 8002fb8:	e062      	b.n	8003080 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6818      	ldr	r0, [r3, #0]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	6899      	ldr	r1, [r3, #8]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	f000 f96a 	bl	80032a2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002fdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	609a      	str	r2, [r3, #8]
      break;
 8002fe6:	e04f      	b.n	8003088 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6818      	ldr	r0, [r3, #0]
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	6899      	ldr	r1, [r3, #8]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	f000 f953 	bl	80032a2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800300a:	609a      	str	r2, [r3, #8]
      break;
 800300c:	e03c      	b.n	8003088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6818      	ldr	r0, [r3, #0]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	6859      	ldr	r1, [r3, #4]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	461a      	mov	r2, r3
 800301c:	f000 f8ca 	bl	80031b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2150      	movs	r1, #80	; 0x50
 8003026:	4618      	mov	r0, r3
 8003028:	f000 f921 	bl	800326e <TIM_ITRx_SetConfig>
      break;
 800302c:	e02c      	b.n	8003088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6818      	ldr	r0, [r3, #0]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	6859      	ldr	r1, [r3, #4]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	461a      	mov	r2, r3
 800303c:	f000 f8e8 	bl	8003210 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2160      	movs	r1, #96	; 0x60
 8003046:	4618      	mov	r0, r3
 8003048:	f000 f911 	bl	800326e <TIM_ITRx_SetConfig>
      break;
 800304c:	e01c      	b.n	8003088 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6818      	ldr	r0, [r3, #0]
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	6859      	ldr	r1, [r3, #4]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	461a      	mov	r2, r3
 800305c:	f000 f8aa 	bl	80031b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2140      	movs	r1, #64	; 0x40
 8003066:	4618      	mov	r0, r3
 8003068:	f000 f901 	bl	800326e <TIM_ITRx_SetConfig>
      break;
 800306c:	e00c      	b.n	8003088 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4619      	mov	r1, r3
 8003078:	4610      	mov	r0, r2
 800307a:	f000 f8f8 	bl	800326e <TIM_ITRx_SetConfig>
      break;
 800307e:	e003      	b.n	8003088 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	73fb      	strb	r3, [r7, #15]
      break;
 8003084:	e000      	b.n	8003088 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003086:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003098:	7bfb      	ldrb	r3, [r7, #15]
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr

080030c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr

080030d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bc80      	pop	{r7}
 80030e8:	4770      	bx	lr
	...

080030ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a2b      	ldr	r2, [pc, #172]	; (80031ac <TIM_Base_SetConfig+0xc0>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d007      	beq.n	8003114 <TIM_Base_SetConfig+0x28>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800310a:	d003      	beq.n	8003114 <TIM_Base_SetConfig+0x28>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a28      	ldr	r2, [pc, #160]	; (80031b0 <TIM_Base_SetConfig+0xc4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d108      	bne.n	8003126 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800311a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	4313      	orrs	r3, r2
 8003124:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a20      	ldr	r2, [pc, #128]	; (80031ac <TIM_Base_SetConfig+0xc0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d007      	beq.n	800313e <TIM_Base_SetConfig+0x52>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003134:	d003      	beq.n	800313e <TIM_Base_SetConfig+0x52>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a1d      	ldr	r2, [pc, #116]	; (80031b0 <TIM_Base_SetConfig+0xc4>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d108      	bne.n	8003150 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003144:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	4313      	orrs	r3, r2
 800314e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	4313      	orrs	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a0d      	ldr	r2, [pc, #52]	; (80031ac <TIM_Base_SetConfig+0xc0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d103      	bne.n	8003184 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	691a      	ldr	r2, [r3, #16]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d005      	beq.n	80031a2 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	f023 0201 	bic.w	r2, r3, #1
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	611a      	str	r2, [r3, #16]
  }
}
 80031a2:	bf00      	nop
 80031a4:	3714      	adds	r7, #20
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr
 80031ac:	40012c00 	.word	0x40012c00
 80031b0:	40000400 	.word	0x40000400

080031b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b087      	sub	sp, #28
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	f023 0201 	bic.w	r2, r3, #1
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	f023 030a 	bic.w	r3, r3, #10
 80031f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	693a      	ldr	r2, [r7, #16]
 80031fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	697a      	ldr	r2, [r7, #20]
 8003204:	621a      	str	r2, [r3, #32]
}
 8003206:	bf00      	nop
 8003208:	371c      	adds	r7, #28
 800320a:	46bd      	mov	sp, r7
 800320c:	bc80      	pop	{r7}
 800320e:	4770      	bx	lr

08003210 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003210:	b480      	push	{r7}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	f023 0210 	bic.w	r2, r3, #16
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800323a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	031b      	lsls	r3, r3, #12
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800324c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	697a      	ldr	r2, [r7, #20]
 8003254:	4313      	orrs	r3, r2
 8003256:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	697a      	ldr	r2, [r7, #20]
 8003262:	621a      	str	r2, [r3, #32]
}
 8003264:	bf00      	nop
 8003266:	371c      	adds	r7, #28
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr

0800326e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800326e:	b480      	push	{r7}
 8003270:	b085      	sub	sp, #20
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
 8003276:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003284:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	4313      	orrs	r3, r2
 800328c:	f043 0307 	orr.w	r3, r3, #7
 8003290:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	609a      	str	r2, [r3, #8]
}
 8003298:	bf00      	nop
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	bc80      	pop	{r7}
 80032a0:	4770      	bx	lr

080032a2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b087      	sub	sp, #28
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	60f8      	str	r0, [r7, #12]
 80032aa:	60b9      	str	r1, [r7, #8]
 80032ac:	607a      	str	r2, [r7, #4]
 80032ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032bc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	021a      	lsls	r2, r3, #8
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	431a      	orrs	r2, r3
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	609a      	str	r2, [r3, #8]
}
 80032d6:	bf00      	nop
 80032d8:	371c      	adds	r7, #28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr

080032e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d101      	bne.n	80032f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032f4:	2302      	movs	r3, #2
 80032f6:	e041      	b.n	800337c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2202      	movs	r2, #2
 8003304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800331e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	4313      	orrs	r3, r2
 8003328:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a14      	ldr	r2, [pc, #80]	; (8003388 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d009      	beq.n	8003350 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003344:	d004      	beq.n	8003350 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a10      	ldr	r2, [pc, #64]	; (800338c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d10c      	bne.n	800336a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003356:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	4313      	orrs	r3, r2
 8003360:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68ba      	ldr	r2, [r7, #8]
 8003368:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	bc80      	pop	{r7}
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	40012c00 	.word	0x40012c00
 800338c:	40000400 	.word	0x40000400

08003390 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr

080033a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b083      	sub	sp, #12
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033aa:	bf00      	nop
 80033ac:	370c      	adds	r7, #12
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr

080033b4 <__libc_init_array>:
 80033b4:	b570      	push	{r4, r5, r6, lr}
 80033b6:	2600      	movs	r6, #0
 80033b8:	4d0c      	ldr	r5, [pc, #48]	; (80033ec <__libc_init_array+0x38>)
 80033ba:	4c0d      	ldr	r4, [pc, #52]	; (80033f0 <__libc_init_array+0x3c>)
 80033bc:	1b64      	subs	r4, r4, r5
 80033be:	10a4      	asrs	r4, r4, #2
 80033c0:	42a6      	cmp	r6, r4
 80033c2:	d109      	bne.n	80033d8 <__libc_init_array+0x24>
 80033c4:	f000 f822 	bl	800340c <_init>
 80033c8:	2600      	movs	r6, #0
 80033ca:	4d0a      	ldr	r5, [pc, #40]	; (80033f4 <__libc_init_array+0x40>)
 80033cc:	4c0a      	ldr	r4, [pc, #40]	; (80033f8 <__libc_init_array+0x44>)
 80033ce:	1b64      	subs	r4, r4, r5
 80033d0:	10a4      	asrs	r4, r4, #2
 80033d2:	42a6      	cmp	r6, r4
 80033d4:	d105      	bne.n	80033e2 <__libc_init_array+0x2e>
 80033d6:	bd70      	pop	{r4, r5, r6, pc}
 80033d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80033dc:	4798      	blx	r3
 80033de:	3601      	adds	r6, #1
 80033e0:	e7ee      	b.n	80033c0 <__libc_init_array+0xc>
 80033e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80033e6:	4798      	blx	r3
 80033e8:	3601      	adds	r6, #1
 80033ea:	e7f2      	b.n	80033d2 <__libc_init_array+0x1e>
 80033ec:	08003448 	.word	0x08003448
 80033f0:	08003448 	.word	0x08003448
 80033f4:	08003448 	.word	0x08003448
 80033f8:	0800344c 	.word	0x0800344c

080033fc <memset>:
 80033fc:	4603      	mov	r3, r0
 80033fe:	4402      	add	r2, r0
 8003400:	4293      	cmp	r3, r2
 8003402:	d100      	bne.n	8003406 <memset+0xa>
 8003404:	4770      	bx	lr
 8003406:	f803 1b01 	strb.w	r1, [r3], #1
 800340a:	e7f9      	b.n	8003400 <memset+0x4>

0800340c <_init>:
 800340c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800340e:	bf00      	nop
 8003410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003412:	bc08      	pop	{r3}
 8003414:	469e      	mov	lr, r3
 8003416:	4770      	bx	lr

08003418 <_fini>:
 8003418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341a:	bf00      	nop
 800341c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341e:	bc08      	pop	{r3}
 8003420:	469e      	mov	lr, r3
 8003422:	4770      	bx	lr
