{"vcs1":{"timestamp_begin":1731060424.661970929, "rt":2.83, "ut":1.56, "st":0.30}}
{"vcselab":{"timestamp_begin":1731060427.584232463, "rt":0.91, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1731060428.575751063, "rt":0.39, "ut":0.16, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731060423.824474684}
{"VCS_COMP_START_TIME": 1731060423.824474684}
{"VCS_COMP_END_TIME": 1731060430.392993256}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 334908}}
{"stitch_vcselab": {"peak_mem": 231624}}
