{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718107618025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718107618025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 17:36:55 2024 " "Processing started: Tue Jun 11 17:36:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718107618025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718107618025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo_mpsoc -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo_mpsoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718107618025 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718107618493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab03/hardware_fifo/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/fifo_mpsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/fifo_mpsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc " "Found entity 1: fifo_mpsoc" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_irq_mapper " "Found entity 1: fifo_mpsoc_irq_mapper" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0 " "Found entity 1: fifo_mpsoc_mm_interconnect_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618657 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router_010.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router_010.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_010_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_010_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618748 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router_010 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router_010" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router_008.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router_008.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_008_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_008_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618761 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router_008 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router_008" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router_006.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router_006.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618774 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router_006 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router_006" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618785 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router_002 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router_002" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618797 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618809 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_addr_router_003 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_addr_router_003" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618822 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_addr_router_002 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_addr_router_002" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618834 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_addr_router_001 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_addr_router_001" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718107618844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_addr_router_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_addr_router_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618844 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_addr_router " "Found entity 2: fifo_mpsoc_mm_interconnect_0_addr_router" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fifo_mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_alt_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_alt_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_alt_timer_0 " "Found entity 1: fifo_mpsoc_alt_timer_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_alt_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_alt_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_fifo_shared_single_clock_fifo " "Found entity 1: fifo_mpsoc_fifo_shared_single_clock_fifo" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618912 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_fifo_shared_scfifo_with_controls " "Found entity 2: fifo_mpsoc_fifo_shared_scfifo_with_controls" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618912 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_mpsoc_fifo_shared " "Found entity 3: fifo_mpsoc_fifo_shared" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_sysid_1 " "Found entity 1: fifo_mpsoc_sysid_1" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v 21 21 " "Found 21 design units, including 21 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_register_bank_a_module " "Found entity 1: fifo_mpsoc_cpu1_register_bank_a_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_cpu1_register_bank_b_module " "Found entity 2: fifo_mpsoc_cpu1_register_bank_b_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_mpsoc_cpu1_nios2_oci_debug " "Found entity 3: fifo_mpsoc_cpu1_nios2_oci_debug" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_mpsoc_cpu1_ociram_sp_ram_module " "Found entity 4: fifo_mpsoc_cpu1_ociram_sp_ram_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_mpsoc_cpu1_nios2_ocimem " "Found entity 5: fifo_mpsoc_cpu1_nios2_ocimem" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_mpsoc_cpu1_nios2_avalon_reg " "Found entity 6: fifo_mpsoc_cpu1_nios2_avalon_reg" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "7 fifo_mpsoc_cpu1_nios2_oci_break " "Found entity 7: fifo_mpsoc_cpu1_nios2_oci_break" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "8 fifo_mpsoc_cpu1_nios2_oci_xbrk " "Found entity 8: fifo_mpsoc_cpu1_nios2_oci_xbrk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "9 fifo_mpsoc_cpu1_nios2_oci_dbrk " "Found entity 9: fifo_mpsoc_cpu1_nios2_oci_dbrk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "10 fifo_mpsoc_cpu1_nios2_oci_itrace " "Found entity 10: fifo_mpsoc_cpu1_nios2_oci_itrace" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "11 fifo_mpsoc_cpu1_nios2_oci_td_mode " "Found entity 11: fifo_mpsoc_cpu1_nios2_oci_td_mode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "12 fifo_mpsoc_cpu1_nios2_oci_dtrace " "Found entity 12: fifo_mpsoc_cpu1_nios2_oci_dtrace" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "13 fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt " "Found entity 13: fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "14 fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc " "Found entity 14: fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "15 fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc " "Found entity 15: fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "16 fifo_mpsoc_cpu1_nios2_oci_fifo " "Found entity 16: fifo_mpsoc_cpu1_nios2_oci_fifo" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "17 fifo_mpsoc_cpu1_nios2_oci_pib " "Found entity 17: fifo_mpsoc_cpu1_nios2_oci_pib" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "18 fifo_mpsoc_cpu1_nios2_oci_im " "Found entity 18: fifo_mpsoc_cpu1_nios2_oci_im" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "19 fifo_mpsoc_cpu1_nios2_performance_monitors " "Found entity 19: fifo_mpsoc_cpu1_nios2_performance_monitors" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "20 fifo_mpsoc_cpu1_nios2_oci " "Found entity 20: fifo_mpsoc_cpu1_nios2_oci" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""} { "Info" "ISGN_ENTITY_NAME" "21 fifo_mpsoc_cpu1 " "Found entity 21: fifo_mpsoc_cpu1" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_jtag_debug_module_sysclk " "Found entity 1: fifo_mpsoc_cpu1_jtag_debug_module_sysclk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_jtag_debug_module_tck " "Found entity 1: fifo_mpsoc_cpu1_jtag_debug_module_tck" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_jtag_debug_module_wrapper " "Found entity 1: fifo_mpsoc_cpu1_jtag_debug_module_wrapper" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_oci_test_bench " "Found entity 1: fifo_mpsoc_cpu1_oci_test_bench" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_test_bench " "Found entity 1: fifo_mpsoc_cpu1_test_bench" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_onchip_mem_c1 " "Found entity 1: fifo_mpsoc_onchip_mem_c1" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_sysid_0 " "Found entity 1: fifo_mpsoc_sysid_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_timer_0 " "Found entity 1: fifo_mpsoc_timer_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_jtag_uart_0_sim_scfifo_w " "Found entity 1: fifo_mpsoc_jtag_uart_0_sim_scfifo_w" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618953 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_jtag_uart_0_scfifo_w " "Found entity 2: fifo_mpsoc_jtag_uart_0_scfifo_w" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618953 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_mpsoc_jtag_uart_0_sim_scfifo_r " "Found entity 3: fifo_mpsoc_jtag_uart_0_sim_scfifo_r" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618953 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_mpsoc_jtag_uart_0_scfifo_r " "Found entity 4: fifo_mpsoc_jtag_uart_0_scfifo_r" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618953 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_mpsoc_jtag_uart_0 " "Found entity 5: fifo_mpsoc_jtag_uart_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v 21 21 " "Found 21 design units, including 21 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_register_bank_a_module " "Found entity 1: fifo_mpsoc_cpu0_register_bank_a_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_cpu0_register_bank_b_module " "Found entity 2: fifo_mpsoc_cpu0_register_bank_b_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_mpsoc_cpu0_nios2_oci_debug " "Found entity 3: fifo_mpsoc_cpu0_nios2_oci_debug" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_mpsoc_cpu0_ociram_sp_ram_module " "Found entity 4: fifo_mpsoc_cpu0_ociram_sp_ram_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_mpsoc_cpu0_nios2_ocimem " "Found entity 5: fifo_mpsoc_cpu0_nios2_ocimem" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_mpsoc_cpu0_nios2_avalon_reg " "Found entity 6: fifo_mpsoc_cpu0_nios2_avalon_reg" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "7 fifo_mpsoc_cpu0_nios2_oci_break " "Found entity 7: fifo_mpsoc_cpu0_nios2_oci_break" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "8 fifo_mpsoc_cpu0_nios2_oci_xbrk " "Found entity 8: fifo_mpsoc_cpu0_nios2_oci_xbrk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "9 fifo_mpsoc_cpu0_nios2_oci_dbrk " "Found entity 9: fifo_mpsoc_cpu0_nios2_oci_dbrk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "10 fifo_mpsoc_cpu0_nios2_oci_itrace " "Found entity 10: fifo_mpsoc_cpu0_nios2_oci_itrace" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "11 fifo_mpsoc_cpu0_nios2_oci_td_mode " "Found entity 11: fifo_mpsoc_cpu0_nios2_oci_td_mode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "12 fifo_mpsoc_cpu0_nios2_oci_dtrace " "Found entity 12: fifo_mpsoc_cpu0_nios2_oci_dtrace" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "13 fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt " "Found entity 13: fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "14 fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc " "Found entity 14: fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "15 fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc " "Found entity 15: fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "16 fifo_mpsoc_cpu0_nios2_oci_fifo " "Found entity 16: fifo_mpsoc_cpu0_nios2_oci_fifo" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "17 fifo_mpsoc_cpu0_nios2_oci_pib " "Found entity 17: fifo_mpsoc_cpu0_nios2_oci_pib" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "18 fifo_mpsoc_cpu0_nios2_oci_im " "Found entity 18: fifo_mpsoc_cpu0_nios2_oci_im" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "19 fifo_mpsoc_cpu0_nios2_performance_monitors " "Found entity 19: fifo_mpsoc_cpu0_nios2_performance_monitors" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "20 fifo_mpsoc_cpu0_nios2_oci " "Found entity 20: fifo_mpsoc_cpu0_nios2_oci" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""} { "Info" "ISGN_ENTITY_NAME" "21 fifo_mpsoc_cpu0 " "Found entity 21: fifo_mpsoc_cpu0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_jtag_debug_module_sysclk " "Found entity 1: fifo_mpsoc_cpu0_jtag_debug_module_sysclk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_jtag_debug_module_tck " "Found entity 1: fifo_mpsoc_cpu0_jtag_debug_module_tck" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_jtag_debug_module_wrapper " "Found entity 1: fifo_mpsoc_cpu0_jtag_debug_module_wrapper" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_oci_test_bench " "Found entity 1: fifo_mpsoc_cpu0_oci_test_bench" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_test_bench " "Found entity 1: fifo_mpsoc_cpu0_test_bench" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_onchip_mem_c0 " "Found entity 1: fifo_mpsoc_onchip_mem_c0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107618985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107618985 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu0.v(1605) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu0.v(1605): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718107618996 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu0.v(1607) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu0.v(1607): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718107618996 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu0.v(1763) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu0.v(1763): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718107618997 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu0.v(2587) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu0.v(2587): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718107619001 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu1.v(1605) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu1.v(1605): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718107619015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu1.v(1607) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu1.v(1607): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718107619015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu1.v(1763) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu1.v(1763): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718107619015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu1.v(2587) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu1.v(2587): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718107619019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718107619471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc fifo_mpsoc:inst1 " "Elaborating entity \"fifo_mpsoc\" for hierarchy \"fifo_mpsoc:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "D:/SEM6/CO503/Lab03/hardware_fifo/TopLevel.bdf" { { 144 656 880 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_onchip_mem_c0 fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0 " "Elaborating entity \"fifo_mpsoc_onchip_mem_c0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "onchip_mem_c0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107619748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_onchip_mem_c0.hex " "Parameter \"init_file\" = \"fifo_mpsoc_onchip_mem_c0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619749 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107619749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87d1 " "Found entity 1: altsyncram_87d1" {  } { { "db/altsyncram_87d1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_87d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107619856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107619856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_87d1 fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated " "Elaborating entity \"altsyncram_87d1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107619940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107619940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_87d1.tdf" "decode3" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_87d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107619941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107620024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107620024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_87d1.tdf" "mux2" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_87d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0 fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0 " "Elaborating entity \"fifo_mpsoc_cpu0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "cpu0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_test_bench fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_test_bench:the_fifo_mpsoc_cpu0_test_bench " "Elaborating entity \"fifo_mpsoc_cpu0_test_bench\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_test_bench:the_fifo_mpsoc_cpu0_test_bench\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_test_bench" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_register_bank_a_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a " "Elaborating entity \"fifo_mpsoc_cpu0_register_bank_a_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "fifo_mpsoc_cpu0_register_bank_a" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107620202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu0_rf_ram_a.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620203 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107620203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mgg1 " "Found entity 1: altsyncram_mgg1" {  } { { "db/altsyncram_mgg1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_mgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107620267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107620267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mgg1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mgg1:auto_generated " "Elaborating entity \"altsyncram_mgg1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_register_bank_b_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b " "Elaborating entity \"fifo_mpsoc_cpu0_register_bank_b_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "fifo_mpsoc_cpu0_register_bank_b" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu0_rf_ram_b.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620342 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107620342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngg1 " "Found entity 1: altsyncram_ngg1" {  } { { "db/altsyncram_ngg1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_ngg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107620406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107620406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngg1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ngg1:auto_generated " "Elaborating entity \"altsyncram_ngg1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ngg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_debug fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_debug\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107620500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620500 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107620500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_ocimem fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_ocimem\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_ocimem" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_ociram_sp_ram_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram " "Elaborating entity \"fifo_mpsoc_cpu0_ociram_sp_ram_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "fifo_mpsoc_cpu0_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu0_ociram_default_contents.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620556 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107620556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9n81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9n81 " "Found entity 1: altsyncram_9n81" {  } { { "db/altsyncram_9n81.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_9n81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107620623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107620623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9n81 fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9n81:auto_generated " "Elaborating entity \"altsyncram_9n81\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9n81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_avalon_reg fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_avalon_reg:the_fifo_mpsoc_cpu0_nios2_avalon_reg " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_avalon_reg\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_avalon_reg:the_fifo_mpsoc_cpu0_nios2_avalon_reg\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_break fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_break:the_fifo_mpsoc_cpu0_nios2_oci_break " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_break\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_break:the_fifo_mpsoc_cpu0_nios2_oci_break\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_break" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_xbrk fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_xbrk:the_fifo_mpsoc_cpu0_nios2_oci_xbrk " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_xbrk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_xbrk:the_fifo_mpsoc_cpu0_nios2_oci_xbrk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_dbrk fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dbrk:the_fifo_mpsoc_cpu0_nios2_oci_dbrk " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_dbrk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dbrk:the_fifo_mpsoc_cpu0_nios2_oci_dbrk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_itrace fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_itrace:the_fifo_mpsoc_cpu0_nios2_oci_itrace " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_itrace\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_itrace:the_fifo_mpsoc_cpu0_nios2_oci_itrace\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_dtrace fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dtrace:the_fifo_mpsoc_cpu0_nios2_oci_dtrace " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_dtrace\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dtrace:the_fifo_mpsoc_cpu0_nios2_oci_dtrace\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_td_mode fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dtrace:the_fifo_mpsoc_cpu0_nios2_oci_dtrace\|fifo_mpsoc_cpu0_nios2_oci_td_mode:fifo_mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_td_mode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dtrace:the_fifo_mpsoc_cpu0_nios2_oci_dtrace\|fifo_mpsoc_cpu0_nios2_oci_td_mode:fifo_mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "fifo_mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_fifo fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_fifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_oci_test_bench fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_oci_test_bench:the_fifo_mpsoc_cpu0_oci_test_bench " "Elaborating entity \"fifo_mpsoc_cpu0_oci_test_bench\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_oci_test_bench:the_fifo_mpsoc_cpu0_oci_test_bench\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_pib fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_pib:the_fifo_mpsoc_cpu0_nios2_oci_pib " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_pib\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_pib:the_fifo_mpsoc_cpu0_nios2_oci_pib\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_im fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_im:the_fifo_mpsoc_cpu0_nios2_oci_im " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_im\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_im:the_fifo_mpsoc_cpu0_nios2_oci_im\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_im" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_jtag_debug_module_wrapper fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper " "Elaborating entity \"fifo_mpsoc_cpu0_jtag_debug_module_wrapper\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_jtag_debug_module_tck fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|fifo_mpsoc_cpu0_jtag_debug_module_tck:the_fifo_mpsoc_cpu0_jtag_debug_module_tck " "Elaborating entity \"fifo_mpsoc_cpu0_jtag_debug_module_tck\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|fifo_mpsoc_cpu0_jtag_debug_module_tck:the_fifo_mpsoc_cpu0_jtag_debug_module_tck\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "the_fifo_mpsoc_cpu0_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_jtag_debug_module_sysclk fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|fifo_mpsoc_cpu0_jtag_debug_module_sysclk:the_fifo_mpsoc_cpu0_jtag_debug_module_sysclk " "Elaborating entity \"fifo_mpsoc_cpu0_jtag_debug_module_sysclk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|fifo_mpsoc_cpu0_jtag_debug_module_sysclk:the_fifo_mpsoc_cpu0_jtag_debug_module_sysclk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "the_fifo_mpsoc_cpu0_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "fifo_mpsoc_cpu0_jtag_debug_module_phy" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107620961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620962 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107620962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_jtag_uart_0 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"fifo_mpsoc_jtag_uart_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "jtag_uart_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_jtag_uart_0_scfifo_w fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w " "Elaborating entity \"fifo_mpsoc_jtag_uart_0_scfifo_w\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "the_fifo_mpsoc_jtag_uart_0_scfifo_w" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107620994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "wfifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621095 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107621095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107621151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107621151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107621172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107621172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107621192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107621192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107621262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107621262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107621333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107621333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107621417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107621417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107621502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107621502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_jtag_uart_0_scfifo_r fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_r:the_fifo_mpsoc_jtag_uart_0_scfifo_r " "Elaborating entity \"fifo_mpsoc_jtag_uart_0_scfifo_r\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_r:the_fifo_mpsoc_jtag_uart_0_scfifo_r\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "the_fifo_mpsoc_jtag_uart_0_scfifo_r" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107621631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621631 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107621631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_timer_0 fifo_mpsoc:inst1\|fifo_mpsoc_timer_0:timer_0 " "Elaborating entity \"fifo_mpsoc_timer_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_timer_0:timer_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "timer_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_sysid_0 fifo_mpsoc:inst1\|fifo_mpsoc_sysid_0:sysid_0 " "Elaborating entity \"fifo_mpsoc_sysid_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_sysid_0:sysid_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "sysid_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_onchip_mem_c1 fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1 " "Elaborating entity \"fifo_mpsoc_onchip_mem_c1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "onchip_mem_c1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107621710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_onchip_mem_c1.hex " "Parameter \"init_file\" = \"fifo_mpsoc_onchip_mem_c1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621711 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107621711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_97d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107621780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107621780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1 " "Elaborating entity \"fifo_mpsoc_cpu1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "cpu1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_test_bench fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_test_bench:the_fifo_mpsoc_cpu1_test_bench " "Elaborating entity \"fifo_mpsoc_cpu1_test_bench\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_test_bench:the_fifo_mpsoc_cpu1_test_bench\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_test_bench" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_register_bank_a_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a " "Elaborating entity \"fifo_mpsoc_cpu1_register_bank_a_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "fifo_mpsoc_cpu1_register_bank_a" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu1_rf_ram_a.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107621964 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107621964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogg1 " "Found entity 1: altsyncram_ogg1" {  } { { "db/altsyncram_ogg1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_ogg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107622027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107622027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogg1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ogg1:auto_generated " "Elaborating entity \"altsyncram_ogg1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ogg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_register_bank_b_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b " "Elaborating entity \"fifo_mpsoc_cpu1_register_bank_b_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "fifo_mpsoc_cpu1_register_bank_b" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107622102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu1_rf_ram_b.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622103 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107622103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgg1 " "Found entity 1: altsyncram_pgg1" {  } { { "db/altsyncram_pgg1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_pgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107622158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107622158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgg1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_pgg1:auto_generated " "Elaborating entity \"altsyncram_pgg1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_pgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_debug fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_debug:the_fifo_mpsoc_cpu1_nios2_oci_debug " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_debug\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_debug:the_fifo_mpsoc_cpu1_nios2_oci_debug\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_ocimem fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_ocimem\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_ocimem" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_ociram_sp_ram_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram " "Elaborating entity \"fifo_mpsoc_cpu1_ociram_sp_ram_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "fifo_mpsoc_cpu1_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu1_ociram_default_contents.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622278 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107622278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_an81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_an81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_an81 " "Found entity 1: altsyncram_an81" {  } { { "db/altsyncram_an81.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_an81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107622333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107622333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_an81 fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_an81:auto_generated " "Elaborating entity \"altsyncram_an81\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_an81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_avalon_reg fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_avalon_reg:the_fifo_mpsoc_cpu1_nios2_avalon_reg " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_avalon_reg\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_avalon_reg:the_fifo_mpsoc_cpu1_nios2_avalon_reg\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_break fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_break:the_fifo_mpsoc_cpu1_nios2_oci_break " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_break\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_break:the_fifo_mpsoc_cpu1_nios2_oci_break\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_break" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_xbrk fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_xbrk:the_fifo_mpsoc_cpu1_nios2_oci_xbrk " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_xbrk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_xbrk:the_fifo_mpsoc_cpu1_nios2_oci_xbrk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_dbrk fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dbrk:the_fifo_mpsoc_cpu1_nios2_oci_dbrk " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_dbrk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dbrk:the_fifo_mpsoc_cpu1_nios2_oci_dbrk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_itrace fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_itrace:the_fifo_mpsoc_cpu1_nios2_oci_itrace " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_itrace\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_itrace:the_fifo_mpsoc_cpu1_nios2_oci_itrace\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_dtrace fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dtrace:the_fifo_mpsoc_cpu1_nios2_oci_dtrace " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_dtrace\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dtrace:the_fifo_mpsoc_cpu1_nios2_oci_dtrace\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_td_mode fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dtrace:the_fifo_mpsoc_cpu1_nios2_oci_dtrace\|fifo_mpsoc_cpu1_nios2_oci_td_mode:fifo_mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_td_mode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dtrace:the_fifo_mpsoc_cpu1_nios2_oci_dtrace\|fifo_mpsoc_cpu1_nios2_oci_td_mode:fifo_mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "fifo_mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_fifo fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_fifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_oci_test_bench fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_oci_test_bench:the_fifo_mpsoc_cpu1_oci_test_bench " "Elaborating entity \"fifo_mpsoc_cpu1_oci_test_bench\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_oci_test_bench:the_fifo_mpsoc_cpu1_oci_test_bench\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_pib fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_pib:the_fifo_mpsoc_cpu1_nios2_oci_pib " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_pib\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_pib:the_fifo_mpsoc_cpu1_nios2_oci_pib\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_im fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_im:the_fifo_mpsoc_cpu1_nios2_oci_im " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_im\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_im:the_fifo_mpsoc_cpu1_nios2_oci_im\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_im" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_jtag_debug_module_wrapper fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper " "Elaborating entity \"fifo_mpsoc_cpu1_jtag_debug_module_wrapper\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_jtag_debug_module_tck fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\|fifo_mpsoc_cpu1_jtag_debug_module_tck:the_fifo_mpsoc_cpu1_jtag_debug_module_tck " "Elaborating entity \"fifo_mpsoc_cpu1_jtag_debug_module_tck\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\|fifo_mpsoc_cpu1_jtag_debug_module_tck:the_fifo_mpsoc_cpu1_jtag_debug_module_tck\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" "the_fifo_mpsoc_cpu1_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_jtag_debug_module_sysclk fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\|fifo_mpsoc_cpu1_jtag_debug_module_sysclk:the_fifo_mpsoc_cpu1_jtag_debug_module_sysclk " "Elaborating entity \"fifo_mpsoc_cpu1_jtag_debug_module_sysclk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\|fifo_mpsoc_cpu1_jtag_debug_module_sysclk:the_fifo_mpsoc_cpu1_jtag_debug_module_sysclk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" "the_fifo_mpsoc_cpu1_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_sysid_1 fifo_mpsoc:inst1\|fifo_mpsoc_sysid_1:sysid_1 " "Elaborating entity \"fifo_mpsoc_sysid_1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_sysid_1:sysid_1\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "sysid_1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_fifo_shared fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared " "Elaborating entity \"fifo_mpsoc_fifo_shared\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "fifo_shared" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_fifo_shared_scfifo_with_controls fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"fifo_mpsoc_fifo_shared_scfifo_with_controls\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_fifo_shared_single_clock_fifo fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo " "Elaborating entity \"fifo_mpsoc_fifo_shared_single_clock_fifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622794 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718107622794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1241 " "Found entity 1: scfifo_1241" {  } { { "db/scfifo_1241.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/scfifo_1241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107622846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107622846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1241 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated " "Elaborating entity \"scfifo_1241\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8841 " "Found entity 1: a_dpfifo_8841" {  } { { "db/a_dpfifo_8841.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_8841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107622867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107622867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8841 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo " "Elaborating entity \"a_dpfifo_8841\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\"" {  } { { "db/scfifo_1241.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/scfifo_1241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107622889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107622889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_8841.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_8841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107622948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107622948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107622949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_e611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_e611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_e611 " "Found entity 1: dpram_e611" {  } { { "db/dpram_e611.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/dpram_e611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107623010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107623010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_e611 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram " "Elaborating entity \"dpram_e611\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\"" {  } { { "db/a_dpfifo_8841.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_8841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3k1 " "Found entity 1: altsyncram_k3k1" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_k3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107623077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107623077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3k1 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\|altsyncram_k3k1:altsyncram1 " "Elaborating entity \"altsyncram_k3k1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\|altsyncram_k3k1:altsyncram1\"" {  } { { "db/dpram_e611.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/dpram_e611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718107623139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718107623139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_8841.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_8841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_alt_timer_0 fifo_mpsoc:inst1\|fifo_mpsoc_alt_timer_0:alt_timer_0 " "Elaborating entity \"fifo_mpsoc_alt_timer_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_alt_timer_0:alt_timer_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "alt_timer_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_instruction_master_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_data_master_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_c0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_c0_s1_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "onchip_mem_c0_s1_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_0_control_slave_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "sysid_0_control_slave_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_in_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "fifo_shared_in_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_in_csr_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "fifo_shared_in_csr_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_out_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "fifo_shared_out_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router:addr_router\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "addr_router" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router:addr_router\|fifo_mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router:addr_router\|fifo_mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_001 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_001\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "addr_router_001" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\|fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\|fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_002 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_002\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "addr_router_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\|fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\|fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_003 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_003\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "addr_router_003" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\|fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\|fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router:id_router " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router:id_router\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router:id_router\|fifo_mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router:id_router\|fifo_mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_002 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_002\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_002:id_router_002\|fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_002:id_router_002\|fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_006 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_006:id_router_006 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_006\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_006:id_router_006\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router_006" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_006:id_router_006\|fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_006:id_router_006\|fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_008 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_008:id_router_008 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_008\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_008:id_router_008\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router_008" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_008_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_008:id_router_008\|fifo_mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_008_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_008:id_router_008\|fifo_mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_008.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_010 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_010:id_router_010 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_010\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_010:id_router_010\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router_010" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_010_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_010:id_router_010\|fifo_mpsoc_mm_interconnect_0_id_router_010_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_010_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_010:id_router_010\|fifo_mpsoc_mm_interconnect_0_id_router_010_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 5002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 5327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 5572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 5631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107623987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107624004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107624018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_irq_mapper fifo_mpsoc:inst1\|fifo_mpsoc_irq_mapper:irq_mapper " "Elaborating entity \"fifo_mpsoc_irq_mapper\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_irq_mapper:irq_mapper\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107624038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_mpsoc:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "rst_controller" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107624051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107624062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107624073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_mpsoc:inst1\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_mpsoc:inst1\|altera_reset_controller:rst_controller_002\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "rst_controller_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718107624088 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1718107631973 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3780 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 393 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3205 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 4172 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 348 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3205 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 4172 -1 0 } } { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 611 -1 0 } } { "fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 611 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_alt_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_alt_timer_0.v" 166 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" 166 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 267 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 258 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718107632136 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718107632136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107639224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 " "105 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718107641397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab03/hardware_fifo/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab03/hardware_fifo/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718107641769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718107642649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718107642649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5201 " "Implemented 5201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718107643468 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718107643468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4683 " "Implemented 4683 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718107643468 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1718107643468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718107643468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718107643548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 17:37:23 2024 " "Processing ended: Tue Jun 11 17:37:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718107643548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718107643548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718107643548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718107643548 ""}
