`timescale 1ns / 1ps
 
module four_bit_comp(G, L, E, a,b);
    input [3:0] a;
    input [3:0] b;
    output G, L, E;
    
    wire g1, g2, l1, l2, e1, e2;
    
    two_bit_comp comp1(g2, l2, e2, a[3], a[2], b[3], b[2]);
    two_bit_comp comp2(g1, l1, e1, a[1], a[0], b[1], b[0]);
    
    assign G = (g2)|(e2&g1);
    assign L = (l2)|(e2&l1);
    assign E = e1&e2; 
endmodule
 
module two_bit_comp(G, L, E, a[1], a[0], b[1], b[0]);
    input [1:0] a; 
    input [1:0] b;
    output G, L, E;
    
    assign G = ((a[1])&(~b[1]))|(((a[1])~^(b[1]))&((a[0])&(~b[0])));
    assign L = ((~a[1])&(b[1]))|(((a[1])~^(b[1]))&((~a[0])&(b[0])));
    assign E = (a[1]~^b[1])&(a[0]~^b[0]);
endmodule
