// Seed: 3919704875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_10 = id_5 ? id_3 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_12;
  assign id_9 = id_3;
  assign id_8 = 1 ? 1 : 1;
  always @(1) begin : LABEL_0
    id_4 <= 1 != 1;
    id_9 = 1'd0;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_12,
      id_6,
      id_12,
      id_12,
      id_7,
      id_12,
      id_1,
      id_1,
      id_11
  );
  always_ff disable id_13;
endmodule
