.model one_itg_w_voldiv
.inputs net4_1 net8_1 net1_1 net5_1 vcc
.outputs net3_1 out_ramp_adc
  
# dc_in
.subckt fgota in[0]=vcc in[1]=net9_1 out[0]=net9_1 #ota_bias =2e-06&ota_p_bias =2e-06&ota_n_bias =1.94e-07&ota_small_cap =0
  
#TGATE 3
.subckt tgate in[0]=net1_1 in[1]=net2_1 out=net7_1
  
# Ramp_ADC*
.subckt ramp_fe in[0]=net6_1 out=out_ramp_adc #ramp_fe_fg[0] =0&ramp_pfetinput[0] =3e-9&c4_ota_bias[0] =2e-6&c4_ota_p_bias[0] =2e-6&c4_ota_n_bias[0] =0.8e-6&speech_peakotabias[0] =2e-6&c4_ota_bias[1] =2e-6&c4_ota_p_bias[1] =500e-9&c4_ota_n_bias[1] =500e-9&ramp_pfetinput[1] =0.4e-9
  
#FGSWC_NMIRROR_W_BIAS
.subckt fgswc_nmirror_w_bias in[0]=net3_1 out[0]=net2_1 #fgswc_nmirror_w_bias1 =2.30e-04&fgswc_nmirror_w_bias2 =9.00e-08
  
# Voltage Divider
.subckt volt_div in[0]=net4_1 in[1]=net5_1 out[0]=net3_1 #volt_div_fg =0&vd_ota_bias =9e-6&cap_4x_vd_Vin =0&vd_target =7.00e-05
  
# INTEGRATOR
.subckt integrator_nmirror in[0]=net9_1 in[1]=net7_1 in[2]=net8_1 out[0]=net6_1 #integrator_nmirror_fg =0&itg_cap_1x =0&itg_cap_2x =0&itg_cap_3x =0&itg_cap_4x =0&integrator_nmirror_ota0 =1.00e-06&integrator_nmirror_ota1 =2.00e-06&integrator_nmirror_ota2 =5.00e-11
  
.end
