// license:BSD-3-Clause
// copyright-holders:David Haywood, Angelo Salese, Tomasz Slanina, Luca Elia
/*************************************************************************************************************

Blitter based gambling games
68000 CPU + 8bit MCUs (68HC7058/87C748), CRT controller, RAMDAC

Preliminary driver by David Haywood, Angelo Salese, Tomasz Slanina, Luca Elia

----------------------------------------------------------------------
Year  Game                        Manufacturer
----------------------------------------------------------------------
1990  Mega Double Poker           Blitz Systems Inc.
1990  Mega Double Poker Jackpot   Blitz Systems Inc.
1992  Mega Double Strip           Blitz Systems Inc.
1993  Bank Robbery                Entertainment Technology Corp.
1993? Poker 52                    Blitz Systems Inc.
1993  Strip Teaser                <unknown>
1995  Dual Games (proto)          Labtronix Technologies
1995  The Hermit                  Dugamex
1997  Deuces Wild 2               <unknown>
1997  Surprise 5                  Cadillac Jack
1998  Funny Fruit                 Cadillac Jack
1998  Triple Play                 Cadillac Jack
1998  Texas Reels                 Cadillac Jack
1999  Blackjack                   Cadillac Jack
1999  New! Cherry Plus            Cadillac Jack
199?  Il Pagliaccio               <unknown>
----------------------------------------------------------------------

Notes:

- ilpag: at start-up a "initialize request" pops up. Press Service Mode and the Service switch, and
  reset with F3 for doing it.
- all Cadillac Jack sets: at start-up a "need coin adjustment" pops up. Press menu, go to page 1 with start,
  move to "price coin #1" with big, and set it with small, then exit with menu.
- "I/O TEST" is available among the statistics pages.
- ilpag: based on pSOS+ S68000 V1.2.3 (Integrated Systems).

To Do:

- ilpag: protection not yet checked at all. My guess is it communicates via irq 3 and/or 6;
- steaser: understand the shared ram inputs better and find the coin chutes;
- ilpag, steaser: some minor issues with the blitter emulation;
- ilpag: sound uses a MP7524 8-bit DAC (bottom right, by the edge connector -PJB),  but the MCU controls the sound writes?
- steaser: sound uses an OkiM6295 (controlled by the sub MCU), check if it can be simulated;
- deucesw2: colour cycling effect on attract mode is ugly (background should be blue, it's instead a MAME-esque
  palette), protection?
- all Cadillac Jack sets but cbjb: they freeze on the double up side and when winning a bonus
- cbjb: hangs at the Cadillac Jack screen
- texasrls: MCU is dumped, hook it up, get sound working and get rid of ROM patches

*****************************************************************************************************************/

#include "emu.h"
#include "cpu/m68000/m68000.h"
#include "cpu/m6805/m68hc05.h"
#include "machine/nvram.h"
#include "machine/timer.h"
#include "sound/saa1099.h"
#include "video/mc6845.h"
#include "video/ramdac.h"
#include "emupal.h"
#include "screen.h"
#include "speaker.h"

// configurable logging
#define LOG_MCU     (1U << 1)
#define LOG_BLITTER (1U << 2)

//#define VERBOSE (LOG_GENERAL | LOG_MCU | LOG_BLITTER)

#include "logmacro.h"

#define LOGMCU(...)     LOGMASKED(LOG_MCU,     __VA_ARGS__)
#define LOGBLITTER(...) LOGMASKED(LOG_BLITTER, __VA_ARGS__)

namespace {

class blitz68k_state : public driver_device
{
public:
	blitz68k_state(const machine_config &mconfig, device_type type, const char *tag)
		: driver_device(mconfig, type, tag)
		, m_nvram(*this, "nvram")
		, m_frame_buffer(*this, "frame_buffer")
		, m_blit_rom(*this, "blitter")
		, m_blit_romaddr(*this, "blit_romaddr")
		, m_blit_attr1_ram(*this, "blit_attr1_ram")
		, m_blit_dst_ram_loword(*this, "blitram_loword")
		, m_blit_attr2_ram(*this, "blit_attr2_ram")
		, m_blit_dst_ram_hiword(*this, "blitram_hiword")
		, m_blit_vregs(*this, "blit_vregs")
		, m_blit_transpen(*this, "blit_transpen")
		, m_leds0(*this, "leds0")
		, m_leds1(*this, "leds1")
		, m_leds2(*this, "leds2")
		, m_maincpu(*this, "maincpu")
		, m_palette(*this, "palette")
		, m_crtc(*this, "crtc")
		, m_leds(*this, "led%u", 0U)
	{ }

	void init_bankrob() ATTR_COLD;
	void init_bankroba() ATTR_COLD;
	void init_bankrobb() ATTR_COLD;
	void init_cj3play() ATTR_COLD;
	void init_cjbj() ATTR_COLD;
	void init_cjbj122() ATTR_COLD;
	void init_cjffruit() ATTR_COLD;
	void init_cjplus() ATTR_COLD;
	void init_deucesw2() ATTR_COLD;
	void init_dualgame() ATTR_COLD;
	void init_hermit() ATTR_COLD;
	void init_maxidbl() ATTR_COLD;
	void init_megadble() ATTR_COLD;
	void init_megadblj() ATTR_COLD;
	void init_megastrp() ATTR_COLD;
	void init_mpokerdx() ATTR_COLD;
	void init_mpokerdx109() ATTR_COLD;
	void init_super97() ATTR_COLD;
	void init_surpr5() ATTR_COLD;
	void init_texasrls() ATTR_COLD;

	void bankrob(machine_config &config) ATTR_COLD;
	void bankroba(machine_config &config) ATTR_COLD;
	void cjffruit(machine_config &config) ATTR_COLD;
	void deucesw2(machine_config &config) ATTR_COLD;
	void dualgame(machine_config &config) ATTR_COLD;
	void hermit(machine_config &config) ATTR_COLD;
	void ilpag(machine_config &config) ATTR_COLD;
	void maxidbl(machine_config &config) ATTR_COLD;
	void ramdac_config(machine_config &config) ATTR_COLD;
	void steaser(machine_config &config) ATTR_COLD;
	void texasrls(machine_config &config) ATTR_COLD;

protected:
	virtual void machine_start() override { m_leds.resolve(); }

private:
	void blit_copy_w(uint16_t data);
	uint8_t blit_status_r();
	void blit_x_w(uint8_t data);
	void blit_y_w(uint8_t data);
	void blit_xy_w(offs_t offset, uint8_t data);
	void blit_w_w(uint8_t data);
	void blit_h_w(uint8_t data);
	void blit_wh_w(offs_t offset, uint8_t data);
	void blit_addr0_w(uint8_t data);
	void blit_addr1_w(uint8_t data);
	void blit_addr01_w(offs_t offset, uint8_t data);
	void blit_addr2_w(uint8_t data);
	void blit_pens_w(offs_t offset, uint8_t data);
	void blit_pen0_w(uint8_t data);
	void blit_pen1_w(uint8_t data);
	void blit_pen2_w(uint8_t data);
	void blit_pen3_w(uint8_t data);
	void blit_flag0_w(uint8_t data);
	void blit_flag1_w(uint8_t data);
	void blit_flipx_w(uint8_t data);
	void blit_flipy_w(uint8_t data);
	void blit_solid_w(uint8_t data);
	void blit_trans_w(uint8_t data);
	void blit_flag6_w(uint8_t data);
	void blit_flag7_w(uint8_t data);
	void blit_flags_w(offs_t offset, uint8_t data);
	void blit_draw_w(uint8_t data);
	void blit_hwyxa_draw_w(offs_t offset, uint8_t data);
	uint16_t blitter_status_r();
	void lamps_w(uint16_t data);
	uint16_t test_r();
	uint8_t bankrob_mcu1_r();
	uint8_t bankrob_mcu2_r();
	uint8_t bankrob_mcu_status_read_r();
	uint8_t bankrob_mcu_status_write_r();
	void bankrob_mcu1_w(uint8_t data);
	void bankrob_mcu2_w(uint8_t data);
	uint8_t bankroba_mcu1_r();
	uint8_t bankroba_mcu2_r();
	uint8_t bankroba_mcu1_status_write_r();
	uint8_t bankroba_mcu2_status_write_r();
	void bankroba_mcu1_w(uint8_t data);
	void bankroba_mcu2_w(uint8_t data);
	void cjffruit_leds1_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	void cjffruit_leds2_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	void cjffruit_leds3_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	uint8_t crtc_r(offs_t offset);
	void crtc_w(offs_t offset, uint8_t data);
	uint16_t cjffruit_mcu_r();
	void cjffruit_mcu_w(uint16_t data);
	uint16_t deucesw2_mcu_r();
	void deucesw2_mcu_w(uint16_t data);
	void deucesw2_leds1_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	void deucesw2_leds2_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	void deucesw2_leds3_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	uint8_t dualgame_mcu1_r();
	uint8_t dualgame_mcu2_r();
	uint8_t dualgame_mcu_status_read_r();
	uint8_t dualgame_mcu_status_write_r();
	void dualgame_mcu1_w(uint8_t data);
	void dualgame_mcu2_w(uint8_t data);
	uint16_t hermit_mcu_r();
	void hermit_mcu_w(uint16_t data);
	void hermit_leds1_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	void hermit_leds2_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	uint16_t hermit_track_r();
	uint8_t maxidbl_mcu1_r();
	uint8_t maxidbl_mcu2_r();
	uint8_t maxidbl_mcu_status_read_r();
	uint8_t maxidbl_mcu_status_write_r();
	void maxidbl_mcu1_w(uint8_t data);
	void maxidbl_mcu2_w(uint8_t data);
	void show_leds123();
	void show_leds12();
	void crtc_lpen_w(offs_t offset, uint16_t data, uint16_t mem_mask = ~0);
	void crtc_vsync_irq1(int state);
	void crtc_vsync_irq3(int state);
	void crtc_vsync_irq5(int state);
	DECLARE_VIDEO_START(blitz68k);
	DECLARE_VIDEO_START(blitz68k_addr_factor1);
	uint32_t screen_update_blitz68k(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect);
	uint32_t screen_update_blitz68k_noblit(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect);
	TIMER_DEVICE_CALLBACK_MEMBER(steaser_mcu_sim);
	MC6845_ON_UPDATE_ADDR_CHANGED(crtc_addr);
	void bankrob_map(address_map &map) ATTR_COLD;
	void bankroba_map(address_map &map) ATTR_COLD;
	void cjffruit_map(address_map &map) ATTR_COLD;
	void deucesw2_map(address_map &map) ATTR_COLD;
	void dualgame_map(address_map &map) ATTR_COLD;
	void hermit_map(address_map &map) ATTR_COLD;
	void ilpag_map(address_map &map) ATTR_COLD;
	void maxidbl_map(address_map &map) ATTR_COLD;
	void ramdac_map(address_map &map) ATTR_COLD;
	void steaser_map(address_map &map) ATTR_COLD;

	optional_shared_ptr<uint16_t> m_nvram;
	std::unique_ptr<uint8_t[]> m_blit_buffer;
	optional_shared_ptr<uint16_t> m_frame_buffer;
	optional_memory_region m_blit_rom;
	optional_shared_ptr<uint16_t> m_blit_romaddr;
	optional_shared_ptr<uint16_t> m_blit_attr1_ram;
	optional_shared_ptr<uint16_t> m_blit_dst_ram_loword;
	optional_shared_ptr<uint16_t> m_blit_attr2_ram;
	optional_shared_ptr<uint16_t> m_blit_dst_ram_hiword;
	optional_shared_ptr<uint16_t> m_blit_vregs;
	optional_shared_ptr<uint16_t> m_blit_transpen;
	optional_shared_ptr<uint16_t> m_leds0;
	optional_shared_ptr<uint16_t> m_leds1;
	optional_shared_ptr<uint16_t> m_leds2;
	required_device<cpu_device> m_maincpu;
	required_device<palette_device> m_palette;
	optional_device<mc6845_device> m_crtc;
	output_finder<17> m_leds;

	struct blit_t
	{
		uint8_t x, y;
		uint8_t w, h;
		uint8_t addr[3];
		uint8_t pen[4];
		uint8_t flag[8];
		uint8_t flipx, flipy;
		uint8_t solid;
		uint8_t trans;
		int addr_factor;
	};

	blit_t m_blit;
};

/*************************************************************************************************************

    Video

*************************************************************************************************************/

VIDEO_START_MEMBER(blitz68k_state,blitz68k)
{
	m_blit_buffer = std::make_unique<uint8_t[]>(512*256);
	m_blit.addr_factor = 2;

	save_pointer(NAME(m_blit_buffer), 512*256);
	save_item(NAME(m_blit.x));
	save_item(NAME(m_blit.y));
	save_item(NAME(m_blit.w));
	save_item(NAME(m_blit.h));
	save_item(NAME(m_blit.addr));
	save_item(NAME(m_blit.pen));
	save_item(NAME(m_blit.flag));
	save_item(NAME(m_blit.flipx));
	save_item(NAME(m_blit.flipy));
	save_item(NAME(m_blit.solid));
	save_item(NAME(m_blit.trans));
}

VIDEO_START_MEMBER(blitz68k_state,blitz68k_addr_factor1)
{
	VIDEO_START_CALL_MEMBER(blitz68k);
	m_blit.addr_factor = 1;
}

uint32_t blitz68k_state::screen_update_blitz68k(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect)
{
	const uint8_t *src = m_blit_buffer.get();

	for(int y = 0; y < 256; y++)
	{
		for(int x = 0; x < 512; x++)
		{
			bitmap.pix(y, x) = m_palette->pen(*src++);
		}
	}

	return 0;
}

// Blitter-less board (SPI-68K)


uint32_t blitz68k_state::screen_update_blitz68k_noblit(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect)
{
	const uint16_t *src = m_frame_buffer;

	for(int y = 0; y < 256; y++)
	{
		for(int x = 0; x < 512; )
		{
			const uint16_t pen = *src++;
			bitmap.pix(y, x++) = m_palette->pen((pen >>  8) & 0xf);
			bitmap.pix(y, x++) = m_palette->pen((pen >> 12) & 0xf);
			bitmap.pix(y, x++) = m_palette->pen((pen >>  0) & 0xf);
			bitmap.pix(y, x++) = m_palette->pen((pen >>  4) & 0xf);
		}
	}

	return 0;
}

/*************************************************************************************************************

    Blitter (ilpag, steaser)

    To do:
    - register names should be properly renamed
      "transpen" 8/2 is for layer clearance;
      "transpen" 10/2 is the transparency pen;
      "vregs" are pen selects, they select the proper color to render, and are tied to the first three gfx offsets;
    - shrinking bit? (some pictures in steaser, "00" on top of ilpag)
    - draw direction (card choose in steaser, in service mode)
    - line draw? (for the "Game Over" msg in steaser)
    - "random" pens? (9d0000 read in steaser)
    - anything else?

*************************************************************************************************************/


void blitz68k_state::blit_copy_w(uint16_t data)
{
	uint8_t *blit_rom = m_blit_rom->base();
	uint32_t blit_dst_xpos;
	uint32_t blit_dst_ypos;
	int x,y,x_size,y_size;
	uint32_t src;

	LOGBLITTER("blit copy %04x %04x %04x %04x %04x\n", m_blit_romaddr[0], m_blit_attr1_ram[0], m_blit_dst_ram_loword[0], m_blit_attr2_ram[0], m_blit_dst_ram_hiword[0] );
	LOGBLITTER("blit vregs %04x %04x %04x %04x\n",m_blit_vregs[0/2],m_blit_vregs[2/2],m_blit_vregs[4/2],m_blit_vregs[6/2]);
	LOGBLITTER("blit transpen %04x %04x %04x %04x %04x %04x %04x %04x\n",m_blit_transpen[0/2],m_blit_transpen[2/2],m_blit_transpen[4/2],m_blit_transpen[6/2],
																	m_blit_transpen[8/2],m_blit_transpen[10/2],m_blit_transpen[12/2],m_blit_transpen[14/2]);

	blit_dst_xpos = (m_blit_dst_ram_loword[0] & 0x00ff)*2;
	blit_dst_ypos = ((m_blit_dst_ram_loword[0] & 0xff00)>>8);

	y_size = (0x100-((m_blit_attr2_ram[0] & 0xff00)>>8));
	x_size = (m_blit_attr2_ram[0] & 0x00ff)*2;

	/* rounding around for 0 size */
	if(x_size == 0) { x_size = 0x200; }

	/* TODO: used by steaser "Game Over" msg on attract mode*/
//  if(y_size == 1) { y_size = 32; }

	src = m_blit_romaddr[0] | (m_blit_attr1_ram[0] & 0x1f00)<<8;
//  src|= (m_blit_transpen[0xc/2] & 0x0100)<<12;

	for(y=0;y<y_size;y++)
	{
		for(x=0;x<x_size;x++)
		{
			int drawx = (blit_dst_xpos+x)&0x1ff;
			int drawy = (blit_dst_ypos+y)&0x0ff;
			if(m_blit_transpen[0x8/2] & 0x100)
				m_blit_buffer[drawy*512+drawx] = ((m_blit_vregs[0] & 0xf00)>>8);
			else
			{
				uint8_t pen_helper;

				pen_helper = blit_rom[BYTE_XOR_BE(src)] & 0xff;
				if(m_blit_transpen[0xa/2] & 0x100) //pen is opaque register
				{
					if(pen_helper)
						m_blit_buffer[drawy*512+drawx] = ((pen_helper & 0xff) <= 3) ? ((m_blit_vregs[pen_helper] & 0xf00)>>8) : blit_rom[BYTE_XOR_BE(src)];
				}
				else
					m_blit_buffer[drawy*512+drawx] = ((pen_helper & 0xff) <= 3) ? ((m_blit_vregs[pen_helper] & 0xf00)>>8) : blit_rom[BYTE_XOR_BE(src)];
			}

			src++;
		}
	}
}

/*************************************************************************************************************

    Blitter (cjffruit)
    To do: merge with above

*************************************************************************************************************/

uint8_t blitz68k_state::blit_status_r()
{
	return 0;   // bit 0 = blitter busy
}

void blitz68k_state::blit_x_w(uint8_t data)
{
	m_blit.x = data;
}
void blitz68k_state::blit_y_w(uint8_t data)
{
	m_blit.y = data;
}
void blitz68k_state::blit_xy_w(offs_t offset, uint8_t data)
{
	if (offset)
		blit_x_w(data);
	else
		blit_y_w(data);
}


void blitz68k_state::blit_w_w(uint8_t data)
{
	m_blit.w = data;
}
void blitz68k_state::blit_h_w(uint8_t data)
{
	m_blit.h = data;
}
void blitz68k_state::blit_wh_w(offs_t offset, uint8_t data)
{
	if (offset)
		blit_w_w(data-1);
	else
		blit_h_w(-data-1);
}


void blitz68k_state::blit_addr0_w(uint8_t data)
{
	m_blit.addr[0] = data;
}
void blitz68k_state::blit_addr1_w(uint8_t data)
{
	m_blit.addr[1] = data;
}
void blitz68k_state::blit_addr01_w(offs_t offset, uint8_t data)
{
	if (offset)
		blit_addr0_w(data);
	else
		blit_addr1_w(data);
}
void blitz68k_state::blit_addr2_w(uint8_t data)
{
	m_blit.addr[2] = data;
}


void blitz68k_state::blit_pens_w(offs_t offset, uint8_t data)
{
	m_blit.pen[offset] = data;
}
void blitz68k_state::blit_pen0_w(uint8_t data)
{
	m_blit.pen[0] = data;
}
void blitz68k_state::blit_pen1_w(uint8_t data)
{
	m_blit.pen[1] = data;
}
void blitz68k_state::blit_pen2_w(uint8_t data)
{
	m_blit.pen[2] = data;
}
void blitz68k_state::blit_pen3_w(uint8_t data)
{
	m_blit.pen[3] = data;
}


void blitz68k_state::blit_flag0_w(uint8_t data)
{
	m_blit.flag[0] = data;
}
void blitz68k_state::blit_flag1_w(uint8_t data)
{
	m_blit.flag[1] = data;
}
void blitz68k_state::blit_flipx_w(uint8_t data)
{
	m_blit.flipx = data;
}
void blitz68k_state::blit_flipy_w(uint8_t data)
{
	m_blit.flipy = data;
}
void blitz68k_state::blit_solid_w(uint8_t data)
{
	m_blit.solid = data;
}
void blitz68k_state::blit_trans_w(uint8_t data)
{
	m_blit.trans = data;
}
void blitz68k_state::blit_flag6_w(uint8_t data)
{
	m_blit.flag[6] = data;
}
void blitz68k_state::blit_flag7_w(uint8_t data)
{
	m_blit.flag[7] = data;
}

void blitz68k_state::blit_flags_w(offs_t offset, uint8_t data)
{
	switch(offset)
	{
		case 0: blit_flipx_w(data);  break;
		case 1: blit_flipy_w(data);  break;
		case 2: blit_solid_w(data);  break;
		case 3: blit_trans_w(data);  break;
	}
}

void blitz68k_state::blit_draw_w(uint8_t data)
{
	uint8_t *blit_rom = m_blit_rom->base();
	int blit_romsize = m_blit_rom->bytes();
	uint32_t blit_dst_xpos;
	uint32_t blit_dst_ypos;
	int x, y, x_size, y_size;
	uint32_t src;

	LOGBLITTER("%s: blit x=%02x y=%02x w=%02x h=%02x addr=%02x%02x%02x pens=%02x %02x %02x %02x flag=%02x %02x %02x %02x - %02x %02x %02x %02x\n", machine().describe_context(),
				m_blit.x,  m_blit.y, m_blit.w, m_blit.h,
				m_blit.addr[2], m_blit.addr[1], m_blit.addr[0],
				m_blit.pen[0], m_blit.pen[1], m_blit.pen[2], m_blit.pen[3],
				m_blit.flag[0], m_blit.flag[1], m_blit.flipx, m_blit.flipy,     m_blit.solid, m_blit.trans, m_blit.flag[6], m_blit.flag[7]
	);

	x_size = (m_blit.w + 1) * 2;
	y_size = (m_blit.h + 1);

	blit_dst_ypos = (m_blit.y);
	blit_dst_xpos = (m_blit.x);

	blit_dst_xpos *= 2;

	src = (m_blit.addr[2] << 16) | (m_blit.addr[1] << 8) | m_blit.addr[0];

	uint8_t pen = 0;
	if (m_blit.solid)
	{
		pen = src & 0xff;
	}

	src *= m_blit.addr_factor;

	int flipx = (m_blit.flipx == 0);
	int flipy = (m_blit.flipy == 0);

	for (y = 0; y < y_size; y++)
	{
		for (x = 0; x < x_size; x++)
		{
			int drawx = (blit_dst_xpos + (flipx ? -x+1 : x)) & 0x1ff;
			int drawy = (blit_dst_ypos + (flipy ? -y+1 : y)) & 0x0ff;

			if (!m_blit.solid)
			{
				src %= blit_romsize;
				pen = blit_rom[BYTE_XOR_BE(src)];
				src++;
			}

			if (pen || !m_blit.trans)
			{
				if (pen <= 3)
					pen = m_blit.pen[pen] & 0xf;

				m_blit_buffer[drawy * 512 + drawx] = pen;
			}
		}
	}

	// used by cjffruit in service mode (girl select screen)
	blit_dst_xpos += (flipx ?        +1 :      0);
	blit_dst_ypos += (flipy ? -y_size+1 : y_size);
	m_blit.x = blit_dst_xpos / 2;
	m_blit.y = blit_dst_ypos;
}

void blitz68k_state::blit_hwyxa_draw_w(offs_t offset, uint8_t data)
{
	switch (offset)
	{
		case 0: blit_h_w        (data);  break;
		case 1: blit_w_w        (data);  break;
		case 2: blit_y_w        (data);  break;
		case 3: blit_x_w        (data);  break;
		case 4: blit_addr2_w    (data);  break;
		case 5: blit_addr1_w    (data);  break;
		case 6: blit_addr0_w    (data);  break;
		case 7: blit_draw_w     (data);  break;
	}
}

/*************************************************************************************************************
    Outputs
*************************************************************************************************************/

void blitz68k_state::show_leds123()
{
#ifdef MAME_DEBUG
	popmessage("led %02x %02x %02x", m_leds0[0]>>8, m_leds1[0]>>8, m_leds2[0]>>8);
#endif
}
void blitz68k_state::show_leds12()
{
#ifdef MAME_DEBUG
	popmessage("led %02x %02x", m_leds0[0]>>8, m_leds1[0]>>8);
#endif
}

/*************************************************************************************************************

    Memory Maps

*************************************************************************************************************/

/*bit 0 is the blitter busy flag*/
uint16_t blitz68k_state::blitter_status_r()
{
	return 0;
}

/*TODO*/
void blitz68k_state::lamps_w(uint16_t data)
{
//  popmessage("%02x",data);
}

uint16_t blitz68k_state::test_r()
{
	return 0xffff;//machine().rand();
}

#if 0
void blitz68k_state::irq_callback_w(uint16_t data)
{
//  popmessage("%02x",data);
	m_maincpu->set_input_line(3, HOLD_LINE );
}

void blitz68k_state::sound_write_w(uint16_t data)
{
	popmessage("%02x",data);
	dac_data_w(0, data & 0x0f);     /* Sound DAC? */
}
#endif

void blitz68k_state::ilpag_map(address_map &map)
{
	map(0x000000, 0x0fffff).rom();
	map(0x100000, 0x1fffff).rom().region("blitter", 0);
	map(0x200000, 0x20ffff).ram().share("nvram");

//  map(0x800000, 0x800001).r(FUNC(blitz68k_state::test_r));
//  map(0x880000, 0x880001).r(FUNC(blitz68k_state::test_r));

	map(0x900000, 0x900000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x900002, 0x900002).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x900004, 0x900004).w("ramdac", FUNC(ramdac_device::mask_w));
	map(0x980000, 0x98000f).ram().share("blit_transpen"); //video registers for the blitter write
	map(0x990000, 0x990007).ram().share("blit_vregs"); //pens
	map(0x998000, 0x998001).ram().share("blit_romaddr");
	map(0x9a0000, 0x9a0001).ram().share("blit_attr1_ram");
	map(0x9a8000, 0x9a8001).ram().share("blitram_loword");
	map(0x9b0000, 0x9b0001).ram().share("blit_attr2_ram");
	map(0x9b8000, 0x9b8001).ram().w(FUNC(blitz68k_state::blit_copy_w)).share("blitram_hiword");
	map(0x9e0000, 0x9e0001).r(FUNC(blitz68k_state::blitter_status_r));

	map(0xc00000, 0xc00001).w(FUNC(blitz68k_state::lamps_w));
	map(0xc00180, 0xc00181).portr("IN2");
//  map(0xc00200, 0xc00201).w(FUNC(blitz68k_state::sound_write_w));
	map(0xc00380, 0xc00381).portr("IN3");
//  map(0xc00300, 0xc00301).w(FUNC(blitz68k_state::irq_callback_w));
}

void blitz68k_state::steaser_map(address_map &map)
{
	map(0x000000, 0x03ffff).rom();
	map(0x100000, 0x1fffff).rom().region("blitter", 0);
	map(0x200000, 0x20ffff).ram().share("nvram");

	map(0x800000, 0x800001).r(FUNC(blitz68k_state::test_r));
//  map(0x840000, 0x840001).w(FUNC(blitz68k_state::sound_write_w));
	map(0x880000, 0x880001).r(FUNC(blitz68k_state::test_r));
//  map(0x8c0000, 0x8c0001).w(FUNC(blitz68k_state::sound_write_w));

	map(0x900000, 0x900000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x900002, 0x900002).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x900004, 0x900004).w("ramdac", FUNC(ramdac_device::mask_w));
	map(0x940000, 0x940001).nopw(); //? Seems a dword write for some read, written consecutively
	map(0x980000, 0x98000f).ram().share("blit_transpen");//probably transparency pens
	map(0x990000, 0x990005).ram().share("blit_vregs");
	map(0x998000, 0x998001).ram().share("blit_romaddr");
	map(0x9a0000, 0x9a0001).ram().share("blit_attr1_ram");
	map(0x9a8000, 0x9a8001).ram().share("blitram_loword");
	map(0x9b0000, 0x9b0001).ram().share("blit_attr2_ram");
	map(0x9b8000, 0x9b8001).ram().w(FUNC(blitz68k_state::blit_copy_w)).share("blitram_hiword");
	map(0x9c0002, 0x9c0003).nopr(); //pen control?
	map(0x9d0000, 0x9d0001).nopr(); //?
	map(0x9e0000, 0x9e0001).r(FUNC(blitz68k_state::blitter_status_r));
	map(0x9f0000, 0x9f0001).nopw(); //???

//  map(0xc00000, 0xc00001).w(FUNC(blitz68k_state::lamps_w));
	map(0xbd0000, 0xbd0001).r(FUNC(blitz68k_state::test_r));
//  map(0xc00200, 0xc00201).w(FUNC(blitz68k_state::sound_write_w));
//  map(0xc00380, 0xc00381).portr("IN3");
//  map(0xc00300, 0xc00301).w(FUNC(blitz68k_state::irq_callback_w));
}

/*************************************************************************************************************
    Bank Robbery
*************************************************************************************************************/

// MCU simulation (to be done)
uint8_t blitz68k_state::bankrob_mcu1_r()
{
	uint8_t ret = 0;  // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu1 reads %02x\n", machine().describe_context(), ret);
	return ret;
}
uint8_t blitz68k_state::bankrob_mcu2_r()
{
	uint8_t ret = 0;  // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu2 reads %02x\n", machine().describe_context(), ret);
	return ret;
}

uint8_t blitz68k_state::bankrob_mcu_status_read_r()
{
	return 0x03;    // bit 0 = MCU1, bit 1 = MCU2. Active high.
}

uint8_t blitz68k_state::bankrob_mcu_status_write_r()
{
	return 0x03;    // bit 0 = MCU1, bit 1 = MCU2. Active high.
}

void blitz68k_state::bankrob_mcu1_w(uint8_t data)
{
	LOGMCU("%s: mcu1 written with %02x\n", machine().describe_context(), data);
}
void blitz68k_state::bankrob_mcu2_w(uint8_t data)
{
	LOGMCU("%s: mcu2 written with %02x\n", machine().describe_context(), data);
}

void blitz68k_state::bankrob_map(address_map &map)
{
	map(0x000000, 0x03ffff).rom();
	map(0x100000, 0x10ffff).ram();

	map(0x220000, 0x220000).r("ramdac", FUNC(ramdac_device::index_r));
	map(0x220002, 0x220002).r("ramdac", FUNC(ramdac_device::pal_r));

	map(0x240000, 0x240000).w(FUNC(blitz68k_state::blit_addr0_w));
	map(0x240002, 0x240002).w(FUNC(blitz68k_state::blit_addr1_w));
	map(0x240004, 0x240004).w(FUNC(blitz68k_state::blit_addr2_w));

	map(0x240006, 0x240006).w(FUNC(blitz68k_state::blit_x_w));
	map(0x240008, 0x240008).w(FUNC(blitz68k_state::blit_y_w));

	map(0x24000a, 0x24000a).w(FUNC(blitz68k_state::blit_w_w));
	map(0x24000c, 0x24000c).w(FUNC(blitz68k_state::blit_h_w));

	map(0x24000e, 0x24000e).w(FUNC(blitz68k_state::blit_draw_w));

	map(0x260000, 0x260000).w(FUNC(blitz68k_state::blit_pen0_w));
	map(0x260002, 0x260002).w(FUNC(blitz68k_state::blit_pen1_w));
	map(0x260004, 0x260004).w(FUNC(blitz68k_state::blit_pen2_w));
	map(0x260006, 0x260006).w(FUNC(blitz68k_state::blit_pen3_w));

	map(0x280000, 0x280001).r(FUNC(blitz68k_state::blitter_status_r));

	map(0x2c0000, 0x2c0001).nopw();    // 1->0

	map(0x2e0000, 0x2e0000).w(FUNC(blitz68k_state::blit_flag0_w));
	map(0x2e0002, 0x2e0002).w(FUNC(blitz68k_state::blit_flag1_w));
	map(0x2e0004, 0x2e0004).w(FUNC(blitz68k_state::blit_flipx_w));
	map(0x2e0006, 0x2e0006).w(FUNC(blitz68k_state::blit_flipy_w));
	map(0x2e0008, 0x2e0008).w(FUNC(blitz68k_state::blit_solid_w));
	map(0x2e000a, 0x2e000a).w(FUNC(blitz68k_state::blit_trans_w));
	map(0x2e000c, 0x2e000c).w(FUNC(blitz68k_state::blit_flag6_w));
	map(0x2e000e, 0x2e000e).w(FUNC(blitz68k_state::blit_flag7_w));

	map(0x300000, 0x300000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x300002, 0x300002).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x300004, 0x300004).w("ramdac", FUNC(ramdac_device::mask_w));

	map(0x400001, 0x400001).r(FUNC(blitz68k_state::bankrob_mcu_status_write_r));
	map(0x400003, 0x400003).r(FUNC(blitz68k_state::bankrob_mcu_status_read_r));

	map(0x400005, 0x400005).rw(FUNC(blitz68k_state::bankrob_mcu1_r), FUNC(blitz68k_state::bankrob_mcu1_w));
	map(0x400006, 0x400006).rw(FUNC(blitz68k_state::bankrob_mcu2_r), FUNC(blitz68k_state::bankrob_mcu2_w));

	map(0x800000, 0x800000).rw(m_crtc, FUNC(mc6845_device::status_r), FUNC(mc6845_device::address_w));    // triggered by MCU?
	map(0x800002, 0x800002).rw(m_crtc, FUNC(mc6845_device::register_r), FUNC(mc6845_device::register_w));
}

// bankroba:

// MCU simulation (to be done)
uint8_t blitz68k_state::bankroba_mcu1_r()
{
	uint8_t ret = machine().rand();   // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu1 reads %02x\n", machine().describe_context(), ret);
	return ret;
}
uint8_t blitz68k_state::bankroba_mcu2_r()
{
	uint8_t ret = machine().rand();   // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu2 reads %02x\n", machine().describe_context(), ret);
	return ret;
}

uint8_t blitz68k_state::bankroba_mcu1_status_write_r()
{
	return 0x00;    // bit 0 = MCU1. Active low.
}
uint8_t blitz68k_state::bankroba_mcu2_status_write_r()
{
	return 0x01;    // bit 0 = MCU2. Active high.
}

void blitz68k_state::bankroba_mcu1_w(uint8_t data)
{
	LOGMCU("%s: mcu1 written with %02x\n", machine().describe_context(), data);
}
void blitz68k_state::bankroba_mcu2_w(uint8_t data)
{
	LOGMCU("%s: mcu2 written with %02x\n", machine().describe_context(), data);
}

void blitz68k_state::bankroba_map(address_map &map)
{
	map(0x000000, 0x03ffff).rom();
	map(0x200000, 0x20ffff).ram();

	map(0x800001, 0x800001).r(FUNC(blitz68k_state::bankroba_mcu1_r));  // lev 4
	map(0x840001, 0x840001).w(FUNC(blitz68k_state::bankroba_mcu1_w));

	map(0x880001, 0x880001).r(FUNC(blitz68k_state::bankroba_mcu2_r));  // lev 3
	map(0x8c0001, 0x8c0001).w(FUNC(blitz68k_state::bankroba_mcu2_w));

	map(0x900000, 0x900000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x900002, 0x900002).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x900004, 0x900004).w("ramdac", FUNC(ramdac_device::mask_w));

//  map(0x940000, 0x940001).w   // lev 6

	map(0x980000, 0x980000).w(FUNC(blitz68k_state::blit_flag0_w));
	map(0x980002, 0x980002).w(FUNC(blitz68k_state::blit_flag1_w));
	map(0x980004, 0x980004).w(FUNC(blitz68k_state::blit_flipx_w));
	map(0x980006, 0x980006).w(FUNC(blitz68k_state::blit_flipy_w));
	map(0x980008, 0x980008).w(FUNC(blitz68k_state::blit_solid_w));
	map(0x98000a, 0x98000a).w(FUNC(blitz68k_state::blit_trans_w));
	map(0x98000c, 0x98000c).w(FUNC(blitz68k_state::blit_flag6_w));
	map(0x98000e, 0x98000e).w(FUNC(blitz68k_state::blit_flag7_w));

	map(0x990000, 0x990000).w(FUNC(blitz68k_state::blit_pen0_w));
	map(0x990002, 0x990002).w(FUNC(blitz68k_state::blit_pen1_w));
	map(0x990004, 0x990004).w(FUNC(blitz68k_state::blit_pen2_w));
	map(0x990006, 0x990006).w(FUNC(blitz68k_state::blit_pen3_w));

	map(0x998000, 0x998001).w(FUNC(blitz68k_state::blit_addr01_w));
	map(0x9a0000, 0x9a0000).w(FUNC(blitz68k_state::blit_addr2_w));

	map(0x9a8000, 0x9a8001).w(FUNC(blitz68k_state::blit_xy_w));

	map(0x9b0000, 0x9b0001).w(FUNC(blitz68k_state::blit_wh_w));

	map(0x9b8001, 0x9b8001).w(FUNC(blitz68k_state::blit_draw_w));

	map(0x9c0000, 0x9c0000).r("ramdac", FUNC(ramdac_device::index_r));
	map(0x9c0002, 0x9c0002).r("ramdac", FUNC(ramdac_device::pal_r));

	map(0x9d0000, 0x9d0000).r(FUNC(blitz68k_state::bankroba_mcu1_status_write_r));

	map(0x9e0000, 0x9e0001).r(FUNC(blitz68k_state::blitter_status_r));

	map(0x9f0000, 0x9f0001).nopw(); // 1

	map(0xbd0000, 0xbd0000).r(FUNC(blitz68k_state::bankroba_mcu2_status_write_r));

	// CRTC connected to MCU?
}

/*************************************************************************************************************
    Funny Fruit
*************************************************************************************************************/

void blitz68k_state::cjffruit_leds1_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	data = COMBINE_DATA(m_leds0);
	if (ACCESSING_BITS_8_15)
	{
		machine().bookkeeping().coin_counter_w(0, data & 0x0100);    // coin in
		m_leds[0] = BIT(data, 9);     // win???
//                                     1  data & 0x0400     // win???
		m_leds[2] = BIT(data, 11);    // small
		m_leds[3] = BIT(data, 12);    // big
		m_leds[4] = BIT(data, 13);    // take
		m_leds[5] = BIT(data, 14);    // double up
		m_leds[6] = BIT(data, 15);    // cancel
		show_leds123();
	}
}

void blitz68k_state::cjffruit_leds2_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	data = COMBINE_DATA(m_leds1);
	if (ACCESSING_BITS_8_15)
	{
		m_leds[ 7] = BIT(data, 8);    // start
		m_leds[ 8] = BIT(data, 9);    // bet
		m_leds[ 9] = BIT(data, 10);   // hold 5
		m_leds[10] = BIT(data, 11);   // hold 4
		m_leds[11] = BIT(data, 12);   // hold 3
		m_leds[12] = BIT(data, 13);   // hold 2
		m_leds[13] = BIT(data, 14);   // collect
		m_leds[14] = BIT(data, 15);   // call attendant
		show_leds123();
	}
}

void blitz68k_state::cjffruit_leds3_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	data = COMBINE_DATA(m_leds2);
	if (ACCESSING_BITS_8_15)
	{
		m_leds[15] = BIT(data, 8);    // hopper coins?
		m_leds[16] = BIT(data, 10);   // coin out?
		show_leds123();
	}
}

// CRTC
uint8_t blitz68k_state::crtc_r(offs_t offset)
{
	if (offset)
		return m_crtc->register_r();
	else
		return m_crtc->status_r();
}

void blitz68k_state::crtc_w(offs_t offset, uint8_t data)
{
	if (offset)
		m_crtc->register_w(data);
	else
		m_crtc->address_w(data);
}

void blitz68k_state::crtc_lpen_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	// 8fe0006: 0->1
	if (ACCESSING_BITS_8_15 && (data & 0x0100))
		m_crtc->assert_light_pen_input();
	// 8fe0007: 1->0 (MCU irq?)
}

// MCU simulation (to be done)
uint16_t blitz68k_state::cjffruit_mcu_r()
{
	uint8_t ret = 0x00;   // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu reads %02x\n", machine().describe_context(), ret);
	return ret << 8;
}

void blitz68k_state::cjffruit_mcu_w(uint16_t data)
{
	LOGMCU("%s: mcu written with %02x\n", machine().describe_context(),data >> 8);
}

void blitz68k_state::cjffruit_map(address_map &map)
{
	map(0x000000, 0x07ffff).rom();
	map(0x400000, 0x41ffff).ram().share("nvram");
	map(0x480000, 0x4807ff).ram();

	map(0x820000, 0x820007).nopr().w(FUNC(blitz68k_state::blit_hwyxa_draw_w));

	map(0x850000, 0x850001).r(FUNC(blitz68k_state::cjffruit_mcu_r));

	map(0x870000, 0x870001).portr("IN0");
	map(0x872000, 0x872001).portr("IN1");
	map(0x874000, 0x874001).portr("IN2");
	map(0x876000, 0x876001).portr("DSW");

	map(0x880000, 0x880000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x880001, 0x880001).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x880002, 0x880002).w("ramdac", FUNC(ramdac_device::mask_w));
	map(0x880000, 0x880000).r("ramdac", FUNC(ramdac_device::index_r));
	map(0x880001, 0x880001).r("ramdac", FUNC(ramdac_device::pal_r));

	map(0x8a0000, 0x8a0007).w(FUNC(blitz68k_state::blit_hwyxa_draw_w));

	map(0x8b0000, 0x8b0003).w(FUNC(blitz68k_state::blit_pens_w));

	map(0x8e0000, 0x8e0001).w(FUNC(blitz68k_state::cjffruit_mcu_w));

	map(0x8f8000, 0x8f8001).w(FUNC(blitz68k_state::cjffruit_leds1_w)).share("leds0");
	map(0x8fa000, 0x8fa001).w(FUNC(blitz68k_state::cjffruit_leds2_w)).share("leds1");
	map(0x8fc000, 0x8fc001).w(FUNC(blitz68k_state::cjffruit_leds3_w)).share("leds2");

	map(0x8fe000, 0x8fe003).w(FUNC(blitz68k_state::blit_flags_w));    // flipx,y,solid,trans
	map(0x8fe004, 0x8fe005).noprw();
	map(0x8fe006, 0x8fe007).nopr().w(FUNC(blitz68k_state::crtc_lpen_w));  // 0x8fe006: 0->1, 0x8fe007: 1->0

	map(0xc40000, 0xc40001).rw(FUNC(blitz68k_state::crtc_r), FUNC(blitz68k_state::crtc_w));
}

/*************************************************************************************************************
    Deuces Wild 2
*************************************************************************************************************/

// MCU simulation (to be done)
uint16_t blitz68k_state::deucesw2_mcu_r()
{
	uint8_t ret = 0x00;   // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu reads %02x\n", machine().describe_context(), ret);
	return ret << 8;
}

void blitz68k_state::deucesw2_mcu_w(uint16_t data)
{
	LOGMCU("%s: mcu written with %02x\n", machine().describe_context(),data >> 8);
}

void blitz68k_state::deucesw2_leds1_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	data = COMBINE_DATA(m_leds0);
	if (ACCESSING_BITS_8_15)
	{
		machine().bookkeeping().coin_counter_w(0, data & 0x0100);    // coin in
		m_leds[0] = BIT(data, 9);     // win???
//                                     1  data & 0x0400     // win???
		m_leds[2] = BIT(data, 11);    // small
		m_leds[3] = BIT(data, 12);    // big
		m_leds[4] = BIT(data, 13);    // take
		m_leds[5] = BIT(data, 14);    // double up
		m_leds[6] = BIT(data, 15);    // cancel
		show_leds123();
	}
}

void blitz68k_state::deucesw2_leds2_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	data = COMBINE_DATA(m_leds1);
	if (ACCESSING_BITS_8_15)
	{
		m_leds[ 7] = BIT(data, 8);    // start
		m_leds[ 8] = BIT(data, 9);    // bet
		m_leds[ 9] = BIT(data, 10);   // hold 5
		m_leds[10] = BIT(data, 11);   // hold 4
		m_leds[11] = BIT(data, 12);   // hold 3
		m_leds[12] = BIT(data, 13);   // hold 2
		m_leds[13] = BIT(data, 14);   // hold 1
		m_leds[14] = BIT(data, 15);   // call attendant
		show_leds123();
	}
}

void blitz68k_state::deucesw2_leds3_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	data = COMBINE_DATA(m_leds2);
	if (ACCESSING_BITS_8_15)
	{
		m_leds[15] = BIT(data, 8);    // hopper coins?
		m_leds[16] = BIT(data, 10);   // coin out?
		show_leds123();
	}
}

void blitz68k_state::deucesw2_map(address_map &map)
{
	map(0x000000, 0x03ffff).rom();
	map(0x400000, 0x41ffff).ram();

	map(0x800000, 0x800007).w(FUNC(blitz68k_state::blit_hwyxa_draw_w));

	map(0x812000, 0x812000).r("ramdac", FUNC(ramdac_device::index_r));
	map(0x812001, 0x812001).r("ramdac", FUNC(ramdac_device::pal_r));

	map(0x830000, 0x830001).r(FUNC(blitz68k_state::deucesw2_mcu_r));

	map(0x840000, 0x840001).portr("IN0");
	map(0x850000, 0x850001).portr("IN1");
	map(0x860000, 0x860001).portr("IN2");
	map(0x870000, 0x870001).portr("DSW");

	map(0x880000, 0x880007).w(FUNC(blitz68k_state::blit_hwyxa_draw_w));

	map(0x890000, 0x890000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x890001, 0x890001).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x890002, 0x890002).w("ramdac", FUNC(ramdac_device::mask_w));

	map(0x894000, 0x894003).w(FUNC(blitz68k_state::blit_pens_w));

	map(0x896000, 0x896001).w(FUNC(blitz68k_state::deucesw2_mcu_w));

	map(0x898000, 0x898001).w(FUNC(blitz68k_state::deucesw2_leds1_w)).share("leds0");
	map(0x89a000, 0x89a001).w(FUNC(blitz68k_state::deucesw2_leds2_w)).share("leds1");
	map(0x89c000, 0x89c001).w(FUNC(blitz68k_state::deucesw2_leds3_w)).share("leds2");

	map(0x89e000, 0x89e003).w(FUNC(blitz68k_state::blit_flags_w));    // flipx,y,solid,trans
	map(0x89e004, 0x89e005).nopw();
	map(0x89e006, 0x89e007).w(FUNC(blitz68k_state::crtc_lpen_w));  // 0x89e006: 0->1, 0x89e007: 1->0

	map(0xc00000, 0xc00001).rw(FUNC(blitz68k_state::crtc_r), FUNC(blitz68k_state::crtc_w));
}

/*************************************************************************************************************
    Dual Games
*************************************************************************************************************/

// MCU simulation (to be done)
uint8_t blitz68k_state::dualgame_mcu1_r()
{
	uint8_t ret = 0;  // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu1 reads %02x\n", machine().describe_context(), ret);
	return ret;
}
uint8_t blitz68k_state::dualgame_mcu2_r()
{
	uint8_t ret = 0;  // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu2 reads %02x\n", machine().describe_context(), ret);
	return ret;
}

uint8_t blitz68k_state::dualgame_mcu_status_read_r()
{
	return 0x03;    // bit 0 = MCU1, bit 1 = MCU2. Active high.
}

uint8_t blitz68k_state::dualgame_mcu_status_write_r()
{
	return 0x03;    // bit 0 = MCU1, bit 1 = MCU2. Active high.
}

void blitz68k_state::dualgame_mcu1_w(uint8_t data)
{
	LOGMCU("%s: mcu1 written with %02x\n", machine().describe_context(), data);
}
void blitz68k_state::dualgame_mcu2_w(uint8_t data)
{
	LOGMCU("%s: mcu2 written with %02x\n", machine().describe_context(), data);
}

void blitz68k_state::dualgame_map(address_map &map)
{
	map(0x000000, 0x03ffff).rom();
	map(0x100000, 0x10ffff).ram();

	map(0x220002, 0x220002).r("ramdac", FUNC(ramdac_device::index_r));
	map(0x220003, 0x220003).r("ramdac", FUNC(ramdac_device::pal_r));

	map(0x240000, 0x240000).w(FUNC(blitz68k_state::blit_addr0_w));
	map(0x240002, 0x240002).w(FUNC(blitz68k_state::blit_addr1_w));
	map(0x240004, 0x240004).w(FUNC(blitz68k_state::blit_addr2_w));

	map(0x240006, 0x240006).w(FUNC(blitz68k_state::blit_x_w));
	map(0x240008, 0x240008).w(FUNC(blitz68k_state::blit_y_w));

	map(0x24000a, 0x24000a).w(FUNC(blitz68k_state::blit_w_w));
	map(0x24000c, 0x24000c).w(FUNC(blitz68k_state::blit_h_w));

	map(0x24000e, 0x24000e).w(FUNC(blitz68k_state::blit_draw_w));

	map(0x260000, 0x260000).w(FUNC(blitz68k_state::blit_pen0_w));
	map(0x260002, 0x260002).w(FUNC(blitz68k_state::blit_pen1_w));
	map(0x260004, 0x260004).w(FUNC(blitz68k_state::blit_pen2_w));
	map(0x260006, 0x260006).w(FUNC(blitz68k_state::blit_pen3_w));

	map(0x280000, 0x280000).r(FUNC(blitz68k_state::blit_status_r));

	map(0x2a0000, 0x2a0001).w(FUNC(blitz68k_state::crtc_lpen_w));
	map(0x2a0000, 0x2a0001).nopr();

	map(0x2c0000, 0x2c0001).nopw();    // 1->0 (MCU related?)

	map(0x2e0000, 0x2e0000).w(FUNC(blitz68k_state::blit_flag0_w));
	map(0x2e0002, 0x2e0002).w(FUNC(blitz68k_state::blit_flag1_w));
	map(0x2e0004, 0x2e0004).w(FUNC(blitz68k_state::blit_flipx_w));    // flipx
	map(0x2e0006, 0x2e0006).w(FUNC(blitz68k_state::blit_flipy_w));    // flipy
	map(0x2e0008, 0x2e0008).w(FUNC(blitz68k_state::blit_solid_w));    // solid
	map(0x2e000a, 0x2e000a).w(FUNC(blitz68k_state::blit_trans_w));    // transparency
	map(0x2e000c, 0x2e000c).w(FUNC(blitz68k_state::blit_flag6_w));
	map(0x2e000e, 0x2e000e).w(FUNC(blitz68k_state::blit_flag7_w));

	map(0x300000, 0x300000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x300002, 0x300002).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x300004, 0x300004).w("ramdac", FUNC(ramdac_device::mask_w));

	map(0x400001, 0x400001).r(FUNC(blitz68k_state::dualgame_mcu_status_write_r));
	map(0x400003, 0x400003).r(FUNC(blitz68k_state::dualgame_mcu_status_read_r));

	map(0x400005, 0x400005).rw(FUNC(blitz68k_state::dualgame_mcu1_r), FUNC(blitz68k_state::dualgame_mcu1_w));
	map(0x400006, 0x400006).rw(FUNC(blitz68k_state::dualgame_mcu2_r), FUNC(blitz68k_state::dualgame_mcu2_w));

	map(0x800000, 0x800000).rw(m_crtc, FUNC(mc6845_device::status_r), FUNC(mc6845_device::address_w));
	map(0x800002, 0x800002).rw(m_crtc, FUNC(mc6845_device::register_r), FUNC(mc6845_device::register_w));
}

/*************************************************************************************************************
    The Hermit
*************************************************************************************************************/

// MCU simulation (to be done)
uint16_t blitz68k_state::hermit_mcu_r()
{
	uint8_t ret = 0x00;   // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu reads %02x\n", machine().describe_context(), ret);
	return ret << 8;
}

void blitz68k_state::hermit_mcu_w(uint16_t data)
{
	LOGMCU("%s: mcu written with %02x\n", machine().describe_context(),data >> 8);
}

void blitz68k_state::hermit_leds1_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	data = COMBINE_DATA(m_leds0);
	if (ACCESSING_BITS_8_15)
	{
		machine().bookkeeping().coin_counter_w(0, data & 0x0100);    // coin in
		show_leds12();
	}
}

void blitz68k_state::hermit_leds2_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
	data = COMBINE_DATA(m_leds1);
	if (ACCESSING_BITS_8_15)
	{
		m_leds[7] = BIT(data, 8);    // button
		show_leds12();
	}
}

uint16_t blitz68k_state::hermit_track_r()
{
#ifdef MAME_DEBUG
//  popmessage("track %02x %02x", ioport("TRACK_X")->read(), ioport("TRACK_Y")->read());
#endif

	return
		((0xf - ((ioport("TRACK_Y")->read() + 0x7) & 0xf)) << 12) |
		((0xf - ((ioport("TRACK_X")->read() + 0x7) & 0xf)) << 8)  ;
}

void blitz68k_state::hermit_map(address_map &map)
{
	map(0x000000, 0x03ffff).rom();
	map(0x200000, 0x20ffff).ram();
	map(0x400000, 0x41ffff).ram();

	map(0x800000, 0x800000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x800001, 0x800001).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x800002, 0x800002).w("ramdac", FUNC(ramdac_device::mask_w));
	map(0x840000, 0x840000).w("ramdac", FUNC(ramdac_device::index_w));
	map(0x840001, 0x840001).w("ramdac", FUNC(ramdac_device::pal_w));
	map(0x840002, 0x840002).w("ramdac", FUNC(ramdac_device::mask_w));
	map(0x840000, 0x840000).r("ramdac", FUNC(ramdac_device::index_r));
	map(0x840001, 0x840001).r("ramdac", FUNC(ramdac_device::pal_r));


	map(0x8c0000, 0x8c0003).w(FUNC(blitz68k_state::blit_pens_w));

	map(0x940000, 0x940001).r(FUNC(blitz68k_state::hermit_mcu_r));
	map(0x980000, 0x980001).w(FUNC(blitz68k_state::hermit_mcu_w));

	map(0x9c0000, 0x9c0001).portr("IN0");
	map(0x9c8000, 0x9c8001).r(FUNC(blitz68k_state::hermit_track_r));
	map(0x9d0000, 0x9d0001).portr("IN2");
	map(0x9d8000, 0x9d8001).portr("DSW");

	map(0x9e0000, 0x9e0001).w(FUNC(blitz68k_state::hermit_leds1_w)).share("leds0");
	map(0x9e8000, 0x9e8001).w(FUNC(blitz68k_state::hermit_leds2_w)).share("leds1");

	map(0x9f0000, 0x9f0003).w(FUNC(blitz68k_state::blit_flags_w));    // flipx,y,solid,trans
	map(0x9f0004, 0x9f0005).nopw();
	map(0x9f0006, 0x9f0007).w(FUNC(blitz68k_state::crtc_lpen_w));  // 0x9f0006: 0->1, 0x9f0007: 1->0

	map(0xb00000, 0xb00001).rw(FUNC(blitz68k_state::crtc_r), FUNC(blitz68k_state::crtc_w));  // triggered by MCU?

	map(0xc80000, 0xc80007).w(FUNC(blitz68k_state::blit_hwyxa_draw_w));
}

/*************************************************************************************************************
    Maxi Double Poker
*************************************************************************************************************/

// MCU simulation (to be done)
uint8_t blitz68k_state::maxidbl_mcu1_r()
{
	uint8_t ret = 0;  // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu1 reads %02x\n", machine().describe_context(), ret);
	return ret;
}
uint8_t blitz68k_state::maxidbl_mcu2_r()
{
	uint8_t ret = 0;  // machine().rand() gives "interesting" results
	LOGMCU("%s: mcu2 reads %02x\n", machine().describe_context(), ret);
	return ret;
}

uint8_t blitz68k_state::maxidbl_mcu_status_read_r()
{
	return 0x03;    // bit 0 = MCU1, bit 1 = MCU2. Active high.
}

uint8_t blitz68k_state::maxidbl_mcu_status_write_r()
{
	return 0x03;    // bit 0 = MCU1, bit 1 = MCU2. Active high.
}

void blitz68k_state::maxidbl_mcu1_w(uint8_t data)
{
	LOGMCU("%s: mcu1 written with %02x\n", machine().describe_context(), data);
}
void blitz68k_state::maxidbl_mcu2_w(uint8_t data)
{
	LOGMCU("%s: mcu2 written with %02x\n", machine().describe_context(), data);
}

void blitz68k_state::maxidbl_map(address_map &map)
{
	map(0x000000, 0x03ffff).rom();
	map(0x200000, 0x20ffff).ram();

	map(0x400000, 0x40ffff).ram().share("frame_buffer");

	map(0x30000c, 0x30000d).nopw();    // 0->1 (IRQ3 ack.?)
	map(0x30000e, 0x30000f).nopw();    // 1->0 (MCU related?)

	map(0x500001, 0x500001).r(FUNC(blitz68k_state::maxidbl_mcu_status_write_r));
	map(0x500003, 0x500003).r(FUNC(blitz68k_state::maxidbl_mcu_status_read_r));

	map(0x500005, 0x500005).rw(FUNC(blitz68k_state::maxidbl_mcu1_r), FUNC(blitz68k_state::maxidbl_mcu1_w));
	map(0x500006, 0x500006).rw(FUNC(blitz68k_state::maxidbl_mcu2_r), FUNC(blitz68k_state::maxidbl_mcu2_w));

	map(0x600000, 0x600000).rw(m_crtc, FUNC(mc6845_device::status_r), FUNC(mc6845_device::address_w));    // triggered by MCU?
	map(0x600002, 0x600002).rw(m_crtc, FUNC(mc6845_device::register_r), FUNC(mc6845_device::register_w));
}



/*************************************************************************************************************

    Inputs

*************************************************************************************************************/

static INPUT_PORTS_START( bankrob )
	// not hooked up
	PORT_START("DSW")
	PORT_DIPNAME( 0x0100, 0x0100, "Screen Refresh" )        PORT_DIPLOCATION("SW1:1")
	PORT_DIPSETTING(      0x0000, "50 Hz" )
	PORT_DIPSETTING(      0x0100, "60 Hz" )
	PORT_DIPNAME( 0x0200, 0x0200, "Clock?" )                PORT_DIPLOCATION("SW1:2")
	PORT_DIPSETTING(      0x0000, "10 MHz" )
	PORT_DIPSETTING(      0x0200, "11 MHz" )
	PORT_DIPNAME( 0x0400, 0x0400, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW1:3")
	PORT_DIPSETTING(      0x0400, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0800, 0x0800, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW1:4")
	PORT_DIPSETTING(      0x0800, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
INPUT_PORTS_END

static INPUT_PORTS_START( cjffruit )
	// Inputs for L74 pinout
	PORT_START("IN0")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW, IPT_COIN1        ) // coin 1
	PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_COIN2        ) // coin 2
	PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_SERVICE1     ) PORT_NAME("Recall")
	PORT_SERVICE_NO_TOGGLE( 0x0800, IP_ACTIVE_LOW     ) // menu
	PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_GAMBLE_BOOK  ) // stats
	PORT_BIT( 0x2000, IP_ACTIVE_LOW, IPT_POKER_HOLD1  ) // hold 1
	PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_GAMBLE_BET   ) // bet
	PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_GAMBLE_DEAL  ) // start / deal

	PORT_START("IN1")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW, IPT_GAMBLE_TAKE   ) // take
	PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_GAMBLE_D_UP   ) // double up
	PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_GAMBLE_LOW    ) // small (show pay table)
	PORT_BIT( 0x0800, IP_ACTIVE_LOW, IPT_GAMBLE_HIGH   ) // big
	PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_POKER_CANCEL  ) // cancel
	PORT_BIT( 0x2000, IP_ACTIVE_LOW, IPT_GAMBLE_PAYOUT ) // collect
	PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_POKER_HOLD2   ) // hold 2
	PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_POKER_HOLD3   ) // hold 3

	PORT_START("IN2")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW,  IPT_POKER_HOLD4 ) // hold 4
	PORT_BIT( 0x0200, IP_ACTIVE_LOW,  IPT_POKER_HOLD5 ) // hold 5
	PORT_BIT( 0x0400, IP_ACTIVE_LOW,  IPT_CUSTOM     ) // hopper coin
	PORT_BIT( 0x0800, IP_ACTIVE_LOW,  IPT_GAMBLE_DOOR ) PORT_NAME("Cash Door") PORT_CODE(KEYCODE_D) PORT_TOGGLE
	PORT_BIT( 0x1000, IP_ACTIVE_HIGH, IPT_CUSTOM     ) // blitter busy
	PORT_BIT( 0x2000, IP_ACTIVE_HIGH, IPT_CUSTOM     ) // 5] 0 = mcu response ready
	PORT_BIT( 0x4000, IP_ACTIVE_LOW,  IPT_CUSTOM     ) // 6] 0 = mcu busy
	PORT_BIT( 0x8000, IP_ACTIVE_LOW,  IPT_SERVICE3    ) PORT_NAME("Call Attendant")

	PORT_START("DSW")
	PORT_DIPNAME( 0x0100, 0x0100, "Screen Refresh" )        PORT_DIPLOCATION("SW1:1")
	PORT_DIPSETTING(      0x0000, "50 Hz" )
	PORT_DIPSETTING(      0x0100, "60 Hz" )
	PORT_DIPNAME( 0x0e00, 0x0800, "Pinout" )                PORT_DIPLOCATION("SW1:4,5,6")
	PORT_DIPSETTING(      0x0e00, "8L6 (Cherry Master)" )
	PORT_DIPSETTING(      0x0c00, "8L7"  )
	PORT_DIPSETTING(      0x0a00, "8L10" )
	PORT_DIPSETTING(      0x0800, "L74 (Funny Fruit)"   )
	PORT_DIPSETTING(      0x0600, "CYB"  )
	PORT_DIPSETTING(      0x0400, "PMMG" )
	PORT_DIPSETTING(      0x0200, "Invalid #1" )
	PORT_DIPSETTING(      0x0000, "Invalid #2" )
	PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_GAMBLE_DOOR ) PORT_NAME("Logic Door") PORT_CODE(KEYCODE_L) PORT_TOGGLE
	PORT_DIPNAME( 0x2000, 0x2000, "Factory Default" )       PORT_DIPLOCATION("SW1:8")
	PORT_DIPSETTING(      0x2000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_GAMBLE_DOOR ) PORT_NAME("Main Door") PORT_CODE(KEYCODE_O) PORT_TOGGLE
	PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_UNKNOWN )
INPUT_PORTS_END

static INPUT_PORTS_START( surpr5 )
	// Inputs for CJ-S5 pinout
	PORT_INCLUDE( cjffruit )

	PORT_MODIFY("IN0")
	PORT_BIT( 0x2000, IP_ACTIVE_LOW, IPT_UNKNOWN ) // seems to have no effect in i/o test
	PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_POKER_HOLD5 )

	PORT_MODIFY("IN1")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW, IPT_GAMBLE_BET )
	PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_GAMBLE_TAKE )
	PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_GAMBLE_D_UP )
	PORT_BIT( 0x0800, IP_ACTIVE_LOW, IPT_POKER_CANCEL )
	PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_SERVICE3 ) PORT_NAME("Call Attendant")
	PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_POKER_HOLD1 ) PORT_NAME("Hold 1 / Big")
	PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_POKER_HOLD2 ) PORT_NAME("Hold 2 / Small")

	PORT_MODIFY("IN2")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW,  IPT_POKER_HOLD3 )
	PORT_BIT( 0x0200, IP_ACTIVE_LOW,  IPT_POKER_HOLD4 )
	PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_UNKNOWN ) // seems to have no effect in i/o test

	PORT_MODIFY("DSW")
	PORT_DIPNAME( 0x0e00, 0x0800, "Pinout" ) PORT_DIPLOCATION("SW1:4,5,6")
	PORT_DIPSETTING(      0x0e00, "Invalid #1" )
	PORT_DIPSETTING(      0x0c00, "8L7-S5" )
	PORT_DIPSETTING(      0x0a00, "CJ-S5.II" )
	PORT_DIPSETTING(      0x0800, "CJ-S5" )
	PORT_DIPSETTING(      0x0600, "Invalid #2" )
	PORT_DIPSETTING(      0x0400, "Invalid #3" )
	PORT_DIPSETTING(      0x0200, "Invalid #4" )
	PORT_DIPSETTING(      0x0000, "Invalid #5" )
INPUT_PORTS_END

static INPUT_PORTS_START( deucesw2 )
	// Inputs for L74 pinout
	PORT_START("IN0")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW, IPT_COIN1         ) PORT_IMPULSE(5)    // coin 1
	PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_COIN2         ) PORT_IMPULSE(5)    // coin 2
	PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_COIN3         ) PORT_IMPULSE(5)    // coin 3
	PORT_SERVICE_NO_TOGGLE( 0x0800, IP_ACTIVE_LOW      ) // menu
	PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_GAMBLE_BOOK   ) // stats
	PORT_BIT( 0x2000, IP_ACTIVE_LOW, IPT_GAMBLE_PAYOUT ) // collect
	PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_GAMBLE_BET    ) // bet
	PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_GAMBLE_DEAL   ) // start / deal

	PORT_START("IN1")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW, IPT_GAMBLE_TAKE   ) // take
	PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_GAMBLE_D_UP   ) // double up
	PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_GAMBLE_LOW    ) // small
	PORT_BIT( 0x0800, IP_ACTIVE_LOW, IPT_GAMBLE_HIGH   ) // big
	PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_POKER_CANCEL  ) // cancel
	PORT_BIT( 0x2000, IP_ACTIVE_LOW, IPT_POKER_HOLD1   ) // hold 1
	PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_POKER_HOLD2   ) // hold 2
	PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_POKER_HOLD3   ) // hold 3

	PORT_START("IN2")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW,  IPT_POKER_HOLD4 ) // hold 4
	PORT_BIT( 0x0200, IP_ACTIVE_LOW,  IPT_POKER_HOLD5 ) // hold 5
	PORT_BIT( 0x0400, IP_ACTIVE_LOW,  IPT_CUSTOM     ) // hopper coin
	PORT_BIT( 0x0800, IP_ACTIVE_LOW,  IPT_GAMBLE_DOOR ) PORT_NAME("Cash Door") PORT_CODE(KEYCODE_D) PORT_TOGGLE
	PORT_BIT( 0x1000, IP_ACTIVE_HIGH, IPT_CUSTOM     ) // blitter busy
	PORT_BIT( 0x2000, IP_ACTIVE_HIGH, IPT_CUSTOM     ) // 5] 0 = mcu response ready
	PORT_BIT( 0x4000, IP_ACTIVE_LOW,  IPT_CUSTOM     ) // 6] 0 = mcu busy
	PORT_BIT( 0x8000, IP_ACTIVE_LOW,  IPT_SERVICE3    ) PORT_NAME("Call Attendant")

	PORT_START("DSW")
	PORT_DIPNAME( 0x0100, 0x0100, "Screen Refresh" )        PORT_DIPLOCATION("SW1:1")
	PORT_DIPSETTING(      0x0000, "50 Hz" )
	PORT_DIPSETTING(      0x0100, "60 Hz" )
	PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_GAMBLE_DOOR ) PORT_NAME("Logic Door") PORT_CODE(KEYCODE_L) PORT_TOGGLE
	PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_GAMBLE_DOOR ) PORT_NAME("Main Door")  PORT_CODE(KEYCODE_O) PORT_TOGGLE
	PORT_DIPNAME( 0x3800, 0x2000, "Pinout" )                PORT_DIPLOCATION("SW1:4,5,6")
	PORT_DIPSETTING(      0x3800, "8L6 (Cherry Master)" )
	PORT_DIPSETTING(      0x3000, "8L7"   )
	PORT_DIPSETTING(      0x2800, "8L10"  )
	PORT_DIPSETTING(      0x2000, "L74"   )
	PORT_DIPSETTING(      0x1800, "Invalid #1" )
	PORT_DIPSETTING(      0x1000, "Invalid #2" )
	PORT_DIPSETTING(      0x0800, "Invalid #3" )
	PORT_DIPSETTING(      0x0000, "Invalid #4" )
	PORT_DIPNAME( 0x4000, 0x4000, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW1:7")
	PORT_DIPSETTING(      0x4000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x8000, 0x8000, "Factory Default" )       PORT_DIPLOCATION("SW1:8")
	PORT_DIPSETTING(      0x8000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
INPUT_PORTS_END

static INPUT_PORTS_START( dualgame )
	// not hooked up
	PORT_START("DSW")
	PORT_DIPNAME( 0x0100, 0x0100, "Screen Refresh" )        PORT_DIPLOCATION("SW2:4")
	PORT_DIPSETTING(      0x0000, "50 Hz" )
	PORT_DIPSETTING(      0x0100, "60 Hz" )
	PORT_DIPNAME( 0x0200, 0x0200, "Clock?" )                PORT_DIPLOCATION("SW2:3")
	PORT_DIPSETTING(      0x0000, "10 MHz" )
	PORT_DIPSETTING(      0x0200, "11 MHz" )
	PORT_DIPNAME( 0x0400, 0x0400, "V-Sync" )                PORT_DIPLOCATION("SW2:2")
	PORT_DIPSETTING(      0x0000, "V-" )
	PORT_DIPSETTING(      0x0400, "V+" )
	PORT_DIPNAME( 0x0800, 0x0800, "H-Sync" )                PORT_DIPLOCATION("SW2:1")
	PORT_DIPSETTING(      0x0000, "H-" )
	PORT_DIPSETTING(      0x0800, "H+" )
INPUT_PORTS_END

static INPUT_PORTS_START( hermit )
	PORT_START("IN0")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW, IPT_COIN1        ) PORT_IMPULSE(5) // coin 1
	PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_UNKNOWN      ) // -
	PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_UNKNOWN      ) // -
	PORT_SERVICE_NO_TOGGLE( 0x0800, IP_ACTIVE_LOW     ) // menu
	PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_GAMBLE_BOOK  ) // stats
	PORT_BIT( 0x2000, IP_ACTIVE_LOW, IPT_UNKNOWN      ) // -
	PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_UNKNOWN      ) // -
	PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_BUTTON1      ) // -

	PORT_START("IN2")
	PORT_BIT( 0x0100, IP_ACTIVE_LOW,  IPT_UNKNOWN     ) // -
	PORT_BIT( 0x0200, IP_ACTIVE_LOW,  IPT_UNKNOWN     ) // -
	PORT_BIT( 0x0400, IP_ACTIVE_LOW,  IPT_UNKNOWN     ) // -
	PORT_BIT( 0x0800, IP_ACTIVE_LOW,  IPT_UNKNOWN     ) // -
	PORT_BIT( 0x1000, IP_ACTIVE_HIGH, IPT_CUSTOM     ) // blitter busy
	PORT_BIT( 0x2000, IP_ACTIVE_HIGH, IPT_CUSTOM     ) // 5] 0 = mcu response ready
	PORT_BIT( 0x4000, IP_ACTIVE_LOW,  IPT_CUSTOM     ) // 6] 0 = mcu busy
	PORT_BIT( 0x8000, IP_ACTIVE_LOW,  IPT_UNKNOWN     ) // -

	PORT_START("DSW")
	PORT_DIPNAME( 0x0100, 0x0100, "Screen Refresh" )        PORT_DIPLOCATION("SW2:1")
	PORT_DIPSETTING(      0x0000, "50 Hz" )
	PORT_DIPSETTING(      0x0100, "60 Hz" )
	PORT_DIPNAME( 0x0200, 0x0200, "Clock?" )                PORT_DIPLOCATION("SW2:2")
	PORT_DIPSETTING(      0x0000, "20 MHz" )
	PORT_DIPSETTING(      0x0200, "22 MHz" )
	PORT_DIPNAME( 0x0400, 0x0400, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW2:3")
	PORT_DIPSETTING(      0x0400, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0800, 0x0800, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW2:4")
	PORT_DIPSETTING(      0x0800, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x1000, 0x1000, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW2:5")
	PORT_DIPSETTING(      0x1000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x2000, 0x2000, "Trackball Alt #1" )      PORT_DIPLOCATION("SW2:6")
	PORT_DIPSETTING(      0x2000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x4000, 0x4000, "Trackball Alt #2" )      PORT_DIPLOCATION("SW2:7")
	PORT_DIPSETTING(      0x4000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x8000, 0x8000, "Factory Default" )       PORT_DIPLOCATION("SW2:8")
	PORT_DIPSETTING(      0x8000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )

	PORT_START("TRACK_X")
	PORT_BIT( 0x0f, 0x00, IPT_TRACKBALL_X ) PORT_SENSITIVITY(2) PORT_KEYDELTA(100) PORT_RESET

	PORT_START("TRACK_Y")
	PORT_BIT( 0x0f, 0x00, IPT_TRACKBALL_Y ) PORT_SENSITIVITY(2) PORT_KEYDELTA(100) PORT_RESET
INPUT_PORTS_END

static INPUT_PORTS_START( ilpag )
	PORT_START("IN2")
	PORT_DIPNAME( 0x0001, 0x0001, "IN2" )
	PORT_DIPSETTING(      0x0001, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0002, 0x0002, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0002, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_SERVICE( 0x0004, IP_ACTIVE_LOW )
	PORT_DIPNAME( 0x0008, 0x0008, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0008, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0010, 0x0010, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0010, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_BIT( 0x0020, IP_ACTIVE_LOW, IPT_SERVICE1 )
	PORT_BIT( 0x0040, IP_ACTIVE_LOW, IPT_COIN1 )
	PORT_BIT( 0x0080, IP_ACTIVE_LOW, IPT_COIN2 )
	PORT_DIPNAME( 0x0100, 0x0100, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0100, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0200, 0x0200, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0200, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0400, 0x0400, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0400, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0800, 0x0800, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0800, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x1000, 0x1000, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x1000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x2000, 0x2000, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x2000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x4000, 0x4000, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x4000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x8000, 0x8000, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x8000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )

	PORT_START("IN3")
	PORT_BIT( 0x0001, IP_ACTIVE_LOW, IPT_START1 )
	PORT_BIT( 0x0002, IP_ACTIVE_LOW, IPT_POKER_HOLD5 )
	PORT_BIT( 0x0004, IP_ACTIVE_LOW, IPT_POKER_HOLD1 )
	PORT_BIT( 0x0008, IP_ACTIVE_LOW, IPT_POKER_HOLD2 )
	PORT_BIT( 0x0010, IP_ACTIVE_LOW, IPT_GAMBLE_BET ) PORT_NAME("Gioco (Bet)")
	PORT_DIPNAME( 0x0020, 0x0020, "IN3" )
	PORT_DIPSETTING(      0x0020, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_BIT( 0x0040, IP_ACTIVE_LOW, IPT_POKER_HOLD3 )
	PORT_BIT( 0x0080, IP_ACTIVE_LOW, IPT_POKER_HOLD4 )
	PORT_DIPNAME( 0x0100, 0x0100, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0100, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0200, 0x0200, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0200, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0400, 0x0400, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0400, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0800, 0x0800, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x0800, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x1000, 0x1000, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x1000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x2000, 0x2000, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x2000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x4000, 0x4000, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x4000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x8000, 0x8000, DEF_STR( Unknown ) )
	PORT_DIPSETTING(      0x8000, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
INPUT_PORTS_END

static INPUT_PORTS_START( maxidbl )
	// not hooked up
	PORT_START("DSW_SUB")
	PORT_DIPNAME( 0x0100, 0x0100, "V-Sync" )                PORT_DIPLOCATION("SW1:1")
	PORT_DIPSETTING(      0x0000, "V-" )
	PORT_DIPSETTING(      0x0100, "V+" )
	PORT_DIPNAME( 0x0200, 0x0200, "H-Sync" )                PORT_DIPLOCATION("SW1:2")
	PORT_DIPSETTING(      0x0000, "H-" )
	PORT_DIPSETTING(      0x0800, "H+" )
	PORT_DIPNAME( 0x0400, 0x0400, "Comp" )                  PORT_DIPLOCATION("SW1:3")
	PORT_DIPSETTING(      0x0400, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0800, 0x0800, "En-V" )                  PORT_DIPLOCATION("SW1:4")
	PORT_DIPSETTING(      0x0800, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )

	PORT_START("DSW")
	PORT_DIPNAME( 0x0100, 0x0100, "Screen Refresh" )        PORT_DIPLOCATION("SW2:1")
	PORT_DIPSETTING(      0x0000, "50 Hz" )
	PORT_DIPSETTING(      0x0100, "60 Hz" )
	PORT_DIPNAME( 0x0200, 0x0200, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW2:2")
	PORT_DIPSETTING(      0x0200, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0400, 0x0400, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW2:3")
	PORT_DIPSETTING(      0x0400, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
	PORT_DIPNAME( 0x0800, 0x0800, DEF_STR( Unknown ) )      PORT_DIPLOCATION("SW2:4")
	PORT_DIPSETTING(      0x0800, DEF_STR( Off ) )
	PORT_DIPSETTING(      0x0000, DEF_STR( On ) )
INPUT_PORTS_END

static INPUT_PORTS_START( steaser )
	PORT_START("MENU")
	PORT_BIT( 0x0080, IP_ACTIVE_HIGH, IPT_SERVICE1 ) PORT_IMPULSE(1)
	PORT_BIT( 0x8000, IP_ACTIVE_HIGH, IPT_UNUSED ) PORT_IMPULSE(1)

	PORT_START("STAT")
	PORT_BIT( 0x0080, IP_ACTIVE_HIGH, IPT_UNUSED ) PORT_IMPULSE(1)
	PORT_BIT( 0x8000, IP_ACTIVE_HIGH, IPT_SERVICE2 ) PORT_IMPULSE(1)

	PORT_START("BET_DEAL")
	PORT_BIT( 0x0080, IP_ACTIVE_HIGH, IPT_START1 )
	PORT_BIT( 0x8000, IP_ACTIVE_HIGH, IPT_GAMBLE_BET ) PORT_IMPULSE(1)

	PORT_START("TAKE_DOUBLE")
	PORT_BIT( 0x0080, IP_ACTIVE_HIGH, IPT_GAMBLE_D_UP ) PORT_NAME("Double Up") PORT_IMPULSE(1)
	PORT_BIT( 0x8000, IP_ACTIVE_HIGH, IPT_GAMBLE_TAKE ) PORT_NAME("Take Score") PORT_IMPULSE(1)

	PORT_START("SMALL_BIG")
	PORT_BIT( 0x0080, IP_ACTIVE_HIGH, IPT_GAMBLE_HIGH ) PORT_NAME("Big") PORT_IMPULSE(1)
	PORT_BIT( 0x8000, IP_ACTIVE_HIGH, IPT_GAMBLE_LOW ) PORT_NAME("Small") PORT_IMPULSE(1)

	PORT_START("CANCEL_HOLD1")
	PORT_BIT( 0x0080, IP_ACTIVE_HIGH, IPT_POKER_HOLD1 ) PORT_IMPULSE(1)
	PORT_BIT( 0x8000, IP_ACTIVE_HIGH, IPT_POKER_CANCEL ) PORT_IMPULSE(1)

	PORT_START("HOLD2_HOLD3")
	PORT_BIT( 0x0080, IP_ACTIVE_HIGH, IPT_POKER_HOLD3 ) PORT_IMPULSE(1)
	PORT_BIT( 0x8000, IP_ACTIVE_HIGH, IPT_POKER_HOLD2 ) PORT_IMPULSE(1)

	PORT_START("HOLD4_HOLD5")
	PORT_BIT( 0x0080, IP_ACTIVE_HIGH, IPT_POKER_HOLD5 ) PORT_IMPULSE(1)
	PORT_BIT( 0x8000, IP_ACTIVE_HIGH, IPT_POKER_HOLD4 ) PORT_IMPULSE(1)
INPUT_PORTS_END

/*************************************************************************************************************

    Machine Drivers

*************************************************************************************************************/

// R6845AP used for video sync signals only

void blitz68k_state::crtc_vsync_irq1(int state)
{
	m_maincpu->set_input_line(1, state ? ASSERT_LINE : CLEAR_LINE);
}

void blitz68k_state::crtc_vsync_irq3(int state)
{
	m_maincpu->set_input_line(3, state ? ASSERT_LINE : CLEAR_LINE);
}

void blitz68k_state::crtc_vsync_irq5(int state)
{
	m_maincpu->set_input_line(5, state ? ASSERT_LINE : CLEAR_LINE);
}

MC6845_ON_UPDATE_ADDR_CHANGED(blitz68k_state::crtc_addr)
{
}

void blitz68k_state::ramdac_map(address_map &map)
{
	map(0x000, 0x3ff).rw("ramdac", FUNC(ramdac_device::ramdac_pal_r), FUNC(ramdac_device::ramdac_rgb666_w));
}

void blitz68k_state::ramdac_config(machine_config &config)
{
	PALETTE(config, m_palette).set_entries(0x100);
	ramdac_device &ramdac(RAMDAC(config, "ramdac", 0, m_palette));
	ramdac.set_addrmap(0, &blitz68k_state::ramdac_map);
}

void blitz68k_state::ilpag(machine_config &config)
{
	M68000(config, m_maincpu, 11059200 );  // ?
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::ilpag_map);
	m_maincpu->set_vblank_int("screen", FUNC(blitz68k_state::irq4_line_hold)); //3 & 6 used, mcu comms?

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_refresh_hz(60);
	screen.set_vblank_time(ATTOSECONDS_IN_USEC(0));
	screen.set_size(512, 256);
	screen.set_visarea_full();
	screen.set_screen_update(FUNC(blitz68k_state::screen_update_blitz68k));

	NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0);

	ramdac_config(config);

	MCFG_VIDEO_START_OVERRIDE(blitz68k_state,blitz68k)
}

/*
20089f = 1 -> menu
2008a0 = 1 -> stat
2008a1 = 1 -> (unused)
2008a2 = 1 -> bet
2008a3 = 1 -> deal
2008a4 = 1 -> take
2008a5 = 1 -> double
2008a6 = 1 -> small
2008a7 = 1 -> big
2008a8 = 1 -> cancel
2008a9 = 1 -> hold 1
2008aa = 1 -> hold 2
2008ab = 1 -> hold 3
2008ac = 1 -> hold 4
2008ad = 1 -> hold 5
*/

TIMER_DEVICE_CALLBACK_MEMBER(blitz68k_state::steaser_mcu_sim)
{
//  static int i;
	/*first off, signal the "MCU is running" flag*/
	m_nvram[0x932/2] = 0xffff;
	/*clear the inputs (they are impulsed)*/
//  for(i=0;i<8;i+=2)
//      m_nvram[((0x8a0)+i)/2] = 0;
	/*finally, read the inputs*/
	m_nvram[0x89e/2] = ioport("MENU")->read() & 0xffff;
	m_nvram[0x8a0/2] = ioport("STAT")->read() & 0xffff;
	m_nvram[0x8a2/2] = ioport("BET_DEAL")->read() & 0xffff;
	m_nvram[0x8a4/2] = ioport("TAKE_DOUBLE")->read() & 0xffff;
	m_nvram[0x8a6/2] = ioport("SMALL_BIG")->read() & 0xffff;
	m_nvram[0x8a8/2] = ioport("CANCEL_HOLD1")->read() & 0xffff;
	m_nvram[0x8aa/2] = ioport("HOLD2_HOLD3")->read() & 0xffff;
	m_nvram[0x8ac/2] = ioport("HOLD4_HOLD5")->read() & 0xffff;
}


void blitz68k_state::steaser(machine_config &config)
{
	ilpag(config);
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::steaser_map);
	m_maincpu->set_vblank_int("screen", FUNC(blitz68k_state::irq5_line_hold)); //3, 4 & 6 used, mcu comms?

	TIMER(config, "coinsim").configure_periodic(FUNC(blitz68k_state::steaser_mcu_sim), attotime::from_hz(10000));
}

void blitz68k_state::cjffruit(machine_config &config)
{
	M68000(config, m_maincpu, XTAL(22'118'400)/2);
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::cjffruit_map);

	// MC68HC705C8P (Sound MCU)

	NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0);

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_refresh_hz(60);
	screen.set_vblank_time(ATTOSECONDS_IN_USEC(0));
	screen.set_size(512, 256);
	screen.set_visarea(0, 512-1, 0, 256-8-1);
	screen.set_screen_update(FUNC(blitz68k_state::screen_update_blitz68k));

	R6545_1(config, m_crtc, XTAL(22'118'400)/8);
	m_crtc->set_screen("screen");
	m_crtc->set_show_border_area(false);
	m_crtc->set_char_width(4);
	m_crtc->set_on_update_addr_change_callback(FUNC(blitz68k_state::crtc_addr));
	m_crtc->out_vsync_callback().set(FUNC(blitz68k_state::crtc_vsync_irq1));

	ramdac_config(config);

	MCFG_VIDEO_START_OVERRIDE(blitz68k_state,blitz68k)
}

void blitz68k_state::texasrls(machine_config &config)
{
	cjffruit(config);

	// not hooked up yet (some reads and writes in unimplemented features of the MCU core), but it's dumped
	M68HC705C8A(config, "mcu", XTAL(4'000'000)); // clock and divider not verified, using the xtal found near the MCU
}

void blitz68k_state::bankrob(machine_config &config)
{
	M68000(config, m_maincpu, XTAL(11'059'200));
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::bankrob_map);
	m_maincpu->set_vblank_int("screen", FUNC(blitz68k_state::irq3_line_hold));   // protection prevents correct irq frequency by crtc
	// irq 2 reads from MCUs

	// MC68HC705C8P (MCU1)

	// MC68HC705C8P (MCU2)

//  NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0);

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_refresh_hz(60);
	screen.set_vblank_time(ATTOSECONDS_IN_USEC(0));
	screen.set_size(512, 256);
	screen.set_visarea(0, 512-1, 0+4, 256-1-4);
	screen.set_screen_update(FUNC(blitz68k_state::screen_update_blitz68k));

	HD6845S(config, m_crtc, XTAL(11'059'200)/4);
	m_crtc->set_screen("screen");
	m_crtc->set_show_border_area(false);
	m_crtc->set_char_width(4);
	m_crtc->set_on_update_addr_change_callback(FUNC(blitz68k_state::crtc_addr));
	m_crtc->out_vsync_callback().set(FUNC(blitz68k_state::crtc_vsync_irq3));

	ramdac_config(config);

	MCFG_VIDEO_START_OVERRIDE(blitz68k_state,blitz68k)
}


void blitz68k_state::bankroba(machine_config &config)
{
	M68000(config, m_maincpu, XTAL(11'059'200));
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::bankroba_map);
	m_maincpu->set_vblank_int("screen", FUNC(blitz68k_state::irq5_line_hold));   // protection prevents correct irq frequency by crtc
	// irq 3,4 read from MCUs

	// MC68HC705C8P (MCU)

//  NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0);

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_refresh_hz(60);
	screen.set_vblank_time(ATTOSECONDS_IN_USEC(0));
	screen.set_size(512, 256);
	screen.set_visarea(0, 512-1, 0+7, 256-1);
	screen.set_screen_update(FUNC(blitz68k_state::screen_update_blitz68k));

	HD6845S(config, m_crtc, XTAL(11'059'200)/4);
	m_crtc->set_screen("screen");
	m_crtc->set_show_border_area(false);
	m_crtc->set_char_width(4);
	m_crtc->set_on_update_addr_change_callback(FUNC(blitz68k_state::crtc_addr));
	m_crtc->out_vsync_callback().set(FUNC(blitz68k_state::crtc_vsync_irq5));

	ramdac_config(config);

	MCFG_VIDEO_START_OVERRIDE(blitz68k_state,blitz68k_addr_factor1)
}


void blitz68k_state::deucesw2(machine_config &config)
{
	M68000(config, m_maincpu, XTAL(22'118'400) / 2);
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::deucesw2_map);
	// irq 2 reads from MCUs

	// MC68HC705C8P (MCU)

//  NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0);

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_refresh_hz(60);
	screen.set_vblank_time(ATTOSECONDS_IN_USEC(0));
	screen.set_size(512, 256);
	screen.set_visarea_full();
	screen.set_screen_update(FUNC(blitz68k_state::screen_update_blitz68k));

	R6545_1(config, m_crtc, XTAL(22'118'400)/8);
	m_crtc->set_screen("screen");
	m_crtc->set_show_border_area(false);
	m_crtc->set_char_width(4);
	m_crtc->set_on_update_addr_change_callback(FUNC(blitz68k_state::crtc_addr));
	m_crtc->out_vsync_callback().set(FUNC(blitz68k_state::crtc_vsync_irq3));

	ramdac_config(config);

	MCFG_VIDEO_START_OVERRIDE(blitz68k_state,blitz68k)
}


void blitz68k_state::dualgame(machine_config &config)
{
	M68000(config, m_maincpu, XTAL(11'059'200));
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::dualgame_map);
	m_maincpu->set_vblank_int("screen", FUNC(blitz68k_state::irq2_line_hold)); // lev 2 = MCUs, lev 3 = vblank

	// MC68HC705C8P (MCU1)

	// MC68HC705C8P (MCU2)

//  NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0);

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_refresh_hz(60);
	screen.set_vblank_time(ATTOSECONDS_IN_USEC(0));
	screen.set_size(512, 256);
	screen.set_visarea(0, 512-1, 0+4, 256-1-4);
	screen.set_screen_update(FUNC(blitz68k_state::screen_update_blitz68k));

	HD6845S(config, m_crtc, XTAL(11'059'200)/4);
	m_crtc->set_screen("screen");
	m_crtc->set_show_border_area(false);
	m_crtc->set_char_width(4);
	m_crtc->set_on_update_addr_change_callback(FUNC(blitz68k_state::crtc_addr));
	m_crtc->out_vsync_callback().set(FUNC(blitz68k_state::crtc_vsync_irq3));

	ramdac_config(config);

	MCFG_VIDEO_START_OVERRIDE(blitz68k_state,blitz68k)
}


void blitz68k_state::hermit(machine_config &config)
{
	M68000(config, m_maincpu, XTAL(22'118'400)/2);
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::hermit_map);
	m_maincpu->set_vblank_int("screen", FUNC(blitz68k_state::irq1_line_hold));   // protection prevents correct irq frequency by crtc

	// MC68HC705C8P (MCU)

//  NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0);

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_refresh_hz(60);
	screen.set_vblank_time(ATTOSECONDS_IN_USEC(0));
	screen.set_size(512, 256);
	screen.set_visarea(0, 512-1, 0+4, 256-1-4);
	screen.set_screen_update(FUNC(blitz68k_state::screen_update_blitz68k));

	HD6845S(config, m_crtc, XTAL(22'118'400)/8);
	m_crtc->set_screen("screen");
	m_crtc->set_show_border_area(false);
	m_crtc->set_char_width(4);
	m_crtc->set_on_update_addr_change_callback(FUNC(blitz68k_state::crtc_addr));
	m_crtc->out_vsync_callback().set(FUNC(blitz68k_state::crtc_vsync_irq1));

	ramdac_config(config);

	MCFG_VIDEO_START_OVERRIDE(blitz68k_state,blitz68k)
}

void blitz68k_state::maxidbl(machine_config &config)
{
	M68000(config, m_maincpu, XTAL(11'059'200));
	m_maincpu->set_addrmap(AS_PROGRAM, &blitz68k_state::maxidbl_map);
	m_maincpu->set_vblank_int("screen", FUNC(blitz68k_state::irq3_line_hold));   // protection prevents correct irq frequency by crtc
	// irq 2 reads from MCUs

	// MC68HC705C8P (MCU1)

	// MC68HC705C8P (MCU2)

	// MC68HC705C8P (MCU3)

//  NVRAM(config, "nvram", nvram_device::DEFAULT_ALL_0);

	screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
	screen.set_refresh_hz(60);
	screen.set_vblank_time(ATTOSECONDS_IN_USEC(0));
	screen.set_size(512, 256);
	screen.set_visarea_full();
	screen.set_screen_update(FUNC(blitz68k_state::screen_update_blitz68k_noblit));

	HD6845S(config, m_crtc, XTAL(11'059'200)/4);
	m_crtc->set_screen("screen");
	m_crtc->set_show_border_area(false);
	m_crtc->set_char_width(4);
	m_crtc->set_on_update_addr_change_callback(FUNC(blitz68k_state::crtc_addr));
	m_crtc->out_vsync_callback().set(FUNC(blitz68k_state::crtc_vsync_irq3));

	ramdac_config(config);

	SPEAKER(config, "mono").front_center();
	SAA1099(config, "saa", XTAL(8'000'000)/2).add_route(ALL_OUTPUTS, "mono", 1.0);
}


/*************************************************************************************************************

    ROMs Loading

*************************************************************************************************************/

/*************************************************************************************************************

Bank Robbery (Ver. 3.32)
(c) 1993 Entertainment Technology Corp.
(BLITZ SYSTEM INC April 1995 in the ROMs)

Main Board -------------------

  MPI-68K REV-0 LEV-1
  Made in CANADA
  Copyright 1991, Blitz System Inc.

CPUs:
  MC68HC000P12 (Main CPU)
  Osc. 11.0592 MHz
  2 x MC68HC705C8A (MCUs, internal ROMs not dumped)
  Osc. 4.000? MHz

Video:
  HD46505SP-2 HD68B45SP (CRT Controller)
  Bt471KPJ80 (RAMDAC)

ROMs:
  2 x 27C040 (Gfx)
  2 x 27C010 (Code)
  2 Unpop. Socket (EPROM #E, #F)

Other:
  2 x RS-232 (3 wire, labeled COM1 and COM2)
  MAX232CPE
  Flat cable connector (Hopper Board?)
  10 pin connector (Sub Board)
  Jumpers for ROMs size
  DSW4
  3.6V Lithium battery

Sub Board --------------------

  Unknown

*************************************************************************************************************/

ROM_START( bankrob )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_BYTE( "unknown_label.u21", 0x00000, 0x20000, CRC(a043a651) SHA1(798f7b7b04bf6ef5333b07d329fadc0264da00e9) )
	ROM_LOAD16_BYTE( "unknown_label.u20", 0x00001, 0x20000, CRC(31dcfd41) SHA1(d23f6a6d57d917ba1c4e202c341b35ab0eeaef42) )

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code
	ROM_LOAD( "xpi-1_2.6.u6", 0x0000, 0x2000, NO_DUMP ) // missing label

	ROM_REGION( 0x2000, "mcu2", 0 ) // 68HC705C8P code
	ROM_LOAD( "xpi-2_2.6.u7", 0x0000, 0x2000, NO_DUMP ) // "for SPI & MPI 06/08/1995"

	ROM_REGION16_BE( 0x100000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "unknown_label.u70", 0x00000, 0x80000, CRC(35225bf6) SHA1(cd3176ab43c0678c6b9a92b9fafea116babdd534) )
	ROM_LOAD16_BYTE( "unknown_label.u54", 0x00001, 0x80000, CRC(c7c0c2d1) SHA1(3b3b6954fbded65418492374aaa94e3c60af69c5) )

//  ROM_REGION( 0x20000, "samples", 0 ) // 8 bit unsigned

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "palce16v8h.u10", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u18", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u19", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u33", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u34", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u39", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u60", 0x000, 0x117, NO_DUMP )
ROM_END

/*************************************************************************************************************

Bank Robbery (Ver. 2.00)
(c) 1993 Entertainment Technology Corp.
(BLITZ SYSTEM INC MAY 10TH, 1993 in the ROMs)

Main Board -------------------

  DK-B REV-B LEV-2
  Made in CANADA
  Copyright 1991 Blitz System inc.

CPUs:
  68000 (Main CPU)
  Osc. 11.0592 MHz
  MC68HC705C8A? (MCU, internal ROM not dumped)

Video:
  HD46505SP-2 HD68B45SP (CRT Controller)
  Bt476KPJ35 (RAMDAC)

ROMs:
  2 x 27C040 (Gfx)
  2 x 27C010 (Code)
  2 Unpop. Socket (EPROM #E, #F)

Other:
  MAX695CPE
  2 x 20 pin connector (Sub Board?)
  24 pin connector
  Jumpers for ROMs size
  DSW4
  3.6V Lithium battery

Sub Board --------------------

  Unknown

*************************************************************************************************************/

ROM_START( bankroba )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_BYTE( "dkbkus_2.64-b.u32", 0x00000, 0x20000, CRC(03ddde43) SHA1(c24ed9419726ca7bd96a92651705043da545512f) )
	ROM_LOAD16_BYTE( "dkbkus_2.64-a.u31", 0x00001, 0x20000, CRC(8906f5b6) SHA1(b9dbecfac299bdd1dba5fe22cda3485b3202e074) )

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code
	ROM_LOAD( "c8-bank_2.51.u2", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu2", 0 ) // 68HC705C8P code
	ROM_LOAD( "bankroba_sub.mcu", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x100000, "blitter", 0 ) // data for the blitter
	ROM_LOAD( "dkbkus_2.31-c.u46", 0x00000, 0x80000, CRC(d94a3ead) SHA1(e599b8d110bae16f83b3969834aa9b01076e2310) )
	ROM_LOAD( "dkbkus_2.31-d.u51", 0x80000, 0x80000, CRC(834b63bb) SHA1(da6b5e2fc1626044ecddf438c696e606a72d6164) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "unknown_label.u18", 0x00000, 0x80000, CRC(37f5862d) SHA1(8053c9ea30bb304982ef7e2c67d94454df520dfd) ) // = bank_2.31-g.u17 (dualgame)

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "pal20x6acns.u12",  0x000, 0x0cc, NO_DUMP )   // size?
	ROM_LOAD( "palce16v8h.u22",   0x000, 0x117, NO_DUMP )
	ROM_LOAD( "pal20x10acns.u40", 0x000, 0x0cc, NO_DUMP )   // size?
	ROM_LOAD( "pal20x6acns.u43",  0x000, 0x0cc, NO_DUMP )   // size?
	ROM_LOAD( "palce16v8h.u44",   0x000, 0x117, NO_DUMP )
	ROM_LOAD( "pal20x6acns.u48",  0x000, 0x0cc, NO_DUMP )   // size?
	ROM_LOAD( "pal20x6acns.u52",  0x000, 0x0cc, NO_DUMP )   // size?
	ROM_LOAD( "palce16v8h.u53",   0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u56",   0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u57",   0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u69",   0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u71",   0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u72",   0x000, 0x117, NO_DUMP )
ROM_END

ROM_START( bankrobb ) // DK-B main PCB + 8L74 sub PCB
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_BYTE( "bank 1.23-b.u32", 0x00000, 0x20000, CRC(81f88277) SHA1(ad0127d0e4c79074d4695288f31211868c097e3a) )
	ROM_LOAD16_BYTE( "bank 1.23-a.u31", 0x00001, 0x20000, CRC(dc72bad8) SHA1(a885279c3de0cbe55836023a87b44e9f577f19d8) )

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code
	ROM_LOAD( "c8-bank.u2", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu2", 0 ) // on sub PCB, 68HC705C8P code
	ROM_LOAD( "8l6_74_-4.01.u18", 0x0000, 0x2000, NO_DUMP ) // actual label 8l6(74)-4.01

	ROM_REGION16_BE( 0x180000, "blitter", 0 ) // data for the blitter
	ROM_LOAD( "bank-c.u46", 0x00000,  0x80000, CRC(f9f77d0f) SHA1(e56e78e7b6abff99fa228bcbe3eccf1eb40c1ee8) )
	ROM_LOAD( "bank-d.u51", 0x80000,  0x80000, CRC(4145d57c) SHA1(bec349706d0d06ed52252835313616ae6e023b28) )
	ROM_LOAD( "bank-e.u61", 0x100000, 0x80000, CRC(0d75efbb) SHA1(0d4dd5f3d1fdd31e0f99acdc23f05d8e67393a48) ) // u61 might be wrong, not readable on the pics

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "bank-g.u18", 0x00000, 0x80000, CRC(009a5fea) SHA1(bf76a8f5dcf88bb6f6f9f60b4423157a262a6f78) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "pal20x10a.u12",  0x000, 0x0cc, NO_DUMP )
	ROM_LOAD( "pal20x10a.u40",  0x000, 0x0cc, NO_DUMP )
	ROM_LOAD( "pal20x8a.u43",   0x000, 0x0cc, NO_DUMP )
	ROM_LOAD( "pal20x8a.u48",   0x000, 0x0cc, NO_DUMP )
	ROM_LOAD( "pal20x8a.u52",   0x000, 0x0cc, NO_DUMP )
	ROM_LOAD( "palce16v8h.u71", 0x000, 0x117, NO_DUMP )
ROM_END

// Mega Strip on ROM labels
// Maxi Strip Poker and both copyright 91 and 1992 in ROMs
// Mega Double Strip on title screen, 1992 copyright on following screen
// English and French strings in ROMs
// Main PCB: DK-B Copyright 1991 Blitz System inc.
// Sub PCB: BLZ AB1 Copyright 1992, Blitz System Inc.

ROM_START( megastrp )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code, on main board
	ROM_LOAD16_BYTE( "1992_mega_strip_1.10b_b.u32", 0x00000, 0x20000, CRC(aaac8916) SHA1(74320bdf8b0f4de8a571fc6494252f01eff32cf9) ) // 1xxxxxxxxxxxxxxxx = 0xFF
	ROM_LOAD16_BYTE( "1992_mega_strip_1.10b_a.u31", 0x00001, 0x20000, CRC(7661bd45) SHA1(b25b20b893ca428e0364f6b6d0ad435354958c31) ) // 1xxxxxxxxxxxxxxxx = 0xFF

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code, on main board
	ROM_LOAD( "1992_mega_strip_control_1.0.u2", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu2", 0 ) // 68HC705C8P code, on sub board
	ROM_LOAD( "blz_10b-4.01.u2", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x100000, "blitter", 0 ) // on main board
	ROM_LOAD( "1992_mega_strip_1.10b_c.u46", 0x00000, 0x80000, CRC(d3813101) SHA1(80c6311ddea1b161a03fcd69c1b8d4e8a2d99636) )
	ROM_LOAD( "1992_mega_strip_1.10b_d.u51", 0x80000, 0x80000, CRC(ee45ca2f) SHA1(9d1faeac17f60f1ea72d3fd3355544ea2d89a2bb) )

	ROM_REGION( 0x80000, "samples", 0 ) // on main board
	ROM_LOAD( "1992_mega_strip_1.10_sound.u18", 0x00000, 0x80000, CRC(8c345dc2) SHA1(2ad9dea4543d2c16f42a38653d740ff0c0fa1798) )
ROM_END

/*************************************************************************************************************

Triple Play
(c) 1997-1998 Cadillac Jack
(FEBRUARY 24TH, 1999 in the ROMS)

Board:
  CJ-8L REV-B LEV-1 (USA)

CPUs:
  MC68EC000FN12 (Main CPU)
  Osc. 22.1184 MHz
  MC68HC705C8A (Sound MCU, internal ROM not dumped)
  Osc. 4.000 MHz

Video:
  R6545AP (CRT Controller)
  Bt476KPJ50 (RAMDAC)

ROMs:
  6 x 27C040 (JP6-9 configure the rom sizes for program, sound and graphics)
  5 x GAL16V8d-15LP (read protected?)

Other:
  DSW8
  DS14C232CN (Serial)
  RS-232 (4 pin)
  CDP68HC68T1E (Real-Time clock plus RAM with serial interface)
  3.6V Lithium battery
  36/72 pin edge connector
  10/20 pin edge connector

Note:
  Game supports a Centronics iDP-3541 printer (and many others)

*************************************************************************************************************/

ROM_START( cj3play )
	ROM_REGION( 0x80000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_WORD( "cjtripleply-cj_1.10-a.u65", 0x00000, 0x80000, CRC(69ae3fd3) SHA1(50eed5130905b710f48b2086173448e999dc96e8) )

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8A code
	ROM_LOAD( "cj-tripleplay_2.4.c8", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x200000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "cjtripleply-cj_1.10-d.u68", 0x000000, 0x80000, CRC(8bbcf296) SHA1(e7e6e88f5f3065e7df7fff45429fdda1404418d6) )
	ROM_LOAD16_BYTE( "cjtripleply-cj_1.10-c.u75", 0x000001, 0x80000, CRC(3dd101e0) SHA1(01241a880e72834282dd7447273ffc332a105ad1) )
	ROM_LOAD16_BYTE( "cjtripleply-cj_1.10-f.u51", 0x100000, 0x80000, CRC(c8ccf1a7) SHA1(7a7b0f68d6ed5894fb4deb93fbf8053aff4fdb35) )
	ROM_LOAD16_BYTE( "cjtripleply-cj_1.10-e.u61", 0x100001, 0x80000, CRC(ff59f0ae) SHA1(b9f9cdc90f44f75ace079ec08ab5d71b21ce98dd) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "cjtripleply-cj_1.10-g.u50", 0x00000, 0x80000, CRC(8129f700) SHA1(fc09e1e4694757b08570cc46c9536340fbce0ded) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u53", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u64", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u69", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u70", 0x000, 0x117, NO_DUMP )
ROM_END

/*************************************************************************************************************

Funny Fruit
(c) 1997-1998 Cadillac Jack
(APRIL 21ST, 1999 in the ROMs)

Board:
  CJ-8L REV-D

CPUs:
  MC68EC000FN12 (Main CPU)
  Osc. 22.1184 MHz
  MC68HC705C8P (Sound MCU, internal ROM not dumped)
  Osc. 4.000 MHz

Video:
  Xilinx chip (CRT Controller)
  Bt476KPJ35 (RAMDAC)

ROMs:
  6 x 27C040 (JP5-9 configure the rom sizes for program, sound and graphics)
  5 x GAL16V8d-15LP (read protected)

Other:
  DSW8
  RS-232C interface (4-pin)
  3.6V Lithium battery
  36/72 pin edge connector
  10/20 pin edge connector

Note:
  Game supports a Centronics iDP-3541 printer (4-pin connector) and a Deltronics DL-1275 ticket dispenser.
  It is also available on board CJ-8L REV-B LEV-1, with a R6545AP as CRT controller.

*************************************************************************************************************/

ROM_START( cjffruit )
	ROM_REGION( 0x80000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_WORD( "cjfunfruit-cj_1.13-a.u65", 0x00000, 0x80000, CRC(3a74d769) SHA1(fc8804d49cc31dadf10027ed1e2458cae96d6355) )

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "cjfunfruit_2.3.c8", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x200000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "cjfunfruit-cj_1.13-d.u68", 0x000000, 0x80000, CRC(33ccdc3f) SHA1(8d81e25c5a38f280c6fe5710937c876dcb679e61) )
	ROM_LOAD16_BYTE( "cjfunfruit-cj_1.13-c.u75", 0x000001, 0x80000, CRC(93854506) SHA1(09fd85d60ab723883d28a12f56dbb0cb2b03907f) )
	ROM_LOAD16_BYTE( "cjfunfruit-cj_1.13-f.u51", 0x100000, 0x80000, CRC(f5de1072) SHA1(943a82899ca6a07991fa4031d2ff96f625c9d6f5) )
	ROM_LOAD16_BYTE( "cjfunfruit-cj_1.13-e.u61", 0x100001, 0x80000, CRC(7acaef9d) SHA1(5031dc22e787dc4d8dffe67382068b9926c24bef) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "cjfunfruit-cj_1.13-g.u50", 0x00000, 0x80000, CRC(5fb53d3e) SHA1(f4a37b00a9417440685d198f1375b615848e7fb6) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u53", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u64", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u69", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u70", 0x000, 0x117, NO_DUMP )
ROM_END

ROM_START( texasrls ) // CJ-8L REV-D, same PCB as cjffruit
	ROM_REGION( 0x80000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_WORD( "cjtxsreels ii-cj 2.00-a 040 for cjab checksum 855c.u65", 0x00000, 0x80000, CRC(8d4bf476) SHA1(dc5d72f35d4dffb3726d37f2975ba5277c1dde36) )

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "cjtxsreels ii 5.2 for cj-8l.u30", 0x0000, 0x2000, CRC(1177ce65) SHA1(c0a8fba886e03c579c0f33b23020fbe0a511da36) )

	ROM_REGION16_BE( 0x200000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "cjtxsreels ii-cj 2.00-d 040 for cjab checksum b8d6.u68", 0x000000, 0x80000, CRC(e4f9e314) SHA1(a71e0a3b4ad528e9af36cf158866a76aea713d0d) )
	ROM_LOAD16_BYTE( "cjtxsreels ii-cj 2.00-c 040 for cjab checksum 0e27.u75", 0x000001, 0x80000, CRC(2279ade0) SHA1(a219a143d113d433878033222da22880f813b14c) )
	ROM_LOAD16_BYTE( "cjtxsreels ii-cj 2.00-f 020 for cjab checksum 3eee.u51", 0x100000, 0x80000, CRC(d1b5f9e3) SHA1(f7fd89d19828c4309cb17b699e506bd6fba1f16a) )
	ROM_LOAD16_BYTE( "cjtxsreels ii-cj 2.00-e 020 for cjab checksum 9adf.u61", 0x100001, 0x80000, CRC(0c7d6175) SHA1(ba925faa80224f2c43dcb58b7c34a26114cd6494) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "cjtxreels ii-cj 2.00-g 040 for cjab checksum 011f.u50", 0x00000, 0x80000, CRC(5fb53d3e) SHA1(f4a37b00a9417440685d198f1375b615848e7fb6) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u53", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u64", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u69", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u70", 0x000, 0x117, NO_DUMP )
ROM_END

ROM_START( surpr5 ) // CJ-8L REV-D, same PCB as cjffruit and texasrls
	ROM_REGION( 0x80000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_WORD( "a u65 -  eb58  v1.19a.bin", 0x00000, 0x80000, CRC(cbafd7a5) SHA1(8edb228f661a7865799d4bab07ca96eb315e4017) )

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "68hc705.u30", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x200000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "d u68 - a7c8.bin", 0x000000, 0x80000, CRC(3e0ecd76) SHA1(51b5e0073ac11d80dce22269da0cb95f8c3bd554) )
	ROM_LOAD16_BYTE( "c u75 - cc62.bin", 0x000001, 0x80000, CRC(575f36b9) SHA1(65f2b3e94230aae4a1efafc019a3beab8d995573) )
	ROM_LOAD16_BYTE( "f u51 - 8313.bin", 0x100000, 0x80000, CRC(afc5e0ae) SHA1(c03c76b399c58ab0d60a996c57b4b4ab8d5a0f4d) )
	ROM_LOAD16_BYTE( "e u61 - ba9b.bin", 0x100001, 0x80000, CRC(09975df2) SHA1(8bf4e5b82fdc491bf4d5d19b779dd05680a8095d) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "g u50 - aa22.bin", 0x00000, 0x80000, CRC(b17bc88c) SHA1(50d9f28b5fce31efd5fb23959e83570d766911d9) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u53", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u64", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u69", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u70", 0x000, 0x117, NO_DUMP )
ROM_END

ROM_START( super97 ) // CJ-8L REV-B, all labels but the MCU's one handwritten
	ROM_REGION( 0x80000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_WORD( "super 97 1.00-a.u65", 0x00000, 0x80000, CRC(934a121f) SHA1(9490537946364de38cae6428e2c212c7d2ee8588) ) // 27C040, 1ST AND 2ND HALF IDENTICAL

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "cj-super97 2.2 for cj-8l 10-02-1997.u30", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x200000, "blitter", ROMREGION_ERASE00 ) // data for the blitter
	ROM_LOAD16_BYTE( "super97 0.02-d.u68", 0x000000, 0x80000, CRC(97526727) SHA1(12a39695aa7401e82e071c5d6fbb81d6ea6caaff) ) // 27C040
	ROM_LOAD16_BYTE( "super97 0.02-c.u75", 0x000001, 0x80000, CRC(96d5f53a) SHA1(c160a44f4851fc5d333772b62ae4bf5a9298baf4) ) // 27C040
	// u51 and u61 not populated

	ROM_REGION( 0x40000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "super97 0.02-g.u50", 0x00000, 0x40000, CRC(f97c2cc5) SHA1(e9b8d689aaac8e2e35f6a471b4b6a709617d9ec1) ) // 27C020, 1xxxxxxxxxxxxxxxxx = 0xFF

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u53", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u64", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u69", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u70", 0x000, 0x117, NO_DUMP )
ROM_END

ROM_START( cjplus )
	ROM_REGION( 0x80000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_WORD( "a.u65", 0x00000, 0x80000, CRC(7a98f02d) SHA1(60f6b6ae91f9be7ebff84b7f55d04045931bdb4e) )

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "68hc705.u30", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x200000, "blitter", 0 )
	ROM_LOAD16_BYTE( "d.u68", 0x000000, 0x80000, CRC(69eb63df) SHA1(facf4afae32985f12d43bac9b1f24ac4b338cc42) )
	ROM_LOAD16_BYTE( "c.u75", 0x000001, 0x80000, CRC(c37c5a91) SHA1(46589906b7461d31165f205cb2895a7eab2edd31) )
	ROM_LOAD16_BYTE( "f.u51", 0x100000, 0x80000, CRC(b4067269) SHA1(7ed9e6c5eabb633f9ae6a37da7fb150c93751800) )
	ROM_LOAD16_BYTE( "e.u61", 0x100001, 0x80000, CRC(2e194941) SHA1(584e8fb873dd8a00d84b09d562889251837164a1) )

	ROM_REGION( 0x40000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "g.u50", 0x00000, 0x40000, CRC(ecd19989) SHA1(44fa91537d7d97be845621870ecaec7396a4396e) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u53", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u64", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u69", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u70", 0x000, 0x117, NO_DUMP )
ROM_END

ROM_START( cjbj ) // CJ-8L REV-C LEV-1 PCB
	ROM_REGION( 0x80000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_WORD( "cjcadiljack 1.31-a 020 for cjab checksum 39ed.u65", 0x00000, 0x80000, CRC(45888050) SHA1(b8121651aea783875be35a496ae432ad6106166f) ) //  1xxxxxxxxxxxxxxxxxx = 0xFF

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "cj-blackjack 2.0 for cj-8l revab.u30", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x100000, "blitter", 0 )
	ROM_LOAD16_BYTE( "cjcadiljack 1.31-d 010 for cjab checksum 5ce6.u68", 0x000000, 0x80000, CRC(5a55de45) SHA1(a9d8a23338d5d57c714e24283277d6b0858ee321) ) // 11xxxxxxxxxxxxxxxxx = 0xFF
	ROM_LOAD16_BYTE( "cjcadiljack 1.31-c 010 for cjab checksum 71bf.u75", 0x000001, 0x80000, CRC(79529f32) SHA1(4b8d0a11d7e96dd620d2c09ced77785cf385a14d) ) // 11xxxxxxxxxxxxxxxxx = 0xFF

	ROM_REGION( 0x40000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "cjcadiljack 1.31-g 020 for cjab checksum dba9.u50", 0x00000, 0x40000, CRC(0387c66d) SHA1(5e44bc47a5f12589f39ce2a35112203d4b791112) ) //  1xxxxxxxxxxxxxxxxxx = 0xFF
	ROM_IGNORE(                                                             0x40000 )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u53", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u64", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u69", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u70", 0x000, 0x117, NO_DUMP )
ROM_END

ROM_START( cjbj122 ) // CJ-8L REV-B LEV-1 PCB
	ROM_REGION( 0x80000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_WORD( "u65", 0x00000, 0x40000, CRC(2512e4b7) SHA1(6313e109b658c766c80a8be8a2e38f2327a3b693) ) // AM27C020, no sticker

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "cj-blackjack 2.0 for cj-8l revab.u30", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x40000, "blitter", 0 )
	ROM_LOAD16_BYTE( "cjcadiljack 1.01-d for cj-8l.u68", 0x000000, 0x20000, CRC(98c74092) SHA1(a4a6d7c8280d656e9627799630f0941c9c40ecc4) ) // M27C1001
	ROM_LOAD16_BYTE( "cjcadiljack 1.01-c for cj-8l.u75", 0x000001, 0x20000, CRC(dd896d30) SHA1(cad5e7e8ce7e8ba5266a6eab0e39bc1f48c58fc0) ) // M27C1001

	ROM_REGION( 0x40000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "cjcadiljack 1.01-g for cj-8l.u50", 0x00000, 0x40000, CRC(bfec4381) SHA1(9e551db1cb51b79725248b3bfcced9d249969308) ) // M27C2001

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u53", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u64", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u69", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u70", 0x000, 0x117, NO_DUMP )
ROM_END


/*************************************************************************************************************

Deuces Wild 2 - American Heritage (Ver. 2.02F)
(APRIL 10TH, 1997 in the ROMS)

Board:
  CBC-8L REV-C LEV-1
  MADE IN CANADA

CPUs:
  68EC000 (Main CPU, scratched surface)
  Osc. 22.1184 MHz
  MC68HC705C8A (MCU, internal ROM not dumped)
  Osc. 4.000 MHz

Video:
  R6545AP (CRT Controller)
  Bt471KPJ80 (RAMDAC)

ROMs:
  2 x 27C020 (Gfx)
  1 x 27C010 (Sound)
  1 x 27C020 (Code)
  1 Unpop. Socket (EPROM-PRGM #B)

Other:
  RS-232 (4 pin)
  RS-232 (DB9)
  Parallel Port
  3 x RS-485
  3 x AMD232LJN
  Exar ST16C452CJ (Dual UART + CENTRONICS parallel port)
  Osc. 1.8432 MHz
  Jumpers for ROMs size
  DSW8
  3.6V Lithium battery
  36/72 pin edge connector
  10/20 pin edge connector

*************************************************************************************************************/

ROM_START( deucesw2 )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD( "cb2wild-ah-2.02f-a.u92", 0x00000, 0x40000, CRC(723140ef) SHA1(8ab9c89663ce0dd736b6e9f701f16dbf5ebb9527) )    // "for CBC ($6F6D)"

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "cbc-8l_2.0.u31", 0x0000, 0x2000, NO_DUMP )   // "for CBC-8L REV..." (label is only partially readable)

	ROM_REGION16_BE( 0x80000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "cb2wild-ah-2.02f-d.u87", 0x00000, 0x40000, CRC(7ab3ea30) SHA1(5e435f2a6ea169b827ae0f3da6a8afda0b636d7e) ) // "for CBC ($AA97)"
	ROM_LOAD16_BYTE( "cb2wild-ah-2.02f-c.u94", 0x00001, 0x40000, CRC(5b465430) SHA1(df428e3309732376d0999ad75567e264b7db9a1c) ) // "for CBC ($465A)"

	ROM_REGION( 0x20000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "cb2wild-ah-2.02f-k.u54", 0x00000, 0x20000, CRC(1eea618b) SHA1(65f3513d1a93a8afbfaeff27ebea5f0b5348e54b) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "gal16v8d_vdp.u23", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck2.u62", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_vdo.u65", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_ck1.u70", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_irq.u80", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_dec.u83", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "gal16v8d_pia.u86", 0x000, 0x117, NO_DUMP )
ROM_END

/*************************************************************************************************************

Dual Games? (demo/prototype, no payouts)
(c) 1995 Labtronix Technologies

Main Board -------------------

  MPM-8L6 REV-0 LEV-1
  (c) 1993, Entertainment Technology Corp.
  Made in CANADA

CPUs:
  TMP68HC000P-12 (Main CPU)
  Osc. 11.05920 MHz
  2 x MC68HC705C8A (MCUs, internal ROMs not dumped)
  Osc. 8.000 MHz

Video:
  HD46505SP-2 HD68B45SP (CRT Controller)
  Bt476KPJ35 (RAMDAC)

ROMs:
  2 x ??????  (Code)
  2 x 27C040? (Gfx)

Other:
  MC68HC68T1P (Real-Time clock plus RAM with serial interface)
  DSW4
  2 x RS-232C interface (3 wire, labeled COM1 & ...)
  MAX232N
  Flat cable connector (Sub Board)
  3.6V Lithium battery
  10 pin connector (Buttons)
  36/72 pin edge connector
  10/20 pin edge connector

Sub Board --------------------

  Model: DAB
  Code:  AA1

ROMs:
  1 x 27C040 (+ Unpopulated socket)

Other:
  Dallas DS166-010? (Audio Digital Resistor?)
  Osc. ??.0000 MHz

*************************************************************************************************************/

ROM_START( dualgame )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_BYTE( "mpduga_0.01-a.u27", 0x00000, 0x20000, CRC(57b87596) SHA1(b31d83f5dbd0ad25564c876e2995bba61e1f425f) )  // "for MPI/MPM 09/05/1995"
	ROM_LOAD16_BYTE( "mpduga_0.01-b.u28", 0x00001, 0x20000, CRC(e441d895) SHA1(c026b6ebeaedece303b9361bd92c69150ea63b0a) )  // ""

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code
	ROM_LOAD( "dualgame.u8", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu2", 0 ) // 68HC705C8P code
	ROM_LOAD( "dualgame.u9", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x100000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "mpduga_0.01-d.u69", 0x00000, 0x80000, CRC(2f65e87e) SHA1(ded9d75ebb46e061615dac408f86dad14df9d30b) )
	ROM_LOAD16_BYTE( "mpduga_0.01-c.u68", 0x00001, 0x80000, CRC(bc5b4738) SHA1(69bcc15d3e7524ba26dad0e29919461fbd0a8736) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "bank_2.31-g.u17", 0x00000, 0x80000, CRC(37f5862d) SHA1(8053c9ea30bb304982ef7e2c67d94454df520dfd) )   // "for DK-B or DAB 03/04/1995" (hand-written: Demo)
ROM_END

/*************************************************************************************************************

The Hermit (Ver. 1.14)
(c) 1995 Dugamex

Board:
  LC-8L REV-0 LEV-1
  Made in CANADA

CPUs:
  MC68EC000FN12 (Main CPU)
  Osc. 22.1184 MHz
  MC68HC705C8A (MCU, internal ROM not dumped)
  Osc. 4.000 MHz

Video:
  HD46505SP-2 HD68B45SP (CRT Controller)
  Bt471KPJ80 (RAMDAC)

ROMs:
  2 x 27C040 (Gfx)
  1 x 27C040 (Sound)
  1 x ?????? (Code)
  1 Unpop. Socket (EPROM-PRGM #B)

Other:
  Empty space for MC68HC68T1 (Real-Time clock)
  Empty space for RAM-Backup
  Empty space RS-232C (MAX232)
  Jumpers for ROMs size, V-Sync, H-Sync
  DSW8
  Reset Push Button
  3.6V Lithium battery
  36/72 pin edge connector
  10/20 pin edge connector

*************************************************************************************************************/

ROM_START( hermit )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD( "unknown_label.u69", 0x00000, 0x40000, CRC(5e1a37c1) SHA1(76ec6ef75ddda848d466e20a4a8bfb3e1647e876) )

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "lc-hermit_1.00.u51", 0x0000, 0x2000, NO_DUMP )   // "for LC-8L 26/04/1995"

	ROM_REGION16_BE( 0x100000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "unknown_label.u2", 0x00000, 0x80000, CRC(fc8b9ec6) SHA1(c7515cf78d68a1ae7f2e8e50fe3083db2547c314) )
	ROM_LOAD16_BYTE( "unknown_label.u3", 0x00001, 0x80000, CRC(0a621d76) SHA1(66cabf4e233dc784851c9fb07f18658c10744cd7) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "lcherm_1.00-g.u48", 0x00000, 0x80000, CRC(1ad999de) SHA1(02beb744a0a6fb92e225c1de10672c852151eb6b) ) // "for LC-8L 26/04/1995"

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "palce16v8h.u34", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u45", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u46", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u56", 0x000, 0x117, NO_DUMP )
ROM_END

// MMLC-8L REV-A LEV-1
// basically identical to the hermit's one. One difference is Bt476KPJ35 RAMDAC instead of Bt471KPJ80
ROM_START( mpokerdx )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD( "major_poker_112-a_073098.u69", 0x00000, 0x40000, CRC(9868da4c) SHA1(734ab1e1dc42a4c66ceb49443d2beafe039fa6d1) )

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "lc-micro_1.4_u51_for_lc-8l.u51", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x200000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "major_poker_103-d_051997.u2", 0x000000, 0x80000, CRC(e50bfa9e) SHA1(2e46d572911c09b9d5a7ac1ade0e6220243b2230) )
	ROM_LOAD16_BYTE( "major_poker_103-c_101996.u3", 0x000001, 0x80000, CRC(0b999b94) SHA1(6b7a63d674fa3df35e3ab46378c49af4a0353c5c) )
	ROM_LOAD16_BYTE( "major_poker_103-f_101996.u1", 0x100000, 0x80000, CRC(deae1bf9) SHA1(0cd67177b18e237c13043bc4590fc88d4c8c6998) )
	ROM_LOAD16_BYTE( "major_poker_103-e_051997.u4", 0x100001, 0x80000, CRC(04969d5f) SHA1(823d09523831bedfb7f0a8029e06378b95c9c123) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "major_poker_103-g_100996.u48", 0x00000, 0x80000, CRC(3bd6ea24) SHA1(c98136d926a2c768632694a06eca0501d553c479) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "palce16v8h.u34", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u45", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u46", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u56", 0x000, 0x117, NO_DUMP )
ROM_END

ROM_START( mpokerdx109 )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD( "major_poker_112-a_051997.u69", 0x00000, 0x40000, CRC(d28cf836) SHA1(6c1af3707ee6bd5b9a856be0fe2332e3f71c6e02) )

	ROM_REGION( 0x2000, "mcu", 0 )  // 68HC705C8P code
	ROM_LOAD( "lc-micro_1.4_u51_for_lc-8l.u51", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION16_BE( 0x200000, "blitter", 0 ) // data for the blitter
	ROM_LOAD16_BYTE( "major_poker_103-d_051997.u2", 0x000000, 0x80000, CRC(e50bfa9e) SHA1(2e46d572911c09b9d5a7ac1ade0e6220243b2230) )
	ROM_LOAD16_BYTE( "major_poker_103-c_051997.u3", 0x000001, 0x80000, CRC(0b999b94) SHA1(6b7a63d674fa3df35e3ab46378c49af4a0353c5c) ) // same as the parent set, even if date on label is different
	ROM_LOAD16_BYTE( "major_poker_103-f_051997.u1", 0x100000, 0x80000, CRC(deae1bf9) SHA1(0cd67177b18e237c13043bc4590fc88d4c8c6998) ) // same as the parent set, even if date on label is different
	ROM_LOAD16_BYTE( "major_poker_103-e_051997.u4", 0x100001, 0x80000, CRC(04969d5f) SHA1(823d09523831bedfb7f0a8029e06378b95c9c123) )

	ROM_REGION( 0x80000, "samples", 0 ) // 8 bit unsigned
	ROM_LOAD( "major_poker_103-g_051997.u48", 0x00000, 0x80000, CRC(f4a79130) SHA1(7fc367b08a42ac7c9a2c1939aa4557d0852d83d9) )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "palce16v8h.u34", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u45", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u46", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u56", 0x000, 0x117, NO_DUMP )
ROM_END


/*************************************************************************************************************

Il Pagliaccio (unknown manufacturer)

CPU

1x MC68HC000FN12 (main)
1x P87C748EBPN (80C51 family 8-bit microcontroller)
1x oscillator 11.0592MHz
1x blue resonator CSB400P

VIDEO

1x XC95144XL
2x XC9572XL
1x ADV471KP50

ROMs

4x W27E040
1x P87C748EBPN (read protected)

Note

1x 28x2 edge connector (not JAMMA)
1x trimmer (volume)
1x battery
2x pushbutton (MANAGEMENT,STATISTIC)

*************************************************************************************************************/

ROM_START( ilpag )
	ROM_REGION( 0x200000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_BYTE( "2.7c-35.u32", 0x00000, 0x80000, CRC(ed99c884) SHA1(b3d2c9fb7765e3c8ff1e0de9c8edb6628e1c79ef) )
	ROM_LOAD16_BYTE( "2.7c-36.u31", 0x00001, 0x80000, CRC(4cd41688) SHA1(a1a15b06aa738cd4154d3c3479a7bf2da0e48426) )

	ROM_REGION( 0x800, "mcu", 0 ) // 87C748 code
	ROM_LOAD( "87c748.u132", 0x000, 0x800, NO_DUMP )

	ROM_REGION16_BE( 0x100000, "blitter", 0 ) // data for the blitter
	ROM_LOAD( "graf1.u46",   0x00000, 0x80000, CRC(cf745964) SHA1(7af4a6c0b8d01c0d1b71bc5330a257d2fa712611) )
	ROM_LOAD( "graf2.u51",   0x80000, 0x80000, CRC(2d64d3b5) SHA1(8fdb943d0aedf12706ce0a772c8f5155fa03e8c7) )
ROM_END

/*************************************************************************************************************

Maxi Double Poker (Ver. 1.10)
(c) 1992 Blitz Systems Inc.

Main Board -------------------

  SPI-68K REV-C LEV-1
  Copyright 1991, Blitz System Inc.
  Made in CANADA

CPUs:
  68000 (Main CPU)
  Osc. 11.05920 MHz
  2 x MC68HC705C8A (MCUs, internal ROMs not dumped)
  Osc. 8.0000 MHz

Video:
  HD46505SP-2 HD68B45SP (CRT Controller)

Audio:
  SAA1099P (6 voice sound chip)

ROMs:
  2 x 27C010  (Code + Gfx)

Other:
  DSW4
  2 x RS-232C interface (3 wire, labeled COM-1 & COM-2)
  MAX232CPE
  MAX695CPE
  Flat cable connector (Hopper Board?)
  20 pin connector (Sub Board)
  24 pin connector
  3.6V Lithium battery

Sub Board --------------------

  Model: 8L74
  Code:  AA1
  Copyright 1992, Blitz System Inc.
  "LVI-02366" (Sticker)
  "Mega Double No/Pay N3314" (Yellow hand-written sticker)

CPUs:
  MC68HC705C8A (MCU, internal ROM not dumped)
  Osc. 4.0000 MHz

Other:
  DSW4 (Video Sync)
  Trimmer (Audio Volume)
  Trimmer (Ratio)
  10 pin connector (Buttons)
  36/72 pin edge connector
  10/20 pin edge connector

*************************************************************************************************************/

ROM_START( maxidbl )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_BYTE( "spm_maxi_1.1-b.u25", 0x00000, 0x20000, CRC(b0c754c2) SHA1(a664386d1813b1e06be0d9f41fc3569dfc20e395) )
	ROM_LOAD16_BYTE( "sp_maxi_1.1-a.u24",  0x00001, 0x20000, CRC(adec27b6) SHA1(3dabe86eae9781e6d8fe20e160351e5e757faeda) )

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code
	ROM_LOAD( "c8_pi-2.u5", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu2", 0 ) // 68HC705C8P code
	ROM_LOAD( "c8_spi-maxi.u6", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu3", 0 ) // 68HC705C8P code
	ROM_LOAD( "sub8l74_846.u18", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "16as15hb1.u2",  0x000, 0x117, NO_DUMP )
	ROM_LOAD( "16as15hb1.u13", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "16as15hb1.u14", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "16as15hb1.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "16as15hb1.u19", 0x000, 0x117, NO_DUMP )
ROM_END

/*************************************************************************************************************

Mega Double Poker (Ver. 1.63 Espagnol)
(c) 1990 Blitz Systems Inc.
(NOVEMBER 1994 in the ROMs)

Main Board -------------------

  SPI-68K REV-E LEV-1
  Same as Maxi Double Poker (Ver. 1.10) but without the SAA1099P sound chip

Sub Board --------------------

  HILO S\K-B REV-B
  Copyright 1992, Blitz System Inc.
  "LVI-02932" (Sticker)

CPUs:
  MC68HC705C8A (MCU, internal ROM not dumped)
  Osc. 4.000 MHz

Other:
  MC68HC68T1P (Real-Time clock plus RAM with serial interface)
  DSW4 (Video Sync)
  Trimmer (Interface Audio Volume)
  Trimmer (Mother Board Audio Volume)
  Trimmer
  10 pin connector (Buttons)
  36/72 pin edge connector

Hopper Board -----------------

  Model: HOP?
  Code:  ?
  Copyright 1992, Blitz System Inc.

Other:
  20 pin chip labelled "HOP-DEC"
  2 x DSW4
  16 pin connector

*************************************************************************************************************/

ROM_START( megadble )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code + gfx
	ROM_LOAD16_BYTE( "spmegasp_1.62-b.u25", 0x00000, 0x20000, CRC(4562a181) SHA1(82f1034a0631f83236b163c0c1d6fed5d365bf9c) )
	ROM_LOAD16_BYTE( "spmegasp_1.62-a.u24", 0x00001, 0x20000, CRC(292fdacc) SHA1(fd8e117586569abb094d3b0ebd41292565f18c2a) )

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code
	ROM_LOAD( "xpi-2_2.6.u5", 0x0000, 0x2000, NO_DUMP ) // C8-#2

	ROM_REGION( 0x2000, "mcu2", 0 ) // 68HC705C8P code
	ROM_LOAD( "xpi-1_2.6.u6", 0x0000, 0x2000, NO_DUMP ) // C8-#1, no label

	ROM_REGION( 0x2000, "mcu3", 0 ) // 68HC705C8P code
	ROM_LOAD( "hilo_sk-b_4.01.u18", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "palce16v8h.u2",  0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u13", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u14", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u19", 0x000, 0x117, NO_DUMP )
ROM_END

/*************************************************************************************************************

Mega Double Poker Jackpot (Ver. 1.26)
(c) 1990 Blitz Systems Inc.
(JUNE 28TH, 1993 in the ROMs)

Main Board -------------------

  SPI-68K REV-C LEV-1
  See Maxi Double Poker (Ver. 1.10)

Sub Board --------------------

  Same as Mega Double Poker (Ver. 1.63 Espagnol)?

*************************************************************************************************************/

ROM_START( megadblj )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code + gfx
	ROM_LOAD16_BYTE( "spmegajk_1.26-b.u25", 0x00000, 0x20000, CRC(de206213) SHA1(35d886c805424fe7b364b49f301ff8467e30c26b) )
	ROM_LOAD16_BYTE( "spmegajk_1.26-a.u24", 0x00001, 0x20000, CRC(fa0ccaea) SHA1(562324119e08d44228ac754acbf763d0781ab891) )

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code
	ROM_LOAD( "c8_pi-2.u5", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu2", 0 ) // 68HC705C8P code
	ROM_LOAD( "c8_spi-megajk.u6", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu3", 0 ) // 68HC705C8P code
	ROM_LOAD( "megadblj_sub.mcu", 0x0000, 0x2000, NO_DUMP )

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "palce16v8h.u2",  0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u13", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u14", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u19", 0x000, 0x117, NO_DUMP )
ROM_END

/*************************************************************************************************************

Poker 52 (Ver. 1.2)
(COPYRIGHT 1993 BLITZ SYSTEM INC
MARCH 10TH, 1994 in the ROMs)

Main Board -------------------

  SPI-68K REV-E LEV-1
  Same as Maxi Double Poker (Ver. 1.10) but without the SAA1099P sound chip

Sub Board --------------------

  Unknown

*************************************************************************************************************/

ROM_START( poker52 )
	ROM_REGION( 0x40000, "maincpu", ROMREGION_ERASE00 ) // 68000 code + gfx
	ROM_LOAD16_BYTE( "unknown_label.u25", 0x00000, 0x20000, CRC(63e0dd69) SHA1(970e6363ade714a2b9a844c5683ab1365193457a) )
	ROM_LOAD16_BYTE( "unknown_label.u24", 0x00001, 0x20000, NO_DUMP )

	ROM_REGION( 0x2000, "mcu1", 0 ) // 68HC705C8P code
	ROM_LOAD( "xpi-2_2.3.u5", 0x0000, 0x2000, NO_DUMP ) // C8-#2, "for SPI or MPI 09/02/1995" (partially readable)

	ROM_REGION( 0x2000, "mcu2", 0 ) // 68HC705C8P code
	ROM_LOAD( "spi-pk52_1.6.u6", 0x0000, 0x2000, NO_DUMP )  // C8-#2

	ROM_REGION( 0x117, "plds", 0 )
	ROM_LOAD( "palce16v8h.u2",  0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u13", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u14", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u15", 0x000, 0x117, NO_DUMP )
	ROM_LOAD( "palce16v8h.u19", 0x000, 0x117, NO_DUMP )
ROM_END

/*************************************************************************************************************

Strip Teaser (unknown manufacturer)

lower board (Dk-B)

TS68000CP12 (main cpu)
osc. 11.0592MHz
MC68HC705C8P (MCU)
UM6845RA (CRT controller-Supports alphanumeric and graphics modes.Addresses up to 16 KB of video memory-2 MHz)
Lithium battery 3,6V


upper board (8L74) (soundboard?)

MC68HC705C8P (MCU)
osc. 4.0000MHz
non JAMMA connector
1x dipswitch (4 switch)


ROMs
1x AT27c010 (u31.1)(program)
1x AM27C010 (u32.6)(program)
4x M27C4001 (u46.2 - u51.3 - u61.4 - u66.5)(GFX)
1x M27C4001 (u18.7)(sound)

*************************************************************************************************************/

ROM_START( steaser )
	ROM_REGION( 0x40000, "maincpu", 0 ) // 68000 code
	ROM_LOAD16_BYTE( "u31.1", 0x00001, 0x20000, CRC(7963e960) SHA1(2a1c68265e0a3909ccd097ea784e3e179f528844) )
	ROM_LOAD16_BYTE( "u32.6", 0x00000, 0x20000, CRC(c0ab5fb1) SHA1(15b3dbf0242e885b7009c21479544a821d4e5a7d) )

	ROM_REGION( 0x1000, "mcu", 0 ) // 68705
	ROM_LOAD( "mc68hc705c8p_main.mcu", 0x00000, 0x1000, NO_DUMP )

	ROM_REGION( 0x1000, "mcu2", 0 ) // 68705
	ROM_LOAD( "mc68hc705c8p_sub.mcu", 0x00000, 0x1000, NO_DUMP )

	ROM_REGION16_BE( 0x200000, "blitter", 0 ) // data for the blitter
	ROM_LOAD( "u46.2", 0x000000, 0x80000, CRC(c4a5e47b) SHA1(9f3d3124c76c0bdf8cdca849e1d921a335e433b6) )
	ROM_LOAD( "u51.3", 0x080000, 0x80000, CRC(4dc57435) SHA1(7dfa6f9e35986dd48869786abbe70103f336bcb1) )
	ROM_LOAD( "u61.4", 0x100000, 0x80000, CRC(d8d8dc6f) SHA1(5a76b1fd1a3a532e5ff2de127286ace7d3567c58) )
	ROM_LOAD( "u66.5", 0x180000, 0x80000, CRC(da309671) SHA1(66baf8a83024547c471da39748ff99a9a9013ea4) )

	ROM_REGION( 0x80000, "oki", 0 ) // Sound Samples
	ROM_LOAD( "u18.7", 0x00000, 0x80000, CRC(ee942232) SHA1(b9c1fc73c6006bcad0dd177e0f30a96f1063a993) )
ROM_END


/*************************************************************************************************************
    ROM patches
*************************************************************************************************************/

void blitz68k_state::init_bankrob()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xb5e0/2] = 0x6028;

	// crtc
	rom[0x81d0/2] = 0x4e71;
	rom[0x81d8/2] = 0x4e71;

	// loop
	rom[0x1d4d4/2] = 0x4e71;
}

void blitz68k_state::init_bankroba()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0x11e4e/2] = 0x6028;

	// crtc
	rom[0xf640/2] = 0x4e71;
	rom[0xf648/2] = 0x4e71;

	// loop
	rom[0x178ec/2] = 0x4e71;
}

void blitz68k_state::init_bankrobb()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// loop
	rom[0x1dae/2] = 0x4e71;

	rom[0xf912/2] = 0x67ee;
}

void blitz68k_state::init_cj3play()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0x7064/2] = 0x6028;
	rom[0xa0d2/2] = 0x6024;

	// loop
	rom[0x2773c/2] = 0x4e71;
//  rom[0x3491a/2] = 0x4e71;

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x20ab0/2] = 0x6050;
}

void blitz68k_state::init_cjffruit()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xf564/2] = 0x6028;

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x1e7b8/2] = 0x6050;
}

void blitz68k_state::init_texasrls()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0x11f3a/2] = 0x6028; // TODO: the dump is available, hook up the MCU properly (it would give sound to the driver, too).

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x211bc/2] = 0x6050;
}

void blitz68k_state::init_surpr5()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0x105ce/2] = 0x6028;

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x1fd56/2] = 0x6054;
}

void blitz68k_state::init_super97()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0x9e9c/2] = 0x6028;

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x17158/2] = 0x6054;
}

void blitz68k_state::init_cjplus()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0x7116/2] = 0x6028;
	rom[0xa086/2] = 0x6024;

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x20868/2] = 0x6050;
}

void blitz68k_state::init_cjbj()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xb17a/2] = 0x6028;

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x380/2] = 0xfffb;
}

void blitz68k_state::init_cjbj122()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xaf0e/2] = 0x6028;

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x380/2] = 0xfffb;
}


void blitz68k_state::init_deucesw2()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0x8fe4/2] = 0x6020;

	// ERROR CHECKSUM ROM PROGRAM
	rom[0x12f70/2] = 0x6054;
}

void blitz68k_state::init_dualgame()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xa518/2] = 0x6024;

	rom[0x1739a/2] = 0x4e71;
	rom[0x1739c/2] = 0x4e71;
}

void blitz68k_state::init_hermit()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xdeba/2] = 0x602e;

	// ROM: BAD
	rom[0xdd78/2] = 0x4e71;

	// loop
	rom[0x15508/2] = 0x4e71;

	// crtc
	rom[0x3238/2] = 0x4e75;
}

void blitz68k_state::init_maxidbl()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xb384/2] = 0x6036;

	// loop
	rom[0x17ca/2] = 0x4e71;
}

void blitz68k_state::init_megadblj()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xe21c/2] = 0x6040;

	// loop
	rom[0x19d4/2] = 0x4e71;
}

void blitz68k_state::init_megadble()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xcfc2/2] = 0x4e71;

	// C8 #2 NOT RESPONDING
	rom[0x1d40/2] = 0x4e71;
}

void blitz68k_state::init_megastrp()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// skip loops until the MCUs are dumped and the hardware better understood
	rom[0x1678/2] = 0x4e71;

	rom[0x10c80/2] = 0x4e71;
}

void blitz68k_state::init_mpokerdx()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xda46/2] = 0x6024;

	// checksum error
	rom[0x17bfa/2] = 0x6054;

	// loop
	//rom[0x15508/2] = 0x4e71;

	// crtc
	//rom[0x3238/2] = 0x4e75;
}

void blitz68k_state::init_mpokerdx109()
{
	uint16_t *rom = (uint16_t *)memregion("maincpu")->base();

	// WRONG C8 #1
	rom[0xe012/2] = 0x6024;

	// checksum error
	rom[0x177c2/2] = 0x6054;

	// loop
	//rom[0x15508/2] = 0x4e71;

	// crtc
	//rom[0x3238/2] = 0x4e75;
}

} // anonymous namespace


GAME( 1992,  maxidbl,     0,        maxidbl,  maxidbl,  blitz68k_state, init_maxidbl,     ROT0, "Blitz Systems Inc.",             "Maxi Double Poker (Ver. 1.10)",                  MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND | MACHINE_WRONG_COLORS )
GAME( 1990,  megadblj,    0,        maxidbl,  maxidbl,  blitz68k_state, init_megadblj,    ROT0, "Blitz Systems Inc.",             "Mega Double Poker Jackpot (Ver. 1.26)",          MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // JUNE 28TH, 1993
GAME( 1990,  megadble,    0,        maxidbl,  maxidbl,  blitz68k_state, init_megadble,    ROT0, "Blitz Systems Inc.",             "Mega Double Poker (Ver. 1.63 Espagnol)",         MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND | MACHINE_WRONG_COLORS ) // NOVEMBER 1994
GAME( 1992,  megastrp,    0,        bankroba, bankrob,  blitz68k_state, init_megastrp,    ROT0, "Blitz Systems Inc.",             "Mega Double Strip (Ver. 1.10b)",                 MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // @ 1993 BLITZ SYSTEM INC
GAME( 1993,  steaser,     0,        steaser,  steaser,  blitz68k_state, empty_init,       ROT0, "<unknown>",                      "Strip Teaser (Italy, Ver. 1.22)",                MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // In-game strings are in Italian but service mode is half English / half French?
GAME( 1993,  bankrob,     0,        bankrob,  bankrob,  blitz68k_state, init_bankrob,     ROT0, "Entertainment Technology Corp.", "Bank Robbery (Ver. 3.32)",                       MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // BLITZ SYSTEM INC APRIL 1995
GAME( 1993,  bankroba,    bankrob,  bankroba, bankrob,  blitz68k_state, init_bankroba,    ROT0, "Entertainment Technology Corp.", "Bank Robbery (Ver. 2.00)",                       MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // BLITZ SYSTEM INC MAY 10TH, 1993
GAME( 1993,  bankrobb,    bankrob,  bankroba, bankrob,  blitz68k_state, init_bankrobb,    ROT0, "Blitz Systems Inc.",             "Bank Robbery (Ver. 1.23)",                       MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // @ 1993 BLITZ SYSTEM INC
GAME( 1993?, poker52,     0,        maxidbl,  maxidbl,  blitz68k_state, empty_init,       ROT0, "Blitz Systems Inc.",             "Poker 52 (Ver. 1.2)",                            MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // MARCH 10TH, 1994
GAME( 1995,  dualgame,    0,        dualgame, dualgame, blitz68k_state, init_dualgame,    ROT0, "Labtronix Technologies",         "Dual Games (prototype)",                         MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // SEPTEMBER 5TH, 1995
GAME( 1995,  hermit,      0,        hermit,   hermit,   blitz68k_state, init_hermit,      ROT0, "Dugamex",                        "The Hermit (Ver. 1.14)",                         MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // APRIL 1995
GAME( 1997,  mpokerdx,    0,        hermit,   hermit,   blitz68k_state, init_mpokerdx,    ROT0, "Micro Manufacturing",            "Major Poker Deluxe (Ver. 1.12)",                 MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // DECEMBER 11TH, 1997
GAME( 1997,  mpokerdx109, mpokerdx, hermit,   hermit,   blitz68k_state, init_mpokerdx109, ROT0, "Micro Manufacturing",            "Major Poker Deluxe (Ver. 1.09)",                 MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // MAY 15TH, 1997
GAME( 1997,  deucesw2,    0,        deucesw2, deucesw2, blitz68k_state, init_deucesw2,    ROT0, "<unknown>",                      "Deuces Wild 2 - American Heritage (Ver. 2.02F)", MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // APRIL 10TH, 1997
GAME( 1997,  surpr5,      0,        cjffruit, surpr5,   blitz68k_state, init_surpr5,      ROT0, "Cadillac Jack",                  "Surprise 5 (Ver. 1.19)",                         MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // APRIL 25TH, 1997
GAME( 1997,  super97,     0,        cjffruit, surpr5,   blitz68k_state, init_super97,     ROT0, "Cadillac Jack",                  "Super 97 (Ver. 1.00)",                           MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // OCTOBER 22ND, 1997
GAME( 1998,  cj3play,     0,        cjffruit, cjffruit, blitz68k_state, init_cj3play,     ROT0, "Cadillac Jack",                  "Triple Play (Ver. 1.10)",                        MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // FEBRUARY 24TH, 1999
GAME( 1998,  cjffruit,    0,        cjffruit, cjffruit, blitz68k_state, init_cjffruit,    ROT0, "Cadillac Jack",                  "Funny Fruit (Ver. 1.13)",                        MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // APRIL 21ST, 1999
GAME( 1998,  texasrls,    0,        texasrls, cjffruit, blitz68k_state, init_texasrls,    ROT0, "Cadillac Jack",                  "Texas Reels (Ver. 2.00)",                        MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // OCTOBER 15TH, 2002
GAME( 1999,  cjplus,      0,        cjffruit, cjffruit, blitz68k_state, init_cjplus,      ROT0, "Cadillac Jack",                  "New! Cherry Plus (Ver. 3.10)",                   MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // FEBRUARY 24TH, 1999, named CJ PLUS (SPECIAL) in strings
GAME( 1999,  cjbj,        0,        cjffruit, cjffruit, blitz68k_state, init_cjbj,        ROT0, "Cadillac Jack",                  "Blackjack (Cadillac Jack, Ver. 1.31)",           MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // DECEMBER 1999
GAME( 1996,  cjbj122,     cjbj,     cjffruit, cjffruit, blitz68k_state, init_cjbj122,     ROT0, "Cadillac Jack",                  "Blackjack (Cadillac Jack, Ver. 1.22)",           MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )                     // DECEMBER 1996
GAME( 199?,  ilpag,       0,        ilpag,    ilpag,    blitz68k_state, empty_init,       ROT0, "<unknown>",                      "Il Pagliaccio (Italy, Ver. 2.7C)",               MACHINE_NOT_WORKING | MACHINE_UNEMULATED_PROTECTION | MACHINE_NO_SOUND )
