# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:54 on Feb 08,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 20:20:54 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 20:20:54 on Feb 08,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# ** Error: (vsim-8378) ./line_drawer.sv(99): Port size (10) does not match connection size (11) for implicit .name connection port 'x0'. The port definition is at: ./line_drawer.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /line_drawer_testbench/dut File: ./line_drawer.sv
# ** Error: (vsim-8378) ./line_drawer.sv(99): Port size (10) does not match connection size (11) for implicit .name connection port 'x1'. The port definition is at: ./line_drawer.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /line_drawer_testbench/dut File: ./line_drawer.sv
# ** Error: (vsim-8378) ./line_drawer.sv(99): Port size (9) does not match connection size (10) for implicit .name connection port 'y0'. The port definition is at: ./line_drawer.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /line_drawer_testbench/dut File: ./line_drawer.sv
# ** Error: (vsim-8378) ./line_drawer.sv(99): Port size (9) does not match connection size (10) for implicit .name connection port 'y1'. The port definition is at: ./line_drawer.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /line_drawer_testbench/dut File: ./line_drawer.sv
# ** Error: (vsim-8378) ./line_drawer.sv(99): Port size (10) does not match connection size (11) for implicit .name connection port 'x'. The port definition is at: ./line_drawer.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /line_drawer_testbench/dut File: ./line_drawer.sv
# ** Error: (vsim-8378) ./line_drawer.sv(99): Port size (9) does not match connection size (10) for implicit .name connection port 'y'. The port definition is at: ./line_drawer.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /line_drawer_testbench/dut File: ./line_drawer.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:54 on Feb 08,2022
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 20:23:54 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_testbench 
# Start time: 20:20:54 on Feb 08,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Alan  Hostname: DESKTOP-EL406ML  ProcessID: 19032
#           Attempting to use alternate WLF file "./wlftdzresx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdzresx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(106)
#    Time: 50150 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at ./line_drawer.sv line 106
# End time: 20:25:57 on Feb 08,2022, Elapsed time: 0:05:03
# Errors: 6, Warnings: 2
