/* SPDX-License-Identifier: GPL-2.0-only */
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2020-2025, Allwinnertech
 *
 * This file is provided under a dual BSD/GPL license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/of.h>
#include <linux/io.h>

#include "amp_ts_core.h"

static uint64_t riscv_arch_counter_read(const amp_counter_t *counter)
{
	uint32_t low, high;
	unsigned long high_addr, low_addr;

	/* write timestamp read latch enable bit */
	low_addr = readl(counter->reg_base_addr);
	low_addr |= (1 << 1);
	writel(low_addr, counter->reg_base_addr);

	low_addr = ((unsigned long)counter->reg_base_addr) + 0x4;
	high_addr = ((unsigned long)counter->reg_base_addr) + 0x8;

	do {
		high = readl((void __iomem *)high_addr);
		low = readl((void __iomem *)low_addr);
	} while (high != readl((void __iomem *)high_addr));

	return ((uint64_t)high) << 32 | low;
}

static int riscv_arch_counter_init(amp_counter_t *counter)
{
	return 0;
}

amp_counter_ops_t g_thead_riscv_arch_counter_ops = {
	.init = riscv_arch_counter_init,
	.read_counter = riscv_arch_counter_read,
};
