# compile vhdl design source files
vhdl xil_defaultlib  "../../../AND_IF_BH.srcs/sources_1/new/AND_IF_BH.vhd"
vhdl xil_defaultlib  "../../../AND_IF_BH.srcs/sim_1/new/AND_IF_TBW.vhd"

# Do not sort compile order
nosort
