{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516528380544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516528380545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 10:53:00 2018 " "Processing started: Sun Jan 21 10:53:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516528380545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516528380545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516528380545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1516528380930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_process " "Found design unit 1: alu-alu_process" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516528381513 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516528381513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516528381513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1516528381551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_output alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): signal \"temp_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381553 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_output_temp alu.vhd(31) " "VHDL Process Statement warning at alu.vhd(31): signal \"W_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381553 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_output alu.vhd(37) " "VHDL Process Statement warning at alu.vhd(37): signal \"temp_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381553 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_output_temp alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): signal \"W_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381553 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_output alu.vhd(50) " "VHDL Process Statement warning at alu.vhd(50): signal \"temp_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381554 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_output_temp alu.vhd(51) " "VHDL Process Statement warning at alu.vhd(51): signal \"F_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381554 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_output_temp alu.vhd(52) " "VHDL Process Statement warning at alu.vhd(52): signal \"W_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381554 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_output alu.vhd(56) " "VHDL Process Statement warning at alu.vhd(56): signal \"temp_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381554 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_output alu.vhd(57) " "VHDL Process Statement warning at alu.vhd(57): signal \"temp_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381554 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_output_temp alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"W_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381554 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_output alu.vhd(60) " "VHDL Process Statement warning at alu.vhd(60): signal \"temp_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381555 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_output alu.vhd(61) " "VHDL Process Statement warning at alu.vhd(61): signal \"temp_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381555 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F_output_temp alu.vhd(62) " "VHDL Process Statement warning at alu.vhd(62): signal \"F_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1516528381555 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_output alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"temp_output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1516528381555 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F_output_temp alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"F_output_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1516528381555 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_output_temp alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"W_output_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1516528381555 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_output_temp\[0\] alu.vhd(24) " "Inferred latch for \"W_output_temp\[0\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381556 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_output_temp\[1\] alu.vhd(24) " "Inferred latch for \"W_output_temp\[1\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381556 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_output_temp\[2\] alu.vhd(24) " "Inferred latch for \"W_output_temp\[2\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381556 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_output_temp\[3\] alu.vhd(24) " "Inferred latch for \"W_output_temp\[3\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_output_temp\[4\] alu.vhd(24) " "Inferred latch for \"W_output_temp\[4\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_output_temp\[5\] alu.vhd(24) " "Inferred latch for \"W_output_temp\[5\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_output_temp\[6\] alu.vhd(24) " "Inferred latch for \"W_output_temp\[6\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_output_temp\[7\] alu.vhd(24) " "Inferred latch for \"W_output_temp\[7\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_output_temp\[0\] alu.vhd(24) " "Inferred latch for \"F_output_temp\[0\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_output_temp\[1\] alu.vhd(24) " "Inferred latch for \"F_output_temp\[1\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_output_temp\[2\] alu.vhd(24) " "Inferred latch for \"F_output_temp\[2\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_output_temp\[3\] alu.vhd(24) " "Inferred latch for \"F_output_temp\[3\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381557 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_output_temp\[4\] alu.vhd(24) " "Inferred latch for \"F_output_temp\[4\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_output_temp\[5\] alu.vhd(24) " "Inferred latch for \"F_output_temp\[5\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_output_temp\[6\] alu.vhd(24) " "Inferred latch for \"F_output_temp\[6\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_output_temp\[7\] alu.vhd(24) " "Inferred latch for \"F_output_temp\[7\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_output\[0\] alu.vhd(24) " "Inferred latch for \"temp_output\[0\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_output\[1\] alu.vhd(24) " "Inferred latch for \"temp_output\[1\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_output\[2\] alu.vhd(24) " "Inferred latch for \"temp_output\[2\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_output\[3\] alu.vhd(24) " "Inferred latch for \"temp_output\[3\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_output\[4\] alu.vhd(24) " "Inferred latch for \"temp_output\[4\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_output\[5\] alu.vhd(24) " "Inferred latch for \"temp_output\[5\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_output\[6\] alu.vhd(24) " "Inferred latch for \"temp_output\[6\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381558 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_output\[7\] alu.vhd(24) " "Inferred latch for \"temp_output\[7\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1516528381559 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_output\[4\] " "Latch temp_output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Op_code\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Op_code\[3\]" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1516528381880 ""}  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1516528381880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_output\[5\] " "Latch temp_output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Op_code\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Op_code\[3\]" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1516528381880 ""}  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1516528381880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_output\[6\] " "Latch temp_output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Op_code\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Op_code\[3\]" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1516528381880 ""}  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1516528381880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_output\[7\] " "Latch temp_output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Op_code\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Op_code\[3\]" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1516528381880 ""}  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1516528381880 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_input\[0\] " "No output dependent on input pin \"W_input\[0\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|W_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_input\[1\] " "No output dependent on input pin \"W_input\[1\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|W_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_input\[2\] " "No output dependent on input pin \"W_input\[2\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|W_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_input\[3\] " "No output dependent on input pin \"W_input\[3\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|W_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_input\[4\] " "No output dependent on input pin \"W_input\[4\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|W_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_input\[5\] " "No output dependent on input pin \"W_input\[5\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|W_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_input\[6\] " "No output dependent on input pin \"W_input\[6\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|W_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_input\[7\] " "No output dependent on input pin \"W_input\[7\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|W_input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_input\[0\] " "No output dependent on input pin \"F_input\[0\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|F_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_input\[1\] " "No output dependent on input pin \"F_input\[1\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|F_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_input\[2\] " "No output dependent on input pin \"F_input\[2\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|F_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_input\[3\] " "No output dependent on input pin \"F_input\[3\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/14.0/alu/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516528381907 "|alu|F_input[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1516528381907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1516528381908 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1516528381908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1516528381908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1516528381908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516528382082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 10:53:02 2018 " "Processing ended: Sun Jan 21 10:53:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516528382082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516528382082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516528382082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516528382082 ""}
