1 WriteSequence
3 NrOfRegs
	0E 01	CONFIG_T_RS_LSB_MSB
	0F 40	CONFIG_T_RS_LSB_LSB
	01 00	LSB_CORR
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FD	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 ED	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 05	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 05	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 05	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 06	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 06	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 07	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 07	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 07	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 08	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DD	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 08	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 10	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 12	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CD	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 12	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 13	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 14	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 15	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 16	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 20	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 21	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 22	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BD	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 26	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 27	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 29	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 2A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 2C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 2E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 2F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 31	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 33	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 34	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 36	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 38	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 3A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 3C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AD	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 3E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 40	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 42	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 44	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 49	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 4B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 4D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 50	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 52	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 58	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 5A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 5D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9F	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 60	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9E	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 63	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9D	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 66	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9C	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 69	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9B	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 6C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9A	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 6F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 99	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 72	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 98	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 76	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 97	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 79	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 96	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 7C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 95	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 80	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 94	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 93	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 87	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 92	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 8B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 91	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 8F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 90	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8F	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 97	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8E	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8D	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 9F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8C	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B A4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8B	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8A	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B AD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 89	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B B1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 88	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 87	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B BB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 86	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B C0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 85	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 84	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B CA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 83	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B CF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 82	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B D5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 81	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B DA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 80	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B E0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7F	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7E	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B EB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7D	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B F1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7C	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B F7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7B	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B FD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7A	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 79	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 78	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 10	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 77	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 76	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 1E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 75	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 74	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 2C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 73	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 33	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 72	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 3A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 71	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 42	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 70	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 49	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6F	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 51	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6E	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 59	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6D	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 61	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6C	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 69	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6B	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 71	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6A	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 69	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 82	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 68	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 8B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 67	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 94	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 66	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 9D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 65	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B A7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 64	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B B0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 63	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B BA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 62	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B C3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 61	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B CD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 60	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5F	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B E2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5E	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B EC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5D	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B F7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5C	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5B	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 0D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5A	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 59	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 58	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 2F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 57	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 3B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 56	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 47	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 55	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 53	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 54	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 5F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 53	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 6C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 52	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 78	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 51	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 85	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 50	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4F	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4E	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B AE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4D	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B BC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4C	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B CA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4B	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B D8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4A	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B E6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 49	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B F5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 48	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 47	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 13	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 46	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 45	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 32	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 44	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 42	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 43	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 52	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 42	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 63	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 41	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 73	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 40	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3F	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 95	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3E	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B A7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3D	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B B8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3C	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B CA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3B	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B DD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3A	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B EF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 39	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 38	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 15	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 37	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 28	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 36	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 3B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 35	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 4F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 34	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 63	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 33	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 78	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 32	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 8C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 31	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B A1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 30	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2F	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B CC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2E	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B E2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2D	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B F8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2C	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 0E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2B	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2A	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 3C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 29	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 53	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 28	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 6B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 27	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 83	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 26	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 25	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B B3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 24	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B CC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 23	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 22	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 21	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 20	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 33	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1F	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 4E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1E	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 68	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1D	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1C	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 9F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1B	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B BB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1A	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 19	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B F4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 18	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 17	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 2E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 16	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 15	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 6A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 14	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 88	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 13	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B A7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 12	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B C6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 11	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 10	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 05	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0F	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0E	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0D	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 67	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0C	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 88	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0B	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B AA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0A	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B CC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 09	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B EE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 08	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 07	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B 34	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 06	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B 58	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 05	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B 7C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 04	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 03	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 02	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B EB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 01	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B 10	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 00	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B 36	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FF	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B 5D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FE	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FD	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B AB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FC	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B D3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FB	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B FB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FA	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F9	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F8	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B 76	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F7	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F6	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B CA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F5	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B F5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F4	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B 20	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F3	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B 4B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F2	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B 77	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F1	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B A4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F0	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B D1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EF	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B FE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EE	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B 2C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 ED	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B 5A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EC	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B 89	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EB	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B B8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EA	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B E7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E9	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E8	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B 48	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E7	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B 79	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E6	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B AA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E5	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B DC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E4	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B 0E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E3	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B 41	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E2	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B 74	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E1	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E0	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B DC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DF	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DE	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DD	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B 7C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DC	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B B2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DB	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B E8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DA	SRAM_ADDR_LSB
	0A 11	SRAM_WDATA_MSB
	0B 1F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D9	SRAM_ADDR_LSB
	0A 11	SRAM_WDATA_MSB
	0B 57	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D8	SRAM_ADDR_LSB
	0A 11	SRAM_WDATA_MSB
	0B 8F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D7	SRAM_ADDR_LSB
	0A 11	SRAM_WDATA_MSB
	0B C7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D6	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D5	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B 3A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D4	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B 74	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D3	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B AE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D2	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B E9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D1	SRAM_ADDR_LSB
	0A 13	SRAM_WDATA_MSB
	0B 24	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D0	SRAM_ADDR_LSB
	0A 13	SRAM_WDATA_MSB
	0B 60	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CF	SRAM_ADDR_LSB
	0A 13	SRAM_WDATA_MSB
	0B 9D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CE	SRAM_ADDR_LSB
	0A 13	SRAM_WDATA_MSB
	0B D9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CD	SRAM_ADDR_LSB
	0A 14	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CC	SRAM_ADDR_LSB
	0A 14	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CB	SRAM_ADDR_LSB
	0A 14	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CA	SRAM_ADDR_LSB
	0A 14	SRAM_WDATA_MSB
	0B D2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C9	SRAM_ADDR_LSB
	0A 15	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C8	SRAM_ADDR_LSB
	0A 15	SRAM_WDATA_MSB
	0B 51	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C7	SRAM_ADDR_LSB
	0A 15	SRAM_WDATA_MSB
	0B 91	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C6	SRAM_ADDR_LSB
	0A 15	SRAM_WDATA_MSB
	0B D2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C5	SRAM_ADDR_LSB
	0A 16	SRAM_WDATA_MSB
	0B 13	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C4	SRAM_ADDR_LSB
	0A 16	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C3	SRAM_ADDR_LSB
	0A 16	SRAM_WDATA_MSB
	0B 97	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C2	SRAM_ADDR_LSB
	0A 16	SRAM_WDATA_MSB
	0B DA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C1	SRAM_ADDR_LSB
	0A 17	SRAM_WDATA_MSB
	0B 1D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 BF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 02	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FF	SRAM_ADDR_LSB
	0A 17	SRAM_WDATA_MSB
	0B A5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FE	SRAM_ADDR_LSB
	0A 17	SRAM_WDATA_MSB
	0B EA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FD	SRAM_ADDR_LSB
	0A 18	SRAM_WDATA_MSB
	0B 2F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FC	SRAM_ADDR_LSB
	0A 18	SRAM_WDATA_MSB
	0B 75	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FB	SRAM_ADDR_LSB
	0A 18	SRAM_WDATA_MSB
	0B BB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FA	SRAM_ADDR_LSB
	0A 19	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F9	SRAM_ADDR_LSB
	0A 19	SRAM_WDATA_MSB
	0B 49	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F8	SRAM_ADDR_LSB
	0A 19	SRAM_WDATA_MSB
	0B 91	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F7	SRAM_ADDR_LSB
	0A 19	SRAM_WDATA_MSB
	0B D9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F6	SRAM_ADDR_LSB
	0A 1A	SRAM_WDATA_MSB
	0B 22	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F5	SRAM_ADDR_LSB
	0A 1A	SRAM_WDATA_MSB
	0B 6B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F4	SRAM_ADDR_LSB
	0A 1A	SRAM_WDATA_MSB
	0B B5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F3	SRAM_ADDR_LSB
	0A 1A	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F2	SRAM_ADDR_LSB
	0A 1B	SRAM_WDATA_MSB
	0B 4A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F1	SRAM_ADDR_LSB
	0A 1B	SRAM_WDATA_MSB
	0B 95	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F0	SRAM_ADDR_LSB
	0A 1B	SRAM_WDATA_MSB
	0B E1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EF	SRAM_ADDR_LSB
	0A 1C	SRAM_WDATA_MSB
	0B 2D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EE	SRAM_ADDR_LSB
	0A 1C	SRAM_WDATA_MSB
	0B 79	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 ED	SRAM_ADDR_LSB
	0A 1C	SRAM_WDATA_MSB
	0B C7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EC	SRAM_ADDR_LSB
	0A 1D	SRAM_WDATA_MSB
	0B 14	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EB	SRAM_ADDR_LSB
	0A 1D	SRAM_WDATA_MSB
	0B 62	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EA	SRAM_ADDR_LSB
	0A 1D	SRAM_WDATA_MSB
	0B B1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E9	SRAM_ADDR_LSB
	0A 1E	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E8	SRAM_ADDR_LSB
	0A 1E	SRAM_WDATA_MSB
	0B 50	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E7	SRAM_ADDR_LSB
	0A 1E	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E6	SRAM_ADDR_LSB
	0A 1E	SRAM_WDATA_MSB
	0B F0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E5	SRAM_ADDR_LSB
	0A 1F	SRAM_WDATA_MSB
	0B 41	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E4	SRAM_ADDR_LSB
	0A 1F	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E3	SRAM_ADDR_LSB
	0A 1F	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E2	SRAM_ADDR_LSB
	0A 20	SRAM_WDATA_MSB
	0B 37	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E1	SRAM_ADDR_LSB
	0A 20	SRAM_WDATA_MSB
	0B 8A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E0	SRAM_ADDR_LSB
	0A 20	SRAM_WDATA_MSB
	0B DE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DF	SRAM_ADDR_LSB
	0A 21	SRAM_WDATA_MSB
	0B 32	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DE	SRAM_ADDR_LSB
	0A 21	SRAM_WDATA_MSB
	0B 86	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DD	SRAM_ADDR_LSB
	0A 21	SRAM_WDATA_MSB
	0B DB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DC	SRAM_ADDR_LSB
	0A 22	SRAM_WDATA_MSB
	0B 31	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DB	SRAM_ADDR_LSB
	0A 22	SRAM_WDATA_MSB
	0B 86	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DA	SRAM_ADDR_LSB
	0A 22	SRAM_WDATA_MSB
	0B DD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D9	SRAM_ADDR_LSB
	0A 23	SRAM_WDATA_MSB
	0B 33	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D8	SRAM_ADDR_LSB
	0A 23	SRAM_WDATA_MSB
	0B 8B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D7	SRAM_ADDR_LSB
	0A 23	SRAM_WDATA_MSB
	0B E2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D6	SRAM_ADDR_LSB
	0A 24	SRAM_WDATA_MSB
	0B 3A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D5	SRAM_ADDR_LSB
	0A 24	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D4	SRAM_ADDR_LSB
	0A 24	SRAM_WDATA_MSB
	0B EC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D3	SRAM_ADDR_LSB
	0A 25	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D2	SRAM_ADDR_LSB
	0A 25	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D1	SRAM_ADDR_LSB
	0A 25	SRAM_WDATA_MSB
	0B FA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D0	SRAM_ADDR_LSB
	0A 26	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CF	SRAM_ADDR_LSB
	0A 26	SRAM_WDATA_MSB
	0B B0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CE	SRAM_ADDR_LSB
	0A 27	SRAM_WDATA_MSB
	0B 0C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CD	SRAM_ADDR_LSB
	0A 27	SRAM_WDATA_MSB
	0B 68	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CC	SRAM_ADDR_LSB
	0A 27	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CB	SRAM_ADDR_LSB
	0A 28	SRAM_WDATA_MSB
	0B 22	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CA	SRAM_ADDR_LSB
	0A 28	SRAM_WDATA_MSB
	0B 7F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C9	SRAM_ADDR_LSB
	0A 28	SRAM_WDATA_MSB
	0B DD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C8	SRAM_ADDR_LSB
	0A 29	SRAM_WDATA_MSB
	0B 3B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C7	SRAM_ADDR_LSB
	0A 29	SRAM_WDATA_MSB
	0B 9A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C6	SRAM_ADDR_LSB
	0A 29	SRAM_WDATA_MSB
	0B F9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C5	SRAM_ADDR_LSB
	0A 2A	SRAM_WDATA_MSB
	0B 59	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C4	SRAM_ADDR_LSB
	0A 2A	SRAM_WDATA_MSB
	0B B9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C3	SRAM_ADDR_LSB
	0A 2B	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C2	SRAM_ADDR_LSB
	0A 2B	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C1	SRAM_ADDR_LSB
	0A 2B	SRAM_WDATA_MSB
	0B DC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C0	SRAM_ADDR_LSB
	0A 2C	SRAM_WDATA_MSB
	0B 3D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BF	SRAM_ADDR_LSB
	0A 2C	SRAM_WDATA_MSB
	0B 9F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BE	SRAM_ADDR_LSB
	0A 2D	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BD	SRAM_ADDR_LSB
	0A 2D	SRAM_WDATA_MSB
	0B 64	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BC	SRAM_ADDR_LSB
	0A 2D	SRAM_WDATA_MSB
	0B C8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BB	SRAM_ADDR_LSB
	0A 2E	SRAM_WDATA_MSB
	0B 2B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BA	SRAM_ADDR_LSB
	0A 2E	SRAM_WDATA_MSB
	0B 8F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B9	SRAM_ADDR_LSB
	0A 2E	SRAM_WDATA_MSB
	0B F4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B8	SRAM_ADDR_LSB
	0A 2F	SRAM_WDATA_MSB
	0B 58	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B7	SRAM_ADDR_LSB
	0A 2F	SRAM_WDATA_MSB
	0B BD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B6	SRAM_ADDR_LSB
	0A 30	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B5	SRAM_ADDR_LSB
	0A 30	SRAM_WDATA_MSB
	0B 89	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B4	SRAM_ADDR_LSB
	0A 30	SRAM_WDATA_MSB
	0B EF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B3	SRAM_ADDR_LSB
	0A 31	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B2	SRAM_ADDR_LSB
	0A 31	SRAM_WDATA_MSB
	0B BC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B1	SRAM_ADDR_LSB
	0A 32	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B0	SRAM_ADDR_LSB
	0A 32	SRAM_WDATA_MSB
	0B 8B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AF	SRAM_ADDR_LSB
	0A 32	SRAM_WDATA_MSB
	0B F3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AE	SRAM_ADDR_LSB
	0A 33	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AD	SRAM_ADDR_LSB
	0A 33	SRAM_WDATA_MSB
	0B C4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AC	SRAM_ADDR_LSB
	0A 34	SRAM_WDATA_MSB
	0B 2D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AB	SRAM_ADDR_LSB
	0A 34	SRAM_WDATA_MSB
	0B 96	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AA	SRAM_ADDR_LSB
	0A 34	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A9	SRAM_ADDR_LSB
	0A 35	SRAM_WDATA_MSB
	0B 69	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A8	SRAM_ADDR_LSB
	0A 35	SRAM_WDATA_MSB
	0B D3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A7	SRAM_ADDR_LSB
	0A 36	SRAM_WDATA_MSB
	0B 3E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A6	SRAM_ADDR_LSB
	0A 36	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A5	SRAM_ADDR_LSB
	0A 37	SRAM_WDATA_MSB
	0B 13	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A4	SRAM_ADDR_LSB
	0A 37	SRAM_WDATA_MSB
	0B 7F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A3	SRAM_ADDR_LSB
	0A 37	SRAM_WDATA_MSB
	0B EA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A2	SRAM_ADDR_LSB
	0A 38	SRAM_WDATA_MSB
	0B 56	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A1	SRAM_ADDR_LSB
	0A 38	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A0	SRAM_ADDR_LSB
	0A 39	SRAM_WDATA_MSB
	0B 2E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9F	SRAM_ADDR_LSB
	0A 39	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9E	SRAM_ADDR_LSB
	0A 3A	SRAM_WDATA_MSB
	0B 08	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9D	SRAM_ADDR_LSB
	0A 3A	SRAM_WDATA_MSB
	0B 75	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9C	SRAM_ADDR_LSB
	0A 3A	SRAM_WDATA_MSB
	0B E3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9B	SRAM_ADDR_LSB
	0A 3B	SRAM_WDATA_MSB
	0B 50	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9A	SRAM_ADDR_LSB
	0A 3B	SRAM_WDATA_MSB
	0B BE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 99	SRAM_ADDR_LSB
	0A 3C	SRAM_WDATA_MSB
	0B 2C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 98	SRAM_ADDR_LSB
	0A 3C	SRAM_WDATA_MSB
	0B 9A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 97	SRAM_ADDR_LSB
	0A 3D	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 96	SRAM_ADDR_LSB
	0A 3D	SRAM_WDATA_MSB
	0B 78	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 95	SRAM_ADDR_LSB
	0A 3D	SRAM_WDATA_MSB
	0B E7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 94	SRAM_ADDR_LSB
	0A 3E	SRAM_WDATA_MSB
	0B 56	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 93	SRAM_ADDR_LSB
	0A 3E	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 92	SRAM_ADDR_LSB
	0A 3F	SRAM_WDATA_MSB
	0B 35	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 91	SRAM_ADDR_LSB
	0A 3F	SRAM_WDATA_MSB
	0B A4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 90	SRAM_ADDR_LSB
	0A 40	SRAM_WDATA_MSB
	0B 14	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8F	SRAM_ADDR_LSB
	0A 40	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8E	SRAM_ADDR_LSB
	0A 40	SRAM_WDATA_MSB
	0B F4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8D	SRAM_ADDR_LSB
	0A 41	SRAM_WDATA_MSB
	0B 65	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8C	SRAM_ADDR_LSB
	0A 41	SRAM_WDATA_MSB
	0B D5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8B	SRAM_ADDR_LSB
	0A 42	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8A	SRAM_ADDR_LSB
	0A 42	SRAM_WDATA_MSB
	0B B7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 89	SRAM_ADDR_LSB
	0A 43	SRAM_WDATA_MSB
	0B 27	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 88	SRAM_ADDR_LSB
	0A 43	SRAM_WDATA_MSB
	0B 99	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 87	SRAM_ADDR_LSB
	0A 44	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 86	SRAM_ADDR_LSB
	0A 44	SRAM_WDATA_MSB
	0B 7B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 85	SRAM_ADDR_LSB
	0A 44	SRAM_WDATA_MSB
	0B EC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 84	SRAM_ADDR_LSB
	0A 45	SRAM_WDATA_MSB
	0B 5E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 83	SRAM_ADDR_LSB
	0A 45	SRAM_WDATA_MSB
	0B CF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 82	SRAM_ADDR_LSB
	0A 46	SRAM_WDATA_MSB
	0B 41	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 81	SRAM_ADDR_LSB
	0A 46	SRAM_WDATA_MSB
	0B B3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 80	SRAM_ADDR_LSB
	0A 47	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7F	SRAM_ADDR_LSB
	0A 47	SRAM_WDATA_MSB
	0B 96	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7E	SRAM_ADDR_LSB
	0A 48	SRAM_WDATA_MSB
	0B 08	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7D	SRAM_ADDR_LSB
	0A 48	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7C	SRAM_ADDR_LSB
	0A 48	SRAM_WDATA_MSB
	0B EC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7B	SRAM_ADDR_LSB
	0A 49	SRAM_WDATA_MSB
	0B 5E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7A	SRAM_ADDR_LSB
	0A 49	SRAM_WDATA_MSB
	0B D1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 79	SRAM_ADDR_LSB
	0A 4A	SRAM_WDATA_MSB
	0B 43	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 78	SRAM_ADDR_LSB
	0A 4A	SRAM_WDATA_MSB
	0B B5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 77	SRAM_ADDR_LSB
	0A 4B	SRAM_WDATA_MSB
	0B 27	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 76	SRAM_ADDR_LSB
	0A 4B	SRAM_WDATA_MSB
	0B 99	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 75	SRAM_ADDR_LSB
	0A 4C	SRAM_WDATA_MSB
	0B 0B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 74	SRAM_ADDR_LSB
	0A 4C	SRAM_WDATA_MSB
	0B 7D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 73	SRAM_ADDR_LSB
	0A 4C	SRAM_WDATA_MSB
	0B F0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 72	SRAM_ADDR_LSB
	0A 4D	SRAM_WDATA_MSB
	0B 62	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 71	SRAM_ADDR_LSB
	0A 4D	SRAM_WDATA_MSB
	0B D4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 70	SRAM_ADDR_LSB
	0A 4E	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6F	SRAM_ADDR_LSB
	0A 4E	SRAM_WDATA_MSB
	0B B8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6E	SRAM_ADDR_LSB
	0A 4F	SRAM_WDATA_MSB
	0B 2A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6D	SRAM_ADDR_LSB
	0A 4F	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6C	SRAM_ADDR_LSB
	0A 50	SRAM_WDATA_MSB
	0B 0D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6B	SRAM_ADDR_LSB
	0A 50	SRAM_WDATA_MSB
	0B 7F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6A	SRAM_ADDR_LSB
	0A 50	SRAM_WDATA_MSB
	0B F1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 69	SRAM_ADDR_LSB
	0A 51	SRAM_WDATA_MSB
	0B 62	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 68	SRAM_ADDR_LSB
	0A 51	SRAM_WDATA_MSB
	0B D4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 67	SRAM_ADDR_LSB
	0A 52	SRAM_WDATA_MSB
	0B 45	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 66	SRAM_ADDR_LSB
	0A 52	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 65	SRAM_ADDR_LSB
	0A 53	SRAM_WDATA_MSB
	0B 27	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 64	SRAM_ADDR_LSB
	0A 53	SRAM_WDATA_MSB
	0B 98	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 63	SRAM_ADDR_LSB
	0A 54	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 62	SRAM_ADDR_LSB
	0A 54	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 61	SRAM_ADDR_LSB
	0A 54	SRAM_WDATA_MSB
	0B EA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 60	SRAM_ADDR_LSB
	0A 55	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5F	SRAM_ADDR_LSB
	0A 55	SRAM_WDATA_MSB
	0B CB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5E	SRAM_ADDR_LSB
	0A 56	SRAM_WDATA_MSB
	0B 3B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5D	SRAM_ADDR_LSB
	0A 56	SRAM_WDATA_MSB
	0B AB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5C	SRAM_ADDR_LSB
	0A 57	SRAM_WDATA_MSB
	0B 1B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5B	SRAM_ADDR_LSB
	0A 57	SRAM_WDATA_MSB
	0B 8A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5A	SRAM_ADDR_LSB
	0A 57	SRAM_WDATA_MSB
	0B F9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 59	SRAM_ADDR_LSB
	0A 58	SRAM_WDATA_MSB
	0B 68	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 58	SRAM_ADDR_LSB
	0A 58	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 57	SRAM_ADDR_LSB
	0A 59	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 56	SRAM_ADDR_LSB
	0A 59	SRAM_WDATA_MSB
	0B B4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 55	SRAM_ADDR_LSB
	0A 5A	SRAM_WDATA_MSB
	0B 22	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 54	SRAM_ADDR_LSB
	0A 5A	SRAM_WDATA_MSB
	0B 90	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 53	SRAM_ADDR_LSB
	0A 5A	SRAM_WDATA_MSB
	0B FE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 52	SRAM_ADDR_LSB
	0A 5B	SRAM_WDATA_MSB
	0B 6B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 51	SRAM_ADDR_LSB
	0A 5B	SRAM_WDATA_MSB
	0B D8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 50	SRAM_ADDR_LSB
	0A 5C	SRAM_WDATA_MSB
	0B 45	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4F	SRAM_ADDR_LSB
	0A 5C	SRAM_WDATA_MSB
	0B B2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4E	SRAM_ADDR_LSB
	0A 5D	SRAM_WDATA_MSB
	0B 1E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4D	SRAM_ADDR_LSB
	0A 5D	SRAM_WDATA_MSB
	0B 8A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4C	SRAM_ADDR_LSB
	0A 5D	SRAM_WDATA_MSB
	0B F5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4B	SRAM_ADDR_LSB
	0A 5E	SRAM_WDATA_MSB
	0B 61	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4A	SRAM_ADDR_LSB
	0A 5E	SRAM_WDATA_MSB
	0B CB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 49	SRAM_ADDR_LSB
	0A 5F	SRAM_WDATA_MSB
	0B 36	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 48	SRAM_ADDR_LSB
	0A 5F	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 47	SRAM_ADDR_LSB
	0A 60	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 46	SRAM_ADDR_LSB
	0A 60	SRAM_WDATA_MSB
	0B 74	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 45	SRAM_ADDR_LSB
	0A 60	SRAM_WDATA_MSB
	0B DD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 44	SRAM_ADDR_LSB
	0A 61	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 43	SRAM_ADDR_LSB
	0A 61	SRAM_WDATA_MSB
	0B AE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 42	SRAM_ADDR_LSB
	0A 62	SRAM_WDATA_MSB
	0B 16	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 41	SRAM_ADDR_LSB
	0A 62	SRAM_WDATA_MSB
	0B 7E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 40	SRAM_ADDR_LSB
	0A 62	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3F	SRAM_ADDR_LSB
	0A 63	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3E	SRAM_ADDR_LSB
	0A 63	SRAM_WDATA_MSB
	0B B2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3D	SRAM_ADDR_LSB
	0A 64	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3C	SRAM_ADDR_LSB
	0A 64	SRAM_WDATA_MSB
	0B 7E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3B	SRAM_ADDR_LSB
	0A 64	SRAM_WDATA_MSB
	0B E3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3A	SRAM_ADDR_LSB
	0A 65	SRAM_WDATA_MSB
	0B 47	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 39	SRAM_ADDR_LSB
	0A 65	SRAM_WDATA_MSB
	0B AB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 38	SRAM_ADDR_LSB
	0A 66	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 37	SRAM_ADDR_LSB
	0A 66	SRAM_WDATA_MSB
	0B 72	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 36	SRAM_ADDR_LSB
	0A 66	SRAM_WDATA_MSB
	0B D5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 35	SRAM_ADDR_LSB
	0A 67	SRAM_WDATA_MSB
	0B 37	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 34	SRAM_ADDR_LSB
	0A 67	SRAM_WDATA_MSB
	0B 99	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 33	SRAM_ADDR_LSB
	0A 67	SRAM_WDATA_MSB
	0B FA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 32	SRAM_ADDR_LSB
	0A 68	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 31	SRAM_ADDR_LSB
	0A 68	SRAM_WDATA_MSB
	0B BB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 30	SRAM_ADDR_LSB
	0A 69	SRAM_WDATA_MSB
	0B 1A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2F	SRAM_ADDR_LSB
	0A 69	SRAM_WDATA_MSB
	0B 79	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2E	SRAM_ADDR_LSB
	0A 69	SRAM_WDATA_MSB
	0B D8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2D	SRAM_ADDR_LSB
	0A 6A	SRAM_WDATA_MSB
	0B 36	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2C	SRAM_ADDR_LSB
	0A 6A	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2B	SRAM_ADDR_LSB
	0A 6A	SRAM_WDATA_MSB
	0B F0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2A	SRAM_ADDR_LSB
	0A 6B	SRAM_WDATA_MSB
	0B 4D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 29	SRAM_ADDR_LSB
	0A 6B	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 28	SRAM_ADDR_LSB
	0A 6C	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 27	SRAM_ADDR_LSB
	0A 6C	SRAM_WDATA_MSB
	0B 5E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 26	SRAM_ADDR_LSB
	0A 6C	SRAM_WDATA_MSB
	0B B8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 25	SRAM_ADDR_LSB
	0A 6D	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 24	SRAM_ADDR_LSB
	0A 6D	SRAM_WDATA_MSB
	0B 6A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 23	SRAM_ADDR_LSB
	0A 6D	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 22	SRAM_ADDR_LSB
	0A 6E	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 21	SRAM_ADDR_LSB
	0A 6E	SRAM_WDATA_MSB
	0B 70	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 20	SRAM_ADDR_LSB
	0A 6E	SRAM_WDATA_MSB
	0B C6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1F	SRAM_ADDR_LSB
	0A 6F	SRAM_WDATA_MSB
	0B 1C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1E	SRAM_ADDR_LSB
	0A 6F	SRAM_WDATA_MSB
	0B 71	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1D	SRAM_ADDR_LSB
	0A 6F	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1C	SRAM_ADDR_LSB
	0A 70	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1B	SRAM_ADDR_LSB
	0A 70	SRAM_WDATA_MSB
	0B 6B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1A	SRAM_ADDR_LSB
	0A 70	SRAM_WDATA_MSB
	0B BD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 19	SRAM_ADDR_LSB
	0A 71	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 18	SRAM_ADDR_LSB
	0A 71	SRAM_WDATA_MSB
	0B 60	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 17	SRAM_ADDR_LSB
	0A 71	SRAM_WDATA_MSB
	0B B0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 16	SRAM_ADDR_LSB
	0A 71	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 15	SRAM_ADDR_LSB
	0A 72	SRAM_WDATA_MSB
	0B 4D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 14	SRAM_ADDR_LSB
	0A 72	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 13	SRAM_ADDR_LSB
	0A 72	SRAM_WDATA_MSB
	0B E8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 12	SRAM_ADDR_LSB
	0A 73	SRAM_WDATA_MSB
	0B 35	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 11	SRAM_ADDR_LSB
	0A 73	SRAM_WDATA_MSB
	0B 81	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 10	SRAM_ADDR_LSB
	0A 73	SRAM_WDATA_MSB
	0B CB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0F	SRAM_ADDR_LSB
	0A 74	SRAM_WDATA_MSB
	0B 16	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0E	SRAM_ADDR_LSB
	0A 74	SRAM_WDATA_MSB
	0B 5F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0D	SRAM_ADDR_LSB
	0A 74	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0C	SRAM_ADDR_LSB
	0A 74	SRAM_WDATA_MSB
	0B EF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0B	SRAM_ADDR_LSB
	0A 75	SRAM_WDATA_MSB
	0B 37	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0A	SRAM_ADDR_LSB
	0A 75	SRAM_WDATA_MSB
	0B 7D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 09	SRAM_ADDR_LSB
	0A 75	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 08	SRAM_ADDR_LSB
	0A 76	SRAM_WDATA_MSB
	0B 07	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 07	SRAM_ADDR_LSB
	0A 76	SRAM_WDATA_MSB
	0B 4B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 06	SRAM_ADDR_LSB
	0A 76	SRAM_WDATA_MSB
	0B 8E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 05	SRAM_ADDR_LSB
	0A 76	SRAM_WDATA_MSB
	0B D0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 04	SRAM_ADDR_LSB
	0A 77	SRAM_WDATA_MSB
	0B 12	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 03	SRAM_ADDR_LSB
	0A 77	SRAM_WDATA_MSB
	0B 52	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 02	SRAM_ADDR_LSB
	0A 77	SRAM_WDATA_MSB
	0B 92	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 01	SRAM_ADDR_LSB
	0A 77	SRAM_WDATA_MSB
	0B D1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 00	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FF	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FE	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B 89	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FD	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B C4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FC	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FB	SRAM_ADDR_LSB
	0A 79	SRAM_WDATA_MSB
	0B 39	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FA	SRAM_ADDR_LSB
	0A 79	SRAM_WDATA_MSB
	0B 71	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F9	SRAM_ADDR_LSB
	0A 79	SRAM_WDATA_MSB
	0B A9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F8	SRAM_ADDR_LSB
	0A 79	SRAM_WDATA_MSB
	0B E1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F7	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F6	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F5	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B 81	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F4	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B B4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F3	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B E7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F2	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F1	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B 4A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F0	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EF	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B A9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EE	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 ED	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EC	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B 30	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EB	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EA	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B 86	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E9	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B AF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E8	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E7	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E6	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E5	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B 4B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E4	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B 70	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E3	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E2	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E1	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B D8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E0	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B F8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DF	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DE	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 37	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DD	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DC	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 71	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DB	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 8D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DA	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D9	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D8	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B DB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D7	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B F3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D6	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D5	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 1F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D4	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 34	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D3	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 48	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D2	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D1	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 6D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D0	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 7D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CF	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 8D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CE	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 9C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CD	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B AA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CC	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CB	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CA	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B CD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C9	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C8	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B DF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C7	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B E7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C6	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B EE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C5	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B F3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C4	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B F8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C3	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B FB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C2	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B FE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C1	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 BF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 06	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FF	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FE	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B FE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FD	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B FB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FC	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B F8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FB	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B F3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FA	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B EE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F9	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B E7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F8	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B DF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F7	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F6	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B CD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F5	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F4	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F3	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B AA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F2	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 9C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F1	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 8D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F0	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 7D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EF	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 6D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EE	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 ED	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 48	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EC	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 34	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EB	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 1F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EA	SRAM_ADDR_LSB
	0A 7F	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E9	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B F3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E8	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B DB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E7	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E6	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E5	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 8D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E4	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 71	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E3	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E2	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 37	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E1	SRAM_ADDR_LSB
	0A 7E	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E0	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B F8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DF	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B D8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DE	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DD	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DC	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B 70	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DB	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B 4B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DA	SRAM_ADDR_LSB
	0A 7D	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D9	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D8	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D7	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B AF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D6	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B 86	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D5	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D4	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B 30	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D3	SRAM_ADDR_LSB
	0A 7C	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D2	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D1	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B A9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D0	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CF	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B 4A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CE	SRAM_ADDR_LSB
	0A 7B	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CD	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B E7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CC	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B B4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CB	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B 81	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CA	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C9	SRAM_ADDR_LSB
	0A 7A	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C8	SRAM_ADDR_LSB
	0A 79	SRAM_WDATA_MSB
	0B E1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C7	SRAM_ADDR_LSB
	0A 79	SRAM_WDATA_MSB
	0B A9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C6	SRAM_ADDR_LSB
	0A 79	SRAM_WDATA_MSB
	0B 71	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C5	SRAM_ADDR_LSB
	0A 79	SRAM_WDATA_MSB
	0B 39	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C4	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C3	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B C4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C2	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B 89	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C1	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C0	SRAM_ADDR_LSB
	0A 78	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BF	SRAM_ADDR_LSB
	0A 77	SRAM_WDATA_MSB
	0B D1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BE	SRAM_ADDR_LSB
	0A 77	SRAM_WDATA_MSB
	0B 92	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BD	SRAM_ADDR_LSB
	0A 77	SRAM_WDATA_MSB
	0B 52	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BC	SRAM_ADDR_LSB
	0A 77	SRAM_WDATA_MSB
	0B 12	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BB	SRAM_ADDR_LSB
	0A 76	SRAM_WDATA_MSB
	0B D0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BA	SRAM_ADDR_LSB
	0A 76	SRAM_WDATA_MSB
	0B 8E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B9	SRAM_ADDR_LSB
	0A 76	SRAM_WDATA_MSB
	0B 4B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B8	SRAM_ADDR_LSB
	0A 76	SRAM_WDATA_MSB
	0B 07	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B7	SRAM_ADDR_LSB
	0A 75	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B6	SRAM_ADDR_LSB
	0A 75	SRAM_WDATA_MSB
	0B 7D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B5	SRAM_ADDR_LSB
	0A 75	SRAM_WDATA_MSB
	0B 37	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B4	SRAM_ADDR_LSB
	0A 74	SRAM_WDATA_MSB
	0B EF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B3	SRAM_ADDR_LSB
	0A 74	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B2	SRAM_ADDR_LSB
	0A 74	SRAM_WDATA_MSB
	0B 5F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B1	SRAM_ADDR_LSB
	0A 74	SRAM_WDATA_MSB
	0B 16	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B0	SRAM_ADDR_LSB
	0A 73	SRAM_WDATA_MSB
	0B CB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AF	SRAM_ADDR_LSB
	0A 73	SRAM_WDATA_MSB
	0B 81	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AE	SRAM_ADDR_LSB
	0A 73	SRAM_WDATA_MSB
	0B 35	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AD	SRAM_ADDR_LSB
	0A 72	SRAM_WDATA_MSB
	0B E8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AC	SRAM_ADDR_LSB
	0A 72	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AB	SRAM_ADDR_LSB
	0A 72	SRAM_WDATA_MSB
	0B 4D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AA	SRAM_ADDR_LSB
	0A 71	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A9	SRAM_ADDR_LSB
	0A 71	SRAM_WDATA_MSB
	0B B0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A8	SRAM_ADDR_LSB
	0A 71	SRAM_WDATA_MSB
	0B 60	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A7	SRAM_ADDR_LSB
	0A 71	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A6	SRAM_ADDR_LSB
	0A 70	SRAM_WDATA_MSB
	0B BD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A5	SRAM_ADDR_LSB
	0A 70	SRAM_WDATA_MSB
	0B 6B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A4	SRAM_ADDR_LSB
	0A 70	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A3	SRAM_ADDR_LSB
	0A 6F	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A2	SRAM_ADDR_LSB
	0A 6F	SRAM_WDATA_MSB
	0B 71	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A1	SRAM_ADDR_LSB
	0A 6F	SRAM_WDATA_MSB
	0B 1C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A0	SRAM_ADDR_LSB
	0A 6E	SRAM_WDATA_MSB
	0B C6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9F	SRAM_ADDR_LSB
	0A 6E	SRAM_WDATA_MSB
	0B 70	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9E	SRAM_ADDR_LSB
	0A 6E	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9D	SRAM_ADDR_LSB
	0A 6D	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9C	SRAM_ADDR_LSB
	0A 6D	SRAM_WDATA_MSB
	0B 6A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9B	SRAM_ADDR_LSB
	0A 6D	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9A	SRAM_ADDR_LSB
	0A 6C	SRAM_WDATA_MSB
	0B B8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 99	SRAM_ADDR_LSB
	0A 6C	SRAM_WDATA_MSB
	0B 5E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 98	SRAM_ADDR_LSB
	0A 6C	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 97	SRAM_ADDR_LSB
	0A 6B	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 96	SRAM_ADDR_LSB
	0A 6B	SRAM_WDATA_MSB
	0B 4D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 95	SRAM_ADDR_LSB
	0A 6A	SRAM_WDATA_MSB
	0B F0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 94	SRAM_ADDR_LSB
	0A 6A	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 93	SRAM_ADDR_LSB
	0A 6A	SRAM_WDATA_MSB
	0B 36	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 92	SRAM_ADDR_LSB
	0A 69	SRAM_WDATA_MSB
	0B D8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 91	SRAM_ADDR_LSB
	0A 69	SRAM_WDATA_MSB
	0B 79	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 90	SRAM_ADDR_LSB
	0A 69	SRAM_WDATA_MSB
	0B 1A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8F	SRAM_ADDR_LSB
	0A 68	SRAM_WDATA_MSB
	0B BB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8E	SRAM_ADDR_LSB
	0A 68	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8D	SRAM_ADDR_LSB
	0A 67	SRAM_WDATA_MSB
	0B FA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8C	SRAM_ADDR_LSB
	0A 67	SRAM_WDATA_MSB
	0B 99	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8B	SRAM_ADDR_LSB
	0A 67	SRAM_WDATA_MSB
	0B 37	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8A	SRAM_ADDR_LSB
	0A 66	SRAM_WDATA_MSB
	0B D5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 89	SRAM_ADDR_LSB
	0A 66	SRAM_WDATA_MSB
	0B 72	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 88	SRAM_ADDR_LSB
	0A 66	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 87	SRAM_ADDR_LSB
	0A 65	SRAM_WDATA_MSB
	0B AB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 86	SRAM_ADDR_LSB
	0A 65	SRAM_WDATA_MSB
	0B 47	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 85	SRAM_ADDR_LSB
	0A 64	SRAM_WDATA_MSB
	0B E3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 84	SRAM_ADDR_LSB
	0A 64	SRAM_WDATA_MSB
	0B 7E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 83	SRAM_ADDR_LSB
	0A 64	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 82	SRAM_ADDR_LSB
	0A 63	SRAM_WDATA_MSB
	0B B2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 81	SRAM_ADDR_LSB
	0A 63	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 80	SRAM_ADDR_LSB
	0A 62	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7F	SRAM_ADDR_LSB
	0A 62	SRAM_WDATA_MSB
	0B 7E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7E	SRAM_ADDR_LSB
	0A 62	SRAM_WDATA_MSB
	0B 16	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7D	SRAM_ADDR_LSB
	0A 61	SRAM_WDATA_MSB
	0B AE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7C	SRAM_ADDR_LSB
	0A 61	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7B	SRAM_ADDR_LSB
	0A 60	SRAM_WDATA_MSB
	0B DD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7A	SRAM_ADDR_LSB
	0A 60	SRAM_WDATA_MSB
	0B 74	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 79	SRAM_ADDR_LSB
	0A 60	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 78	SRAM_ADDR_LSB
	0A 5F	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 77	SRAM_ADDR_LSB
	0A 5F	SRAM_WDATA_MSB
	0B 36	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 76	SRAM_ADDR_LSB
	0A 5E	SRAM_WDATA_MSB
	0B CB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 75	SRAM_ADDR_LSB
	0A 5E	SRAM_WDATA_MSB
	0B 61	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 74	SRAM_ADDR_LSB
	0A 5D	SRAM_WDATA_MSB
	0B F5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 73	SRAM_ADDR_LSB
	0A 5D	SRAM_WDATA_MSB
	0B 8A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 72	SRAM_ADDR_LSB
	0A 5D	SRAM_WDATA_MSB
	0B 1E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 71	SRAM_ADDR_LSB
	0A 5C	SRAM_WDATA_MSB
	0B B2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 70	SRAM_ADDR_LSB
	0A 5C	SRAM_WDATA_MSB
	0B 45	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6F	SRAM_ADDR_LSB
	0A 5B	SRAM_WDATA_MSB
	0B D8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6E	SRAM_ADDR_LSB
	0A 5B	SRAM_WDATA_MSB
	0B 6B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6D	SRAM_ADDR_LSB
	0A 5A	SRAM_WDATA_MSB
	0B FE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6C	SRAM_ADDR_LSB
	0A 5A	SRAM_WDATA_MSB
	0B 90	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6B	SRAM_ADDR_LSB
	0A 5A	SRAM_WDATA_MSB
	0B 22	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6A	SRAM_ADDR_LSB
	0A 59	SRAM_WDATA_MSB
	0B B4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 69	SRAM_ADDR_LSB
	0A 59	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 68	SRAM_ADDR_LSB
	0A 58	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 67	SRAM_ADDR_LSB
	0A 58	SRAM_WDATA_MSB
	0B 68	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 66	SRAM_ADDR_LSB
	0A 57	SRAM_WDATA_MSB
	0B F9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 65	SRAM_ADDR_LSB
	0A 57	SRAM_WDATA_MSB
	0B 8A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 64	SRAM_ADDR_LSB
	0A 57	SRAM_WDATA_MSB
	0B 1B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 63	SRAM_ADDR_LSB
	0A 56	SRAM_WDATA_MSB
	0B AB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 62	SRAM_ADDR_LSB
	0A 56	SRAM_WDATA_MSB
	0B 3B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 61	SRAM_ADDR_LSB
	0A 55	SRAM_WDATA_MSB
	0B CB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 60	SRAM_ADDR_LSB
	0A 55	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5F	SRAM_ADDR_LSB
	0A 54	SRAM_WDATA_MSB
	0B EA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5E	SRAM_ADDR_LSB
	0A 54	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5D	SRAM_ADDR_LSB
	0A 54	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5C	SRAM_ADDR_LSB
	0A 53	SRAM_WDATA_MSB
	0B 98	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5B	SRAM_ADDR_LSB
	0A 53	SRAM_WDATA_MSB
	0B 27	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5A	SRAM_ADDR_LSB
	0A 52	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 59	SRAM_ADDR_LSB
	0A 52	SRAM_WDATA_MSB
	0B 45	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 58	SRAM_ADDR_LSB
	0A 51	SRAM_WDATA_MSB
	0B D4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 57	SRAM_ADDR_LSB
	0A 51	SRAM_WDATA_MSB
	0B 62	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 56	SRAM_ADDR_LSB
	0A 50	SRAM_WDATA_MSB
	0B F1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 55	SRAM_ADDR_LSB
	0A 50	SRAM_WDATA_MSB
	0B 7F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 54	SRAM_ADDR_LSB
	0A 50	SRAM_WDATA_MSB
	0B 0D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 53	SRAM_ADDR_LSB
	0A 4F	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 52	SRAM_ADDR_LSB
	0A 4F	SRAM_WDATA_MSB
	0B 2A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 51	SRAM_ADDR_LSB
	0A 4E	SRAM_WDATA_MSB
	0B B8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 50	SRAM_ADDR_LSB
	0A 4E	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4F	SRAM_ADDR_LSB
	0A 4D	SRAM_WDATA_MSB
	0B D4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4E	SRAM_ADDR_LSB
	0A 4D	SRAM_WDATA_MSB
	0B 62	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4D	SRAM_ADDR_LSB
	0A 4C	SRAM_WDATA_MSB
	0B F0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4C	SRAM_ADDR_LSB
	0A 4C	SRAM_WDATA_MSB
	0B 7D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4B	SRAM_ADDR_LSB
	0A 4C	SRAM_WDATA_MSB
	0B 0B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4A	SRAM_ADDR_LSB
	0A 4B	SRAM_WDATA_MSB
	0B 99	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 49	SRAM_ADDR_LSB
	0A 4B	SRAM_WDATA_MSB
	0B 27	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 48	SRAM_ADDR_LSB
	0A 4A	SRAM_WDATA_MSB
	0B B5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 47	SRAM_ADDR_LSB
	0A 4A	SRAM_WDATA_MSB
	0B 43	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 46	SRAM_ADDR_LSB
	0A 49	SRAM_WDATA_MSB
	0B D1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 45	SRAM_ADDR_LSB
	0A 49	SRAM_WDATA_MSB
	0B 5E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 44	SRAM_ADDR_LSB
	0A 48	SRAM_WDATA_MSB
	0B EC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 43	SRAM_ADDR_LSB
	0A 48	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 42	SRAM_ADDR_LSB
	0A 48	SRAM_WDATA_MSB
	0B 08	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 41	SRAM_ADDR_LSB
	0A 47	SRAM_WDATA_MSB
	0B 96	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 40	SRAM_ADDR_LSB
	0A 47	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3F	SRAM_ADDR_LSB
	0A 46	SRAM_WDATA_MSB
	0B B3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3E	SRAM_ADDR_LSB
	0A 46	SRAM_WDATA_MSB
	0B 41	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3D	SRAM_ADDR_LSB
	0A 45	SRAM_WDATA_MSB
	0B CF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3C	SRAM_ADDR_LSB
	0A 45	SRAM_WDATA_MSB
	0B 5E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3B	SRAM_ADDR_LSB
	0A 44	SRAM_WDATA_MSB
	0B EC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3A	SRAM_ADDR_LSB
	0A 44	SRAM_WDATA_MSB
	0B 7B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 39	SRAM_ADDR_LSB
	0A 44	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 38	SRAM_ADDR_LSB
	0A 43	SRAM_WDATA_MSB
	0B 99	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 37	SRAM_ADDR_LSB
	0A 43	SRAM_WDATA_MSB
	0B 27	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 36	SRAM_ADDR_LSB
	0A 42	SRAM_WDATA_MSB
	0B B7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 35	SRAM_ADDR_LSB
	0A 42	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 34	SRAM_ADDR_LSB
	0A 41	SRAM_WDATA_MSB
	0B D5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 33	SRAM_ADDR_LSB
	0A 41	SRAM_WDATA_MSB
	0B 65	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 32	SRAM_ADDR_LSB
	0A 40	SRAM_WDATA_MSB
	0B F4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 31	SRAM_ADDR_LSB
	0A 40	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 30	SRAM_ADDR_LSB
	0A 40	SRAM_WDATA_MSB
	0B 14	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2F	SRAM_ADDR_LSB
	0A 3F	SRAM_WDATA_MSB
	0B A4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2E	SRAM_ADDR_LSB
	0A 3F	SRAM_WDATA_MSB
	0B 35	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2D	SRAM_ADDR_LSB
	0A 3E	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2C	SRAM_ADDR_LSB
	0A 3E	SRAM_WDATA_MSB
	0B 56	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2B	SRAM_ADDR_LSB
	0A 3D	SRAM_WDATA_MSB
	0B E7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2A	SRAM_ADDR_LSB
	0A 3D	SRAM_WDATA_MSB
	0B 78	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 29	SRAM_ADDR_LSB
	0A 3D	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 28	SRAM_ADDR_LSB
	0A 3C	SRAM_WDATA_MSB
	0B 9A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 27	SRAM_ADDR_LSB
	0A 3C	SRAM_WDATA_MSB
	0B 2C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 26	SRAM_ADDR_LSB
	0A 3B	SRAM_WDATA_MSB
	0B BE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 25	SRAM_ADDR_LSB
	0A 3B	SRAM_WDATA_MSB
	0B 50	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 24	SRAM_ADDR_LSB
	0A 3A	SRAM_WDATA_MSB
	0B E3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 23	SRAM_ADDR_LSB
	0A 3A	SRAM_WDATA_MSB
	0B 75	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 22	SRAM_ADDR_LSB
	0A 3A	SRAM_WDATA_MSB
	0B 08	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 21	SRAM_ADDR_LSB
	0A 39	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 20	SRAM_ADDR_LSB
	0A 39	SRAM_WDATA_MSB
	0B 2E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1F	SRAM_ADDR_LSB
	0A 38	SRAM_WDATA_MSB
	0B C2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1E	SRAM_ADDR_LSB
	0A 38	SRAM_WDATA_MSB
	0B 56	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1D	SRAM_ADDR_LSB
	0A 37	SRAM_WDATA_MSB
	0B EA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1C	SRAM_ADDR_LSB
	0A 37	SRAM_WDATA_MSB
	0B 7F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1B	SRAM_ADDR_LSB
	0A 37	SRAM_WDATA_MSB
	0B 13	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1A	SRAM_ADDR_LSB
	0A 36	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 19	SRAM_ADDR_LSB
	0A 36	SRAM_WDATA_MSB
	0B 3E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 18	SRAM_ADDR_LSB
	0A 35	SRAM_WDATA_MSB
	0B D3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 17	SRAM_ADDR_LSB
	0A 35	SRAM_WDATA_MSB
	0B 69	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 16	SRAM_ADDR_LSB
	0A 34	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 15	SRAM_ADDR_LSB
	0A 34	SRAM_WDATA_MSB
	0B 96	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 14	SRAM_ADDR_LSB
	0A 34	SRAM_WDATA_MSB
	0B 2D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 13	SRAM_ADDR_LSB
	0A 33	SRAM_WDATA_MSB
	0B C4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 12	SRAM_ADDR_LSB
	0A 33	SRAM_WDATA_MSB
	0B 5B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 11	SRAM_ADDR_LSB
	0A 32	SRAM_WDATA_MSB
	0B F3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 10	SRAM_ADDR_LSB
	0A 32	SRAM_WDATA_MSB
	0B 8B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0F	SRAM_ADDR_LSB
	0A 32	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0E	SRAM_ADDR_LSB
	0A 31	SRAM_WDATA_MSB
	0B BC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0D	SRAM_ADDR_LSB
	0A 31	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0C	SRAM_ADDR_LSB
	0A 30	SRAM_WDATA_MSB
	0B EF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0B	SRAM_ADDR_LSB
	0A 30	SRAM_WDATA_MSB
	0B 89	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0A	SRAM_ADDR_LSB
	0A 30	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 09	SRAM_ADDR_LSB
	0A 2F	SRAM_WDATA_MSB
	0B BD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 08	SRAM_ADDR_LSB
	0A 2F	SRAM_WDATA_MSB
	0B 58	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 07	SRAM_ADDR_LSB
	0A 2E	SRAM_WDATA_MSB
	0B F4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 06	SRAM_ADDR_LSB
	0A 2E	SRAM_WDATA_MSB
	0B 8F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 05	SRAM_ADDR_LSB
	0A 2E	SRAM_WDATA_MSB
	0B 2B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 04	SRAM_ADDR_LSB
	0A 2D	SRAM_WDATA_MSB
	0B C8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 03	SRAM_ADDR_LSB
	0A 2D	SRAM_WDATA_MSB
	0B 64	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 02	SRAM_ADDR_LSB
	0A 2D	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 01	SRAM_ADDR_LSB
	0A 2C	SRAM_WDATA_MSB
	0B 9F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 00	SRAM_ADDR_LSB
	0A 2C	SRAM_WDATA_MSB
	0B 3D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FF	SRAM_ADDR_LSB
	0A 2B	SRAM_WDATA_MSB
	0B DC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FE	SRAM_ADDR_LSB
	0A 2B	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FD	SRAM_ADDR_LSB
	0A 2B	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FC	SRAM_ADDR_LSB
	0A 2A	SRAM_WDATA_MSB
	0B B9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FB	SRAM_ADDR_LSB
	0A 2A	SRAM_WDATA_MSB
	0B 59	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FA	SRAM_ADDR_LSB
	0A 29	SRAM_WDATA_MSB
	0B F9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F9	SRAM_ADDR_LSB
	0A 29	SRAM_WDATA_MSB
	0B 9A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F8	SRAM_ADDR_LSB
	0A 29	SRAM_WDATA_MSB
	0B 3B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F7	SRAM_ADDR_LSB
	0A 28	SRAM_WDATA_MSB
	0B DD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F6	SRAM_ADDR_LSB
	0A 28	SRAM_WDATA_MSB
	0B 7F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F5	SRAM_ADDR_LSB
	0A 28	SRAM_WDATA_MSB
	0B 22	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F4	SRAM_ADDR_LSB
	0A 27	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F3	SRAM_ADDR_LSB
	0A 27	SRAM_WDATA_MSB
	0B 68	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F2	SRAM_ADDR_LSB
	0A 27	SRAM_WDATA_MSB
	0B 0C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F1	SRAM_ADDR_LSB
	0A 26	SRAM_WDATA_MSB
	0B B0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F0	SRAM_ADDR_LSB
	0A 26	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EF	SRAM_ADDR_LSB
	0A 25	SRAM_WDATA_MSB
	0B FA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EE	SRAM_ADDR_LSB
	0A 25	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 ED	SRAM_ADDR_LSB
	0A 25	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EC	SRAM_ADDR_LSB
	0A 24	SRAM_WDATA_MSB
	0B EC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EB	SRAM_ADDR_LSB
	0A 24	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EA	SRAM_ADDR_LSB
	0A 24	SRAM_WDATA_MSB
	0B 3A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E9	SRAM_ADDR_LSB
	0A 23	SRAM_WDATA_MSB
	0B E2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E8	SRAM_ADDR_LSB
	0A 23	SRAM_WDATA_MSB
	0B 8B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E7	SRAM_ADDR_LSB
	0A 23	SRAM_WDATA_MSB
	0B 33	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E6	SRAM_ADDR_LSB
	0A 22	SRAM_WDATA_MSB
	0B DD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E5	SRAM_ADDR_LSB
	0A 22	SRAM_WDATA_MSB
	0B 86	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E4	SRAM_ADDR_LSB
	0A 22	SRAM_WDATA_MSB
	0B 31	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E3	SRAM_ADDR_LSB
	0A 21	SRAM_WDATA_MSB
	0B DB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E2	SRAM_ADDR_LSB
	0A 21	SRAM_WDATA_MSB
	0B 86	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E1	SRAM_ADDR_LSB
	0A 21	SRAM_WDATA_MSB
	0B 32	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E0	SRAM_ADDR_LSB
	0A 20	SRAM_WDATA_MSB
	0B DE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DF	SRAM_ADDR_LSB
	0A 20	SRAM_WDATA_MSB
	0B 8A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DE	SRAM_ADDR_LSB
	0A 20	SRAM_WDATA_MSB
	0B 37	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DD	SRAM_ADDR_LSB
	0A 1F	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DC	SRAM_ADDR_LSB
	0A 1F	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DB	SRAM_ADDR_LSB
	0A 1F	SRAM_WDATA_MSB
	0B 41	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DA	SRAM_ADDR_LSB
	0A 1E	SRAM_WDATA_MSB
	0B F0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D9	SRAM_ADDR_LSB
	0A 1E	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D8	SRAM_ADDR_LSB
	0A 1E	SRAM_WDATA_MSB
	0B 50	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D7	SRAM_ADDR_LSB
	0A 1E	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D6	SRAM_ADDR_LSB
	0A 1D	SRAM_WDATA_MSB
	0B B1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D5	SRAM_ADDR_LSB
	0A 1D	SRAM_WDATA_MSB
	0B 62	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D4	SRAM_ADDR_LSB
	0A 1D	SRAM_WDATA_MSB
	0B 14	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D3	SRAM_ADDR_LSB
	0A 1C	SRAM_WDATA_MSB
	0B C7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D2	SRAM_ADDR_LSB
	0A 1C	SRAM_WDATA_MSB
	0B 79	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D1	SRAM_ADDR_LSB
	0A 1C	SRAM_WDATA_MSB
	0B 2D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D0	SRAM_ADDR_LSB
	0A 1B	SRAM_WDATA_MSB
	0B E1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CF	SRAM_ADDR_LSB
	0A 1B	SRAM_WDATA_MSB
	0B 95	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CE	SRAM_ADDR_LSB
	0A 1B	SRAM_WDATA_MSB
	0B 4A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CD	SRAM_ADDR_LSB
	0A 1A	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CC	SRAM_ADDR_LSB
	0A 1A	SRAM_WDATA_MSB
	0B B5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CB	SRAM_ADDR_LSB
	0A 1A	SRAM_WDATA_MSB
	0B 6B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CA	SRAM_ADDR_LSB
	0A 1A	SRAM_WDATA_MSB
	0B 22	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C9	SRAM_ADDR_LSB
	0A 19	SRAM_WDATA_MSB
	0B D9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C8	SRAM_ADDR_LSB
	0A 19	SRAM_WDATA_MSB
	0B 91	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C7	SRAM_ADDR_LSB
	0A 19	SRAM_WDATA_MSB
	0B 49	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C6	SRAM_ADDR_LSB
	0A 19	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C5	SRAM_ADDR_LSB
	0A 18	SRAM_WDATA_MSB
	0B BB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C4	SRAM_ADDR_LSB
	0A 18	SRAM_WDATA_MSB
	0B 75	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C3	SRAM_ADDR_LSB
	0A 18	SRAM_WDATA_MSB
	0B 2F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C2	SRAM_ADDR_LSB
	0A 17	SRAM_WDATA_MSB
	0B EA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C1	SRAM_ADDR_LSB
	0A 17	SRAM_WDATA_MSB
	0B A5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 BF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0A	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FF	SRAM_ADDR_LSB
	0A 17	SRAM_WDATA_MSB
	0B 1D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FE	SRAM_ADDR_LSB
	0A 16	SRAM_WDATA_MSB
	0B DA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FD	SRAM_ADDR_LSB
	0A 16	SRAM_WDATA_MSB
	0B 97	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FC	SRAM_ADDR_LSB
	0A 16	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FB	SRAM_ADDR_LSB
	0A 16	SRAM_WDATA_MSB
	0B 13	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 FA	SRAM_ADDR_LSB
	0A 15	SRAM_WDATA_MSB
	0B D2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F9	SRAM_ADDR_LSB
	0A 15	SRAM_WDATA_MSB
	0B 91	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F8	SRAM_ADDR_LSB
	0A 15	SRAM_WDATA_MSB
	0B 51	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F7	SRAM_ADDR_LSB
	0A 15	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F6	SRAM_ADDR_LSB
	0A 14	SRAM_WDATA_MSB
	0B D2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F5	SRAM_ADDR_LSB
	0A 14	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F4	SRAM_ADDR_LSB
	0A 14	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F3	SRAM_ADDR_LSB
	0A 14	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F2	SRAM_ADDR_LSB
	0A 13	SRAM_WDATA_MSB
	0B D9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F1	SRAM_ADDR_LSB
	0A 13	SRAM_WDATA_MSB
	0B 9D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 F0	SRAM_ADDR_LSB
	0A 13	SRAM_WDATA_MSB
	0B 60	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EF	SRAM_ADDR_LSB
	0A 13	SRAM_WDATA_MSB
	0B 24	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EE	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B E9	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 ED	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B AE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EC	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B 74	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EB	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B 3A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 EA	SRAM_ADDR_LSB
	0A 12	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E9	SRAM_ADDR_LSB
	0A 11	SRAM_WDATA_MSB
	0B C7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E8	SRAM_ADDR_LSB
	0A 11	SRAM_WDATA_MSB
	0B 8F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E7	SRAM_ADDR_LSB
	0A 11	SRAM_WDATA_MSB
	0B 57	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E6	SRAM_ADDR_LSB
	0A 11	SRAM_WDATA_MSB
	0B 1F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E5	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B E8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E4	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B B2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E3	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B 7C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E2	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E1	SRAM_ADDR_LSB
	0A 10	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 E0	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B DC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DF	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DE	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B 74	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DD	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B 41	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DC	SRAM_ADDR_LSB
	0A 0F	SRAM_WDATA_MSB
	0B 0E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DB	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B DC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 DA	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B AA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D9	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B 79	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D8	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B 48	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D7	SRAM_ADDR_LSB
	0A 0E	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D6	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B E7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D5	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B B8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D4	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B 89	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D3	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B 5A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D2	SRAM_ADDR_LSB
	0A 0D	SRAM_WDATA_MSB
	0B 2C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D1	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B FE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 D0	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B D1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CF	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B A4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CE	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B 77	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CD	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B 4B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CC	SRAM_ADDR_LSB
	0A 0C	SRAM_WDATA_MSB
	0B 20	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CB	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B F5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 CA	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B CA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C9	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C8	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B 76	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C7	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C6	SRAM_ADDR_LSB
	0A 0B	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C5	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B FB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C4	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B D3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C3	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B AB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C2	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C1	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B 5D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 C0	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B 36	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BF	SRAM_ADDR_LSB
	0A 0A	SRAM_WDATA_MSB
	0B 10	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BE	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B EB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BD	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BC	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BB	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B 7C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 BA	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B 58	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B9	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B 34	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B8	SRAM_ADDR_LSB
	0A 09	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B7	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B EE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B6	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B CC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B5	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B AA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B4	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 88	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B3	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 67	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B2	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B1	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 B0	SRAM_ADDR_LSB
	0A 08	SRAM_WDATA_MSB
	0B 05	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AF	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AE	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B C6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AD	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B A7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AC	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 88	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AB	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 6A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 AA	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 4C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A9	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 2E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A8	SRAM_ADDR_LSB
	0A 07	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A7	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B F4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A6	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A5	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B BB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A4	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 9F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A3	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A2	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 68	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A1	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 4E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 A0	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 33	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9F	SRAM_ADDR_LSB
	0A 06	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9E	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B FF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9D	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9C	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B CC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9B	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B B3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 9A	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 99	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 83	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 98	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 6B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 97	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 53	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 96	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 3C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 95	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 94	SRAM_ADDR_LSB
	0A 05	SRAM_WDATA_MSB
	0B 0E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 93	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B F8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 92	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B E2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 91	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B CC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 90	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8F	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B A1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8E	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 8C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8D	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 78	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8C	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 63	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8B	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 4F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 8A	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 3B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 89	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 28	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 88	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 15	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 87	SRAM_ADDR_LSB
	0A 04	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 86	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B EF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 85	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B DD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 84	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B CA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 83	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B B8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 82	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B A7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 81	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 95	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 80	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7F	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 73	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7E	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 63	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7D	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 52	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7C	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 42	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7B	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 32	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 7A	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 79	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 13	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 78	SRAM_ADDR_LSB
	0A 03	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 77	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B F5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 76	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B E6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 75	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B D8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 74	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B CA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 73	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B BC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 72	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B AE	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 71	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B A0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 70	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6F	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 85	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6E	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 78	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6D	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 6C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6C	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 5F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6B	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 53	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 6A	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 47	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 69	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 3B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 68	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 2F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 67	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 66	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 65	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 0D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 64	SRAM_ADDR_LSB
	0A 02	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 63	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B F7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 62	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B EC	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 61	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B E2	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 60	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B D7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5F	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B CD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5E	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B C3	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5D	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B BA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5C	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B B0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5B	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B A7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 5A	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 9D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 59	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 94	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 58	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 8B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 57	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 82	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 56	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 7A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 55	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 71	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 54	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 69	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 53	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 61	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 52	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 59	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 51	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 51	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 50	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 49	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4F	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 42	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4E	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 3A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4D	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 33	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4C	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 2C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4B	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 4A	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 1E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 49	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 48	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 10	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 47	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 46	SRAM_ADDR_LSB
	0A 01	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 45	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B FD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 44	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B F7	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 43	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B F1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 42	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B EB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 41	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B E5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 40	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B E0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3F	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B DA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3E	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B D5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3D	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B CF	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3C	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B CA	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3B	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B C5	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 3A	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B C0	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 39	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B BB	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 38	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B B6	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 37	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B B1	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 36	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B AD	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 35	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B A8	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 34	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B A4	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 33	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 9F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 32	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 9B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 31	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 97	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 30	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 93	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2F	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 8F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2E	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 8B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2D	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 87	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2C	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 84	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2B	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 80	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 2A	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 7C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 29	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 79	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 28	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 76	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 27	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 72	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 26	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 6F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 25	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 6C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 24	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 69	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 23	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 66	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 22	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 63	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 21	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 60	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 20	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 5D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1F	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 5A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1E	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 58	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1D	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 55	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1C	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 52	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1B	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 50	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 1A	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 4D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 19	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 4B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 18	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 49	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 17	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 46	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 16	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 44	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 15	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 42	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 14	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 40	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 13	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 3E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 12	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 3C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 11	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 3A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 10	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 38	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0F	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 36	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0E	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 34	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0D	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 33	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0C	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 31	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0B	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 2F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 0A	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 2E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 09	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 2C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 08	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 2A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 07	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 29	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 06	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 27	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 05	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 26	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 04	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 25	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 03	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 23	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 02	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 22	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 01	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 21	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0F	SRAM_ADDR_MSB
	09 00	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 20	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FD	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 1A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 FA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 19	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 18	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 17	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 16	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 15	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 14	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 13	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 12	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 12	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 11	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 F0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 10	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0F	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 ED	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0E	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0D	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 EA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0C	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0B	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 0A	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 09	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 08	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 08	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 07	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 E0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 07	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 07	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 06	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DD	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 06	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 05	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 05	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 DA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 05	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 04	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 03	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 D0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CE	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CD	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CC	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CB	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 02	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 CA	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C9	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C8	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C7	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C6	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C5	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C4	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C3	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C2	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C1	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 01	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 C0	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
4 NrOfRegs
	08 0E	SRAM_ADDR_MSB
	09 BF	SRAM_ADDR_LSB
	0A 00	SRAM_WDATA_MSB
	0B 00	SRAM_WDATA_LSB
3 WaitSequence
	1 WaitTimeMicroSecs
1 WriteSequence
1 NrOfRegs
	07 0E	SRAM_CNTL
3 WaitSequence
	1 WaitTimeMicroSecs
99 EndSequence
