// Seed: 2878740263
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4
);
  assign id_2 = id_3;
  tri1 id_6;
  assign id_6 = id_4;
  always force id_2 = 1'h0 + id_4;
  supply0 id_7 = 1;
  assign id_0 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input wor id_3,
    output wand id_4,
    output wand id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    inout wor id_9,
    output supply1 id_10,
    input wor id_11,
    input wor id_12,
    input wire id_13,
    output tri id_14,
    input wor id_15
    , id_19,
    output wor id_16,
    input tri1 id_17
);
  or (id_1, id_0, id_3, id_17, id_7, id_11, id_6, id_15, id_13, id_8, id_12, id_9, id_2, id_19);
  module_0(
      id_4, id_13, id_1, id_9, id_0
  );
endmodule
