read -sv run_verilog_mid/adder_32b_17_79_15b7406115b24f85012db036df2f7560.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_79_15b7406115b24f85012db036df2f7560_yosys.v
