{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704117286518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704117286518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 01 19:24:46 2024 " "Processing started: Mon Jan 01 19:24:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704117286518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117286518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117286518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704117286688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704117286688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aca semester 5/digital system design/processor design/final design files/ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file /aca semester 5/digital system design/processor design/final design files/ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss " "Found entity 1: ss" {  } { { "../../../../../../Processor Design/Final Design files/ss.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aca semester 5/digital system design/processor design/final design files/bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /aca semester 5/digital system design/processor design/final design files/bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../../../../../../Processor Design/Final Design files/bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aca semester 5/digital system design/pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sim_1/new/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /aca semester 5/digital system design/pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sim_1/new/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../../sim_1/new/testbench.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sim_1/new/testbench.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/register.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_count " "Found entity 1: program_count" {  } { { "program_count.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/program_count.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux.sv(33) " "Verilog HDL warning at Mux.sv(33): extended using \"x\" or \"z\"" {  } { { "Mux.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Mux.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Mux.sv" 23 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Mux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Microprograming.sv(93) " "Verilog HDL information at Microprograming.sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "Microprograming.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprograming.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprograming.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprograming " "Found entity 1: Microprograming" {  } { { "Microprograming.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pipe " "Found entity 1: mem_pipe" {  } { { "mem_pipe.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_mem " "Found entity 1: Instruction_mem" {  } { { "Instruction_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Imm_gen.sv(60) " "Verilog HDL warning at Imm_gen.sv(60): extended using \"x\" or \"z\"" {  } { { "Imm_gen.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_gen " "Found entity 1: Imm_gen" {  } { { "Imm_gen.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_pipe " "Found entity 1: IF_pipe" {  } { { "IF_pipe.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_pipe " "Found entity 1: ID_pipe" {  } { { "ID_pipe.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_pipe " "Found entity 1: EX_pipe" {  } { { "EX_pipe.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_mem " "Found entity 1: Data_mem" {  } { { "Data_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_pre.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_pre.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_pre " "Found entity 1: branch_pre" {  } { { "branch_pre.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(53) " "Verilog HDL warning at ALU.sv(53): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Adder.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117292964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117292964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704117293015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux_pcbranch_blk " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux_pcbranch_blk\"" {  } { { "datapath.sv" "mux_pcbranch_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_count program_count:program_count_blk " "Elaborating entity \"program_count\" for hierarchy \"program_count:program_count_blk\"" {  } { { "datapath.sv" "program_count_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:Adder_blk_pc " "Elaborating entity \"Adder\" for hierarchy \"Adder:Adder_blk_pc\"" {  } { { "datapath.sv" "Adder_blk_pc" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_mem Instruction_mem:Instruction_mem_blk " "Elaborating entity \"Instruction_mem\" for hierarchy \"Instruction_mem:Instruction_mem_blk\"" {  } { { "datapath.sv" "Instruction_mem_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293035 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[1023..31\] 0 Instruction_mem.sv(28) " "Net \"Inst_mem\[1023..31\]\" at Instruction_mem.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704117293085 "|datapath|Instruction_mem:Instruction_mem_blk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[29..26\] 0 Instruction_mem.sv(28) " "Net \"Inst_mem\[29..26\]\" at Instruction_mem.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704117293085 "|datapath|Instruction_mem:Instruction_mem_blk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[24..21\] 0 Instruction_mem.sv(28) " "Net \"Inst_mem\[24..21\]\" at Instruction_mem.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704117293085 "|datapath|Instruction_mem:Instruction_mem_blk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[19..16\] 0 Instruction_mem.sv(28) " "Net \"Inst_mem\[19..16\]\" at Instruction_mem.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704117293085 "|datapath|Instruction_mem:Instruction_mem_blk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[14..11\] 0 Instruction_mem.sv(28) " "Net \"Inst_mem\[14..11\]\" at Instruction_mem.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704117293085 "|datapath|Instruction_mem:Instruction_mem_blk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[9..6\] 0 Instruction_mem.sv(28) " "Net \"Inst_mem\[9..6\]\" at Instruction_mem.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704117293085 "|datapath|Instruction_mem:Instruction_mem_blk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_mem\[4..1\] 0 Instruction_mem.sv(28) " "Net \"Inst_mem\[4..1\]\" at Instruction_mem.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704117293085 "|datapath|Instruction_mem:Instruction_mem_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_pipe IF_pipe:IF_pipr_blk " "Elaborating entity \"IF_pipe\" for hierarchy \"IF_pipe:IF_pipr_blk\"" {  } { { "datapath.sv" "IF_pipr_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_blk " "Elaborating entity \"register\" for hierarchy \"register:register_blk\"" {  } { { "datapath.sv" "register_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_gen Imm_gen:Imm_gen_blk " "Elaborating entity \"Imm_gen\" for hierarchy \"Imm_gen:Imm_gen_blk\"" {  } { { "datapath.sv" "Imm_gen_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microprograming Microprograming:microprograming " "Elaborating entity \"Microprograming\" for hierarchy \"Microprograming:microprograming\"" {  } { { "datapath.sv" "microprograming" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_pipe ID_pipe:ID_pipe_blk " "Elaborating entity \"ID_pipe\" for hierarchy \"ID_pipe:ID_pipe_blk\"" {  } { { "datapath.sv" "ID_pipe_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_blk " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_blk\"" {  } { { "datapath.sv" "ALU_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(42) " "Verilog HDL assignment warning at ALU.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704117293175 "|datapath|ALU:ALU_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_pipe EX_pipe:ex_pipe_blk " "Elaborating entity \"EX_pipe\" for hierarchy \"EX_pipe:ex_pipe_blk\"" {  } { { "datapath.sv" "ex_pipe_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_mem Data_mem:data_mem_blk " "Elaborating entity \"Data_mem\" for hierarchy \"Data_mem:data_mem_blk\"" {  } { { "datapath.sv" "data_mem_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "Data_mem.sv(59) " "SystemVerilog warning at Data_mem.sv(59): unique or priority keyword makes case statement complete" {  } { { "Data_mem.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" 59 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 "|datapath|Data_mem:data_mem_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_pre branch_pre:branch_pre_blk " "Elaborating entity \"branch_pre\" for hierarchy \"branch_pre:branch_pre_blk\"" {  } { { "datapath.sv" "branch_pre_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pipe mem_pipe:mem_pipe_blk " "Elaborating entity \"mem_pipe\" for hierarchy \"mem_pipe:mem_pipe_blk\"" {  } { { "datapath.sv" "mem_pipe_blk" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:unit1 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:unit1\"" {  } { { "datapath.sv" "unit1" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(11) " "Verilog HDL assignment warning at bin2bcd.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../../Processor Design/Final Design files/bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 "|datapath|bin2bcd:unit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(12) " "Verilog HDL assignment warning at bin2bcd.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../../Processor Design/Final Design files/bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 "|datapath|bin2bcd:unit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(13) " "Verilog HDL assignment warning at bin2bcd.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../../Processor Design/Final Design files/bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 "|datapath|bin2bcd:unit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(14) " "Verilog HDL assignment warning at bin2bcd.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../../Processor Design/Final Design files/bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704117293185 "|datapath|bin2bcd:unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss ss:segment0 " "Elaborating entity \"ss\" for hierarchy \"ss:segment0\"" {  } { { "datapath.sv" "segment0" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117293195 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_mem:data_mem_blk\|data " "RAM logic \"Data_mem:data_mem_blk\|data\" is uninferred due to asynchronous read logic" {  } { { "Data_mem.sv" "data" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1704117294106 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1704117294106 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Instruction_mem:Instruction_mem_blk\|Mux31_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Instruction_mem:Instruction_mem_blk\|Mux31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704117294766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704117294766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704117294766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704117294766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704117294766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704117294766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE pipeline.datapath0.rtl.mif " "Parameter INIT_FILE set to pipeline.datapath0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704117294766 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704117294766 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704117294766 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_blk\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_blk\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704117294766 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704117294766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction_mem:Instruction_mem_blk\|altsyncram:Mux31_rtl_0 " "Elaborated megafunction instantiation \"Instruction_mem:Instruction_mem_blk\|altsyncram:Mux31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117294837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction_mem:Instruction_mem_blk\|altsyncram:Mux31_rtl_0 " "Instantiated megafunction \"Instruction_mem:Instruction_mem_blk\|altsyncram:Mux31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE pipeline.datapath0.rtl.mif " "Parameter \"INIT_FILE\" = \"pipeline.datapath0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294837 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704117294837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sv " "Found entity 1: altsyncram_7sv" {  } { { "db/altsyncram_7sv.tdf" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/db/altsyncram_7sv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117294876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117294876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_blk\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_blk\|lpm_mult:Mult0\"" {  } { { "ALU.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117294966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_blk\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_blk\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704117294966 ""}  } { { "ALU.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704117294966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704117295006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117295006 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_blk\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU_blk\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_modelsim/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv" 52 -1 0 } } { "datapath.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704117295046 "|datapath|ALU:ALU_blk|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_blk\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU_blk\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_modelsim/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv" 52 -1 0 } } { "datapath.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704117295046 "|datapath|ALU:ALU_blk|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704117295046 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704117295046 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704117295286 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704117295306 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704117295306 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s7\[1\] GND " "Pin \"s7\[1\]\" is stuck at GND" {  } { { "datapath.sv" "" { Text "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704117297409 "|datapath|s7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704117297409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704117297499 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "472 " "472 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704117299453 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/output_files/pipeline.map.smsg " "Generated suppressed messages file D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/output_files/pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117299533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704117299884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704117299884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2257 " "Implemented 2257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704117300044 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704117300044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2180 " "Implemented 2180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704117300044 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704117300044 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704117300044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704117300044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704117300071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 01 19:25:00 2024 " "Processing ended: Mon Jan 01 19:25:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704117300071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704117300071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704117300071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704117300071 ""}
