=====
SETUP
0.385
17.323
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.105
7.622
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.129
8.684
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s15
10.362
10.613
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s7
11.740
12.193
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s4
12.590
13.145
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s1
13.558
14.075
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8311_s1
15.249
15.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8331_s1
16.285
16.747
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_0_s0
17.323
=====
SETUP
0.385
17.323
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.105
7.622
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.129
8.684
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s15
10.362
10.613
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s7
11.740
12.193
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s4
12.590
13.145
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s1
13.558
14.075
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8311_s1
15.249
15.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8331_s1
16.285
16.747
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_1_s0
17.323
=====
SETUP
0.385
17.323
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.105
7.622
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.129
8.684
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s15
10.362
10.613
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s7
11.740
12.193
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s4
12.590
13.145
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s1
13.558
14.075
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8311_s1
15.249
15.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8331_s1
16.285
16.747
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_2_s0
17.323
=====
SETUP
0.385
17.323
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.105
7.622
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.129
8.684
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s15
10.362
10.613
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s7
11.740
12.193
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s4
12.590
13.145
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s1
13.558
14.075
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8311_s1
15.249
15.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8331_s1
16.285
16.747
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_3_s0
17.323
=====
SETUP
0.389
17.320
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.105
7.622
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.129
8.684
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s15
10.362
10.613
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s7
11.740
12.193
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s4
12.590
13.145
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s1
13.558
14.075
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8311_s1
15.249
15.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8331_s1
16.285
16.747
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_0_s0
17.320
=====
SETUP
0.389
17.320
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.105
7.622
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.129
8.684
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s15
10.362
10.613
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s7
11.740
12.193
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s4
12.590
13.145
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s1
13.558
14.075
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8311_s1
15.249
15.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8331_s1
16.285
16.747
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_1_s0
17.320
=====
SETUP
0.604
17.104
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.105
7.622
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.129
8.684
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s15
10.362
10.613
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s7
11.740
12.193
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s4
12.590
13.145
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8315_s1
13.558
14.075
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8311_s1
15.249
15.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n8311_s0
16.555
17.104
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0
17.104
=====
SETUP
0.659
17.049
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_4_s0
17.049
=====
SETUP
0.660
17.048
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_10_s0
17.048
=====
SETUP
0.809
16.900
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_7_s0
16.900
=====
SETUP
0.831
16.877
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_12_s0
16.877
=====
SETUP
0.831
16.877
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_13_s0
16.877
=====
SETUP
0.843
16.866
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_15_s0
16.866
=====
SETUP
0.844
16.865
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_14_s0
16.865
=====
SETUP
0.847
16.862
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_16_s0
16.862
=====
SETUP
0.876
16.833
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_9_s0
16.833
=====
SETUP
0.876
16.833
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_17_s0
16.833
=====
SETUP
0.879
16.830
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_11_s0
16.830
=====
SETUP
0.881
16.827
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.492
8.047
u_v9958/u_command/w_next_sx[2]_1_s
8.983
9.553
u_v9958/u_command/w_next_sx[3]_1_s
9.553
9.588
u_v9958/u_command/w_next_sx[4]_1_s
9.588
9.623
u_v9958/u_command/w_next_sx[5]_1_s
9.623
9.658
u_v9958/u_command/w_next_sx[6]_1_s
9.658
9.694
u_v9958/u_command/w_next_sx[7]_1_s
9.694
9.729
u_v9958/u_command/w_next_sx[8]_1_s
9.729
10.199
u_v9958/u_command/n2561_s10
10.864
11.419
u_v9958/u_command/n2561_s13
11.937
12.454
u_v9958/u_command/n4577_s116
13.174
13.729
u_v9958/u_command/n4604_s158
14.676
15.138
u_v9958/u_command/n4604_s155
15.139
15.694
u_v9958/u_command/n4604_s154
16.257
16.827
u_v9958/u_command/ff_next_state_3_s0
16.827
=====
SETUP
0.881
16.827
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_6_s0
16.827
=====
SETUP
0.883
16.825
17.709
u_v9958/u_command/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.492
8.047
u_v9958/u_command/w_next_sx[2]_1_s
8.983
9.553
u_v9958/u_command/w_next_sx[3]_1_s
9.553
9.588
u_v9958/u_command/w_next_sx[4]_1_s
9.588
9.623
u_v9958/u_command/w_next_sx[5]_1_s
9.623
9.658
u_v9958/u_command/w_next_sx[6]_1_s
9.658
9.694
u_v9958/u_command/w_next_sx[7]_1_s
9.694
9.729
u_v9958/u_command/w_next_sx[8]_1_s
9.729
10.199
u_v9958/u_command/n2561_s10
10.864
11.419
u_v9958/u_command/n2561_s13
11.937
12.454
u_v9958/u_command/ff_cache_vram_valid_s12
13.242
13.759
u_v9958/u_command/ff_cache_vram_write_s13
14.284
14.737
u_v9958/u_command/ff_next_state_1_s15
15.160
15.531
u_v9958/u_command/ff_next_state_0_s12
15.949
16.498
u_v9958/u_command/ff_next_state_0_s0
16.825
=====
SETUP
0.901
16.808
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_valid_s7
16.115
16.664
u_v9958/u_command/u_cache/ff_vram_valid_s0
16.808
=====
SETUP
0.913
16.795
17.709
u_v9958/u_command/ff_cache_vram_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n24_s0
7.989
8.559
u_v9958/u_command/u_cache/n25_s0
8.559
8.594
u_v9958/u_command/u_cache/n26_s0
8.594
8.629
u_v9958/u_command/u_cache/n27_s0
8.629
8.665
u_v9958/u_command/u_cache/n28_s0
8.665
8.700
u_v9958/u_command/u_cache/n29_s0
8.700
8.735
u_v9958/u_command/u_cache/n30_s0
8.735
8.770
u_v9958/u_command/u_cache/n31_s0
8.770
8.805
u_v9958/u_command/u_cache/n32_s0
8.805
8.841
u_v9958/u_command/u_cache/n33_s0
8.841
8.876
u_v9958/u_command/u_cache/n34_s0
8.876
8.911
u_v9958/u_command/u_cache/n35_s0
8.911
8.946
u_v9958/u_command/u_cache/n36_s0
8.946
8.981
u_v9958/u_command/u_cache/n37_s0
8.981
9.017
u_v9958/u_command/u_cache/n1379_s1
10.169
10.540
u_v9958/u_command/u_cache/ff_update_target_1_s5
11.884
12.337
u_v9958/u_command/u_cache/ff_update_target_1_s9
12.854
13.403
u_v9958/u_command/u_cache/ff_vram_write_s9
13.580
14.033
u_v9958/u_command/u_cache/ff_vram_valid_s9
14.871
15.426
u_v9958/u_command/u_cache/ff_vram_address_17_s12
15.949
16.276
u_v9958/u_command/u_cache/ff_vram_address_2_s0
16.795
=====
SETUP
0.948
10.903
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.726
9.275
u_sdram/ff_sdr_read_data_0_s0
10.903
=====
SETUP
0.948
10.903
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.726
9.275
u_sdram/ff_sdr_read_data_1_s0
10.903
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_21_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_20_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_3_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_2_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_0_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.328
5.682
5.354
u_v9958/u_color_palette/ff_palette_num_8_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_6_s0
5.682
=====
HOLD
0.328
5.682
5.354
u_v9958/u_color_palette/ff_palette_num_8_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_7_s0
5.682
=====
HOLD
0.337
5.929
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.929
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.930
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.930
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.349
5.941
5.592
u_v9958/u_color_palette/ff_vdp_r_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.941
=====
HOLD
0.350
5.942
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.942
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.364
5.956
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
2.288
1.924
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0
1.841
2.043
u_dvi/rgb2dvi_inst/u_OSER10_r
2.288
=====
HOLD
0.365
5.957
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_17_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.957
