ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.Error_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	Error_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	Error_Handler:
  28              	.LFB331:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "fdcan.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** 
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c ****   uint16_t supercap_ADC1[2];
  52:Core/Src/main.c ****   uint16_t supercap_ADC2[3];
  53:Core/Src/main.c ****   uint16_t supercap_ADC3[3];
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE END 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  80:Core/Src/main.c ****   HAL_Init();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Configure the system clock */
  87:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Initialize all configured peripherals */
  94:Core/Src/main.c ****   MX_GPIO_Init();
  95:Core/Src/main.c ****   MX_DMA_Init();
  96:Core/Src/main.c ****   MX_ADC1_Init();
  97:Core/Src/main.c ****   MX_ADC2_Init();
  98:Core/Src/main.c ****   MX_TIM1_Init();
  99:Core/Src/main.c ****   MX_USART1_UART_Init();
 100:Core/Src/main.c ****   MX_USART2_UART_Init();
 101:Core/Src/main.c ****   MX_USART3_UART_Init();
 102:Core/Src/main.c ****   MX_TIM3_Init();
 103:Core/Src/main.c ****   MX_TIM4_Init();
 104:Core/Src/main.c ****   MX_ADC4_Init();
 105:Core/Src/main.c ****   MX_FDCAN1_Init();
 106:Core/Src/main.c ****   MX_ADC5_Init();
 107:Core/Src/main.c ****   MX_ADC3_Init();
 108:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)supercap_ADC1, 2);
 111:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
 112:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
 113:Core/Src/main.c **** 	
 114:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim1);
 115:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 116:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 117:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 118:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_4);
 119:Core/Src/main.c **** 	
 120:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 121:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 122:Core/Src/main.c **** 	
 123:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 124:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** 	//__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1);
 127:Core/Src/main.c ****   //__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1);
 128:Core/Src/main.c ****   HAL_FDCAN_Start(&hfdcan1);
 129:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef hfdcan1_pHeader;
 130:Core/Src/main.c ****   uint8_t hfdcan1_pTxData[2] = {0x00, 0x01};
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   hfdcan1_pHeader.Identifier  = 0x114;
 133:Core/Src/main.c ****   hfdcan1_pHeader.IdType  = FDCAN_DATA_FRAME;
 134:Core/Src/main.c ****   hfdcan1_pHeader.DataLength  = FDCAN_DLC_BYTES_2;
 135:Core/Src/main.c ****   hfdcan1_pHeader.FDFormat = FDCAN_CLASSIC_CAN;
 136:Core/Src/main.c **** 	
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE END 2 */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* Infinite loop */
 141:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 142:Core/Src/main.c ****   while (1)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     /* USER CODE END WHILE */
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 4


 145:Core/Src/main.c ****     HAL_Delay(100);
 146:Core/Src/main.c ****     HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &hfdcan1_pHeader, &hfdcan1_pTxData);
 147:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c ****   /* USER CODE END 3 */
 150:Core/Src/main.c **** }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** /**
 153:Core/Src/main.c ****   * @brief System Clock Configuration
 154:Core/Src/main.c ****   * @retval None
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c **** void SystemClock_Config(void)
 157:Core/Src/main.c **** {
 158:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 159:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 166:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****     Error_Handler();
 195:Core/Src/main.c ****   }
 196:Core/Src/main.c **** }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /* USER CODE END 4 */
 201:Core/Src/main.c **** 
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 5


 202:Core/Src/main.c **** /**
 203:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 204:Core/Src/main.c ****   * @retval None
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c **** void Error_Handler(void)
 207:Core/Src/main.c **** {
  29              		.loc 1 207 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 208:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 209:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 210:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 210 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 6


  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 7


  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 8


 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 207 27 view .LVU2
  40              	.LBB5:
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 9


 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 209 3 view .LVU3
  42              		.syntax unified
  43              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 211:Core/Src/main.c ****   while (1)
  51              		.loc 1 211 3 view .LVU4
 212:Core/Src/main.c ****   {
 213:Core/Src/main.c ****   }
  52              		.loc 1 213 3 view .LVU5
 211:Core/Src/main.c ****   while (1)
  53              		.loc 1 211 9 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE331:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	SystemClock_Config:
  66              	.LFB330:
 157:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  67              		.loc 1 157 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 80
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71 0000 00B5     		push	{lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 14, -4
  75 0002 95B0     		sub	sp, sp, #84
  76              	.LCFI1:
  77              		.cfi_def_cfa_offset 88
 158:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 158 3 view .LVU8
 158:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 158 22 is_stmt 0 view .LVU9
  80 0004 3822     		movs	r2, #56
  81 0006 0021     		movs	r1, #0
  82 0008 06A8     		add	r0, sp, #24
  83 000a FFF7FEFF 		bl	memset
  84              	.LVL0:
 159:Core/Src/main.c **** 
  85              		.loc 1 159 3 is_stmt 1 view .LVU10
 159:Core/Src/main.c **** 
  86              		.loc 1 159 22 is_stmt 0 view .LVU11
  87 000e 0023     		movs	r3, #0
  88 0010 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 10


  89 0012 0293     		str	r3, [sp, #8]
  90 0014 0393     		str	r3, [sp, #12]
  91 0016 0493     		str	r3, [sp, #16]
  92 0018 0593     		str	r3, [sp, #20]
 163:Core/Src/main.c **** 
  93              		.loc 1 163 3 is_stmt 1 view .LVU12
  94 001a 4FF40070 		mov	r0, #512
  95 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
  96              	.LVL1:
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  97              		.loc 1 168 3 view .LVU13
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  98              		.loc 1 168 36 is_stmt 0 view .LVU14
  99 0022 0223     		movs	r3, #2
 100 0024 0693     		str	r3, [sp, #24]
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 101              		.loc 1 169 3 is_stmt 1 view .LVU15
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 102              		.loc 1 169 30 is_stmt 0 view .LVU16
 103 0026 4FF48072 		mov	r2, #256
 104 002a 0992     		str	r2, [sp, #36]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 105              		.loc 1 170 3 is_stmt 1 view .LVU17
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 106              		.loc 1 170 41 is_stmt 0 view .LVU18
 107 002c 4022     		movs	r2, #64
 108 002e 0A92     		str	r2, [sp, #40]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 109              		.loc 1 171 3 is_stmt 1 view .LVU19
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 110              		.loc 1 171 34 is_stmt 0 view .LVU20
 111 0030 0D93     		str	r3, [sp, #52]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 112              		.loc 1 172 3 is_stmt 1 view .LVU21
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 113              		.loc 1 172 35 is_stmt 0 view .LVU22
 114 0032 0E93     		str	r3, [sp, #56]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 115              		.loc 1 173 3 is_stmt 1 view .LVU23
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 116              		.loc 1 173 30 is_stmt 0 view .LVU24
 117 0034 0422     		movs	r2, #4
 118 0036 0F92     		str	r2, [sp, #60]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 119              		.loc 1 174 3 is_stmt 1 view .LVU25
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 120              		.loc 1 174 30 is_stmt 0 view .LVU26
 121 0038 4B22     		movs	r2, #75
 122 003a 1092     		str	r2, [sp, #64]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 123              		.loc 1 175 3 is_stmt 1 view .LVU27
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 124              		.loc 1 175 30 is_stmt 0 view .LVU28
 125 003c 1193     		str	r3, [sp, #68]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 126              		.loc 1 176 3 is_stmt 1 view .LVU29
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 11


 127              		.loc 1 176 30 is_stmt 0 view .LVU30
 128 003e 1293     		str	r3, [sp, #72]
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 129              		.loc 1 177 3 is_stmt 1 view .LVU31
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 130              		.loc 1 177 30 is_stmt 0 view .LVU32
 131 0040 1393     		str	r3, [sp, #76]
 178:Core/Src/main.c ****   {
 132              		.loc 1 178 3 is_stmt 1 view .LVU33
 178:Core/Src/main.c ****   {
 133              		.loc 1 178 7 is_stmt 0 view .LVU34
 134 0042 06A8     		add	r0, sp, #24
 135 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 136              	.LVL2:
 178:Core/Src/main.c ****   {
 137              		.loc 1 178 6 discriminator 1 view .LVU35
 138 0048 80B9     		cbnz	r0, .L7
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 139              		.loc 1 185 3 is_stmt 1 view .LVU36
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 140              		.loc 1 185 31 is_stmt 0 view .LVU37
 141 004a 0F23     		movs	r3, #15
 142 004c 0193     		str	r3, [sp, #4]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 143              		.loc 1 187 3 is_stmt 1 view .LVU38
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 144              		.loc 1 187 34 is_stmt 0 view .LVU39
 145 004e 0323     		movs	r3, #3
 146 0050 0293     		str	r3, [sp, #8]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 147              		.loc 1 188 3 is_stmt 1 view .LVU40
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 148              		.loc 1 188 35 is_stmt 0 view .LVU41
 149 0052 0023     		movs	r3, #0
 150 0054 0393     		str	r3, [sp, #12]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 151              		.loc 1 189 3 is_stmt 1 view .LVU42
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 152              		.loc 1 189 36 is_stmt 0 view .LVU43
 153 0056 0493     		str	r3, [sp, #16]
 190:Core/Src/main.c **** 
 154              		.loc 1 190 3 is_stmt 1 view .LVU44
 190:Core/Src/main.c **** 
 155              		.loc 1 190 36 is_stmt 0 view .LVU45
 156 0058 0593     		str	r3, [sp, #20]
 192:Core/Src/main.c ****   {
 157              		.loc 1 192 3 is_stmt 1 view .LVU46
 192:Core/Src/main.c ****   {
 158              		.loc 1 192 7 is_stmt 0 view .LVU47
 159 005a 0421     		movs	r1, #4
 160 005c 0DEB0100 		add	r0, sp, r1
 161 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 162              	.LVL3:
 192:Core/Src/main.c ****   {
 163              		.loc 1 192 6 discriminator 1 view .LVU48
 164 0064 20B9     		cbnz	r0, .L8
 196:Core/Src/main.c **** 
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 12


 165              		.loc 1 196 1 view .LVU49
 166 0066 15B0     		add	sp, sp, #84
 167              	.LCFI2:
 168              		.cfi_remember_state
 169              		.cfi_def_cfa_offset 4
 170              		@ sp needed
 171 0068 5DF804FB 		ldr	pc, [sp], #4
 172              	.L7:
 173              	.LCFI3:
 174              		.cfi_restore_state
 180:Core/Src/main.c ****   }
 175              		.loc 1 180 5 is_stmt 1 view .LVU50
 176 006c FFF7FEFF 		bl	Error_Handler
 177              	.LVL4:
 178              	.L8:
 194:Core/Src/main.c ****   }
 179              		.loc 1 194 5 view .LVU51
 180 0070 FFF7FEFF 		bl	Error_Handler
 181              	.LVL5:
 182              		.cfi_endproc
 183              	.LFE330:
 185              		.section	.text.main,"ax",%progbits
 186              		.align	1
 187              		.global	main
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	main:
 193              	.LFB329:
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 194              		.loc 1 72 1 view -0
 195              		.cfi_startproc
 196              		@ Volatile: function does not return.
 197              		@ args = 0, pretend = 0, frame = 40
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 00B5     		push	{lr}
 200              	.LCFI4:
 201              		.cfi_def_cfa_offset 4
 202              		.cfi_offset 14, -4
 203 0002 8BB0     		sub	sp, sp, #44
 204              	.LCFI5:
 205              		.cfi_def_cfa_offset 48
  80:Core/Src/main.c **** 
 206              		.loc 1 80 3 view .LVU53
 207 0004 FFF7FEFF 		bl	HAL_Init
 208              	.LVL6:
  87:Core/Src/main.c **** 
 209              		.loc 1 87 3 view .LVU54
 210 0008 FFF7FEFF 		bl	SystemClock_Config
 211              	.LVL7:
  94:Core/Src/main.c ****   MX_DMA_Init();
 212              		.loc 1 94 3 view .LVU55
 213 000c FFF7FEFF 		bl	MX_GPIO_Init
 214              	.LVL8:
  95:Core/Src/main.c ****   MX_ADC1_Init();
 215              		.loc 1 95 3 view .LVU56
 216 0010 FFF7FEFF 		bl	MX_DMA_Init
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 13


 217              	.LVL9:
  96:Core/Src/main.c ****   MX_ADC2_Init();
 218              		.loc 1 96 3 view .LVU57
 219 0014 FFF7FEFF 		bl	MX_ADC1_Init
 220              	.LVL10:
  97:Core/Src/main.c ****   MX_TIM1_Init();
 221              		.loc 1 97 3 view .LVU58
 222 0018 FFF7FEFF 		bl	MX_ADC2_Init
 223              	.LVL11:
  98:Core/Src/main.c ****   MX_USART1_UART_Init();
 224              		.loc 1 98 3 view .LVU59
 225 001c FFF7FEFF 		bl	MX_TIM1_Init
 226              	.LVL12:
  99:Core/Src/main.c ****   MX_USART2_UART_Init();
 227              		.loc 1 99 3 view .LVU60
 228 0020 FFF7FEFF 		bl	MX_USART1_UART_Init
 229              	.LVL13:
 100:Core/Src/main.c ****   MX_USART3_UART_Init();
 230              		.loc 1 100 3 view .LVU61
 231 0024 FFF7FEFF 		bl	MX_USART2_UART_Init
 232              	.LVL14:
 101:Core/Src/main.c ****   MX_TIM3_Init();
 233              		.loc 1 101 3 view .LVU62
 234 0028 FFF7FEFF 		bl	MX_USART3_UART_Init
 235              	.LVL15:
 102:Core/Src/main.c ****   MX_TIM4_Init();
 236              		.loc 1 102 3 view .LVU63
 237 002c FFF7FEFF 		bl	MX_TIM3_Init
 238              	.LVL16:
 103:Core/Src/main.c ****   MX_ADC4_Init();
 239              		.loc 1 103 3 view .LVU64
 240 0030 FFF7FEFF 		bl	MX_TIM4_Init
 241              	.LVL17:
 104:Core/Src/main.c ****   MX_FDCAN1_Init();
 242              		.loc 1 104 3 view .LVU65
 243 0034 FFF7FEFF 		bl	MX_ADC4_Init
 244              	.LVL18:
 105:Core/Src/main.c ****   MX_ADC5_Init();
 245              		.loc 1 105 3 view .LVU66
 246 0038 FFF7FEFF 		bl	MX_FDCAN1_Init
 247              	.LVL19:
 106:Core/Src/main.c ****   MX_ADC3_Init();
 248              		.loc 1 106 3 view .LVU67
 249 003c FFF7FEFF 		bl	MX_ADC5_Init
 250              	.LVL20:
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 251              		.loc 1 107 3 view .LVU68
 252 0040 FFF7FEFF 		bl	MX_ADC3_Init
 253              	.LVL21:
 110:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
 254              		.loc 1 110 3 view .LVU69
 255 0044 0222     		movs	r2, #2
 256 0046 2649     		ldr	r1, .L12
 257 0048 2648     		ldr	r0, .L12+4
 258 004a FFF7FEFF 		bl	HAL_ADC_Start_DMA
 259              	.LVL22:
 111:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 14


 260              		.loc 1 111 3 view .LVU70
 261 004e 0322     		movs	r2, #3
 262 0050 2549     		ldr	r1, .L12+8
 263 0052 2648     		ldr	r0, .L12+12
 264 0054 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 265              	.LVL23:
 112:Core/Src/main.c **** 	
 266              		.loc 1 112 3 view .LVU71
 267 0058 0322     		movs	r2, #3
 268 005a 2549     		ldr	r1, .L12+16
 269 005c 2548     		ldr	r0, .L12+20
 270 005e FFF7FEFF 		bl	HAL_ADC_Start_DMA
 271              	.LVL24:
 114:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 272              		.loc 1 114 2 view .LVU72
 273 0062 254C     		ldr	r4, .L12+24
 274 0064 2046     		mov	r0, r4
 275 0066 FFF7FEFF 		bl	HAL_TIM_Base_Start
 276              	.LVL25:
 115:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 277              		.loc 1 115 2 view .LVU73
 278 006a 0021     		movs	r1, #0
 279 006c 2046     		mov	r0, r4
 280 006e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 281              	.LVL26:
 116:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 282              		.loc 1 116 3 view .LVU74
 283 0072 0021     		movs	r1, #0
 284 0074 2046     		mov	r0, r4
 285 0076 FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 286              	.LVL27:
 117:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_4);
 287              		.loc 1 117 3 view .LVU75
 288 007a 0C21     		movs	r1, #12
 289 007c 2046     		mov	r0, r4
 290 007e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 291              	.LVL28:
 118:Core/Src/main.c **** 	
 292              		.loc 1 118 3 view .LVU76
 293 0082 0C21     		movs	r1, #12
 294 0084 2046     		mov	r0, r4
 295 0086 FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 296              	.LVL29:
 120:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 297              		.loc 1 120 3 view .LVU77
 298 008a 1C4C     		ldr	r4, .L12+28
 299 008c 0421     		movs	r1, #4
 300 008e 2046     		mov	r0, r4
 301 0090 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 302              	.LVL30:
 121:Core/Src/main.c **** 	
 303              		.loc 1 121 2 view .LVU78
 304 0094 0821     		movs	r1, #8
 305 0096 2046     		mov	r0, r4
 306 0098 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 307              	.LVL31:
 123:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 15


 308              		.loc 1 123 2 view .LVU79
 309 009c 184C     		ldr	r4, .L12+32
 310 009e 0021     		movs	r1, #0
 311 00a0 2046     		mov	r0, r4
 312 00a2 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 313              	.LVL32:
 124:Core/Src/main.c **** 
 314              		.loc 1 124 2 view .LVU80
 315 00a6 0421     		movs	r1, #4
 316 00a8 2046     		mov	r0, r4
 317 00aa FFF7FEFF 		bl	HAL_TIM_PWM_Start
 318              	.LVL33:
 128:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef hfdcan1_pHeader;
 319              		.loc 1 128 3 view .LVU81
 320 00ae 1548     		ldr	r0, .L12+36
 321 00b0 FFF7FEFF 		bl	HAL_FDCAN_Start
 322              	.LVL34:
 129:Core/Src/main.c ****   uint8_t hfdcan1_pTxData[2] = {0x00, 0x01};
 323              		.loc 1 129 3 view .LVU82
 130:Core/Src/main.c **** 
 324              		.loc 1 130 3 view .LVU83
 130:Core/Src/main.c **** 
 325              		.loc 1 130 11 is_stmt 0 view .LVU84
 326 00b4 4FF48073 		mov	r3, #256
 327 00b8 ADF80030 		strh	r3, [sp]	@ movhi
 132:Core/Src/main.c ****   hfdcan1_pHeader.IdType  = FDCAN_DATA_FRAME;
 328              		.loc 1 132 3 is_stmt 1 view .LVU85
 132:Core/Src/main.c ****   hfdcan1_pHeader.IdType  = FDCAN_DATA_FRAME;
 329              		.loc 1 132 31 is_stmt 0 view .LVU86
 330 00bc 4FF48A73 		mov	r3, #276
 331 00c0 0193     		str	r3, [sp, #4]
 133:Core/Src/main.c ****   hfdcan1_pHeader.DataLength  = FDCAN_DLC_BYTES_2;
 332              		.loc 1 133 3 is_stmt 1 view .LVU87
 133:Core/Src/main.c ****   hfdcan1_pHeader.DataLength  = FDCAN_DLC_BYTES_2;
 333              		.loc 1 133 27 is_stmt 0 view .LVU88
 334 00c2 0023     		movs	r3, #0
 335 00c4 0293     		str	r3, [sp, #8]
 134:Core/Src/main.c ****   hfdcan1_pHeader.FDFormat = FDCAN_CLASSIC_CAN;
 336              		.loc 1 134 3 is_stmt 1 view .LVU89
 134:Core/Src/main.c ****   hfdcan1_pHeader.FDFormat = FDCAN_CLASSIC_CAN;
 337              		.loc 1 134 31 is_stmt 0 view .LVU90
 338 00c6 0222     		movs	r2, #2
 339 00c8 0492     		str	r2, [sp, #16]
 135:Core/Src/main.c **** 	
 340              		.loc 1 135 3 is_stmt 1 view .LVU91
 135:Core/Src/main.c **** 	
 341              		.loc 1 135 28 is_stmt 0 view .LVU92
 342 00ca 0793     		str	r3, [sp, #28]
 343              	.L10:
 142:Core/Src/main.c ****   {
 344              		.loc 1 142 3 is_stmt 1 view .LVU93
 145:Core/Src/main.c ****     HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &hfdcan1_pHeader, &hfdcan1_pTxData);
 345              		.loc 1 145 5 view .LVU94
 346 00cc 6420     		movs	r0, #100
 347 00ce FFF7FEFF 		bl	HAL_Delay
 348              	.LVL35:
 146:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 16


 349              		.loc 1 146 5 discriminator 1 view .LVU95
 350 00d2 6A46     		mov	r2, sp
 351 00d4 01A9     		add	r1, sp, #4
 352 00d6 0B48     		ldr	r0, .L12+36
 353 00d8 FFF7FEFF 		bl	HAL_FDCAN_AddMessageToTxFifoQ
 354              	.LVL36:
 142:Core/Src/main.c ****   {
 355              		.loc 1 142 9 view .LVU96
 356 00dc F6E7     		b	.L10
 357              	.L13:
 358 00de 00BF     		.align	2
 359              	.L12:
 360 00e0 00000000 		.word	supercap_ADC1
 361 00e4 00000000 		.word	hadc1
 362 00e8 00000000 		.word	supercap_ADC2
 363 00ec 00000000 		.word	hadc2
 364 00f0 00000000 		.word	supercap_ADC3
 365 00f4 00000000 		.word	hadc3
 366 00f8 00000000 		.word	htim1
 367 00fc 00000000 		.word	htim3
 368 0100 00000000 		.word	htim4
 369 0104 00000000 		.word	hfdcan1
 370              		.cfi_endproc
 371              	.LFE329:
 373              		.global	supercap_ADC3
 374              		.section	.bss.supercap_ADC3,"aw",%nobits
 375              		.align	2
 378              	supercap_ADC3:
 379 0000 00000000 		.space	6
 379      0000
 380              		.global	supercap_ADC2
 381              		.section	.bss.supercap_ADC2,"aw",%nobits
 382              		.align	2
 385              	supercap_ADC2:
 386 0000 00000000 		.space	6
 386      0000
 387              		.global	supercap_ADC1
 388              		.section	.bss.supercap_ADC1,"aw",%nobits
 389              		.align	2
 392              	supercap_ADC1:
 393 0000 00000000 		.space	4
 394              		.text
 395              	.Letext0:
 396              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 397              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 398              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g473xx.h"
 399              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 400              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 401              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 402              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 403              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 404              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 405              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 406              		.file 13 "Core/Inc/adc.h"
 407              		.file 14 "Core/Inc/fdcan.h"
 408              		.file 15 "Core/Inc/tim.h"
 409              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 17


 410              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 411              		.file 18 "Core/Inc/usart.h"
 412              		.file 19 "Core/Inc/dma.h"
 413              		.file 20 "Core/Inc/gpio.h"
 414              		.file 21 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 415              		.file 22 "<built-in>"
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:21     .text.Error_Handler:00000000 $t
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:27     .text.Error_Handler:00000000 Error_Handler
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:65     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:186    .text.main:00000000 $t
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:192    .text.main:00000000 main
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:360    .text.main:000000e0 $d
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:392    .bss.supercap_ADC1:00000000 supercap_ADC1
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:385    .bss.supercap_ADC2:00000000 supercap_ADC2
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:378    .bss.supercap_ADC3:00000000 supercap_ADC3
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:375    .bss.supercap_ADC3:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:382    .bss.supercap_ADC2:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccqhOtLK.s:389    .bss.supercap_ADC1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_ADC2_Init
MX_TIM1_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_TIM3_Init
MX_TIM4_Init
MX_ADC4_Init
MX_FDCAN1_Init
MX_ADC5_Init
MX_ADC3_Init
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
HAL_TIM_PWM_Start
HAL_TIMEx_PWMN_Start
HAL_FDCAN_Start
HAL_Delay
HAL_FDCAN_AddMessageToTxFifoQ
hadc1
hadc2
hadc3
htim1
htim3
htim4
hfdcan1
