<HTML>
<!-- created Dec 13 2011 from lm32.texi line 73 via texi2www -->
<BODY BGCOLOR="FFFFFF">
<A HREF="http://www.rtems.com" target="Text Frame">
  <IMG align=right BORDER=0 SRC="../images/rtems_logo.jpg" ALT="RTEMS Logo"> </A>
<H1>RTEMS 4.10.2 On-Line Library</H1>
<HR>
<HEAD>
<TITLE>Lattice Mico32 Specific Information Register Architecture</TITLE>
<LINK REL="Precedes" HREF="cpu_supplement00083.html">
<LINK REV="Precedes" HREF="cpu_supplement00081.html">
<LINK REV="Subdocument" HREF="cpu_supplement00080.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A HREF="cpu_supplement00081.html"><IMG ALIGN=MIDDLE SRC="../images/prev-arrow.gif" ALT="PREV"></A>
<A HREF="cpu_supplement00080.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00083.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<H2>6.2: Register Architecture</H2>
<P>
This section gives a brief introduction to the register architecture
of the Lattice Mico32 processor.
</P>
<P>
The Lattice Mico32 is a RISC archictecture processor with a
32-register file of 32-bit registers.
</P>
<P>
Note that on processor startup all register values are undefined
including r0, thus r0 has to be initialized to zero.
</P>
<P><HR>
<LINK REL="Precedes" HREF="cpu_supplement00083.html">
<LINK REV="Precedes" HREF="cpu_supplement00081.html">
<LINK REV="Subdocument" HREF="cpu_supplement00080.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A HREF="cpu_supplement00081.html"><IMG ALIGN=MIDDLE SRC="../images/prev-arrow.gif" ALT="PREV"></A>
<A HREF="cpu_supplement00080.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00083.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<P>Copyright &copy; 1988-2008 <A HREF="http://www.oarcorp.com" target="Text Frame">OAR Corporation</A>
</BODY></HTML>
