

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s'
================================================================
* Date:           Sat Nov 18 16:01:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.297 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_49 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_50 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read23" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_51 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_52 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read21" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_53 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read20" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_54 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read19" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_55 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_56 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read17" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_57 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_58 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_59 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_60 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_61 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_62 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_63 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_64 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_65 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_66 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_67 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_68 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_69 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_70 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_71 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_72 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_73 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i9 %p_read_73"   --->   Operation 29 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i9 %p_read_73"   --->   Operation 30 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_73, i4 0"   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i13 %shl_ln"   --->   Operation 32 'zext' 'zext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.75ns)   --->   "%r_V = sub i14 0, i14 %zext_ln1319_2"   --->   Operation 33 'sub' 'r_V' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V, i32 5, i32 13"   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i9 %trunc_ln"   --->   Operation 35 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_73, i5 0"   --->   Operation 36 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln864 = zext i14 %shl_ln1"   --->   Operation 37 'zext' 'zext_ln864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln864_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_73, i2 0"   --->   Operation 38 'bitconcatenate' 'shl_ln864_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln864_1 = zext i11 %shl_ln864_1"   --->   Operation 39 'zext' 'zext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln864_2 = zext i11 %shl_ln864_1"   --->   Operation 40 'zext' 'zext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.76ns)   --->   "%add_ln864 = add i15 %zext_ln864, i15 %zext_ln864_2"   --->   Operation 41 'add' 'add_ln864' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 42 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.75ns)   --->   "%r_V_1 = sub i14 %zext_ln864_1, i14 %zext_ln1319_2"   --->   Operation 43 'sub' 'r_V_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_1, i32 5, i32 13"   --->   Operation 44 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i9 %trunc_ln864_1"   --->   Operation 45 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.75ns)   --->   "%add_ln864_1 = add i14 %zext_ln1319_2, i14 %zext_ln864_1"   --->   Operation 46 'add' 'add_ln864_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_1, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 47 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %trunc_ln17_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 48 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.75ns)   --->   "%sub_ln864 = sub i14 %zext_ln1319_2, i14 %zext_ln1319"   --->   Operation 49 'sub' 'sub_ln864' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864, i32 5, i32 13"   --->   Operation 50 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i9 %trunc_ln864_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 51 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i11 %sext_ln17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 52 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i11 %sext_ln17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 53 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln864_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_73, i3 0"   --->   Operation 54 'bitconcatenate' 'shl_ln864_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln864_3 = zext i12 %shl_ln864_3"   --->   Operation 55 'zext' 'zext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.74ns)   --->   "%add_ln864_2 = add i13 %zext_ln864_3, i13 %zext_ln1319_1"   --->   Operation 56 'add' 'add_ln864_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln864_2, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 57 'partselect' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i8 %trunc_ln17_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 58 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.46ns)   --->   "%r_V_2 = mul i14 %zext_ln1319, i14 16371"   --->   Operation 59 'mul' 'r_V_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_2, i32 5, i32 13"   --->   Operation 60 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i9 %trunc_ln864_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 61 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i9 %p_read_72"   --->   Operation 62 'zext' 'zext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i9 %p_read_72"   --->   Operation 63 'zext' 'zext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_72, i4 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i13 %shl_ln1319_2"   --->   Operation 65 'zext' 'zext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1319_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_72, i1 0"   --->   Operation 66 'bitconcatenate' 'shl_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i10 %shl_ln1319_3"   --->   Operation 67 'zext' 'zext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i10 %shl_ln1319_3"   --->   Operation 68 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.75ns)   --->   "%r_V_3 = sub i14 %zext_ln1319_7, i14 %zext_ln1319_5"   --->   Operation 69 'sub' 'r_V_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_3, i32 5, i32 13"   --->   Operation 70 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i9 %trunc_ln864_4"   --->   Operation 71 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.75ns)   --->   "%sub_ln1319 = sub i14 0, i14 %zext_ln1319_5"   --->   Operation 72 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i14 %sub_ln1319"   --->   Operation 73 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.76ns)   --->   "%r_V_4 = sub i15 %sext_ln1319, i15 %zext_ln1319_6"   --->   Operation 74 'sub' 'r_V_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_4, i32 5, i32 14"   --->   Operation 75 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i10 %trunc_ln864_5"   --->   Operation 76 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln864_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_72, i2 0"   --->   Operation 77 'bitconcatenate' 'shl_ln864_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln864_4 = zext i11 %shl_ln864_5"   --->   Operation 78 'zext' 'zext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.75ns)   --->   "%sub_ln864_1 = sub i14 %zext_ln1319_5, i14 %zext_ln864_4"   --->   Operation 79 'sub' 'sub_ln864_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_1, i32 5, i32 13"   --->   Operation 80 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.46ns)   --->   "%mul_ln864 = mul i14 %zext_ln1319_3, i14 19"   --->   Operation 81 'mul' 'mul_ln864' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 82 'partselect' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i9 %trunc_ln17_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 83 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.46ns)   --->   "%r_V_5 = mul i15 %zext_ln1319_4, i15 32749"   --->   Operation 84 'mul' 'r_V_5' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln864_7 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_5, i32 5, i32 14"   --->   Operation 85 'partselect' 'trunc_ln864_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.46ns)   --->   "%r_V_6 = mul i14 %zext_ln1319_3, i14 16371"   --->   Operation 86 'mul' 'r_V_6' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln864_8 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_6, i32 5, i32 13"   --->   Operation 87 'partselect' 'trunc_ln864_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i9 %trunc_ln864_8"   --->   Operation 88 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.46ns)   --->   "%mul_ln864_1 = mul i14 %zext_ln1319_3, i14 21"   --->   Operation 89 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_1, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 90 'partselect' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i9 %trunc_ln17_4" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 91 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.46ns)   --->   "%r_V_7 = mul i15 %zext_ln1319_4, i15 32743"   --->   Operation 92 'mul' 'r_V_7' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln864_9 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_7, i32 5, i32 14"   --->   Operation 93 'partselect' 'trunc_ln864_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i10 %trunc_ln864_9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 94 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln864_5 = zext i9 %p_read_71"   --->   Operation 95 'zext' 'zext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln864_6 = zext i9 %p_read_71"   --->   Operation 96 'zext' 'zext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.46ns)   --->   "%mul_ln864_2 = mul i15 %zext_ln864_6, i15 38"   --->   Operation 97 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_2, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 98 'partselect' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_71, i4 0"   --->   Operation 99 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1319_8 = zext i13 %tmp"   --->   Operation 100 'zext' 'zext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.75ns)   --->   "%r_V_8 = sub i14 %zext_ln864_5, i14 %zext_ln1319_8"   --->   Operation 101 'sub' 'r_V_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_8, i32 5, i32 13"   --->   Operation 102 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i9 %trunc_ln864_s"   --->   Operation 103 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1319_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_71, i5 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1319_9 = zext i14 %shl_ln1319_4"   --->   Operation 105 'zext' 'zext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln1319_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_71, i3 0"   --->   Operation 106 'bitconcatenate' 'shl_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1319_10 = zext i12 %shl_ln1319_5"   --->   Operation 107 'zext' 'zext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.76ns)   --->   "%r_V_9 = sub i15 %zext_ln1319_10, i15 %zext_ln1319_9"   --->   Operation 108 'sub' 'r_V_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln864_10 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_9, i32 5, i32 14"   --->   Operation 109 'partselect' 'trunc_ln864_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i10 %trunc_ln864_10"   --->   Operation 110 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.75ns)   --->   "%add_ln864_3 = add i14 %zext_ln1319_8, i14 %zext_ln864_5"   --->   Operation 111 'add' 'add_ln864_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_3, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 112 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i9 %trunc_ln17_6" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 113 'zext' 'zext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1319_11 = zext i9 %p_read_70"   --->   Operation 114 'zext' 'zext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.46ns)   --->   "%r_V_10 = mul i15 %zext_ln1319_11, i15 32746"   --->   Operation 115 'mul' 'r_V_10' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln864_11 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_10, i32 5, i32 14"   --->   Operation 116 'partselect' 'trunc_ln864_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i10 %trunc_ln864_11"   --->   Operation 117 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln864_7 = zext i9 %p_read_70"   --->   Operation 118 'zext' 'zext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mult_V = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %p_read_70, i32 3, i32 8"   --->   Operation 119 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln864_8 = zext i6 %mult_V"   --->   Operation 120 'zext' 'zext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln864_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_70, i4 0"   --->   Operation 121 'bitconcatenate' 'shl_ln864_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln864_9 = zext i13 %shl_ln864_7"   --->   Operation 122 'zext' 'zext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln864_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_70, i2 0"   --->   Operation 123 'bitconcatenate' 'shl_ln864_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln864_10 = zext i11 %shl_ln864_8"   --->   Operation 124 'zext' 'zext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.75ns)   --->   "%add_ln864_4 = add i14 %zext_ln864_9, i14 %zext_ln864_10"   --->   Operation 125 'add' 'add_ln864_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_4, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 126 'partselect' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i9 %trunc_ln17_7" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 127 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.46ns)   --->   "%mul_ln864_3 = mul i14 %zext_ln864_7, i14 26"   --->   Operation 128 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_3, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 129 'partselect' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.75ns)   --->   "%sub_ln1319_3 = sub i14 0, i14 %zext_ln864_9"   --->   Operation 130 'sub' 'sub_ln1319_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i14 %sub_ln1319_3"   --->   Operation 131 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.76ns)   --->   "%r_V_11 = sub i15 %sext_ln1319_1, i15 %zext_ln1319_11"   --->   Operation 132 'sub' 'r_V_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln864_12 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_11, i32 5, i32 14"   --->   Operation 133 'partselect' 'trunc_ln864_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i10 %trunc_ln864_12"   --->   Operation 134 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.46ns)   --->   "%r_V_12 = mul i15 %zext_ln1319_11, i15 32741"   --->   Operation 135 'mul' 'r_V_12' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln864_13 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_12, i32 5, i32 14"   --->   Operation 136 'partselect' 'trunc_ln864_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i10 %trunc_ln864_13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 137 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln864_11 = zext i9 %p_read_69"   --->   Operation 138 'zext' 'zext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln864_12 = zext i9 %p_read_69"   --->   Operation 139 'zext' 'zext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.46ns)   --->   "%mul_ln864_4 = mul i13 %zext_ln864_12, i13 11"   --->   Operation 140 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_4, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 141 'partselect' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i8 %trunc_ln17_9" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 142 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1319_12 = zext i9 %p_read_69"   --->   Operation 143 'zext' 'zext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.46ns)   --->   "%r_V_13 = mul i15 %zext_ln1319_12, i15 32747"   --->   Operation 144 'mul' 'r_V_13' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln864_14 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_13, i32 5, i32 14"   --->   Operation 145 'partselect' 'trunc_ln864_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i10 %trunc_ln864_14"   --->   Operation 146 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1319_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_69, i5 0"   --->   Operation 147 'bitconcatenate' 'shl_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1319_13 = zext i14 %shl_ln1319_7"   --->   Operation 148 'zext' 'zext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1319_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_69, i1 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1319_14 = zext i10 %shl_ln1319_8"   --->   Operation 150 'zext' 'zext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.76ns)   --->   "%r_V_14 = sub i15 %zext_ln1319_14, i15 %zext_ln1319_13"   --->   Operation 151 'sub' 'r_V_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln864_15 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_14, i32 5, i32 14"   --->   Operation 152 'partselect' 'trunc_ln864_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i10 %trunc_ln864_15"   --->   Operation 153 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln864_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_69, i2 0"   --->   Operation 154 'bitconcatenate' 'shl_ln864_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln864_13 = zext i11 %shl_ln864_s"   --->   Operation 155 'zext' 'zext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.76ns)   --->   "%add_ln864_5 = add i15 %zext_ln1319_13, i15 %zext_ln864_13"   --->   Operation 156 'add' 'add_ln864_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_5, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 157 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.46ns)   --->   "%mul_ln864_5 = mul i14 %zext_ln864_11, i14 29"   --->   Operation 158 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln17_10 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_5, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 159 'partselect' 'trunc_ln17_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i9 %trunc_ln17_10" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 160 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln864_14 = zext i9 %p_read_68"   --->   Operation 161 'zext' 'zext_ln864_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.46ns)   --->   "%mul_ln864_6 = mul i14 %zext_ln864_14, i14 29"   --->   Operation 162 'mul' 'mul_ln864_6' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln17_11 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_6, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 163 'partselect' 'trunc_ln17_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i9 %trunc_ln17_11" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 164 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.46ns)   --->   "%mul_ln864_7 = mul i14 %zext_ln864_14, i14 27"   --->   Operation 165 'mul' 'mul_ln864_7' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln17_12 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_7, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 166 'partselect' 'trunc_ln17_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1319_15 = zext i9 %p_read_68"   --->   Operation 167 'zext' 'zext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln1319_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_68, i5 0"   --->   Operation 168 'bitconcatenate' 'shl_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1319_16 = zext i14 %shl_ln1319_9"   --->   Operation 169 'zext' 'zext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln1319_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_68, i2 0"   --->   Operation 170 'bitconcatenate' 'shl_ln1319_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1319_17 = zext i11 %shl_ln1319_s"   --->   Operation 171 'zext' 'zext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.76ns)   --->   "%r_V_15 = sub i15 %zext_ln1319_17, i15 %zext_ln1319_16"   --->   Operation 172 'sub' 'r_V_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln864_16 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_15, i32 5, i32 14"   --->   Operation 173 'partselect' 'trunc_ln864_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i10 %trunc_ln864_16"   --->   Operation 174 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.46ns)   --->   "%r_V_16 = mul i15 %zext_ln1319_15, i15 32749"   --->   Operation 175 'mul' 'r_V_16' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln864_17 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_16, i32 5, i32 14"   --->   Operation 176 'partselect' 'trunc_ln864_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i10 %trunc_ln864_17"   --->   Operation 177 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_68, i4 0"   --->   Operation 178 'bitconcatenate' 'shl_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1319_18 = zext i13 %shl_ln1319_1"   --->   Operation 179 'zext' 'zext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.75ns)   --->   "%r_V_17 = sub i14 0, i14 %zext_ln1319_18"   --->   Operation 180 'sub' 'r_V_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln864_18 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_17, i32 5, i32 13"   --->   Operation 181 'partselect' 'trunc_ln864_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i9 %trunc_ln864_18"   --->   Operation 182 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.46ns)   --->   "%r_V_18 = mul i15 %zext_ln1319_15, i15 32745"   --->   Operation 183 'mul' 'r_V_18' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln864_19 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_18, i32 5, i32 14"   --->   Operation 184 'partselect' 'trunc_ln864_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i10 %trunc_ln864_19"   --->   Operation 185 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i10 %trunc_ln864_19"   --->   Operation 186 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.75ns)   --->   "%r_V_19 = sub i14 %zext_ln864_14, i14 %zext_ln1319_18"   --->   Operation 187 'sub' 'r_V_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln864_20 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_19, i32 5, i32 13"   --->   Operation 188 'partselect' 'trunc_ln864_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i9 %trunc_ln864_20"   --->   Operation 189 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.76ns)   --->   "%sub_ln1319_8 = sub i15 0, i15 %zext_ln1319_16"   --->   Operation 190 'sub' 'sub_ln1319_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i15 %sub_ln1319_8"   --->   Operation 191 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln1319_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_68, i3 0"   --->   Operation 192 'bitconcatenate' 'shl_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1319_19 = zext i12 %shl_ln1319_6"   --->   Operation 193 'zext' 'zext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.77ns)   --->   "%r_V_20 = sub i16 %sext_ln1319_2, i16 %zext_ln1319_19"   --->   Operation 194 'sub' 'r_V_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln864_21 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_20, i32 5, i32 15"   --->   Operation 195 'partselect' 'trunc_ln864_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i11 %trunc_ln864_21"   --->   Operation 196 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.46ns)   --->   "%r_V_21 = mul i15 %zext_ln1319_15, i15 32747"   --->   Operation 197 'mul' 'r_V_21' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln864_22 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_21, i32 5, i32 14"   --->   Operation 198 'partselect' 'trunc_ln864_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i10 %trunc_ln864_22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 199 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1319_20 = zext i9 %p_read_67"   --->   Operation 200 'zext' 'zext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1319_21 = zext i9 %p_read_67"   --->   Operation 201 'zext' 'zext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.46ns)   --->   "%r_V_22 = mul i15 %zext_ln1319_21, i15 32746"   --->   Operation 202 'mul' 'r_V_22' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln864_23 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_22, i32 5, i32 14"   --->   Operation 203 'partselect' 'trunc_ln864_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.46ns)   --->   "%r_V_23 = mul i16 %zext_ln1319_20, i16 65481"   --->   Operation 204 'mul' 'r_V_23' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln864_24 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_23, i32 5, i32 15"   --->   Operation 205 'partselect' 'trunc_ln864_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i11 %trunc_ln864_24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 206 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln864_15 = zext i9 %p_read_66"   --->   Operation 207 'zext' 'zext_ln864_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln864_16 = zext i9 %p_read_66"   --->   Operation 208 'zext' 'zext_ln864_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln864_17 = zext i9 %p_read_66"   --->   Operation 209 'zext' 'zext_ln864_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.46ns)   --->   "%mul_ln864_8 = mul i15 %zext_ln864_17, i15 43"   --->   Operation 210 'mul' 'mul_ln864_8' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln17_13 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_8, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'partselect' 'trunc_ln17_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln17_15 = zext i10 %trunc_ln17_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 212 'zext' 'zext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (1.46ns)   --->   "%mul_ln864_9 = mul i13 %zext_ln864_16, i13 13"   --->   Operation 213 'mul' 'mul_ln864_9' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln17_14 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_9, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 214 'partselect' 'trunc_ln17_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln17_16 = zext i8 %trunc_ln17_14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 215 'zext' 'zext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln864_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_66, i4 0"   --->   Operation 216 'bitconcatenate' 'shl_ln864_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln864_18 = zext i13 %shl_ln864_2"   --->   Operation 217 'zext' 'zext_ln864_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln864_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_66, i1 0"   --->   Operation 218 'bitconcatenate' 'shl_ln864_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln864_19 = zext i10 %shl_ln864_4"   --->   Operation 219 'zext' 'zext_ln864_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln864_20 = zext i10 %shl_ln864_4"   --->   Operation 220 'zext' 'zext_ln864_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.75ns)   --->   "%sub_ln864_2 = sub i14 %zext_ln864_18, i14 %zext_ln864_20"   --->   Operation 221 'sub' 'sub_ln864_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln864_25 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_2, i32 5, i32 13"   --->   Operation 222 'partselect' 'trunc_ln864_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i9 %trunc_ln864_25" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 223 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln17_17 = zext i11 %sext_ln17_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 224 'zext' 'zext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln864_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_66, i5 0"   --->   Operation 225 'bitconcatenate' 'shl_ln864_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln864_21 = zext i14 %shl_ln864_9"   --->   Operation 226 'zext' 'zext_ln864_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.76ns)   --->   "%sub_ln864_3 = sub i15 %zext_ln864_21, i15 %zext_ln864_19"   --->   Operation 227 'sub' 'sub_ln864_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln864_26 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_3, i32 5, i32 14"   --->   Operation 228 'partselect' 'trunc_ln864_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i10 %trunc_ln864_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 229 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln17_18 = zext i11 %sext_ln17_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 230 'zext' 'zext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.75ns)   --->   "%r_V_24 = sub i14 %zext_ln864_15, i14 %zext_ln864_18"   --->   Operation 231 'sub' 'r_V_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln864_27 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_24, i32 5, i32 13"   --->   Operation 232 'partselect' 'trunc_ln864_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i9 %trunc_ln864_27"   --->   Operation 233 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.46ns)   --->   "%mul_ln864_10 = mul i14 %zext_ln864_15, i14 19"   --->   Operation 234 'mul' 'mul_ln864_10' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln17_15 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_10, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 235 'partselect' 'trunc_ln17_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln17_19 = zext i9 %trunc_ln17_15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 236 'zext' 'zext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1319_22 = zext i9 %p_read_65"   --->   Operation 237 'zext' 'zext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1319_23 = zext i9 %p_read_65"   --->   Operation 238 'zext' 'zext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1319_24 = zext i9 %p_read_65"   --->   Operation 239 'zext' 'zext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1319_25 = zext i9 %p_read_65"   --->   Operation 240 'zext' 'zext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.46ns)   --->   "%r_V_25 = mul i16 %zext_ln1319_25, i16 65495"   --->   Operation 241 'mul' 'r_V_25' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln864_28 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_25, i32 5, i32 15"   --->   Operation 242 'partselect' 'trunc_ln864_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i11 %trunc_ln864_28"   --->   Operation 243 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.46ns)   --->   "%mul_ln864_11 = mul i14 %zext_ln1319_22, i14 23"   --->   Operation 244 'mul' 'mul_ln864_11' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln17_16 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_11, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 245 'partselect' 'trunc_ln17_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln17_20 = zext i9 %trunc_ln17_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 246 'zext' 'zext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.46ns)   --->   "%r_V_26 = mul i15 %zext_ln1319_24, i15 32746"   --->   Operation 247 'mul' 'r_V_26' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln864_29 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_26, i32 5, i32 14"   --->   Operation 248 'partselect' 'trunc_ln864_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (1.46ns)   --->   "%mul_ln864_12 = mul i13 %zext_ln1319_23, i13 13"   --->   Operation 249 'mul' 'mul_ln864_12' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_12, i32 5, i32 12"   --->   Operation 250 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1319_26 = zext i8 %mult_V_s"   --->   Operation 251 'zext' 'zext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln1319_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_65, i4 0"   --->   Operation 252 'bitconcatenate' 'shl_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1319_27 = zext i13 %shl_ln1319_10"   --->   Operation 253 'zext' 'zext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.75ns)   --->   "%sub_ln1319_10 = sub i14 0, i14 %zext_ln1319_27"   --->   Operation 254 'sub' 'sub_ln1319_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i14 %sub_ln1319_10"   --->   Operation 255 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1319_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_65, i2 0"   --->   Operation 256 'bitconcatenate' 'shl_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1319_28 = zext i11 %shl_ln1319_11"   --->   Operation 257 'zext' 'zext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.76ns)   --->   "%r_V_27 = sub i15 %sext_ln1319_3, i15 %zext_ln1319_28"   --->   Operation 258 'sub' 'r_V_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln864_30 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_27, i32 5, i32 14"   --->   Operation 259 'partselect' 'trunc_ln864_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i10 %trunc_ln864_30"   --->   Operation 260 'sext' 'sext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.75ns)   --->   "%r_V_28 = sub i14 %zext_ln1319_22, i14 %zext_ln1319_27"   --->   Operation 261 'sub' 'r_V_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln864_31 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_28, i32 5, i32 13"   --->   Operation 262 'partselect' 'trunc_ln864_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i9 %trunc_ln864_31"   --->   Operation 263 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_65, i32 1, i32 8"   --->   Operation 264 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln17_21 = zext i8 %mult_V_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 265 'zext' 'zext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln864_22 = zext i11 %shl_ln1319_11"   --->   Operation 266 'zext' 'zext_ln864_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.75ns)   --->   "%sub_ln864_4 = sub i14 %zext_ln1319_27, i14 %zext_ln864_22"   --->   Operation 267 'sub' 'sub_ln864_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln864_32 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_4, i32 5, i32 13"   --->   Operation 268 'partselect' 'trunc_ln864_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln864_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_64, i5 0"   --->   Operation 269 'bitconcatenate' 'shl_ln864_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln864_23 = zext i14 %shl_ln864_6"   --->   Operation 270 'zext' 'zext_ln864_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln864_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_64, i1 0"   --->   Operation 271 'bitconcatenate' 'shl_ln864_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln864_24 = zext i10 %shl_ln864_10"   --->   Operation 272 'zext' 'zext_ln864_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.76ns)   --->   "%add_ln864_6 = add i15 %zext_ln864_23, i15 %zext_ln864_24"   --->   Operation 273 'add' 'add_ln864_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln17_17 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_6, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 274 'partselect' 'trunc_ln17_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1319_29 = zext i10 %trunc_ln17_17"   --->   Operation 275 'zext' 'zext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1319_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_64, i4 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1319_30 = zext i13 %shl_ln1319_12"   --->   Operation 277 'zext' 'zext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.75ns)   --->   "%r_V_29 = sub i14 0, i14 %zext_ln1319_30"   --->   Operation 278 'sub' 'r_V_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln864_33 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_29, i32 5, i32 13"   --->   Operation 279 'partselect' 'trunc_ln864_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i9 %trunc_ln864_33"   --->   Operation 280 'sext' 'sext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln1319_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_64, i2 0"   --->   Operation 281 'bitconcatenate' 'shl_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1319_31 = zext i11 %shl_ln1319_13"   --->   Operation 282 'zext' 'zext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.75ns)   --->   "%r_V_30 = sub i14 %zext_ln1319_31, i14 %zext_ln1319_30"   --->   Operation 283 'sub' 'r_V_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln864_34 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_30, i32 5, i32 13"   --->   Operation 284 'partselect' 'trunc_ln864_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i9 %trunc_ln864_34" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 285 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln864_25 = zext i9 %p_read_63"   --->   Operation 286 'zext' 'zext_ln864_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln864_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_63, i5 0"   --->   Operation 287 'bitconcatenate' 'shl_ln864_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln864_26 = zext i14 %shl_ln864_11"   --->   Operation 288 'zext' 'zext_ln864_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln864_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_63, i1 0"   --->   Operation 289 'bitconcatenate' 'shl_ln864_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln864_27 = zext i10 %shl_ln864_12"   --->   Operation 290 'zext' 'zext_ln864_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln864_28 = zext i10 %shl_ln864_12"   --->   Operation 291 'zext' 'zext_ln864_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.76ns)   --->   "%sub_ln864_5 = sub i15 %zext_ln864_26, i15 %zext_ln864_28"   --->   Operation 292 'sub' 'sub_ln864_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln864_35 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_5, i32 5, i32 14"   --->   Operation 293 'partselect' 'trunc_ln864_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i10 %trunc_ln864_35" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 294 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln17_23 = zext i11 %sext_ln17_5" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 295 'zext' 'zext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1319_32 = zext i9 %p_read_63"   --->   Operation 296 'zext' 'zext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln1319_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_63, i4 0"   --->   Operation 297 'bitconcatenate' 'shl_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1319_33 = zext i13 %shl_ln1319_14"   --->   Operation 298 'zext' 'zext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.75ns)   --->   "%r_V_31 = sub i14 %zext_ln864_27, i14 %zext_ln1319_33"   --->   Operation 299 'sub' 'r_V_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln864_36 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_31, i32 5, i32 13"   --->   Operation 300 'partselect' 'trunc_ln864_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i9 %trunc_ln864_36"   --->   Operation 301 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln864_12 = sext i9 %trunc_ln864_36"   --->   Operation 302 'sext' 'sext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln864_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_63, i3 0"   --->   Operation 303 'bitconcatenate' 'shl_ln864_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln864_29 = zext i12 %shl_ln864_13"   --->   Operation 304 'zext' 'zext_ln864_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.76ns)   --->   "%sub_ln864_6 = sub i15 %zext_ln864_26, i15 %zext_ln864_29"   --->   Operation 305 'sub' 'sub_ln864_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln864_37 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_6, i32 5, i32 14"   --->   Operation 306 'partselect' 'trunc_ln864_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.75ns)   --->   "%sub_ln1319_15 = sub i14 0, i14 %zext_ln1319_33"   --->   Operation 307 'sub' 'sub_ln1319_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i14 %sub_ln1319_15"   --->   Operation 308 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.76ns)   --->   "%r_V_32 = sub i15 %sext_ln1319_4, i15 %zext_ln1319_32"   --->   Operation 309 'sub' 'r_V_32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln864_38 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_32, i32 5, i32 14"   --->   Operation 310 'partselect' 'trunc_ln864_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1319_24 = sext i10 %trunc_ln864_38"   --->   Operation 311 'sext' 'sext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (1.46ns)   --->   "%r_V_33 = mul i15 %zext_ln1319_32, i15 32749"   --->   Operation 312 'mul' 'r_V_33' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln864_39 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_33, i32 5, i32 14"   --->   Operation 313 'partselect' 'trunc_ln864_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln864_13 = sext i10 %trunc_ln864_39"   --->   Operation 314 'sext' 'sext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.75ns)   --->   "%add_ln864_7 = add i14 %zext_ln1319_33, i14 %zext_ln864_25"   --->   Operation 315 'add' 'add_ln864_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln17_18 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_7, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 316 'partselect' 'trunc_ln17_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln17_25 = zext i9 %trunc_ln17_18" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 317 'zext' 'zext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.76ns)   --->   "%sub_ln1319_17 = sub i15 0, i15 %zext_ln864_26"   --->   Operation 318 'sub' 'sub_ln1319_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i15 %sub_ln1319_17"   --->   Operation 319 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1319_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_63, i2 0"   --->   Operation 320 'bitconcatenate' 'shl_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1319_34 = zext i11 %shl_ln1319_15"   --->   Operation 321 'zext' 'zext_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.77ns)   --->   "%r_V_34 = sub i16 %sext_ln1319_5, i16 %zext_ln1319_34"   --->   Operation 322 'sub' 'r_V_34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln864_40 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_34, i32 5, i32 15"   --->   Operation 323 'partselect' 'trunc_ln864_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln864_14 = sext i11 %trunc_ln864_40"   --->   Operation 324 'sext' 'sext_ln864_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.75ns)   --->   "%add_ln864_8 = add i14 %zext_ln1319_33, i14 %zext_ln864_27"   --->   Operation 325 'add' 'add_ln864_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln17_19 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_8, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 326 'partselect' 'trunc_ln17_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (1.46ns)   --->   "%mul_ln864_13 = mul i14 %zext_ln864_25, i14 25"   --->   Operation 327 'mul' 'mul_ln864_13' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln17_20 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_13, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 328 'partselect' 'trunc_ln17_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln864_30 = zext i11 %shl_ln1319_15"   --->   Operation 329 'zext' 'zext_ln864_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.76ns)   --->   "%sub_ln864_7 = sub i15 %zext_ln864_26, i15 %zext_ln864_30"   --->   Operation 330 'sub' 'sub_ln864_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln864_41 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_7, i32 5, i32 14"   --->   Operation 331 'partselect' 'trunc_ln864_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i10 %trunc_ln864_41" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 332 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln17_28 = zext i11 %sext_ln17_7" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 333 'zext' 'zext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %p_read_62" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 334 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln864_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_62, i4 0"   --->   Operation 335 'bitconcatenate' 'shl_ln864_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln864_31 = zext i13 %shl_ln864_14"   --->   Operation 336 'zext' 'zext_ln864_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln864_32 = zext i13 %shl_ln864_14"   --->   Operation 337 'zext' 'zext_ln864_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln864_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_62, i1 0"   --->   Operation 338 'bitconcatenate' 'shl_ln864_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln864_33 = zext i10 %shl_ln864_15"   --->   Operation 339 'zext' 'zext_ln864_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.75ns)   --->   "%sub_ln864_8 = sub i14 %zext_ln864_32, i14 %zext_ln864_33"   --->   Operation 340 'sub' 'sub_ln864_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln864_42 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_8, i32 5, i32 13"   --->   Operation 341 'partselect' 'trunc_ln864_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i9 %trunc_ln864_42" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 342 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln864_34 = zext i11 %sext_ln17_8"   --->   Operation 343 'zext' 'zext_ln864_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln864_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_62, i5 0"   --->   Operation 344 'bitconcatenate' 'shl_ln864_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln864_35 = zext i14 %shl_ln864_16"   --->   Operation 345 'zext' 'zext_ln864_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln864_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_62, i3 0"   --->   Operation 346 'bitconcatenate' 'shl_ln864_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln864_36 = zext i12 %shl_ln864_17"   --->   Operation 347 'zext' 'zext_ln864_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.76ns)   --->   "%add_ln864_9 = add i15 %zext_ln864_35, i15 %zext_ln864_36"   --->   Operation 348 'add' 'add_ln864_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln17_21 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_9, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 349 'partselect' 'trunc_ln17_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (1.46ns)   --->   "%mul_ln864_14 = mul i13 %zext_ln70, i13 13"   --->   Operation 350 'mul' 'mul_ln864_14' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln17_22 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_14, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 351 'partselect' 'trunc_ln17_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln17_31 = zext i8 %trunc_ln17_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 352 'zext' 'zext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln864_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read_62, i6 0"   --->   Operation 353 'bitconcatenate' 'shl_ln864_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln864_37 = zext i15 %shl_ln864_18"   --->   Operation 354 'zext' 'zext_ln864_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.77ns)   --->   "%sub_ln864_9 = sub i16 %zext_ln864_37, i16 %zext_ln864_31"   --->   Operation 355 'sub' 'sub_ln864_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln17_23 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln864_9, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 356 'partselect' 'trunc_ln17_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln17_32 = zext i11 %trunc_ln17_23" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 357 'zext' 'zext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln864_38 = zext i9 %p_read_61"   --->   Operation 358 'zext' 'zext_ln864_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln864_39 = zext i9 %p_read_61"   --->   Operation 359 'zext' 'zext_ln864_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln864_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_61, i4 0"   --->   Operation 360 'bitconcatenate' 'shl_ln864_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln864_40 = zext i13 %shl_ln864_19"   --->   Operation 361 'zext' 'zext_ln864_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln864_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_61, i2 0"   --->   Operation 362 'bitconcatenate' 'shl_ln864_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln864_41 = zext i11 %shl_ln864_20"   --->   Operation 363 'zext' 'zext_ln864_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.75ns)   --->   "%sub_ln864_10 = sub i14 %zext_ln864_40, i14 %zext_ln864_41"   --->   Operation 364 'sub' 'sub_ln864_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln864_43 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_10, i32 5, i32 13"   --->   Operation 365 'partselect' 'trunc_ln864_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i9 %trunc_ln864_43" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 366 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln17_33 = zext i11 %sext_ln17_9" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 367 'zext' 'zext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln1319_35 = zext i9 %p_read_61"   --->   Operation 368 'zext' 'zext_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.75ns)   --->   "%r_V_35 = sub i14 %zext_ln864_38, i14 %zext_ln864_40"   --->   Operation 369 'sub' 'r_V_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln864_44 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_35, i32 5, i32 13"   --->   Operation 370 'partselect' 'trunc_ln864_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln864_15 = sext i9 %trunc_ln864_44"   --->   Operation 371 'sext' 'sext_ln864_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.75ns)   --->   "%add_ln864_10 = add i14 %zext_ln864_40, i14 %zext_ln864_38"   --->   Operation 372 'add' 'add_ln864_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln17_24 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_10, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 373 'partselect' 'trunc_ln17_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln17_34 = zext i9 %trunc_ln17_24" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 374 'zext' 'zext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (1.46ns)   --->   "%mul_ln864_15 = mul i13 %zext_ln864_39, i13 11"   --->   Operation 375 'mul' 'mul_ln864_15' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln17_25 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_15, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 376 'partselect' 'trunc_ln17_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln17_35 = zext i8 %trunc_ln17_25" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 377 'zext' 'zext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (1.46ns)   --->   "%r_V_36 = mul i15 %zext_ln1319_35, i15 32747"   --->   Operation 378 'mul' 'r_V_36' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln864_45 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_36, i32 5, i32 14"   --->   Operation 379 'partselect' 'trunc_ln864_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln864_16 = sext i10 %trunc_ln864_45"   --->   Operation 380 'sext' 'sext_ln864_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (1.46ns)   --->   "%mul_ln864_16 = mul i14 %zext_ln864_38, i14 21"   --->   Operation 381 'mul' 'mul_ln864_16' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln17_26 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_16, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 382 'partselect' 'trunc_ln17_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln17_36 = zext i9 %trunc_ln17_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 383 'zext' 'zext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_60, i32 1, i32 8"   --->   Operation 384 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln17_37 = zext i8 %mult_V_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 385 'zext' 'zext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln1319_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_60, i4 0"   --->   Operation 386 'bitconcatenate' 'shl_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln1319_36 = zext i13 %shl_ln1319_16"   --->   Operation 387 'zext' 'zext_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln1319_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_60, i1 0"   --->   Operation 388 'bitconcatenate' 'shl_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln1319_37 = zext i10 %shl_ln1319_17"   --->   Operation 389 'zext' 'zext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1319_38 = zext i10 %shl_ln1319_17"   --->   Operation 390 'zext' 'zext_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.75ns)   --->   "%r_V_37 = sub i14 %zext_ln1319_38, i14 %zext_ln1319_36"   --->   Operation 391 'sub' 'r_V_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln864_46 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_37, i32 5, i32 13"   --->   Operation 392 'partselect' 'trunc_ln864_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1319_25 = sext i9 %trunc_ln864_46"   --->   Operation 393 'sext' 'sext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.75ns)   --->   "%sub_ln1319_20 = sub i14 0, i14 %zext_ln1319_36"   --->   Operation 394 'sub' 'sub_ln1319_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i14 %sub_ln1319_20"   --->   Operation 395 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.76ns)   --->   "%r_V_38 = sub i15 %sext_ln1319_6, i15 %zext_ln1319_37"   --->   Operation 396 'sub' 'r_V_38' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln864_47 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_38, i32 5, i32 14"   --->   Operation 397 'partselect' 'trunc_ln864_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln1319_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_60, i2 0"   --->   Operation 398 'bitconcatenate' 'shl_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln1319_39 = zext i11 %shl_ln1319_18"   --->   Operation 399 'zext' 'zext_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.76ns)   --->   "%r_V_39 = sub i15 %sext_ln1319_6, i15 %zext_ln1319_39"   --->   Operation 400 'sub' 'r_V_39' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln864_48 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_39, i32 5, i32 14"   --->   Operation 401 'partselect' 'trunc_ln864_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i10 %trunc_ln864_48" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 402 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln17_38 = zext i9 %p_read_59" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 403 'zext' 'zext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln17_39 = zext i9 %p_read_59" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 404 'zext' 'zext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln17_40 = zext i9 %p_read_59" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 405 'zext' 'zext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %p_read_59, i32 2, i32 8"   --->   Operation 406 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln17_41 = zext i7 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 407 'zext' 'zext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln864_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_59, i4 0"   --->   Operation 408 'bitconcatenate' 'shl_ln864_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln864_42 = zext i13 %shl_ln864_21"   --->   Operation 409 'zext' 'zext_ln864_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.75ns)   --->   "%add_ln864_11 = add i14 %zext_ln864_42, i14 %zext_ln17_39"   --->   Operation 410 'add' 'add_ln864_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln17_27 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_11, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 411 'partselect' 'trunc_ln17_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln17_42 = zext i9 %trunc_ln17_27" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 412 'zext' 'zext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln864_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_59, i2 0"   --->   Operation 413 'bitconcatenate' 'shl_ln864_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln864_43 = zext i11 %shl_ln864_22"   --->   Operation 414 'zext' 'zext_ln864_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln864_44 = zext i11 %shl_ln864_22"   --->   Operation 415 'zext' 'zext_ln864_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.75ns)   --->   "%add_ln864_12 = add i14 %zext_ln864_42, i14 %zext_ln864_44"   --->   Operation 416 'add' 'add_ln864_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln17_28 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_12, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 417 'partselect' 'trunc_ln17_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.46ns)   --->   "%mul_ln864_17 = mul i13 %zext_ln17_40, i13 13"   --->   Operation 418 'mul' 'mul_ln864_17' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln17_29 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_17, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 419 'partselect' 'trunc_ln17_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln17_44 = zext i8 %trunc_ln17_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 420 'zext' 'zext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln17_45 = zext i8 %trunc_ln17_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 421 'zext' 'zext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln864_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_59, i5 0"   --->   Operation 422 'bitconcatenate' 'shl_ln864_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln864_45 = zext i14 %shl_ln864_23"   --->   Operation 423 'zext' 'zext_ln864_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.76ns)   --->   "%add_ln864_13 = add i15 %zext_ln864_45, i15 %zext_ln864_43"   --->   Operation 424 'add' 'add_ln864_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln17_30 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_13, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 425 'partselect' 'trunc_ln17_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.75ns)   --->   "%r_V_40 = sub i14 %zext_ln17_39, i14 %zext_ln864_42"   --->   Operation 426 'sub' 'r_V_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln864_49 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_40, i32 5, i32 13"   --->   Operation 427 'partselect' 'trunc_ln864_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln864_17 = sext i9 %trunc_ln864_49"   --->   Operation 428 'sext' 'sext_ln864_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.75ns)   --->   "%sub_ln864_11 = sub i14 %zext_ln864_42, i14 %zext_ln864_44"   --->   Operation 429 'sub' 'sub_ln864_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln864_50 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_11, i32 5, i32 13"   --->   Operation 430 'partselect' 'trunc_ln864_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i9 %trunc_ln864_50" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 431 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln17_47 = zext i11 %sext_ln17_10" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 432 'zext' 'zext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1319_40 = zext i9 %p_read_58"   --->   Operation 433 'zext' 'zext_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln1319_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_58, i3 0"   --->   Operation 434 'bitconcatenate' 'shl_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln1319_41 = zext i12 %shl_ln1319_19"   --->   Operation 435 'zext' 'zext_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.74ns)   --->   "%sub_ln1319_23 = sub i13 0, i13 %zext_ln1319_41"   --->   Operation 436 'sub' 'sub_ln1319_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i13 %sub_ln1319_23"   --->   Operation 437 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln1319_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_58, i1 0"   --->   Operation 438 'bitconcatenate' 'shl_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln1319_42 = zext i10 %shl_ln1319_20"   --->   Operation 439 'zext' 'zext_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1319_43 = zext i10 %shl_ln1319_20"   --->   Operation 440 'zext' 'zext_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.75ns)   --->   "%r_V_41 = sub i14 %sext_ln1319_7, i14 %zext_ln1319_43"   --->   Operation 441 'sub' 'r_V_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln864_51 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_41, i32 5, i32 13"   --->   Operation 442 'partselect' 'trunc_ln864_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln864_18 = sext i9 %trunc_ln864_51"   --->   Operation 443 'sext' 'sext_ln864_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%shl_ln864_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_58, i5 0"   --->   Operation 444 'bitconcatenate' 'shl_ln864_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln864_46 = zext i14 %shl_ln864_24"   --->   Operation 445 'zext' 'zext_ln864_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.76ns)   --->   "%add_ln864_14 = add i15 %zext_ln864_46, i15 %zext_ln1319_40"   --->   Operation 446 'add' 'add_ln864_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln17_31 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_14, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 447 'partselect' 'trunc_ln17_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln17_48 = zext i10 %trunc_ln17_31" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 448 'zext' 'zext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln1319_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_58, i4 0"   --->   Operation 449 'bitconcatenate' 'shl_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln1319_44 = zext i13 %shl_ln1319_21"   --->   Operation 450 'zext' 'zext_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln1319_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_58, i2 0"   --->   Operation 451 'bitconcatenate' 'shl_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1319_45 = zext i11 %shl_ln1319_22"   --->   Operation 452 'zext' 'zext_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.75ns)   --->   "%r_V_42 = sub i14 %zext_ln1319_45, i14 %zext_ln1319_44"   --->   Operation 453 'sub' 'r_V_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln864_52 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_42, i32 5, i32 13"   --->   Operation 454 'partselect' 'trunc_ln864_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln1319_27 = sext i9 %trunc_ln864_52"   --->   Operation 455 'sext' 'sext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (1.46ns)   --->   "%r_V_43 = mul i15 %zext_ln1319_40, i15 32749"   --->   Operation 456 'mul' 'r_V_43' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln864_53 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_43, i32 5, i32 14"   --->   Operation 457 'partselect' 'trunc_ln864_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1319_28 = sext i10 %trunc_ln864_53"   --->   Operation 458 'sext' 'sext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1319_29 = sext i10 %trunc_ln864_53"   --->   Operation 459 'sext' 'sext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.74ns)   --->   "%r_V_44 = sub i13 %zext_ln1319_42, i13 %zext_ln1319_41"   --->   Operation 460 'sub' 'r_V_44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln864_54 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_44, i32 5, i32 12"   --->   Operation 461 'partselect' 'trunc_ln864_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.76ns)   --->   "%sub_ln864_12 = sub i15 %zext_ln864_46, i15 %zext_ln1319_40"   --->   Operation 462 'sub' 'sub_ln864_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln864_55 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_12, i32 5, i32 14"   --->   Operation 463 'partselect' 'trunc_ln864_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i10 %trunc_ln864_55" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 464 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln17_49 = zext i11 %sext_ln17_11" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 465 'zext' 'zext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln864_47 = zext i9 %p_read_57"   --->   Operation 466 'zext' 'zext_ln864_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (1.46ns)   --->   "%mul_ln864_18 = mul i14 %zext_ln864_47, i14 29"   --->   Operation 467 'mul' 'mul_ln864_18' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln17_32 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_18, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 468 'partselect' 'trunc_ln17_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln17_50 = zext i9 %trunc_ln17_32" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 469 'zext' 'zext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln1319_46 = zext i9 %p_read_57"   --->   Operation 470 'zext' 'zext_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (1.46ns)   --->   "%r_V_45 = mul i14 %zext_ln864_47, i14 16371"   --->   Operation 471 'mul' 'r_V_45' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln864_56 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_45, i32 5, i32 13"   --->   Operation 472 'partselect' 'trunc_ln864_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1319_30 = sext i9 %trunc_ln864_56"   --->   Operation 473 'sext' 'sext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (1.46ns)   --->   "%r_V_46 = mul i15 %zext_ln1319_46, i15 32742"   --->   Operation 474 'mul' 'r_V_46' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln864_57 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_46, i32 5, i32 14"   --->   Operation 475 'partselect' 'trunc_ln864_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1319_31 = sext i10 %trunc_ln864_57"   --->   Operation 476 'sext' 'sext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln1319_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_57, i4 0"   --->   Operation 477 'bitconcatenate' 'shl_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1319_47 = zext i13 %shl_ln1319_23"   --->   Operation 478 'zext' 'zext_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%shl_ln1319_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_57, i2 0"   --->   Operation 479 'bitconcatenate' 'shl_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1319_48 = zext i11 %shl_ln1319_24"   --->   Operation 480 'zext' 'zext_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.75ns)   --->   "%r_V_47 = sub i14 %zext_ln1319_48, i14 %zext_ln1319_47"   --->   Operation 481 'sub' 'r_V_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln864_58 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_47, i32 5, i32 13"   --->   Operation 482 'partselect' 'trunc_ln864_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln864_20 = sext i9 %trunc_ln864_58"   --->   Operation 483 'sext' 'sext_ln864_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_57, i32 1, i32 8"   --->   Operation 484 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln17_51 = zext i8 %mult_V_4" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 485 'zext' 'zext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (1.46ns)   --->   "%r_V_48 = mul i15 %zext_ln1319_46, i15 32746"   --->   Operation 486 'mul' 'r_V_48' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln864_59 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_48, i32 5, i32 14"   --->   Operation 487 'partselect' 'trunc_ln864_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i10 %trunc_ln864_59" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 488 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i10 %trunc_ln864_59" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 489 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln864_48 = zext i9 %p_read_56"   --->   Operation 490 'zext' 'zext_ln864_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln864_49 = zext i9 %p_read_56"   --->   Operation 491 'zext' 'zext_ln864_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (1.46ns)   --->   "%mul_ln864_19 = mul i15 %zext_ln864_49, i15 37"   --->   Operation 492 'mul' 'mul_ln864_19' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln17_33 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_19, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 493 'partselect' 'trunc_ln17_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_56, i32 1, i32 8"   --->   Operation 494 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln864_50 = zext i8 %mult_V_5"   --->   Operation 495 'zext' 'zext_ln864_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (1.46ns)   --->   "%mul_ln864_20 = mul i13 %zext_ln864_48, i13 11"   --->   Operation 496 'mul' 'mul_ln864_20' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln17_34 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_20, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 497 'partselect' 'trunc_ln17_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln17_52 = zext i8 %trunc_ln17_34" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 498 'zext' 'zext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln864_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_56, i4 0"   --->   Operation 499 'bitconcatenate' 'shl_ln864_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln864_51 = zext i13 %shl_ln864_25"   --->   Operation 500 'zext' 'zext_ln864_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%shl_ln864_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_56, i1 0"   --->   Operation 501 'bitconcatenate' 'shl_ln864_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln864_52 = zext i10 %shl_ln864_26"   --->   Operation 502 'zext' 'zext_ln864_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.75ns)   --->   "%sub_ln864_13 = sub i14 %zext_ln864_51, i14 %zext_ln864_52"   --->   Operation 503 'sub' 'sub_ln864_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln864_60 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_13, i32 5, i32 13"   --->   Operation 504 'partselect' 'trunc_ln864_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i9 %trunc_ln864_60" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 505 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln17_53 = zext i11 %sext_ln17_12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 506 'zext' 'zext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln1319_49 = zext i9 %p_read_55"   --->   Operation 507 'zext' 'zext_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln1319_50 = zext i9 %p_read_55"   --->   Operation 508 'zext' 'zext_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%shl_ln1319_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_55, i4 0"   --->   Operation 509 'bitconcatenate' 'shl_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln1319_51 = zext i13 %shl_ln1319_25"   --->   Operation 510 'zext' 'zext_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.75ns)   --->   "%sub_ln1319_28 = sub i14 0, i14 %zext_ln1319_51"   --->   Operation 511 'sub' 'sub_ln1319_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1319_8 = sext i14 %sub_ln1319_28"   --->   Operation 512 'sext' 'sext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%shl_ln1319_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_55, i1 0"   --->   Operation 513 'bitconcatenate' 'shl_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln1319_52 = zext i10 %shl_ln1319_26"   --->   Operation 514 'zext' 'zext_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.76ns)   --->   "%r_V_49 = sub i15 %sext_ln1319_8, i15 %zext_ln1319_52"   --->   Operation 515 'sub' 'r_V_49' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln864_61 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_49, i32 5, i32 14"   --->   Operation 516 'partselect' 'trunc_ln864_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln864_21 = sext i10 %trunc_ln864_61"   --->   Operation 517 'sext' 'sext_ln864_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln864_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_55, i5 0"   --->   Operation 518 'bitconcatenate' 'shl_ln864_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln864_53 = zext i14 %shl_ln864_27"   --->   Operation 519 'zext' 'zext_ln864_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.76ns)   --->   "%sub_ln864_14 = sub i15 %zext_ln864_53, i15 %zext_ln1319_52"   --->   Operation 520 'sub' 'sub_ln864_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln864_62 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_14, i32 5, i32 14"   --->   Operation 521 'partselect' 'trunc_ln864_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i10 %trunc_ln864_62" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 522 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln17_54 = zext i11 %sext_ln17_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 523 'zext' 'zext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln1319_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_55, i3 0"   --->   Operation 524 'bitconcatenate' 'shl_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1319_53 = zext i12 %shl_ln1319_27"   --->   Operation 525 'zext' 'zext_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.76ns)   --->   "%r_V_50 = sub i15 %zext_ln1319_53, i15 %zext_ln864_53"   --->   Operation 526 'sub' 'r_V_50' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln864_63 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_50, i32 5, i32 14"   --->   Operation 527 'partselect' 'trunc_ln864_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1319_32 = sext i10 %trunc_ln864_63"   --->   Operation 528 'sext' 'sext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (1.46ns)   --->   "%r_V_51 = mul i15 %zext_ln1319_49, i15 32746"   --->   Operation 529 'mul' 'r_V_51' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln864_64 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_51, i32 5, i32 14"   --->   Operation 530 'partselect' 'trunc_ln864_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (1.46ns)   --->   "%mul_ln864_21 = mul i14 %zext_ln1319_50, i14 29"   --->   Operation 531 'mul' 'mul_ln864_21' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln17_35 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_21, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 532 'partselect' 'trunc_ln17_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln17_55 = zext i9 %trunc_ln17_35" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 533 'zext' 'zext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln864_54 = zext i9 %p_read_54"   --->   Operation 534 'zext' 'zext_ln864_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln864_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_54, i4 0"   --->   Operation 535 'bitconcatenate' 'shl_ln864_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln864_55 = zext i13 %shl_ln864_28"   --->   Operation 536 'zext' 'zext_ln864_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%shl_ln864_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_54, i1 0"   --->   Operation 537 'bitconcatenate' 'shl_ln864_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln864_56 = zext i10 %shl_ln864_29"   --->   Operation 538 'zext' 'zext_ln864_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.75ns)   --->   "%add_ln864_15 = add i14 %zext_ln864_55, i14 %zext_ln864_56"   --->   Operation 539 'add' 'add_ln864_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln17_36 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_15, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 540 'partselect' 'trunc_ln17_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln17_56 = zext i9 %trunc_ln17_36" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 541 'zext' 'zext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (1.46ns)   --->   "%mul_ln864_22 = mul i15 %zext_ln864_54, i15 39"   --->   Operation 542 'mul' 'mul_ln864_22' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln17_37 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_22, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 543 'partselect' 'trunc_ln17_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln17_57 = zext i10 %trunc_ln17_37" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 544 'zext' 'zext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.75ns)   --->   "%r_V_52 = sub i14 %zext_ln864_56, i14 %zext_ln864_55"   --->   Operation 545 'sub' 'r_V_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln864_65 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_52, i32 5, i32 13"   --->   Operation 546 'partselect' 'trunc_ln864_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1319_33 = sext i9 %trunc_ln864_65"   --->   Operation 547 'sext' 'sext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (1.46ns)   --->   "%r_V_53 = mul i15 %zext_ln864_54, i15 32742"   --->   Operation 548 'mul' 'r_V_53' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln864_66 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_53, i32 5, i32 14"   --->   Operation 549 'partselect' 'trunc_ln864_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (1.46ns)   --->   "%r_V_54 = mul i15 %zext_ln864_54, i15 32747"   --->   Operation 550 'mul' 'r_V_54' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln864_67 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_54, i32 5, i32 14"   --->   Operation 551 'partselect' 'trunc_ln864_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i10 %trunc_ln864_67" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 552 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln1319_54 = zext i9 %p_read_53"   --->   Operation 553 'zext' 'zext_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln1319_55 = zext i9 %p_read_53"   --->   Operation 554 'zext' 'zext_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (1.46ns)   --->   "%r_V_55 = mul i16 %zext_ln1319_55, i16 65489"   --->   Operation 555 'mul' 'r_V_55' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln864_68 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_55, i32 5, i32 15"   --->   Operation 556 'partselect' 'trunc_ln864_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_53, i32 1, i32 8"   --->   Operation 557 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln864_57 = zext i8 %mult_V_6"   --->   Operation 558 'zext' 'zext_ln864_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (1.46ns)   --->   "%r_V_56 = mul i15 %zext_ln1319_54, i15 32747"   --->   Operation 559 'mul' 'r_V_56' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln864_69 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_56, i32 5, i32 14"   --->   Operation 560 'partselect' 'trunc_ln864_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln864_24 = sext i10 %trunc_ln864_69"   --->   Operation 561 'sext' 'sext_ln864_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (1.46ns)   --->   "%mul_ln864_23 = mul i15 %zext_ln1319_54, i15 41"   --->   Operation 562 'mul' 'mul_ln864_23' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln17_38 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_23, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 563 'partselect' 'trunc_ln17_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln17_58 = zext i10 %trunc_ln17_38" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 564 'zext' 'zext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1319_56 = zext i9 %p_read_52"   --->   Operation 565 'zext' 'zext_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (1.46ns)   --->   "%r_V_57 = mul i16 %zext_ln1319_56, i16 65498"   --->   Operation 566 'mul' 'r_V_57' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln864_70 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_57, i32 5, i32 15"   --->   Operation 567 'partselect' 'trunc_ln864_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1319_35 = sext i11 %trunc_ln864_70"   --->   Operation 568 'sext' 'sext_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln1319_28 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_52, i5 0"   --->   Operation 569 'bitconcatenate' 'shl_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln1319_57 = zext i14 %shl_ln1319_28"   --->   Operation 570 'zext' 'zext_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln1319_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_52, i3 0"   --->   Operation 571 'bitconcatenate' 'shl_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln1319_58 = zext i12 %shl_ln1319_29"   --->   Operation 572 'zext' 'zext_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.76ns)   --->   "%r_V_58 = sub i15 %zext_ln1319_58, i15 %zext_ln1319_57"   --->   Operation 573 'sub' 'r_V_58' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln864_71 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_58, i32 5, i32 14"   --->   Operation 574 'partselect' 'trunc_ln864_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln864_25 = sext i10 %trunc_ln864_71"   --->   Operation 575 'sext' 'sext_ln864_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln864_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_52, i4 0"   --->   Operation 576 'bitconcatenate' 'shl_ln864_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln864_58 = zext i13 %shl_ln864_30"   --->   Operation 577 'zext' 'zext_ln864_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln864_31 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_52, i2 0"   --->   Operation 578 'bitconcatenate' 'shl_ln864_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln864_59 = zext i11 %shl_ln864_31"   --->   Operation 579 'zext' 'zext_ln864_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln864_60 = zext i11 %shl_ln864_31"   --->   Operation 580 'zext' 'zext_ln864_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.75ns)   --->   "%add_ln864_16 = add i14 %zext_ln864_58, i14 %zext_ln864_60"   --->   Operation 581 'add' 'add_ln864_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln17_39 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_16, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 582 'partselect' 'trunc_ln17_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln17_59 = zext i9 %trunc_ln17_39" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 583 'zext' 'zext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln17_60 = zext i9 %trunc_ln17_39" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 584 'zext' 'zext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.76ns)   --->   "%add_ln864_17 = add i15 %zext_ln1319_57, i15 %zext_ln864_59"   --->   Operation 585 'add' 'add_ln864_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln17_40 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_17, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 586 'partselect' 'trunc_ln17_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i10 %trunc_ln17_40" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 587 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln1319_59 = zext i9 %p_read_51"   --->   Operation 588 'zext' 'zext_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1319_60 = zext i9 %p_read_51"   --->   Operation 589 'zext' 'zext_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (1.46ns)   --->   "%r_V_59 = mul i16 %zext_ln1319_60, i16 65498"   --->   Operation 590 'mul' 'r_V_59' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln864_72 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_59, i32 5, i32 15"   --->   Operation 591 'partselect' 'trunc_ln864_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln864_26 = sext i11 %trunc_ln864_72"   --->   Operation 592 'sext' 'sext_ln864_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln864_61 = zext i9 %p_read_51"   --->   Operation 593 'zext' 'zext_ln864_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln864_32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_51, i4 0"   --->   Operation 594 'bitconcatenate' 'shl_ln864_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln864_62 = zext i13 %shl_ln864_32"   --->   Operation 595 'zext' 'zext_ln864_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln864_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_51, i1 0"   --->   Operation 596 'bitconcatenate' 'shl_ln864_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln864_63 = zext i10 %shl_ln864_33"   --->   Operation 597 'zext' 'zext_ln864_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.75ns)   --->   "%add_ln864_18 = add i14 %zext_ln864_62, i14 %zext_ln864_63"   --->   Operation 598 'add' 'add_ln864_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln17_41 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_18, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 599 'partselect' 'trunc_ln17_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.75ns)   --->   "%sub_ln864_15 = sub i14 %zext_ln864_62, i14 %zext_ln864_63"   --->   Operation 600 'sub' 'sub_ln864_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln864_73 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_15, i32 5, i32 13"   --->   Operation 601 'partselect' 'trunc_ln864_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (1.46ns)   --->   "%mul_ln864_24 = mul i14 %zext_ln864_61, i14 23"   --->   Operation 602 'mul' 'mul_ln864_24' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_24, i32 5, i32 13"   --->   Operation 603 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln17_62 = zext i9 %mult_V_7" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 604 'zext' 'zext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (1.46ns)   --->   "%r_V_60 = mul i15 %zext_ln1319_59, i15 32749"   --->   Operation 605 'mul' 'r_V_60' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln864_74 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_60, i32 5, i32 14"   --->   Operation 606 'partselect' 'trunc_ln864_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1319_36 = sext i10 %trunc_ln864_74"   --->   Operation 607 'sext' 'sext_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.75ns)   --->   "%r_V_61 = sub i14 0, i14 %zext_ln864_62"   --->   Operation 608 'sub' 'r_V_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln864_75 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_61, i32 5, i32 13"   --->   Operation 609 'partselect' 'trunc_ln864_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln1319_61 = zext i9 %p_read_50"   --->   Operation 610 'zext' 'zext_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln1319_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_50, i5 0"   --->   Operation 611 'bitconcatenate' 'shl_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln1319_62 = zext i14 %shl_ln1319_30"   --->   Operation 612 'zext' 'zext_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.76ns)   --->   "%r_V_62 = sub i15 0, i15 %zext_ln1319_62"   --->   Operation 613 'sub' 'r_V_62' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln864_76 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_62, i32 5, i32 14"   --->   Operation 614 'partselect' 'trunc_ln864_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln864_28 = sext i10 %trunc_ln864_76"   --->   Operation 615 'sext' 'sext_ln864_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (1.46ns)   --->   "%mul_ln864_25 = mul i15 %zext_ln1319_61, i15 38"   --->   Operation 616 'mul' 'mul_ln864_25' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln17_42 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_25, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 617 'partselect' 'trunc_ln17_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln17_63 = zext i10 %trunc_ln17_42" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 618 'zext' 'zext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (1.46ns)   --->   "%r_V_63 = mul i15 %zext_ln1319_61, i15 32747"   --->   Operation 619 'mul' 'r_V_63' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln864_77 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_63, i32 5, i32 14"   --->   Operation 620 'partselect' 'trunc_ln864_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (1.46ns)   --->   "%r_V_64 = mul i15 %zext_ln1319_61, i15 32746"   --->   Operation 621 'mul' 'r_V_64' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln864_78 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_64, i32 5, i32 14"   --->   Operation 622 'partselect' 'trunc_ln864_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln864_29 = sext i10 %trunc_ln864_78"   --->   Operation 623 'sext' 'sext_ln864_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln864_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_50, i1 0"   --->   Operation 624 'bitconcatenate' 'shl_ln864_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln864_65 = zext i10 %shl_ln864_34"   --->   Operation 625 'zext' 'zext_ln864_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.76ns)   --->   "%add_ln864_19 = add i15 %zext_ln1319_62, i15 %zext_ln864_65"   --->   Operation 626 'add' 'add_ln864_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln17_43 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_19, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 627 'partselect' 'trunc_ln17_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i10 %trunc_ln17_43" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 628 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln1319_63 = zext i9 %p_read_49"   --->   Operation 629 'zext' 'zext_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln1319_64 = zext i9 %p_read_49"   --->   Operation 630 'zext' 'zext_ln1319_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_49, i4 0"   --->   Operation 631 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln1319_65 = zext i13 %tmp_6"   --->   Operation 632 'zext' 'zext_ln1319_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.75ns)   --->   "%r_V_65 = sub i14 %zext_ln1319_64, i14 %zext_ln1319_65"   --->   Operation 633 'sub' 'r_V_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln864_79 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_65, i32 5, i32 13"   --->   Operation 634 'partselect' 'trunc_ln864_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1319_38 = sext i9 %trunc_ln864_79"   --->   Operation 635 'sext' 'sext_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (1.46ns)   --->   "%r_V_66 = mul i15 %zext_ln1319_63, i15 32741"   --->   Operation 636 'mul' 'r_V_66' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln864_80 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_66, i32 5, i32 14"   --->   Operation 637 'partselect' 'trunc_ln864_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln1319_39 = sext i10 %trunc_ln864_80"   --->   Operation 638 'sext' 'sext_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.75ns)   --->   "%r_V_67 = sub i14 0, i14 %zext_ln1319_65"   --->   Operation 639 'sub' 'r_V_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln864_81 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_67, i32 5, i32 13"   --->   Operation 640 'partselect' 'trunc_ln864_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1319_40 = sext i9 %trunc_ln864_81"   --->   Operation 641 'sext' 'sext_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln1319_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_49, i5 0"   --->   Operation 642 'bitconcatenate' 'shl_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln1319_66 = zext i14 %shl_ln1319_31"   --->   Operation 643 'zext' 'zext_ln1319_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln1319_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_49, i3 0"   --->   Operation 644 'bitconcatenate' 'shl_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln1319_67 = zext i12 %shl_ln1319_32"   --->   Operation 645 'zext' 'zext_ln1319_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.76ns)   --->   "%r_V_68 = sub i15 %zext_ln1319_67, i15 %zext_ln1319_66"   --->   Operation 646 'sub' 'r_V_68' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln864_82 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_68, i32 5, i32 14"   --->   Operation 647 'partselect' 'trunc_ln864_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1319_41 = sext i10 %trunc_ln864_82"   --->   Operation 648 'sext' 'sext_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%shl_ln1319_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_49, i2 0"   --->   Operation 649 'bitconcatenate' 'shl_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln1319_68 = zext i11 %shl_ln1319_33"   --->   Operation 650 'zext' 'zext_ln1319_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.76ns)   --->   "%r_V_69 = sub i15 %zext_ln1319_68, i15 %zext_ln1319_66"   --->   Operation 651 'sub' 'r_V_69' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln864_83 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_69, i32 5, i32 14"   --->   Operation 652 'partselect' 'trunc_ln864_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859 = add i11 %sext_ln864_1, i11 %sext_ln1319_18"   --->   Operation 653 'add' 'add_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 654 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_1 = add i11 %add_ln859, i11 %zext_ln1319_26"   --->   Operation 654 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 655 [1/1] (0.71ns)   --->   "%add_ln859_2 = add i10 %sext_ln864_12, i10 %sext_ln864_20"   --->   Operation 655 'add' 'add_ln859_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_6 = add i12 %zext_ln17_20, i12 %zext_ln17_23"   --->   Operation 656 'add' 'add_ln859_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 657 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_7 = add i12 %add_ln859_6, i12 %zext_ln17_15"   --->   Operation 657 'add' 'add_ln859_7' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_8 = add i11 %zext_ln17_48, i11 %zext_ln17_57"   --->   Operation 658 'add' 'add_ln859_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 659 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_9 = add i11 %add_ln859_8, i11 %zext_ln17_41"   --->   Operation 659 'add' 'add_ln859_9' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_11 = add i11 %sext_ln864_2, i11 %sext_ln1319_11"   --->   Operation 660 'add' 'add_ln859_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 661 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_12 = add i11 %add_ln859_11, i11 %sext_ln864"   --->   Operation 661 'add' 'add_ln859_12' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 662 [1/1] (0.72ns)   --->   "%add_ln859_13 = add i11 %sext_ln864_5, i11 %sext_ln864_21"   --->   Operation 662 'add' 'add_ln859_13' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_18 = add i10 %zext_ln17_6, i10 %zext_ln17_8"   --->   Operation 663 'add' 'add_ln859_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 664 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln859_19 = add i10 %add_ln859_18, i10 %zext_ln17_3"   --->   Operation 664 'add' 'add_ln859_19' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 665 [1/1] (0.73ns)   --->   "%add_ln859_20 = add i12 %zext_ln17_18, i12 %zext_ln17_21"   --->   Operation 665 'add' 'add_ln859_20' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.70ns)   --->   "%add_ln859_23 = add i9 %zext_ln17_35, i9 %zext_ln17_52"   --->   Operation 666 'add' 'add_ln859_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.71ns)   --->   "%add_ln859_25 = add i10 %zext_ln17_55, i10 %zext_ln17_60"   --->   Operation 667 'add' 'add_ln859_25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.72ns)   --->   "%add_ln859_26 = add i11 %sext_ln1319_29, i11 64"   --->   Operation 668 'add' 'add_ln859_26' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_30 = add i13 %zext_ln864_34, i13 %sext_ln864_11"   --->   Operation 669 'add' 'add_ln859_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 670 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_31 = add i13 %add_ln859_30, i13 %zext_ln1319_29"   --->   Operation 670 'add' 'add_ln859_31' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_32 = add i12 %sext_ln864_26, i12 4080"   --->   Operation 671 'add' 'add_ln859_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 672 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_33 = add i12 %add_ln859_32, i12 %sext_ln1319_30"   --->   Operation 672 'add' 'add_ln859_33' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 673 [1/1] (0.70ns)   --->   "%add_ln859_35 = add i9 %zext_ln864_8, i9 %zext_ln17_16"   --->   Operation 673 'add' 'add_ln859_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.72ns)   --->   "%add_ln859_38 = add i11 %sext_ln864_4, i11 %sext_ln1319_14"   --->   Operation 674 'add' 'add_ln859_38' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln859_18 = sext i11 %add_ln859_38"   --->   Operation 675 'sext' 'sext_ln859_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.72ns)   --->   "%add_ln859_39 = add i11 %sext_ln1319_32, i11 48"   --->   Operation 676 'add' 'add_ln859_39' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln859_19 = sext i11 %add_ln859_39"   --->   Operation 677 'sext' 'sext_ln859_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.73ns)   --->   "%add_ln859_40 = add i12 %sext_ln859_19, i12 %sext_ln859_18"   --->   Operation 678 'add' 'add_ln859_40' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.73ns)   --->   "%add_ln859_42 = add i12 %zext_ln17_17, i12 %zext_ln17_45"   --->   Operation 679 'add' 'add_ln859_42' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (0.72ns)   --->   "%add_ln859_44 = add i11 %sext_ln1319_13, i11 %sext_ln1319_15"   --->   Operation 680 'add' 'add_ln859_44' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.72ns)   --->   "%add_ln859_47 = add i11 %sext_ln1319_23, i11 %sext_ln1319_24"   --->   Operation 681 'add' 'add_ln859_47' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.72ns)   --->   "%add_ln859_49 = add i11 %sext_ln1319_27, i11 %sext_ln1319_31"   --->   Operation 682 'add' 'add_ln859_49' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.71ns)   --->   "%add_ln859_50 = add i10 %sext_ln1319_33, i10 944"   --->   Operation 683 'add' 'add_ln859_50' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.72ns)   --->   "%add_ln859_54 = add i10 %trunc_ln2, i10 %zext_ln17_5"   --->   Operation 684 'add' 'add_ln859_54' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.71ns)   --->   "%add_ln859_57 = add i11 %zext_ln17_62, i11 %sext_ln1319_16"   --->   Operation 685 'add' 'add_ln859_57' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.71ns)   --->   "%add_ln859_62 = add i10 %zext_ln17_11, i10 %zext_ln17_13"   --->   Operation 686 'add' 'add_ln859_62' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_64 = add i10 %zext_ln17_50, i10 %zext_ln17_56"   --->   Operation 687 'add' 'add_ln859_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 688 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln859_65 = add i10 %add_ln859_64, i10 %zext_ln17_37"   --->   Operation 688 'add' 'add_ln859_65' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_67 = add i12 %sext_ln864_8, i12 %sext_ln864_18"   --->   Operation 689 'add' 'add_ln859_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 690 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_68 = add i12 %add_ln859_67, i12 %sext_ln1319_9"   --->   Operation 690 'add' 'add_ln859_68' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 691 [1/1] (0.71ns)   --->   "%add_ln859_69 = add i10 %zext_ln17_38, i10 96"   --->   Operation 691 'add' 'add_ln859_69' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln859_18 = zext i10 %add_ln859_69"   --->   Operation 692 'zext' 'zext_ln859_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.72ns)   --->   "%add_ln859_70 = add i12 %zext_ln859_18, i12 %sext_ln864_28"   --->   Operation 693 'add' 'add_ln859_70' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.73ns)   --->   "%add_ln859_73 = add i12 %zext_ln17_2, i12 %zext_ln17_34"   --->   Operation 694 'add' 'add_ln859_73' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.72ns)   --->   "%add_ln859_74 = add i12 %zext_ln70_2, i12 %sext_ln864_3"   --->   Operation 695 'add' 'add_ln859_74' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.73ns)   --->   "%add_ln859_76 = add i12 %sext_ln1319_20, i12 %sext_ln864_14"   --->   Operation 696 'add' 'add_ln859_76' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.72ns)   --->   "%add_ln859_81 = add i10 %zext_ln17_42, i10 %trunc_ln17_33"   --->   Operation 697 'add' 'add_ln859_81' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.73ns)   --->   "%add_ln859_84 = add i12 %zext_ln17_54, i12 %zext_ln17_63"   --->   Operation 698 'add' 'add_ln859_84' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.72ns)   --->   "%add_ln859_85 = add i10 %sext_ln1319_38, i10 272"   --->   Operation 699 'add' 'add_ln859_85' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln859_25 = zext i10 %add_ln859_85"   --->   Operation 700 'zext' 'zext_ln859_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.72ns)   --->   "%add_ln859_86 = add i11 %zext_ln859_25, i11 %sext_ln1319_25"   --->   Operation 701 'add' 'add_ln859_86' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.71ns)   --->   "%add_ln859_89 = add i10 %zext_ln17, i10 %zext_ln17_9"   --->   Operation 702 'add' 'add_ln859_89' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln859_24 = zext i10 %add_ln859_89"   --->   Operation 703 'zext' 'zext_ln859_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_90 = add i12 %zext_ln17_33, i12 %zext_ln17_51"   --->   Operation 704 'add' 'add_ln859_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 705 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_91 = add i12 %add_ln859_90, i12 %zext_ln859_24"   --->   Operation 705 'add' 'add_ln859_91' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 706 [1/1] (0.70ns)   --->   "%add_ln859_92 = add i9 %zext_ln864_50, i9 %zext_ln864_57"   --->   Operation 706 'add' 'add_ln859_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.72ns)   --->   "%add_ln859_93 = add i11 %sext_ln864_6, i11 %sext_ln1319_22"   --->   Operation 707 'add' 'add_ln859_93' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 708 [1/1] (0.72ns)   --->   "%add_ln859_97 = add i11 %sext_ln70_5, i11 %sext_ln864_13"   --->   Operation 708 'add' 'add_ln859_97' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.72ns)   --->   "%add_ln859_98 = add i11 %sext_ln70_6, i11 %sext_ln864_17"   --->   Operation 709 'add' 'add_ln859_98' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.73ns)   --->   "%add_ln859_100 = add i12 %sext_ln1319_28, i12 %sext_ln1319_35"   --->   Operation 710 'add' 'add_ln859_100' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.72ns)   --->   "%add_ln859_101 = add i11 %sext_ln1319_39, i11 2032"   --->   Operation 711 'add' 'add_ln859_101' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.73ns)   --->   "%add_ln859_106 = add i12 %zext_ln17_25, i12 %zext_ln17_47"   --->   Operation 712 'add' 'add_ln859_106' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln859_27 = zext i12 %add_ln859_106"   --->   Operation 713 'zext' 'zext_ln859_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.74ns)   --->   "%add_ln859_107 = add i13 %zext_ln859_27, i13 %zext_ln17_1"   --->   Operation 714 'add' 'add_ln859_107' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.71ns)   --->   "%add_ln859_108 = add i10 %sext_ln1319_19, i10 %sext_ln864_10"   --->   Operation 715 'add' 'add_ln859_108' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.72ns)   --->   "%add_ln859_109 = add i11 %sext_ln864_15, i11 %sext_ln70_8"   --->   Operation 716 'add' 'add_ln859_109' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.72ns)   --->   "%add_ln859_112 = add i11 %sext_ln70_9, i11 %sext_ln864_25"   --->   Operation 717 'add' 'add_ln859_112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.72ns)   --->   "%add_ln859_114 = add i11 %sext_ln1319_36, i11 %sext_ln864_29"   --->   Operation 718 'add' 'add_ln859_114' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.71ns)   --->   "%add_ln859_115 = add i10 %sext_ln1319_40, i10 16"   --->   Operation 719 'add' 'add_ln859_115' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.70ns)   --->   "%add_ln859_119 = add i9 %zext_ln17_31, i9 %zext_ln17_44"   --->   Operation 720 'add' 'add_ln859_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.73ns)   --->   "%add_ln859_121 = add i12 %zext_ln17_53, i12 %zext_ln17_59"   --->   Operation 721 'add' 'add_ln859_121' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.72ns)   --->   "%add_ln859_122 = add i11 %sext_ln70, i11 %sext_ln70_1"   --->   Operation 722 'add' 'add_ln859_122' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 723 [1/1] (0.72ns)   --->   "%add_ln859_125 = add i11 %sext_ln1319_12, i11 %sext_ln70_3"   --->   Operation 723 'add' 'add_ln859_125' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.72ns)   --->   "%add_ln859_126 = add i11 %sext_ln864_7, i11 %sext_ln864_16"   --->   Operation 724 'add' 'add_ln859_126' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.72ns)   --->   "%add_ln859_128 = add i11 %sext_ln864_24, i11 %sext_ln1319_36"   --->   Operation 725 'add' 'add_ln859_128' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.72ns)   --->   "%add_ln859_129 = add i11 %sext_ln1319_41, i11 1936"   --->   Operation 726 'add' 'add_ln859_129' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.72ns)   --->   "%add_ln859_133 = add i10 %trunc_ln17_s, i10 %zext_ln17_19"   --->   Operation 727 'add' 'add_ln859_133' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.73ns)   --->   "%add_ln859_134 = add i12 %zext_ln17_36, i12 %zext_ln17_49"   --->   Operation 728 'add' 'add_ln859_134' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_137 = add i12 %sext_ln70_4, i12 %sext_ln70_7"   --->   Operation 729 'add' 'add_ln859_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 730 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_138 = add i12 %add_ln859_137, i12 %sext_ln70_2"   --->   Operation 730 'add' 'add_ln859_138' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 731 [1/1] (0.73ns)   --->   "%add_ln859_143 = add i12 %zext_ln17_12, i12 %zext_ln17_28"   --->   Operation 731 'add' 'add_ln859_143' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.73ns)   --->   "%add_ln859_144 = add i12 %zext_ln17_32, i12 %zext_ln17_58"   --->   Operation 732 'add' 'add_ln859_144' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.72ns)   --->   "%add_ln859_146 = add i12 %zext_ln70_1, i12 %sext_ln1319_17"   --->   Operation 733 'add' 'add_ln859_146' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i9 %trunc_ln864_6" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 734 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i11 %sext_ln17_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 735 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i10 %trunc_ln864_7"   --->   Operation 736 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i10 %trunc_ln17_5" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 737 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i9 %trunc_ln17_8" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 738 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln17_14 = zext i9 %trunc_ln17_12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 739 'zext' 'zext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i10 %trunc_ln864_23"   --->   Operation 740 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i10 %trunc_ln864_29"   --->   Operation 741 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i9 %trunc_ln864_32" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 742 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln17_22 = zext i11 %sext_ln17_4" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 743 'zext' 'zext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i10 %trunc_ln864_37" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 744 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln17_24 = zext i11 %sext_ln17_6" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 745 'zext' 'zext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln17_26 = zext i9 %trunc_ln17_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 746 'zext' 'zext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln17_27 = zext i9 %trunc_ln17_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 747 'zext' 'zext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln17_29 = zext i11 %sext_ln17_8" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 748 'zext' 'zext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln17_30 = zext i10 %trunc_ln17_21" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 749 'zext' 'zext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1319_26 = sext i10 %trunc_ln864_47"   --->   Operation 750 'sext' 'sext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln17_43 = zext i9 %trunc_ln17_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 751 'zext' 'zext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln17_46 = zext i10 %trunc_ln17_30" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 752 'zext' 'zext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln864_19 = sext i8 %trunc_ln864_54"   --->   Operation 753 'sext' 'sext_ln864_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln864_22 = sext i10 %trunc_ln864_64"   --->   Operation 754 'sext' 'sext_ln864_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1319_34 = sext i10 %trunc_ln864_66"   --->   Operation 755 'sext' 'sext_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln864_23 = sext i11 %trunc_ln864_68"   --->   Operation 756 'sext' 'sext_ln864_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln17_61 = zext i9 %trunc_ln17_41" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 757 'zext' 'zext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln864_27 = sext i9 %trunc_ln864_73"   --->   Operation 758 'sext' 'sext_ln864_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln864_64 = zext i11 %sext_ln864_27"   --->   Operation 759 'zext' 'zext_ln864_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i9 %trunc_ln864_75" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 760 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1319_37 = sext i10 %trunc_ln864_77"   --->   Operation 761 'sext' 'sext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i10 %trunc_ln864_83"   --->   Operation 762 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i11 %add_ln859_1"   --->   Operation 763 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i10 %add_ln859_2"   --->   Operation 764 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.72ns)   --->   "%add_ln859_3 = add i11 %sext_ln1319_34, i11 1984"   --->   Operation 765 'add' 'add_ln859_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i11 %add_ln859_3"   --->   Operation 766 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_4 = add i12 %sext_ln859_3, i12 %sext_ln859_2"   --->   Operation 767 'add' 'add_ln859_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 768 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_5 = add i12 %add_ln859_4, i12 %sext_ln859_1"   --->   Operation 768 'add' 'add_ln859_5' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i12 %add_ln859_7"   --->   Operation 769 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln859_1 = zext i11 %add_ln859_9"   --->   Operation 770 'zext' 'zext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.74ns)   --->   "%add_ln859_10 = add i13 %zext_ln859_1, i13 %zext_ln859"   --->   Operation 771 'add' 'add_ln859_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln859_2 = zext i13 %add_ln859_10"   --->   Operation 772 'zext' 'zext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln859_5 = sext i11 %add_ln859_12"   --->   Operation 773 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i11 %add_ln859_13"   --->   Operation 774 'sext' 'sext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.73ns)   --->   "%add_ln859_14 = add i12 %sext_ln864_23, i12 48"   --->   Operation 775 'add' 'add_ln859_14' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln859_8 = sext i12 %add_ln859_14"   --->   Operation 776 'sext' 'sext_ln859_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_15 = add i13 %sext_ln859_8, i13 %sext_ln859_6"   --->   Operation 777 'add' 'add_ln859_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 778 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_16 = add i13 %add_ln859_15, i13 %sext_ln859_5"   --->   Operation 778 'add' 'add_ln859_16' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln859_9 = sext i13 %add_ln859_16"   --->   Operation 779 'sext' 'sext_ln859_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.75ns)   --->   "%add_ln859_17 = add i15 %sext_ln859_9, i15 %zext_ln859_2"   --->   Operation 780 'add' 'add_ln859_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln859_3 = zext i10 %add_ln859_19"   --->   Operation 781 'zext' 'zext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_21 = add i12 %add_ln859_20, i12 %zext_ln17_10"   --->   Operation 782 'add' 'add_ln859_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 783 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_22 = add i12 %add_ln859_21, i12 %zext_ln859_3"   --->   Operation 783 'add' 'add_ln859_22' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln859_4 = zext i12 %add_ln859_22"   --->   Operation 784 'zext' 'zext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln859_5 = zext i9 %add_ln859_23"   --->   Operation 785 'zext' 'zext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.71ns)   --->   "%add_ln859_24 = add i10 %zext_ln859_5, i10 %zext_ln17_26"   --->   Operation 786 'add' 'add_ln859_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln859_6 = zext i10 %add_ln859_24"   --->   Operation 787 'zext' 'zext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln859_7 = zext i10 %add_ln859_25"   --->   Operation 788 'zext' 'zext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln859_13 = sext i11 %add_ln859_26"   --->   Operation 789 'sext' 'sext_ln859_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.73ns)   --->   "%add_ln859_27 = add i12 %sext_ln859_13, i12 %zext_ln859_7"   --->   Operation 790 'add' 'add_ln859_27' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln859_14 = sext i12 %add_ln859_27"   --->   Operation 791 'sext' 'sext_ln859_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.74ns)   --->   "%add_ln859_28 = add i13 %sext_ln859_14, i13 %zext_ln859_6"   --->   Operation 792 'add' 'add_ln859_28' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln859_15 = sext i13 %add_ln859_28"   --->   Operation 793 'sext' 'sext_ln859_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.75ns)   --->   "%add_ln859_29 = add i14 %sext_ln859_15, i14 %zext_ln859_4"   --->   Operation 794 'add' 'add_ln859_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln859_16 = sext i13 %add_ln859_31"   --->   Operation 795 'sext' 'sext_ln859_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln859_17 = sext i12 %add_ln859_33"   --->   Operation 796 'sext' 'sext_ln859_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.75ns)   --->   "%add_ln859_34 = add i14 %sext_ln859_17, i14 %sext_ln859_16"   --->   Operation 797 'add' 'add_ln859_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln859_8 = zext i9 %add_ln859_35"   --->   Operation 798 'zext' 'zext_ln859_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_36 = add i10 %zext_ln17_43, i10 %zext_ln17_61"   --->   Operation 799 'add' 'add_ln859_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 800 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln859_37 = add i10 %add_ln859_36, i10 %zext_ln859_8"   --->   Operation 800 'add' 'add_ln859_37' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln859_9 = zext i10 %add_ln859_37"   --->   Operation 801 'zext' 'zext_ln859_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln859_21 = sext i12 %add_ln859_40"   --->   Operation 802 'sext' 'sext_ln859_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.74ns)   --->   "%add_ln859_41 = add i13 %sext_ln859_21, i13 %zext_ln859_9"   --->   Operation 803 'add' 'add_ln859_41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln859_10 = zext i12 %add_ln859_42"   --->   Operation 804 'zext' 'zext_ln859_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.74ns)   --->   "%add_ln859_43 = add i13 %zext_ln859_10, i13 %zext_ln17_4"   --->   Operation 805 'add' 'add_ln859_43' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln859_11 = zext i13 %add_ln859_43"   --->   Operation 806 'zext' 'zext_ln859_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln859_22 = sext i11 %add_ln859_44"   --->   Operation 807 'sext' 'sext_ln859_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.73ns)   --->   "%add_ln859_45 = add i13 %sext_ln859_22, i13 %zext_ln864_64"   --->   Operation 808 'add' 'add_ln859_45' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln859_23 = sext i13 %add_ln859_45"   --->   Operation 809 'sext' 'sext_ln859_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.75ns)   --->   "%add_ln859_46 = add i14 %sext_ln859_23, i14 %zext_ln859_11"   --->   Operation 810 'add' 'add_ln859_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln859_24 = sext i14 %add_ln859_46"   --->   Operation 811 'sext' 'sext_ln859_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln859_25 = sext i11 %add_ln859_47"   --->   Operation 812 'sext' 'sext_ln859_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.73ns)   --->   "%add_ln859_48 = add i12 %sext_ln859_25, i12 %sext_ln1319_21"   --->   Operation 813 'add' 'add_ln859_48' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln859_27 = sext i12 %add_ln859_48"   --->   Operation 814 'sext' 'sext_ln859_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln859_28 = sext i11 %add_ln859_49"   --->   Operation 815 'sext' 'sext_ln859_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln859_29 = sext i10 %add_ln859_50"   --->   Operation 816 'sext' 'sext_ln859_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.73ns)   --->   "%add_ln859_51 = add i12 %sext_ln859_29, i12 %sext_ln859_28"   --->   Operation 817 'add' 'add_ln859_51' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln859_30 = sext i12 %add_ln859_51"   --->   Operation 818 'sext' 'sext_ln859_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.74ns)   --->   "%add_ln859_52 = add i13 %sext_ln859_30, i13 %sext_ln859_27"   --->   Operation 819 'add' 'add_ln859_52' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln859_31 = sext i13 %add_ln859_52"   --->   Operation 820 'sext' 'sext_ln859_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.76ns)   --->   "%add_ln859_53 = add i15 %sext_ln859_31, i15 %sext_ln859_24"   --->   Operation 821 'add' 'add_ln859_53' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln859_12 = zext i10 %add_ln859_54"   --->   Operation 822 'zext' 'zext_ln859_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_55 = add i12 %zext_ln17_29, i12 %zext_ln17_46"   --->   Operation 823 'add' 'add_ln859_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 824 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_56 = add i12 %add_ln859_55, i12 %zext_ln859_12"   --->   Operation 824 'add' 'add_ln859_56' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln859_13 = zext i12 %add_ln859_56"   --->   Operation 825 'zext' 'zext_ln859_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln859_33 = sext i11 %add_ln859_57"   --->   Operation 826 'sext' 'sext_ln859_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.72ns)   --->   "%add_ln859_58 = add i11 %sext_ln1319_26, i11 32"   --->   Operation 827 'add' 'add_ln859_58' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln859_34 = sext i11 %add_ln859_58"   --->   Operation 828 'sext' 'sext_ln859_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_59 = add i12 %sext_ln859_34, i12 %sext_ln864_9"   --->   Operation 829 'add' 'add_ln859_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 830 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_60 = add i12 %add_ln859_59, i12 %sext_ln859_33"   --->   Operation 830 'add' 'add_ln859_60' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln859_35 = sext i12 %add_ln859_60"   --->   Operation 831 'sext' 'sext_ln859_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.74ns)   --->   "%add_ln859_61 = add i14 %sext_ln859_35, i14 %zext_ln859_13"   --->   Operation 832 'add' 'add_ln859_61' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln859_14 = zext i10 %add_ln859_62"   --->   Operation 833 'zext' 'zext_ln859_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.72ns)   --->   "%add_ln859_63 = add i11 %zext_ln859_14, i11 %zext_ln17_7"   --->   Operation 834 'add' 'add_ln859_63' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln859_15 = zext i11 %add_ln859_63"   --->   Operation 835 'zext' 'zext_ln859_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln859_16 = zext i10 %add_ln859_65"   --->   Operation 836 'zext' 'zext_ln859_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.73ns)   --->   "%add_ln859_66 = add i12 %zext_ln859_16, i12 %zext_ln859_15"   --->   Operation 837 'add' 'add_ln859_66' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln859_17 = zext i12 %add_ln859_66"   --->   Operation 838 'zext' 'zext_ln859_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln859_36 = sext i12 %add_ln859_68"   --->   Operation 839 'sext' 'sext_ln859_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln859_37 = sext i12 %add_ln859_70"   --->   Operation 840 'sext' 'sext_ln859_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.74ns)   --->   "%add_ln859_71 = add i13 %sext_ln859_37, i13 %sext_ln859_36"   --->   Operation 841 'add' 'add_ln859_71' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln859_38 = sext i13 %add_ln859_71"   --->   Operation 842 'sext' 'sext_ln859_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.75ns)   --->   "%add_ln859_72 = add i14 %sext_ln859_38, i14 %zext_ln859_17"   --->   Operation 843 'add' 'add_ln859_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln859_19 = zext i12 %add_ln859_73"   --->   Operation 844 'zext' 'zext_ln859_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln859_40 = sext i12 %add_ln859_74"   --->   Operation 845 'sext' 'sext_ln859_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.74ns)   --->   "%add_ln859_75 = add i13 %sext_ln859_40, i13 %zext_ln859_19"   --->   Operation 846 'add' 'add_ln859_75' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln859_41 = sext i13 %add_ln859_75"   --->   Operation 847 'sext' 'sext_ln859_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln859_42 = sext i12 %add_ln859_76"   --->   Operation 848 'sext' 'sext_ln859_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.70ns)   --->   "%add_ln859_77 = add i9 %sext_ln864_19, i9 64"   --->   Operation 849 'add' 'add_ln859_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln859_43 = sext i9 %add_ln859_77"   --->   Operation 850 'sext' 'sext_ln859_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.74ns)   --->   "%add_ln859_78 = add i13 %sext_ln859_43, i13 %sext_ln859_42"   --->   Operation 851 'add' 'add_ln859_78' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln859_44 = sext i13 %add_ln859_78"   --->   Operation 852 'sext' 'sext_ln859_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.75ns)   --->   "%add_ln859_79 = add i14 %sext_ln859_44, i14 %sext_ln859_41"   --->   Operation 853 'add' 'add_ln859_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_80 = add i12 %zext_ln17_14, i12 %zext_ln17_24"   --->   Operation 854 'add' 'add_ln859_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln859_20 = zext i10 %add_ln859_81"   --->   Operation 855 'zext' 'zext_ln859_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.72ns)   --->   "%add_ln859_82 = add i11 %zext_ln859_20, i11 %zext_ln17_30"   --->   Operation 856 'add' 'add_ln859_82' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln859_21 = zext i11 %add_ln859_82"   --->   Operation 857 'zext' 'zext_ln859_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_83 = add i12 %zext_ln859_21, i12 %add_ln859_80"   --->   Operation 858 'add' 'add_ln859_83' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln859_22 = zext i12 %add_ln859_83"   --->   Operation 859 'zext' 'zext_ln859_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln859_23 = zext i12 %add_ln859_84"   --->   Operation 860 'zext' 'zext_ln859_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln859_46 = sext i11 %add_ln859_86"   --->   Operation 861 'sext' 'sext_ln859_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.74ns)   --->   "%add_ln859_87 = add i13 %sext_ln859_46, i13 %zext_ln859_23"   --->   Operation 862 'add' 'add_ln859_87' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln859_47 = sext i13 %add_ln859_87"   --->   Operation 863 'sext' 'sext_ln859_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.75ns)   --->   "%add_ln859_88 = add i14 %sext_ln859_47, i14 %zext_ln859_22"   --->   Operation 864 'add' 'add_ln859_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln859_26 = zext i12 %add_ln859_91"   --->   Operation 865 'zext' 'zext_ln859_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln859_28 = zext i9 %add_ln859_92"   --->   Operation 866 'zext' 'zext_ln859_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln859_48 = sext i11 %add_ln859_93"   --->   Operation 867 'sext' 'sext_ln859_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_94 = add i12 %sext_ln859_48, i12 %sext_ln1319_10"   --->   Operation 868 'add' 'add_ln859_94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 869 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_95 = add i12 %add_ln859_94, i12 %zext_ln859_28"   --->   Operation 869 'add' 'add_ln859_95' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln859_49 = sext i12 %add_ln859_95"   --->   Operation 870 'sext' 'sext_ln859_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.74ns)   --->   "%add_ln859_96 = add i14 %sext_ln859_49, i14 %zext_ln859_26"   --->   Operation 871 'add' 'add_ln859_96' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln859_51 = sext i11 %add_ln859_97"   --->   Operation 872 'sext' 'sext_ln859_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln859_52 = sext i11 %add_ln859_98"   --->   Operation 873 'sext' 'sext_ln859_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.73ns)   --->   "%add_ln859_99 = add i12 %sext_ln859_52, i12 %sext_ln859_51"   --->   Operation 874 'add' 'add_ln859_99' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln859_53 = sext i12 %add_ln859_99"   --->   Operation 875 'sext' 'sext_ln859_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln859_54 = sext i12 %add_ln859_100"   --->   Operation 876 'sext' 'sext_ln859_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln859_55 = sext i11 %add_ln859_101"   --->   Operation 877 'sext' 'sext_ln859_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.73ns)   --->   "%add_ln859_102 = add i12 %sext_ln859_55, i12 %sext_ln1319_37"   --->   Operation 878 'add' 'add_ln859_102' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln859_56 = sext i12 %add_ln859_102"   --->   Operation 879 'sext' 'sext_ln859_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.74ns)   --->   "%add_ln859_103 = add i13 %sext_ln859_56, i13 %sext_ln859_54"   --->   Operation 880 'add' 'add_ln859_103' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln859_57 = sext i13 %add_ln859_103"   --->   Operation 881 'sext' 'sext_ln859_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.75ns)   --->   "%add_ln859_104 = add i14 %sext_ln859_57, i14 %sext_ln859_53"   --->   Operation 882 'add' 'add_ln859_104' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln859_30 = zext i13 %add_ln859_107"   --->   Operation 883 'zext' 'zext_ln859_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln859_60 = sext i10 %add_ln859_108"   --->   Operation 884 'sext' 'sext_ln859_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln859_61 = sext i11 %add_ln859_109"   --->   Operation 885 'sext' 'sext_ln859_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.73ns)   --->   "%add_ln859_110 = add i12 %sext_ln859_61, i12 %sext_ln859_60"   --->   Operation 886 'add' 'add_ln859_110' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln859_62 = sext i12 %add_ln859_110"   --->   Operation 887 'sext' 'sext_ln859_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.75ns)   --->   "%add_ln859_111 = add i14 %sext_ln859_62, i14 %zext_ln859_30"   --->   Operation 888 'add' 'add_ln859_111' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln859_63 = sext i14 %add_ln859_111"   --->   Operation 889 'sext' 'sext_ln859_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln859_64 = sext i11 %add_ln859_112"   --->   Operation 890 'sext' 'sext_ln859_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.73ns)   --->   "%add_ln859_113 = add i12 %sext_ln859_64, i12 %sext_ln864_22"   --->   Operation 891 'add' 'add_ln859_113' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln859_65 = sext i12 %add_ln859_113"   --->   Operation 892 'sext' 'sext_ln859_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln859_66 = sext i11 %add_ln859_114"   --->   Operation 893 'sext' 'sext_ln859_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln859_67 = sext i10 %add_ln859_115"   --->   Operation 894 'sext' 'sext_ln859_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.73ns)   --->   "%add_ln859_116 = add i12 %sext_ln859_67, i12 %sext_ln859_66"   --->   Operation 895 'add' 'add_ln859_116' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln859_68 = sext i12 %add_ln859_116"   --->   Operation 896 'sext' 'sext_ln859_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.74ns)   --->   "%add_ln859_117 = add i13 %sext_ln859_68, i13 %sext_ln859_65"   --->   Operation 897 'add' 'add_ln859_117' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln859_69 = sext i13 %add_ln859_117"   --->   Operation 898 'sext' 'sext_ln859_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.76ns)   --->   "%add_ln859_118 = add i15 %sext_ln859_69, i15 %sext_ln859_63"   --->   Operation 899 'add' 'add_ln859_118' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln859_29 = zext i9 %add_ln859_119"   --->   Operation 900 'zext' 'zext_ln859_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.73ns)   --->   "%add_ln859_120 = add i12 %zext_ln859_29, i12 %zext_ln17_22"   --->   Operation 901 'add' 'add_ln859_120' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln859_31 = zext i12 %add_ln859_120"   --->   Operation 902 'zext' 'zext_ln859_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln859_33 = zext i12 %add_ln859_121"   --->   Operation 903 'zext' 'zext_ln859_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln859_71 = sext i11 %add_ln859_122"   --->   Operation 904 'sext' 'sext_ln859_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.74ns)   --->   "%add_ln859_123 = add i13 %sext_ln859_71, i13 %zext_ln859_33"   --->   Operation 905 'add' 'add_ln859_123' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln859_72 = sext i13 %add_ln859_123"   --->   Operation 906 'sext' 'sext_ln859_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.75ns)   --->   "%add_ln859_124 = add i14 %sext_ln859_72, i14 %zext_ln859_31"   --->   Operation 907 'add' 'add_ln859_124' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln859_73 = sext i14 %add_ln859_124"   --->   Operation 908 'sext' 'sext_ln859_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln859_74 = sext i11 %add_ln859_125"   --->   Operation 909 'sext' 'sext_ln859_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln859_75 = sext i11 %add_ln859_126"   --->   Operation 910 'sext' 'sext_ln859_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.73ns)   --->   "%add_ln859_127 = add i12 %sext_ln859_75, i12 %sext_ln859_74"   --->   Operation 911 'add' 'add_ln859_127' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln859_76 = sext i12 %add_ln859_127"   --->   Operation 912 'sext' 'sext_ln859_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln859_77 = sext i11 %add_ln859_128"   --->   Operation 913 'sext' 'sext_ln859_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln859_78 = sext i11 %add_ln859_129"   --->   Operation 914 'sext' 'sext_ln859_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.73ns)   --->   "%add_ln859_130 = add i12 %sext_ln859_78, i12 %sext_ln859_77"   --->   Operation 915 'add' 'add_ln859_130' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln859_79 = sext i12 %add_ln859_130"   --->   Operation 916 'sext' 'sext_ln859_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.74ns)   --->   "%add_ln859_131 = add i13 %sext_ln859_79, i13 %sext_ln859_76"   --->   Operation 917 'add' 'add_ln859_131' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln859_80 = sext i13 %add_ln859_131"   --->   Operation 918 'sext' 'sext_ln859_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.76ns)   --->   "%add_ln859_132 = add i15 %sext_ln859_80, i15 %sext_ln859_73"   --->   Operation 919 'add' 'add_ln859_132' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln859_32 = zext i10 %add_ln859_133"   --->   Operation 920 'zext' 'zext_ln859_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_135 = add i12 %add_ln859_134, i12 %zext_ln17_27"   --->   Operation 921 'add' 'add_ln859_135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 922 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_136 = add i12 %add_ln859_135, i12 %zext_ln859_32"   --->   Operation 922 'add' 'add_ln859_136' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln859_36 = zext i12 %add_ln859_136"   --->   Operation 923 'zext' 'zext_ln859_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln859_82 = sext i12 %add_ln859_138"   --->   Operation 924 'sext' 'sext_ln859_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_139 = add i11 %sext_ln859, i11 2000"   --->   Operation 925 'add' 'add_ln859_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 926 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_140 = add i11 %add_ln859_139, i11 %sext_ln70_10"   --->   Operation 926 'add' 'add_ln859_140' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln859_83 = sext i11 %add_ln859_140"   --->   Operation 927 'sext' 'sext_ln859_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.74ns)   --->   "%add_ln859_141 = add i13 %sext_ln859_83, i13 %sext_ln859_82"   --->   Operation 928 'add' 'add_ln859_141' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln859_84 = sext i13 %add_ln859_141"   --->   Operation 929 'sext' 'sext_ln859_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.75ns)   --->   "%add_ln859_142 = add i14 %sext_ln859_84, i14 %zext_ln859_36"   --->   Operation 930 'add' 'add_ln859_142' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln859_34 = zext i12 %add_ln859_143"   --->   Operation 931 'zext' 'zext_ln859_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln859_35 = zext i12 %add_ln859_144"   --->   Operation 932 'zext' 'zext_ln859_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.74ns)   --->   "%add_ln859_145 = add i13 %zext_ln859_35, i13 %zext_ln859_34"   --->   Operation 933 'add' 'add_ln859_145' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln859_37 = zext i13 %add_ln859_145"   --->   Operation 934 'zext' 'zext_ln859_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln859_86 = sext i12 %add_ln859_146"   --->   Operation 935 'sext' 'sext_ln859_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.72ns)   --->   "%add_ln859_147 = add i11 %sext_ln859, i11 144"   --->   Operation 936 'add' 'add_ln859_147' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln859_87 = sext i11 %add_ln859_147"   --->   Operation 937 'sext' 'sext_ln859_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.74ns)   --->   "%add_ln859_148 = add i13 %sext_ln859_87, i13 %sext_ln859_86"   --->   Operation 938 'add' 'add_ln859_148' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln859_88 = sext i13 %add_ln859_148"   --->   Operation 939 'sext' 'sext_ln859_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (0.75ns)   --->   "%add_ln859_149 = add i14 %sext_ln859_88, i14 %zext_ln859_37"   --->   Operation 940 'add' 'add_ln859_149' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.76>
ST_3 : Operation 941 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 941 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 942 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 150, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 942 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln859_4 = sext i12 %add_ln859_5"   --->   Operation 943 'sext' 'sext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln859_11 = sext i15 %add_ln859_17"   --->   Operation 944 'sext' 'sext_ln859_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln859_7 = sext i14 %add_ln859_29"   --->   Operation 945 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln859_10 = sext i14 %add_ln859_34"   --->   Operation 946 'sext' 'sext_ln859_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln859_12 = sext i13 %add_ln859_41"   --->   Operation 947 'sext' 'sext_ln859_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln859_32 = sext i15 %add_ln859_53"   --->   Operation 948 'sext' 'sext_ln859_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln859_20 = sext i14 %add_ln859_61"   --->   Operation 949 'sext' 'sext_ln859_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln859_39 = sext i14 %add_ln859_72"   --->   Operation 950 'sext' 'sext_ln859_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln859_45 = sext i14 %add_ln859_79"   --->   Operation 951 'sext' 'sext_ln859_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln859_26 = sext i14 %add_ln859_88"   --->   Operation 952 'sext' 'sext_ln859_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln859_50 = sext i14 %add_ln859_96"   --->   Operation 953 'sext' 'sext_ln859_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln859_58 = sext i14 %add_ln859_104"   --->   Operation 954 'sext' 'sext_ln859_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 955 [1/1] (0.76ns)   --->   "%add_ln859_105 = add i15 %sext_ln859_58, i15 %sext_ln859_50"   --->   Operation 955 'add' 'add_ln859_105' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln859_59 = sext i15 %add_ln859_105"   --->   Operation 956 'sext' 'sext_ln859_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln859_70 = sext i15 %add_ln859_118"   --->   Operation 957 'sext' 'sext_ln859_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln859_81 = sext i15 %add_ln859_132"   --->   Operation 958 'sext' 'sext_ln859_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln859_85 = sext i14 %add_ln859_142"   --->   Operation 959 'sext' 'sext_ln859_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i14 %add_ln859_149" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 960 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.00ns)   --->   "%mrv = insertvalue i240 <undef>, i16 %sext_ln859_39" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 961 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i240 %mrv, i16 %sext_ln859_11" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 962 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i240 %mrv_1, i16 %sext_ln859_10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 963 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i240 %mrv_2, i16 %sext_ln859_26" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 964 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i240 %mrv_3, i16 %sext_ln859_12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 965 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 966 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i240 %mrv_4, i16 %sext_ln859_32" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 966 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i240 %mrv_5, i16 %sext_ln859_20" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 967 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i240 %mrv_6, i16 %sext_ln859_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 968 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i240 %mrv_7, i16 %sext_ln859_59" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 969 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i240 %mrv_8, i16 %sext_ln859_70" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 970 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i240 %mrv_9, i16 %sext_ln859_45" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 971 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i240 %mrv_10, i16 %sext_ln859_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 972 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i240 %mrv_11, i16 %sext_ln859_81" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 973 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i240 %mrv_12, i16 %sext_ln859_85" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 974 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i240 %mrv_13, i16 %sext_ln68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 975 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i240 %mrv_14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 976 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 2.3ns
The critical path consists of the following:
	wire read operation ('p_read_72', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read1' (firmware/nnet_utils/nnet_mult.h:70) [51]  (0 ns)
	'sub' operation ('sub_ln1319') [96]  (0.755 ns)
	'sub' operation ('r.V') [98]  (0.765 ns)
	'add' operation ('add_ln859_11') [724]  (0 ns)
	'add' operation ('add_ln859_12') [725]  (0.777 ns)

 <State 2>: 2.28ns
The critical path consists of the following:
	'add' operation ('add_ln859_140') [963]  (0.777 ns)
	'add' operation ('add_ln859_141') [965]  (0.745 ns)
	'add' operation ('add_ln859_142') [967]  (0.755 ns)

 <State 3>: 0.765ns
The critical path consists of the following:
	'add' operation ('add_ln859_105') [897]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
