<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="coordinator_0_avalon_master_translator" />
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/squares_video_pll_0_video_pll.vo"
   type="VERILOG"
   library="video_pll" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/squares_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="video_vga_controller_0" />
 <file
   path="simulation/submodules/squares_video_vga_controller_0.v"
   type="VERILOG"
   library="video_vga_controller_0" />
 <file
   path="simulation/submodules/squares_video_pll_0.v"
   type="VERILOG"
   library="video_pll_0" />
 <file
   path="simulation/submodules/squares_pll_0.vo"
   type="VERILOG"
   library="pll_0" />
 <file
   path="simulation/submodules/squares_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/coordinator.v"
   type="VERILOG"
   library="coordinator_0" />
 <file path="simulation/squares.v" type="VERILOG" />
 <topLevel name="squares" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="squares.onchip_memory2_0"
   modelPath="squares.onchip_memory2_0" />
</simPackage>
