// Seed: 1335850792
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    output wand id_5,
    output supply0 id_6,
    output wire id_7,
    output supply0 id_8,
    output supply0 id_9,
    output wand id_10,
    output supply1 id_11,
    input tri1 id_12,
    output uwire id_13,
    output uwire id_14
);
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_5 = 32'd37
) (
    input supply0 id_0,
    output wor _id_1,
    input tri id_2,
    output wand id_3,
    output supply0 id_4,
    input tri1 _id_5
);
  logic id_7 [id_5 : id_1  &&  -1];
  logic id_8;
  assign id_1 = id_7;
  assign id_7 = $unsigned(id_1);
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_3,
      id_2,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_2,
      id_4,
      id_3
  );
  assign id_3 = (id_5);
endmodule
