cocci_test_suite() {
	int32_t cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 98 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 97 */;
	const uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 87 */;
	const int32_t cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 83 */;
	struct bw_calcs_vbios *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3204 */;
	struct bw_fixed cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3035 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3034 */;
	struct bw_calcs_data cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3021 */;
	struct bw_calcs_data *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3021 */;
	struct dce_bw_output *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3019 */;
	const struct bw_calcs_vbios *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3016 */;
	const struct bw_calcs_dceip *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3015 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 3014 */;
	const struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2984 */[MAX_PIPES];
	int cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2982 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2981 */;
	const struct pipe_ctx cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2981 */[];
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2887 */;
	const struct dce_bw_output *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2742 */;
	enum bw_calcs_version cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2036 */;
	struct bw_calcs_vbios cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2034 */;
	struct bw_calcs_dceip cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2033 */;
	struct hw_asic_id cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2031 */;
	struct bw_calcs_dceip *cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2029 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 2029 */;
	enum bw_defines cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 109 */[maximum_number_of_surfaces];
	enum bw_defines cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 107 */;
	struct bw_fixed cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 102 */[8];
	struct bw_fixed cocci_id/* drivers/gpu/drm/amd/display/dc/calcs/dce_calcs.c 101 */[3];
}
