strict digraph "" {
	node [label="\N"];
	"Leaf_40:AL"	 [def_var="['CRC_OUT', 'CRC_REG']",
		label="Leaf_40:AL"];
	"42:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132fc850>",
		fillcolor=springgreen,
		label="42:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"47:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132fc510>",
		fillcolor=springgreen,
		label="47:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"42:IF" -> "47:IF"	 [cond="['RESET']",
		label="!(RESET)",
		lineno=42];
	"42:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132fca10>",
		fillcolor=turquoise,
		label="42:BL
CRC_OUT <= 0;
CRC_REG <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132fc150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e132e9750>]",
		style=filled,
		typ=Block];
	"42:IF" -> "42:BL"	 [cond="['RESET']",
		label=RESET,
		lineno=42];
	"47:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132fced0>",
		fillcolor=turquoise,
		label="47:BL
CRC_OUT <= nextCRC32_D64(data_del, CRC_OUT);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132fc550>]",
		style=filled,
		typ=Block];
	"47:IF" -> "47:BL"	 [cond="['startCRC']",
		label="(startCRC == 1)",
		lineno=47];
	"47:BL" -> "Leaf_40:AL"	 [cond="[]",
		lineno=None];
	"41:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9f90>",
		fillcolor=turquoise,
		label="41:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"41:BL" -> "42:IF"	 [cond="[]",
		lineno=None];
	"40:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e132e9c50>",
		clk_sens=False,
		fillcolor=gold,
		label="40:AL",
		sens="['CLK', 'RESET']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET', 'CRC_OUT', 'startCRC', 'nextCRC32_D64', 'data_del']"];
	"40:AL" -> "41:BL"	 [cond="[]",
		lineno=None];
	"42:BL" -> "Leaf_40:AL"	 [cond="[]",
		lineno=None];
}
