Release 14.1 - libgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: libgen -hw ../Practica5SE_hw_platform/system.xml -pe microblaze_0
-log libgen.log system.mss 


Staging source files.
Running DRCs.
Running generate.
WARNING:EDK - : Bus Clock frequency information is not available in the design,
   for plb_v46_0. Assuming a default frequency of 100MHz


WARNING:EDK - : Bus Clock frequency information is not available in the design,
   for plb_v46_0. Assuming a default frequency of 100MHz


Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v8.30.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v8.30.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running execs_generate.
