#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
<<<<<<< HEAD
# Start of session at: Wed Aug 31 23:57:11 2022
# Process ID: 9228
# Current directory: C:/dev/capstone_2022/Acc_FCL/acc_fcl_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3060 C:\dev\capstone_2022\Acc_FCL\acc_fcl_project\acc_fcl_project.xpr
# Log file: C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/vivado.log
# Journal file: C:/dev/capstone_2022/Acc_FCL/acc_fcl_project\vivado.jou
# Running On: DESKTOP-UK50EEK, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
=======
# Start of session at: Wed Aug 31 10:48:00 2022
# Process ID: 16568
# Current directory: C:/dev/capstone_2022/Acc_FCL/acc_fcl_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21204 C:\dev\capstone_2022\Acc_FCL\acc_fcl_project\acc_fcl_project.xpr
# Log file: C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/vivado.log
# Journal file: C:/dev/capstone_2022/Acc_FCL/acc_fcl_project\vivado.jou
# Running On: DESKTOP-T288I0O, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
>>>>>>> 0565c569984b472e72e8791afad10023a95c15d3
#-----------------------------------------------------------
start_gui
open_project C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.xpr
update_compile_order -fileset sources_1
<<<<<<< HEAD
write_hw_platform -fixed -include_bit -force -file C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/design_1_wrapper.xsa
=======
open_bd_design {C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:lab22_matbi:1.0 lab22_matbi_0
endgroup
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/lab22_matbi_0/s00_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins lab22_matbi_0/s00_axi]
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/lab22_matbi_0/s00_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins lab22_matbi_0/s00_axi]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
set_property strategy Performance_ExploreWithRemap [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
>>>>>>> 0565c569984b472e72e8791afad10023a95c15d3
