; BTOR description generated by Yosys 0.18+29 (git sha1 b2408df31, clang 10.0.0-4ubuntu1 -fPIC -Os) for module sdram_controller.
1 sort bitvec 16
2 input 1 data_in ; sdram_controller.v:130.16-130.23
3 sort bitvec 1
4 input 3 clk ; sdram_controller.v:125.9-125.12
5 input 3 rst_n ; sdram_controller.v:124.9-124.14
6 input 3 rd_enable ; sdram_controller.v:121.9-121.18
7 sort bitvec 24
8 input 7 rd_addr ; sdram_controller.v:119.27-119.34
9 input 3 wr_enable ; sdram_controller.v:118.9-118.18
10 input 1 wr_data ; sdram_controller.v:117.16-117.23
11 input 7 wr_addr ; sdram_controller.v:116.27-116.34
12 sort bitvec 2
13 const 12 11
14 state 12 $anyconst$55 ; sdram_controller.v:83.60-83.69
15 next 12 14 14
16 state 3 $anyconst$19 ; sdram_controller.v:47.68-47.77
17 next 3 16 16
18 ite 12 16 14 13 $ternary$sdram_controller.v:197$112 ; sdram_controller.v:197.50-197.105
19 const 12 00
20 state 12 $anyconst$56 ; sdram_controller.v:84.60-84.69
21 next 12 20 20
22 state 3 $anyconst$20 ; sdram_controller.v:48.68-48.77
23 next 3 22 22
24 ite 12 22 20 19 $ternary$sdram_controller.v:196$111 ; sdram_controller.v:196.108-196.163
25 sort bitvec 32
26 sort bitvec 5
27 state 26 state
28 uext 25 27 27
29 const 25 00000000000000000000000000000100
30 state 25 $anyconst$54 ; sdram_controller.v:82.61-82.70
31 next 25 30 30
32 state 3 $anyconst$18 ; sdram_controller.v:46.68-46.77
33 next 3 32 32
34 ite 25 32 30 29 $ternary$sdram_controller.v:196$109 ; sdram_controller.v:196.14-196.65
35 srl 25 28 34
36 neg 25 34
37 sll 25 28 36
38 const 25 00000000000000000000000000000000
39 slt 3 34 38
40 ite 25 39 37 35 $shiftx$sdram_controller.v:0$110 ; sdram_controller.v:0.0-0.0
41 slice 3 40 0 0
42 ite 12 41 24 18 $procmux$309 ; sdram_controller.v:196.8-196.66|sdram_controller.v:196.5-197.106
43 slice 3 42 0 0
44 output 43 data_mask_high ; sdram_controller.v:137.10-137.24
45 slice 3 42 1 1
46 output 45 data_mask_low ; sdram_controller.v:136.10-136.23
47 sort bitvec 8
48 state 47 command
49 slice 3 48 3 3
50 output 49 we_n ; sdram_controller.v:135.10-135.14
51 slice 3 48 4 4
52 output 51 cas_n ; sdram_controller.v:134.10-134.15
53 slice 3 48 5 5
54 output 53 ras_n ; sdram_controller.v:133.10-133.15
55 slice 3 48 6 6
56 output 55 cs_n ; sdram_controller.v:132.10-132.14
57 slice 3 48 7 7
58 output 57 clock_enable ; sdram_controller.v:131.10-131.22
59 state 1 wr_data_r
60 output 59 data_out ; sdram_controller.v:129.17-129.25
61 const 26 11010
62 eq 3 27 61 $eq$sdram_controller.v:162$85 ; sdram_controller.v:162.20-162.37
63 output 62 data_oe ; sdram_controller.v:128.10-128.17
64 slice 12 48 2 1
65 state 12 $anyconst$57 ; sdram_controller.v:85.60-85.69
66 next 12 65 65
67 state 3 $anyconst$21 ; sdram_controller.v:49.68-49.77
68 next 3 67 67
69 ite 12 67 65 19 $ternary$sdram_controller.v:198$113 ; sdram_controller.v:198.19-198.74
70 state 7 haddr_r
71 slice 12 70 23 22
72 const 26 10010
73 eq 3 27 72 $eq$sdram_controller.v:203$118 ; sdram_controller.v:203.18-203.35
74 eq 3 27 61 $eq$sdram_controller.v:203$119 ; sdram_controller.v:203.40-203.57
75 or 3 73 74 $or$sdram_controller.v:203$120 ; sdram_controller.v:203.17-203.58
76 ite 12 75 71 69 $procmux$297 ; sdram_controller.v:203.17-203.58|sdram_controller.v:203.14-208.8
77 input 12
78 const 26 10000
79 eq 3 27 78 $eq$sdram_controller.v:200$115 ; sdram_controller.v:200.9-200.26
80 const 26 11000
81 eq 3 27 80 $eq$sdram_controller.v:200$116 ; sdram_controller.v:200.31-200.48
82 or 3 79 81 $or$sdram_controller.v:200$117 ; sdram_controller.v:200.8-200.49
83 ite 12 82 77 76 $procmux$300 ; sdram_controller.v:200.8-200.49|sdram_controller.v:200.5-208.8
84 ite 12 82 71 83 $procmux$306 ; sdram_controller.v:200.8-200.49|sdram_controller.v:200.5-208.8
85 uext 25 27 27
86 state 25 $anyconst$37 ; sdram_controller.v:65.59-65.68
87 next 25 86 86
88 state 3 $anyconst$1 ; sdram_controller.v:29.66-29.75
89 next 3 88 88
90 ite 25 88 86 29 $ternary$sdram_controller.v:160$73 ; sdram_controller.v:160.29-160.78
91 srl 25 85 90
92 neg 25 90
93 sll 25 85 92
94 slt 3 90 38
95 ite 25 94 93 91 $shiftx$sdram_controller.v:0$74 ; sdram_controller.v:0.0-0.0
96 slice 3 95 0 0
97 ite 12 96 84 64 $ternary$sdram_controller.v:160$75 ; sdram_controller.v:160.22-160.108
98 output 97 bank_addr ; sdram_controller.v:127.16-127.25
99 sort bitvec 10
100 const 99 0000000000
101 state 99 $anyconst$41 ; sdram_controller.v:69.58-69.67
102 next 99 101 101
103 state 3 $anyconst$5 ; sdram_controller.v:33.66-33.75
104 next 3 103 103
105 ite 99 103 101 100 $ternary$sdram_controller.v:161$80 ; sdram_controller.v:161.251-161.304
106 uext 25 48 24
107 state 25 $anyconst$40 ; sdram_controller.v:68.59-68.68
108 next 25 107 107
109 state 3 $anyconst$4 ; sdram_controller.v:32.66-32.75
110 next 3 109 109
111 ite 25 109 107 38 $ternary$sdram_controller.v:161$81 ; sdram_controller.v:161.199-161.248
112 srl 25 106 111
113 neg 25 111
114 sll 25 106 113
115 slt 3 111 38
116 ite 25 115 114 112 $shiftx$sdram_controller.v:0$82 ; sdram_controller.v:0.0-0.0
117 slice 3 116 0 0
118 const 3 0
119 state 3 $anyconst$39 ; sdram_controller.v:67.52-67.61
120 next 3 119 119
121 state 3 $anyconst$3 ; sdram_controller.v:31.66-31.75
122 next 3 121 121
123 ite 3 121 119 118 $ternary$sdram_controller.v:161$83 ; sdram_controller.v:161.133-161.185
124 sort bitvec 11
125 concat 124 117 105
126 sort bitvec 12
127 concat 126 123 125
128 sort bitvec 13
129 concat 128 123 127
130 state 3 $anyconst$58 ; sdram_controller.v:86.54-86.63
131 next 3 130 130
132 state 3 $anyconst$22 ; sdram_controller.v:50.68-50.77
133 next 3 132 132
134 ite 3 132 130 118 $ternary$sdram_controller.v:199$114 ; sdram_controller.v:199.31-199.85
135 concat 12 134 134
136 sort bitvec 3
137 concat 136 134 135
138 sort bitvec 4
139 concat 138 134 137
140 concat 26 134 139
141 sort bitvec 6
142 concat 141 134 140
143 sort bitvec 7
144 concat 143 134 142
145 concat 47 134 144
146 sort bitvec 9
147 concat 146 134 145
148 concat 99 134 147
149 concat 124 134 148
150 concat 126 134 149
151 concat 128 134 150
152 const 99 1000110000
153 state 99 $anyconst$60 ; sdram_controller.v:88.60-88.69
154 next 99 153 153
155 state 3 $anyconst$24 ; sdram_controller.v:52.68-52.77
156 next 3 155 155
157 ite 99 155 153 152 $ternary$sdram_controller.v:207$125 ; sdram_controller.v:207.100-207.164
158 state 3 $anyconst$59 ; sdram_controller.v:87.54-87.63
159 next 3 158 158
160 state 3 $anyconst$23 ; sdram_controller.v:51.68-51.77
161 next 3 160 160
162 ite 3 160 158 118 $ternary$sdram_controller.v:207$126 ; sdram_controller.v:207.40-207.94
163 concat 124 162 157
164 concat 126 162 163
165 concat 128 162 164
166 const 26 01110
167 eq 3 27 166 $eq$sdram_controller.v:206$124 ; sdram_controller.v:206.17-206.35
168 ite 128 167 165 151 $procmux$282 ; sdram_controller.v:206.17-206.35|sdram_controller.v:206.14-208.8
169 input 128
170 ite 128 75 169 168 $procmux$285 ; sdram_controller.v:203.17-203.58|sdram_controller.v:203.14-208.8
171 input 128
172 ite 128 82 171 170 $procmux$288 ; sdram_controller.v:200.8-200.49|sdram_controller.v:200.5-208.8
173 state 3 $anyconst$63 ; sdram_controller.v:91.54-91.63
174 next 3 173 173
175 state 3 $anyconst$27 ; sdram_controller.v:55.68-55.77
176 next 3 175 175
177 ite 3 175 173 118 $ternary$sdram_controller.v:205$121 ; sdram_controller.v:205.174-205.228
178 const 3 1
179 state 3 $anyconst$62 ; sdram_controller.v:90.54-90.63
180 next 3 179 179
181 state 3 $anyconst$26 ; sdram_controller.v:54.68-54.77
182 next 3 181 181
183 ite 3 181 179 178 $ternary$sdram_controller.v:205$122 ; sdram_controller.v:205.100-205.154
184 state 3 $anyconst$61 ; sdram_controller.v:89.54-89.63
185 next 3 184 184
186 state 3 $anyconst$25 ; sdram_controller.v:53.68-53.77
187 next 3 186 186
188 ite 3 186 184 118 $ternary$sdram_controller.v:205$123 ; sdram_controller.v:205.40-205.94
189 slice 146 70 8 0
190 concat 99 177 189
191 concat 124 183 190
192 concat 126 188 191
193 concat 128 188 192
194 ite 128 75 193 172 $procmux$291 ; sdram_controller.v:203.17-203.58|sdram_controller.v:203.14-208.8
195 input 128
196 ite 128 82 195 194 $procmux$294 ; sdram_controller.v:200.8-200.49|sdram_controller.v:200.5-208.8
197 slice 128 70 21 9
198 ite 128 82 197 196 $procmux$303 ; sdram_controller.v:200.8-200.49|sdram_controller.v:200.5-208.8
199 uext 25 27 27
200 state 25 $anyconst$38 ; sdram_controller.v:66.59-66.68
201 next 25 200 200
202 state 3 $anyconst$2 ; sdram_controller.v:30.66-30.75
203 next 3 202 202
204 ite 25 202 200 29 $ternary$sdram_controller.v:161$76 ; sdram_controller.v:161.24-161.73
205 srl 25 199 204
206 neg 25 204
207 sll 25 199 206
208 slt 3 204 38
209 ite 25 208 207 205 $shiftx$sdram_controller.v:0$77 ; sdram_controller.v:0.0-0.0
210 slice 3 209 0 0
211 eq 3 27 166 $eq$sdram_controller.v:161$78 ; sdram_controller.v:161.78-161.96
212 or 3 210 211 $or$sdram_controller.v:161$79 ; sdram_controller.v:161.18-161.97
213 ite 128 212 198 129 $ternary$sdram_controller.v:161$84 ; sdram_controller.v:161.17-161.306
214 output 213 addr ; sdram_controller.v:126.17-126.21
215 state 3
216 output 215 busy ; sdram_controller.v:123.10-123.14
217 state 3 rd_ready_r
218 output 217 rd_ready ; sdram_controller.v:122.10-122.18
219 state 1 rd_data_r
220 output 219 rd_data ; sdram_controller.v:120.17-120.24
221 input 26
222 const 26 00000
223 const 26 10100
224 const 26 10011
225 eq 3 27 224 $procmux$160_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
226 ite 26 225 223 222
227 eq 3 27 72 $procmux$161_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
228 ite 26 227 224 226
229 const 26 10001
230 eq 3 27 229 $procmux$162_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
231 ite 26 230 72 228
232 eq 3 27 78 $procmux$163_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
233 ite 26 232 229 231
234 const 26 11011
235 eq 3 27 61 $procmux$164_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
236 ite 26 235 234 233
237 const 26 11001
238 eq 3 27 237 $procmux$165_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
239 ite 26 238 61 236
240 eq 3 27 80 $procmux$166_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
241 ite 26 240 237 239
242 const 26 00100
243 const 26 00011
244 eq 3 27 243 $procmux$167_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
245 ite 26 244 242 241
246 const 26 00010
247 eq 3 27 246 $procmux$168_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
248 ite 26 247 243 245
249 const 26 00001
250 eq 3 27 249 $procmux$169_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
251 ite 26 250 246 248
252 const 26 01111
253 eq 3 27 166 $procmux$170_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
254 ite 26 253 252 251
255 const 26 01101
256 eq 3 27 255 $procmux$171_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
257 ite 26 256 166 254
258 const 26 01100
259 eq 3 27 258 $procmux$172_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
260 ite 26 259 255 257
261 const 26 01011
262 eq 3 27 261 $procmux$173_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
263 ite 26 262 258 260
264 const 26 01010
265 eq 3 27 264 $procmux$174_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
266 ite 26 265 261 263
267 const 26 00101
268 eq 3 27 267 $procmux$175_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
269 ite 26 268 264 266
270 const 26 01001
271 eq 3 27 270 $procmux$176_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
272 ite 26 271 267 269
273 const 26 01000
274 eq 3 27 273 $procmux$177_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
275 ite 26 274 270 272 $procmux$159 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
276 state 138 state_cnt
277 redor 3 276
278 not 3 277 $logic_not$sdram_controller.v:226$131 ; sdram_controller.v:226.17-226.27
279 ite 26 278 275 221 $procmux$178 ; sdram_controller.v:226.17-226.27|sdram_controller.v:226.14-302.8
280 input 26
281 eq 3 27 222 $eq$sdram_controller.v:215$129 ; sdram_controller.v:215.8-215.21
282 ite 26 281 280 279 $procmux$181 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
283 ite 26 278 282 27 $procmux$201 ; sdram_controller.v:226.17-226.27|sdram_controller.v:226.14-302.8
284 input 26
285 ite 26 281 284 283 $procmux$204 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
286 input 26
287 input 26
288 input 26
289 ite 26 9 80 222 $procmux$232 ; sdram_controller.v:221.17-221.26|sdram_controller.v:221.14-226.8
290 input 26
291 ite 26 6 290 289 $procmux$235 ; sdram_controller.v:218.17-218.26|sdram_controller.v:218.14-226.8
292 input 26
293 state 99 refresh_cnt
294 uext 25 293 22
295 const 25 00000000000000000000001000000111
296 ugte 3 294 295 $ge$sdram_controller.v:215$130 ; sdram_controller.v:215.26-215.63
297 ite 26 296 292 291 $procmux$238 ; sdram_controller.v:215.26-215.63|sdram_controller.v:215.23-226.8
298 ite 26 281 297 288 $procmux$240 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
299 ite 26 6 78 298 $procmux$253 ; sdram_controller.v:218.17-218.26|sdram_controller.v:218.14-226.8
300 input 26
301 ite 26 296 300 299 $procmux$256 ; sdram_controller.v:215.26-215.63|sdram_controller.v:215.23-226.8
302 ite 26 281 301 287 $procmux$258 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
303 ite 26 296 249 302 $procmux$268 ; sdram_controller.v:215.26-215.63|sdram_controller.v:215.23-226.8
304 ite 26 281 303 286 $procmux$270 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
305 ite 26 281 304 285 $procmux$273 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
306 uext 26 305 0 next ; sdram_controller.v:158.13-158.17
307 const 138 0000
308 state 138 $anyconst$64 ; sdram_controller.v:92.60-92.69
309 next 138 308 308
310 state 3 $anyconst$28 ; sdram_controller.v:56.68-56.77
311 next 3 310 310
312 ite 138 310 308 307 $ternary$sdram_controller.v:213$128 ; sdram_controller.v:213.21-213.75
313 input 138
314 const 138 0001
315 state 138 $anyconst$72 ; sdram_controller.v:100.60-100.69
316 next 138 315 315
317 state 3 $anyconst$36 ; sdram_controller.v:64.68-64.77
318 next 3 317 317
319 ite 138 317 315 314 $ternary$sdram_controller.v:291$139 ; sdram_controller.v:291.25-291.79
320 eq 3 27 72 $procmux$187_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
321 ite 138 320 319 312
322 state 138 $anyconst$71 ; sdram_controller.v:99.60-99.69
323 next 138 322 322
324 state 3 $anyconst$35 ; sdram_controller.v:63.68-63.77
325 next 3 324 324
326 ite 138 324 322 314 $ternary$sdram_controller.v:283$138 ; sdram_controller.v:283.25-283.79
327 eq 3 27 78 $procmux$188_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
328 ite 138 327 326 321
329 state 138 $anyconst$70 ; sdram_controller.v:98.60-98.69
330 next 138 329 329
331 state 3 $anyconst$34 ; sdram_controller.v:62.68-62.77
332 next 3 331 331
333 ite 138 331 329 314 $ternary$sdram_controller.v:279$137 ; sdram_controller.v:279.25-279.79
334 eq 3 27 61 $procmux$189_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
335 ite 138 334 333 328
336 state 138 $anyconst$69 ; sdram_controller.v:97.60-97.69
337 next 138 336 336
338 state 3 $anyconst$33 ; sdram_controller.v:61.68-61.77
339 next 3 338 338
340 ite 138 338 336 314 $ternary$sdram_controller.v:271$136 ; sdram_controller.v:271.25-271.79
341 eq 3 27 80 $procmux$190_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
342 ite 138 341 340 335
343 const 138 0111
344 state 138 $anyconst$68 ; sdram_controller.v:96.60-96.69
345 next 138 344 344
346 state 3 $anyconst$32 ; sdram_controller.v:60.68-60.77
347 next 3 346 346
348 ite 138 346 344 343 $ternary$sdram_controller.v:267$135 ; sdram_controller.v:267.25-267.79
349 eq 3 27 243 $procmux$191_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
350 ite 138 349 348 342
351 state 138 $anyconst$67 ; sdram_controller.v:95.60-95.69
352 next 138 351 351
353 state 3 $anyconst$31 ; sdram_controller.v:59.68-59.77
354 next 3 353 353
355 ite 138 353 351 314 $ternary$sdram_controller.v:256$134 ; sdram_controller.v:256.25-256.79
356 eq 3 27 166 $procmux$192_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
357 ite 138 356 355 350
358 state 138 $anyconst$66 ; sdram_controller.v:94.60-94.69
359 next 138 358 358
360 state 3 $anyconst$30 ; sdram_controller.v:58.68-58.77
361 next 3 360 360
362 ite 138 360 358 343 $ternary$sdram_controller.v:248$133 ; sdram_controller.v:248.25-248.79
363 eq 3 27 258 $procmux$193_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
364 ite 138 363 362 357
365 state 138 $anyconst$65 ; sdram_controller.v:93.60-93.69
366 next 138 365 365
367 state 3 $anyconst$29 ; sdram_controller.v:57.68-57.77
368 next 3 367 367
369 ite 138 367 365 343 $ternary$sdram_controller.v:240$132 ; sdram_controller.v:240.25-240.79
370 eq 3 27 264 $procmux$194_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
371 ite 138 370 369 364 $procmux$186 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
372 ite 138 278 371 313 $procmux$195 ; sdram_controller.v:226.17-226.27|sdram_controller.v:226.14-302.8
373 input 138
374 ite 138 281 373 372 $procmux$198 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
375 ite 138 278 374 312 $procmux$207 ; sdram_controller.v:226.17-226.27|sdram_controller.v:226.14-302.8
376 input 138
377 ite 138 281 376 375 $procmux$210 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
378 ite 138 281 312 377 $procmux$279 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
379 uext 138 378 0 state_cnt_nxt ; sdram_controller.v:157.13-157.26
380 input 47
381 const 47 10111000
382 input 47
383 const 47 00000110
384 and 47 382 383
385 const 47 10101001
386 or 47 384 385
387 eq 3 27 229 $procmux$145_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
388 ite 47 387 386 381
389 input 47
390 and 47 389 383
391 const 47 10100001
392 or 47 390 391
393 eq 3 27 237 $procmux$146_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
394 ite 47 393 392 388
395 const 47 10001000
396 eq 3 27 246 $procmux$147_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
397 ite 47 396 395 394
398 input 47
399 const 47 00000001
400 and 47 398 399
401 const 47 10000000
402 or 47 400 401
403 eq 3 27 255 $procmux$148_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
404 ite 47 403 402 397
405 eq 3 27 261 $procmux$149_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
406 ite 47 405 395 404
407 eq 3 27 267 $procmux$150_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
408 ite 47 407 395 406
409 const 47 10010001
410 eq 3 27 273 $procmux$151_CMP0 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
411 ite 47 410 409 408 $procmux$144 ; sdram_controller.v:0.0-0.0|sdram_controller.v:226.29-299.12
412 ite 47 278 411 380 $procmux$152 ; sdram_controller.v:226.17-226.27|sdram_controller.v:226.14-302.8
413 input 47
414 ite 47 281 413 412 $procmux$155 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
415 ite 47 278 414 48 $procmux$213 ; sdram_controller.v:226.17-226.27|sdram_controller.v:226.14-302.8
416 input 47
417 ite 47 281 416 415 $procmux$216 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
418 input 47
419 input 47
420 input 47
421 input 47
422 const 47 00000111
423 and 47 421 422
424 const 47 10011000
425 or 47 423 424
426 ite 47 9 425 381 $procmux$220 ; sdram_controller.v:221.17-221.26|sdram_controller.v:221.14-226.8
427 input 47
428 ite 47 6 427 426 $procmux$223 ; sdram_controller.v:218.17-218.26|sdram_controller.v:218.14-226.8
429 input 47
430 ite 47 296 429 428 $procmux$226 ; sdram_controller.v:215.26-215.63|sdram_controller.v:215.23-226.8
431 ite 47 281 430 420 $procmux$228 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
432 input 47
433 and 47 432 422
434 or 47 433 424
435 ite 47 6 434 431 $procmux$244 ; sdram_controller.v:218.17-218.26|sdram_controller.v:218.14-226.8
436 input 47
437 ite 47 296 436 435 $procmux$247 ; sdram_controller.v:215.26-215.63|sdram_controller.v:215.23-226.8
438 ite 47 281 437 419 $procmux$249 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
439 ite 47 296 409 438 $procmux$262 ; sdram_controller.v:215.26-215.63|sdram_controller.v:215.23-226.8
440 ite 47 281 439 418 $procmux$264 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
441 ite 47 281 440 417 $procmux$276 ; sdram_controller.v:215.8-215.21|sdram_controller.v:215.5-302.8
442 uext 47 441 0 command_nxt ; sdram_controller.v:156.13-156.24
443 input 1
444 uext 1 443 0 data_output ; sdram_controller.v:147.15-147.26
445 uext 12 84 0 bank_addr_r ; sdram_controller.v:145.24-145.35
446 uext 128 198 0 addr_r ; sdram_controller.v:144.27-144.33
447 uext 3 43 0 data_mask_high_r ; sdram_controller.v:143.7-143.23
448 uext 3 45 0 data_mask_low_r ; sdram_controller.v:142.7-142.22
449 uext 138 315 0 __synth_literal_35 ; sdram_controller.v:100.13-100.31
450 uext 138 322 0 __synth_literal_34 ; sdram_controller.v:99.13-99.31
451 uext 138 329 0 __synth_literal_33 ; sdram_controller.v:98.13-98.31
452 uext 138 336 0 __synth_literal_32 ; sdram_controller.v:97.13-97.31
453 uext 138 344 0 __synth_literal_31 ; sdram_controller.v:96.13-96.31
454 uext 138 351 0 __synth_literal_30 ; sdram_controller.v:95.13-95.31
455 uext 138 358 0 __synth_literal_29 ; sdram_controller.v:94.13-94.31
456 uext 138 365 0 __synth_literal_28 ; sdram_controller.v:93.13-93.31
457 uext 138 308 0 __synth_literal_27 ; sdram_controller.v:92.13-92.31
458 uext 3 173 0 __synth_literal_26 ; sdram_controller.v:91.7-91.25
459 uext 3 179 0 __synth_literal_25 ; sdram_controller.v:90.7-90.25
460 uext 3 184 0 __synth_literal_24 ; sdram_controller.v:89.7-89.25
461 uext 99 153 0 __synth_literal_23 ; sdram_controller.v:88.13-88.31
462 uext 3 158 0 __synth_literal_22 ; sdram_controller.v:87.7-87.25
463 uext 3 130 0 __synth_literal_21 ; sdram_controller.v:86.7-86.25
464 uext 12 65 0 __synth_literal_20 ; sdram_controller.v:85.13-85.31
465 uext 12 20 0 __synth_literal_19 ; sdram_controller.v:84.13-84.31
466 uext 12 14 0 __synth_literal_18 ; sdram_controller.v:83.13-83.31
467 uext 25 30 0 __synth_literal_17 ; sdram_controller.v:82.14-82.32
468 state 99 $anyconst$53 ; sdram_controller.v:81.60-81.69
469 next 99 468 468
470 uext 99 468 0 __synth_literal_16 ; sdram_controller.v:81.13-81.31
471 state 99 $anyconst$52 ; sdram_controller.v:80.60-80.69
472 next 99 471 471
473 uext 99 471 0 __synth_literal_15 ; sdram_controller.v:80.13-80.31
474 state 3 $anyconst$51 ; sdram_controller.v:79.54-79.63
475 next 3 474 474
476 uext 3 474 0 __synth_literal_14 ; sdram_controller.v:79.7-79.25
477 state 3 $anyconst$50 ; sdram_controller.v:78.54-78.63
478 next 3 477 477
479 uext 3 477 0 __synth_literal_13 ; sdram_controller.v:78.7-78.25
480 state 1 $anyconst$49 ; sdram_controller.v:77.61-77.70
481 next 1 480 480
482 uext 1 480 0 __synth_literal_12 ; sdram_controller.v:77.14-77.32
483 state 1 $anyconst$48 ; sdram_controller.v:76.61-76.70
484 next 1 483 483
485 uext 1 483 0 __synth_literal_11 ; sdram_controller.v:76.14-76.32
486 state 3 $anyconst$47 ; sdram_controller.v:75.54-75.63
487 next 3 486 486
488 uext 3 486 0 __synth_literal_10 ; sdram_controller.v:75.7-75.25
489 state 138 $anyconst$46 ; sdram_controller.v:74.58-74.67
490 next 138 489 489
491 uext 138 489 0 __synth_literal_9 ; sdram_controller.v:74.13-74.30
492 state 25 $anyconst$45 ; sdram_controller.v:73.59-73.68
493 next 25 492 492
494 uext 25 492 0 __synth_literal_8 ; sdram_controller.v:73.14-73.31
495 state 3 $anyconst$44 ; sdram_controller.v:72.52-72.61
496 next 3 495 495
497 uext 3 495 0 __synth_literal_7 ; sdram_controller.v:72.7-72.24
498 state 3 $anyconst$43 ; sdram_controller.v:71.52-71.61
499 next 3 498 498
500 uext 3 498 0 __synth_literal_6 ; sdram_controller.v:71.7-71.24
501 state 3 $anyconst$42 ; sdram_controller.v:70.52-70.61
502 next 3 501 501
503 uext 3 501 0 __synth_literal_5 ; sdram_controller.v:70.7-70.24
504 uext 99 101 0 __synth_literal_4 ; sdram_controller.v:69.13-69.30
505 uext 25 107 0 __synth_literal_3 ; sdram_controller.v:68.14-68.31
506 uext 3 119 0 __synth_literal_2 ; sdram_controller.v:67.7-67.24
507 uext 25 200 0 __synth_literal_1 ; sdram_controller.v:66.14-66.31
508 uext 25 86 0 __synth_literal_0 ; sdram_controller.v:65.14-65.31
509 uext 3 317 0 __synth_change_literal_35 ; sdram_controller.v:64.7-64.32
510 uext 3 324 0 __synth_change_literal_34 ; sdram_controller.v:63.7-63.32
511 uext 3 331 0 __synth_change_literal_33 ; sdram_controller.v:62.7-62.32
512 uext 3 338 0 __synth_change_literal_32 ; sdram_controller.v:61.7-61.32
513 uext 3 346 0 __synth_change_literal_31 ; sdram_controller.v:60.7-60.32
514 uext 3 353 0 __synth_change_literal_30 ; sdram_controller.v:59.7-59.32
515 uext 3 360 0 __synth_change_literal_29 ; sdram_controller.v:58.7-58.32
516 uext 3 367 0 __synth_change_literal_28 ; sdram_controller.v:57.7-57.32
517 uext 3 310 0 __synth_change_literal_27 ; sdram_controller.v:56.7-56.32
518 uext 3 175 0 __synth_change_literal_26 ; sdram_controller.v:55.7-55.32
519 uext 3 181 0 __synth_change_literal_25 ; sdram_controller.v:54.7-54.32
520 uext 3 186 0 __synth_change_literal_24 ; sdram_controller.v:53.7-53.32
521 uext 3 155 0 __synth_change_literal_23 ; sdram_controller.v:52.7-52.32
522 uext 3 160 0 __synth_change_literal_22 ; sdram_controller.v:51.7-51.32
523 uext 3 132 0 __synth_change_literal_21 ; sdram_controller.v:50.7-50.32
524 uext 3 67 0 __synth_change_literal_20 ; sdram_controller.v:49.7-49.32
525 uext 3 22 0 __synth_change_literal_19 ; sdram_controller.v:48.7-48.32
526 uext 3 16 0 __synth_change_literal_18 ; sdram_controller.v:47.7-47.32
527 uext 3 32 0 __synth_change_literal_17 ; sdram_controller.v:46.7-46.32
528 state 3 $anyconst$17 ; sdram_controller.v:45.68-45.77
529 next 3 528 528
530 uext 3 528 0 __synth_change_literal_16 ; sdram_controller.v:45.7-45.32
531 state 3 $anyconst$16 ; sdram_controller.v:44.68-44.77
532 next 3 531 531
533 uext 3 531 0 __synth_change_literal_15 ; sdram_controller.v:44.7-44.32
534 state 3 $anyconst$15 ; sdram_controller.v:43.68-43.77
535 next 3 534 534
536 uext 3 534 0 __synth_change_literal_14 ; sdram_controller.v:43.7-43.32
537 state 3 $anyconst$14 ; sdram_controller.v:42.68-42.77
538 next 3 537 537
539 uext 3 537 0 __synth_change_literal_13 ; sdram_controller.v:42.7-42.32
540 state 3 $anyconst$13 ; sdram_controller.v:41.68-41.77
541 next 3 540 540
542 uext 3 540 0 __synth_change_literal_12 ; sdram_controller.v:41.7-41.32
543 state 3 $anyconst$12 ; sdram_controller.v:40.68-40.77
544 next 3 543 543
545 uext 3 543 0 __synth_change_literal_11 ; sdram_controller.v:40.7-40.32
546 state 3 $anyconst$11 ; sdram_controller.v:39.68-39.77
547 next 3 546 546
548 uext 3 546 0 __synth_change_literal_10 ; sdram_controller.v:39.7-39.32
549 state 3 $anyconst$10 ; sdram_controller.v:38.66-38.75
550 next 3 549 549
551 uext 3 549 0 __synth_change_literal_9 ; sdram_controller.v:38.7-38.31
552 state 3 $anyconst$9 ; sdram_controller.v:37.66-37.75
553 next 3 552 552
554 uext 3 552 0 __synth_change_literal_8 ; sdram_controller.v:37.7-37.31
555 state 3 $anyconst$8 ; sdram_controller.v:36.66-36.75
556 next 3 555 555
557 uext 3 555 0 __synth_change_literal_7 ; sdram_controller.v:36.7-36.31
558 state 3 $anyconst$7 ; sdram_controller.v:35.66-35.75
559 next 3 558 558
560 uext 3 558 0 __synth_change_literal_6 ; sdram_controller.v:35.7-35.31
561 state 3 $anyconst$6 ; sdram_controller.v:34.66-34.75
562 next 3 561 561
563 uext 3 561 0 __synth_change_literal_5 ; sdram_controller.v:34.7-34.31
564 uext 3 103 0 __synth_change_literal_4 ; sdram_controller.v:33.7-33.31
565 uext 3 109 0 __synth_change_literal_3 ; sdram_controller.v:32.7-32.31
566 uext 3 121 0 __synth_change_literal_2 ; sdram_controller.v:31.7-31.31
567 uext 3 202 0 __synth_change_literal_1 ; sdram_controller.v:30.7-30.31
568 uext 3 88 0 __synth_change_literal_0 ; sdram_controller.v:29.7-29.31
569 not 3 5 $not$sdram_controller.v:166$87 ; sdram_controller.v:166.28-166.34
570 ite 26 569 273 305 $procmux$330 ; sdram_controller.v:166.28-166.34|sdram_controller.v:166.25-187.6
571 next 26 27 570 $procdff$365 ; sdram_controller.v:166.3-187.6
572 ite 47 569 381 441 $procmux$327 ; sdram_controller.v:166.28-166.34|sdram_controller.v:166.25-187.6
573 next 47 48 572 $procdff$364 ; sdram_controller.v:166.3-187.6
574 ite 1 9 10 59 $procmux$344 ; sdram_controller.v:179.8-179.17|sdram_controller.v:179.5-179.40
575 const 1 0000000000000000
576 ite 1 543 483 575 $ternary$sdram_controller.v:171$90 ; sdram_controller.v:171.18-171.73
577 ite 1 569 576 574 $procmux$347 ; sdram_controller.v:166.28-166.34|sdram_controller.v:166.25-187.6
578 next 1 59 577 $procdff$360 ; sdram_controller.v:166.3-187.6
579 ite 7 9 11 70 $procmux$349 ; sdram_controller.v:186.13-186.22|sdram_controller.v:186.10-186.43
580 ite 7 6 8 579 $procmux$352 ; sdram_controller.v:185.8-185.17|sdram_controller.v:185.5-186.43
581 ite 3 546 486 118 $ternary$sdram_controller.v:170$89 ; sdram_controller.v:170.31-170.85
582 concat 12 581 581
583 concat 136 581 582
584 concat 138 581 583
585 concat 26 581 584
586 concat 141 581 585
587 concat 143 581 586
588 concat 47 581 587
589 concat 146 581 588
590 concat 99 581 589
591 concat 124 581 590
592 concat 126 581 591
593 concat 128 581 592
594 sort bitvec 14
595 concat 594 581 593
596 sort bitvec 15
597 concat 596 581 595
598 concat 1 581 597
599 sort bitvec 17
600 concat 599 581 598
601 sort bitvec 18
602 concat 601 581 600
603 sort bitvec 19
604 concat 603 581 602
605 sort bitvec 20
606 concat 605 581 604
607 sort bitvec 21
608 concat 607 581 606
609 sort bitvec 22
610 concat 609 581 608
611 sort bitvec 23
612 concat 611 581 610
613 concat 7 581 612
614 ite 7 569 613 580 $procmux$355 ; sdram_controller.v:166.28-166.34|sdram_controller.v:166.25-187.6
615 next 7 70 614 $procdff$359 ; sdram_controller.v:166.3-187.6
616 uext 25 27 27
617 ite 25 552 492 29 $ternary$sdram_controller.v:184$99 ; sdram_controller.v:184.19-184.68
618 srl 25 616 617
619 neg 25 617
620 sll 25 616 619
621 slt 3 617 38
622 ite 25 621 620 618 $shiftx$sdram_controller.v:0$100 ; sdram_controller.v:0.0-0.0
623 slice 3 622 0 0
624 ite 3 537 477 118 $ternary$sdram_controller.v:173$92 ; sdram_controller.v:173.13-173.67
625 ite 3 569 624 623 $procmux$318 ; sdram_controller.v:166.28-166.34|sdram_controller.v:166.25-187.6
626 next 3 215 625 $procdff$358 ; sdram_controller.v:166.3-187.6
627 ite 3 558 498 118 $ternary$sdram_controller.v:183$98 ; sdram_controller.v:183.28-183.80
628 ite 3 555 495 178 $ternary$sdram_controller.v:182$97 ; sdram_controller.v:182.21-182.73
629 eq 3 27 223 $eq$sdram_controller.v:180$96 ; sdram_controller.v:180.8-180.26
630 ite 3 629 628 627 $procmux$333 ; sdram_controller.v:180.8-180.26|sdram_controller.v:180.5-183.81
631 ite 3 569 217 630 $procmux$336 ; sdram_controller.v:166.28-166.34|sdram_controller.v:166.25-187.6
632 next 3 217 631 $procdff$362 ; sdram_controller.v:166.3-187.6
633 ite 1 629 2 219 $procmux$339 ; sdram_controller.v:180.8-180.26|sdram_controller.v:180.5-183.81
634 ite 1 540 480 575 $ternary$sdram_controller.v:172$91 ; sdram_controller.v:172.18-172.73
635 ite 1 569 634 633 $procmux$342 ; sdram_controller.v:166.28-166.34|sdram_controller.v:166.25-187.6
636 next 1 219 635 $procdff$361 ; sdram_controller.v:166.3-187.6
637 ite 3 561 501 178 $ternary$sdram_controller.v:178$94 ; sdram_controller.v:178.36-178.88
638 const 136 000
639 concat 138 638 637
640 sub 138 276 639 $sub$sdram_controller.v:178$95 ; sdram_controller.v:178.23-178.89
641 redor 3 276
642 not 3 641 $logic_not$sdram_controller.v:177$93 ; sdram_controller.v:177.8-177.18
643 ite 138 642 378 640 $procmux$321 ; sdram_controller.v:177.8-177.18|sdram_controller.v:177.5-178.90
644 const 138 1111
645 ite 138 549 489 644 $ternary$sdram_controller.v:169$88 ; sdram_controller.v:169.18-169.70
646 ite 138 569 645 643 $procmux$324 ; sdram_controller.v:166.28-166.34|sdram_controller.v:166.25-187.6
647 next 138 276 646 $procdff$363 ; sdram_controller.v:166.3-187.6
648 ite 3 534 474 178 $ternary$sdram_controller.v:192$106 ; sdram_controller.v:192.38-192.92
649 const 146 000000000
650 concat 99 649 648
651 add 99 293 650 $add$sdram_controller.v:192$107 ; sdram_controller.v:192.23-192.93
652 ite 99 531 471 100 $ternary$sdram_controller.v:191$105 ; sdram_controller.v:191.45-191.100
653 eq 3 27 242 $eq$sdram_controller.v:191$104 ; sdram_controller.v:191.11-191.28
654 ite 99 653 652 651 $procmux$312 ; sdram_controller.v:191.11-191.28|sdram_controller.v:191.8-192.94
655 ite 99 528 468 100 $ternary$sdram_controller.v:190$103 ; sdram_controller.v:190.51-190.106
656 not 3 5 $not$sdram_controller.v:190$102 ; sdram_controller.v:190.28-190.34
657 ite 99 656 655 654 $procmux$315 ; sdram_controller.v:190.28-190.34|sdram_controller.v:190.25-192.94
658 next 99 293 657 $procdff$357 ; sdram_controller.v:190.3-192.94
; end of yosys output
