
22. Printing statistics.

=== shift_register_right ===

   Number of wires:                 43
   Number of wire bits:             57
   Number of public wires:           8
   Number of public wire bits:      22
   Number of ports:                  8
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     AND2_X2                         8
     BUF_X1                          2
     BUF_X4                          1
     CLKBUF_X2                       1
     DFF_X1                          8
     MUX2_X1                         8
     MUX2_X2                         8

   Chip area for module '\shift_register_right': 85.386000
     of which used for sequential elements: 36.176000 (42.37%)

