
interrup-RTOS-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a44  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004b54  08004b54  00014b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bb0  08004bb0  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08004bb0  08004bb0  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004bb0  08004bb0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bb0  08004bb0  00014bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004bb4  08004bb4  00014bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004bb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000078  08004c30  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08004c30  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013a6a  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e7a  00000000  00000000  00033b0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001050  00000000  00000000  00036988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ef8  00000000  00000000  000379d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019cec  00000000  00000000  000388d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c88  00000000  00000000  000525bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009549d  00000000  00000000  00064244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f96e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044dc  00000000  00000000  000f9734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08004b3c 	.word	0x08004b3c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08004b3c 	.word	0x08004b3c

08000150 <Adc>:
/* USER CODE BEGIN 0 */
QueueHandle_t adc_queue;

#define THRESHOLD_VALUE 2048

static void Adc(void *pvParameters){
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]

	while (1){

		// Starts conversion
		HAL_ADC_Start_IT(&hadc1);
 8000158:	4803      	ldr	r0, [pc, #12]	; (8000168 <Adc+0x18>)
 800015a:	f000 fbe9 	bl	8000930 <HAL_ADC_Start_IT>

		// This delay marks the conversion rate
		vTaskDelay(100/portTICK_PERIOD_MS);
 800015e:	2064      	movs	r0, #100	; 0x64
 8000160:	f002 fe2c 	bl	8002dbc <vTaskDelay>
		HAL_ADC_Start_IT(&hadc1);
 8000164:	e7f8      	b.n	8000158 <Adc+0x8>
 8000166:	bf00      	nop
 8000168:	200001fc 	.word	0x200001fc

0800016c <Led>:
	}
}

static void Led(void *pvParameters){
 800016c:	b580      	push	{r7, lr}
 800016e:	b084      	sub	sp, #16
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
	uint16_t received_value;

	while (1){

		// Reads the value from the queue
		xQueueReceive(adc_queue,&received_value,portMAX_DELAY);
 8000174:	4b0d      	ldr	r3, [pc, #52]	; (80001ac <Led+0x40>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	f107 010e 	add.w	r1, r7, #14
 800017c:	f04f 32ff 	mov.w	r2, #4294967295
 8000180:	4618      	mov	r0, r3
 8000182:	f002 fa55 	bl	8002630 <xQueueReceive>

		if ( received_value > THRESHOLD_VALUE ) {
 8000186:	89fb      	ldrh	r3, [r7, #14]
 8000188:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800018c:	d906      	bls.n	800019c <Led+0x30>

			// If the value coming from the queue is greater than the threshold, turn on the led
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800018e:	2200      	movs	r2, #0
 8000190:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000194:	4806      	ldr	r0, [pc, #24]	; (80001b0 <Led+0x44>)
 8000196:	f001 f955 	bl	8001444 <HAL_GPIO_WritePin>
 800019a:	e7eb      	b.n	8000174 <Led+0x8>

		}
		else {

			// Else turn it off
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800019c:	2201      	movs	r2, #1
 800019e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001a2:	4803      	ldr	r0, [pc, #12]	; (80001b0 <Led+0x44>)
 80001a4:	f001 f94e 	bl	8001444 <HAL_GPIO_WritePin>
		xQueueReceive(adc_queue,&received_value,portMAX_DELAY);
 80001a8:	e7e4      	b.n	8000174 <Led+0x8>
 80001aa:	bf00      	nop
 80001ac:	2000022c 	.word	0x2000022c
 80001b0:	40011000 	.word	0x40011000

080001b4 <HAL_ADC_ConvCpltCallback>:

	}
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b082      	sub	sp, #8
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
	static uint16_t adc_value = 0;

	// Obtains the conversion result
	adc_value = HAL_ADC_GetValue(hadc);
 80001bc:	6878      	ldr	r0, [r7, #4]
 80001be:	f000 fc6d 	bl	8000a9c <HAL_ADC_GetValue>
 80001c2:	4603      	mov	r3, r0
 80001c4:	b29a      	uxth	r2, r3
 80001c6:	4b0c      	ldr	r3, [pc, #48]	; (80001f8 <HAL_ADC_ConvCpltCallback+0x44>)
 80001c8:	801a      	strh	r2, [r3, #0]

	// Sends the value to the queue
	xQueueOverwriteFromISR(adc_queue, &adc_value, &xHigherPriorityTaskWoken); //en la cinfig de interrup: ADC! y ADC2 global poner una prioridad de 5, sino queda trabado ah√≠.
 80001ca:	4b0c      	ldr	r3, [pc, #48]	; (80001fc <HAL_ADC_ConvCpltCallback+0x48>)
 80001cc:	6818      	ldr	r0, [r3, #0]
 80001ce:	2302      	movs	r3, #2
 80001d0:	4a0b      	ldr	r2, [pc, #44]	; (8000200 <HAL_ADC_ConvCpltCallback+0x4c>)
 80001d2:	4909      	ldr	r1, [pc, #36]	; (80001f8 <HAL_ADC_ConvCpltCallback+0x44>)
 80001d4:	f002 f979 	bl	80024ca <xQueueGenericSendFromISR>

	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 80001d8:	4b09      	ldr	r3, [pc, #36]	; (8000200 <HAL_ADC_ConvCpltCallback+0x4c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d007      	beq.n	80001f0 <HAL_ADC_ConvCpltCallback+0x3c>
 80001e0:	4b08      	ldr	r3, [pc, #32]	; (8000204 <HAL_ADC_ConvCpltCallback+0x50>)
 80001e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80001e6:	601a      	str	r2, [r3, #0]
 80001e8:	f3bf 8f4f 	dsb	sy
 80001ec:	f3bf 8f6f 	isb	sy

	//dos botones: max: 1981
	//boton up: 2750
	//boton min: 2574
}
 80001f0:	bf00      	nop
 80001f2:	3708      	adds	r7, #8
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bd80      	pop	{r7, pc}
 80001f8:	20000094 	.word	0x20000094
 80001fc:	2000022c 	.word	0x2000022c
 8000200:	20000098 	.word	0x20000098
 8000204:	e000ed04 	.word	0xe000ed04

08000208 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800020e:	f000 fa85 	bl	800071c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000212:	f000 f82d 	bl	8000270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000216:	f000 f8c5 	bl	80003a4 <MX_GPIO_Init>
  MX_ADC1_Init();
 800021a:	f000 f885 	bl	8000328 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  adc_queue = xQueueCreate(1,sizeof(uint16_t));
 800021e:	2200      	movs	r2, #0
 8000220:	2102      	movs	r1, #2
 8000222:	2001      	movs	r0, #1
 8000224:	f002 f8e0 	bl	80023e8 <xQueueGenericCreate>
 8000228:	4603      	mov	r3, r0
 800022a:	4a0c      	ldr	r2, [pc, #48]	; (800025c <main+0x54>)
 800022c:	6013      	str	r3, [r2, #0]

  xTaskCreate(Adc, "ADC task", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 800022e:	2300      	movs	r3, #0
 8000230:	9301      	str	r3, [sp, #4]
 8000232:	2301      	movs	r3, #1
 8000234:	9300      	str	r3, [sp, #0]
 8000236:	2300      	movs	r3, #0
 8000238:	2280      	movs	r2, #128	; 0x80
 800023a:	4909      	ldr	r1, [pc, #36]	; (8000260 <main+0x58>)
 800023c:	4809      	ldr	r0, [pc, #36]	; (8000264 <main+0x5c>)
 800023e:	f002 fc51 	bl	8002ae4 <xTaskCreate>
  xTaskCreate(Led, "Led task", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8000242:	2300      	movs	r3, #0
 8000244:	9301      	str	r3, [sp, #4]
 8000246:	2301      	movs	r3, #1
 8000248:	9300      	str	r3, [sp, #0]
 800024a:	2300      	movs	r3, #0
 800024c:	2280      	movs	r2, #128	; 0x80
 800024e:	4906      	ldr	r1, [pc, #24]	; (8000268 <main+0x60>)
 8000250:	4806      	ldr	r0, [pc, #24]	; (800026c <main+0x64>)
 8000252:	f002 fc47 	bl	8002ae4 <xTaskCreate>

  vTaskStartScheduler();
 8000256:	f002 fde5 	bl	8002e24 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800025a:	e7fe      	b.n	800025a <main+0x52>
 800025c:	2000022c 	.word	0x2000022c
 8000260:	08004b54 	.word	0x08004b54
 8000264:	08000151 	.word	0x08000151
 8000268:	08004b60 	.word	0x08004b60
 800026c:	0800016d 	.word	0x0800016d

08000270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b094      	sub	sp, #80	; 0x50
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800027a:	2228      	movs	r2, #40	; 0x28
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f004 fb90 	bl	80049a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000284:	f107 0314 	add.w	r3, r7, #20
 8000288:	2200      	movs	r2, #0
 800028a:	601a      	str	r2, [r3, #0]
 800028c:	605a      	str	r2, [r3, #4]
 800028e:	609a      	str	r2, [r3, #8]
 8000290:	60da      	str	r2, [r3, #12]
 8000292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]
 800029e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002a0:	2301      	movs	r3, #1
 80002a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002aa:	2300      	movs	r3, #0
 80002ac:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ae:	2301      	movs	r3, #1
 80002b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b2:	2302      	movs	r3, #2
 80002b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002bc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002c6:	4618      	mov	r0, r3
 80002c8:	f001 f8d4 	bl	8001474 <HAL_RCC_OscConfig>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002d2:	f000 f8c5 	bl	8000460 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d6:	230f      	movs	r3, #15
 80002d8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002da:	2302      	movs	r3, #2
 80002dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002de:	2300      	movs	r3, #0
 80002e0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002e6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e8:	2300      	movs	r3, #0
 80002ea:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002ec:	f107 0314 	add.w	r3, r7, #20
 80002f0:	2102      	movs	r1, #2
 80002f2:	4618      	mov	r0, r3
 80002f4:	f001 fb3e 	bl	8001974 <HAL_RCC_ClockConfig>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002fe:	f000 f8af 	bl	8000460 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000302:	2302      	movs	r3, #2
 8000304:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000306:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800030a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800030c:	1d3b      	adds	r3, r7, #4
 800030e:	4618      	mov	r0, r3
 8000310:	f001 fcda 	bl	8001cc8 <HAL_RCCEx_PeriphCLKConfig>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800031a:	f000 f8a1 	bl	8000460 <Error_Handler>
  }
}
 800031e:	bf00      	nop
 8000320:	3750      	adds	r7, #80	; 0x50
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
	...

08000328 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]
 8000336:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000338:	4b18      	ldr	r3, [pc, #96]	; (800039c <MX_ADC1_Init+0x74>)
 800033a:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <MX_ADC1_Init+0x78>)
 800033c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800033e:	4b17      	ldr	r3, [pc, #92]	; (800039c <MX_ADC1_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000344:	4b15      	ldr	r3, [pc, #84]	; (800039c <MX_ADC1_Init+0x74>)
 8000346:	2200      	movs	r2, #0
 8000348:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800034a:	4b14      	ldr	r3, [pc, #80]	; (800039c <MX_ADC1_Init+0x74>)
 800034c:	2200      	movs	r2, #0
 800034e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000350:	4b12      	ldr	r3, [pc, #72]	; (800039c <MX_ADC1_Init+0x74>)
 8000352:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000356:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000358:	4b10      	ldr	r3, [pc, #64]	; (800039c <MX_ADC1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800035e:	4b0f      	ldr	r3, [pc, #60]	; (800039c <MX_ADC1_Init+0x74>)
 8000360:	2201      	movs	r2, #1
 8000362:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000364:	480d      	ldr	r0, [pc, #52]	; (800039c <MX_ADC1_Init+0x74>)
 8000366:	f000 fa0b 	bl	8000780 <HAL_ADC_Init>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d001      	beq.n	8000374 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000370:	f000 f876 	bl	8000460 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000374:	2305      	movs	r3, #5
 8000376:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000378:	2301      	movs	r3, #1
 800037a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800037c:	2300      	movs	r3, #0
 800037e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	4619      	mov	r1, r3
 8000384:	4805      	ldr	r0, [pc, #20]	; (800039c <MX_ADC1_Init+0x74>)
 8000386:	f000 fc5d 	bl	8000c44 <HAL_ADC_ConfigChannel>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000390:	f000 f866 	bl	8000460 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000394:	bf00      	nop
 8000396:	3710      	adds	r7, #16
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	200001fc 	.word	0x200001fc
 80003a0:	40012400 	.word	0x40012400

080003a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b088      	sub	sp, #32
 80003a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003aa:	f107 0310 	add.w	r3, r7, #16
 80003ae:	2200      	movs	r2, #0
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	605a      	str	r2, [r3, #4]
 80003b4:	609a      	str	r2, [r3, #8]
 80003b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <MX_GPIO_Init+0x90>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	4a1d      	ldr	r2, [pc, #116]	; (8000434 <MX_GPIO_Init+0x90>)
 80003be:	f043 0310 	orr.w	r3, r3, #16
 80003c2:	6193      	str	r3, [r2, #24]
 80003c4:	4b1b      	ldr	r3, [pc, #108]	; (8000434 <MX_GPIO_Init+0x90>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f003 0310 	and.w	r3, r3, #16
 80003cc:	60fb      	str	r3, [r7, #12]
 80003ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003d0:	4b18      	ldr	r3, [pc, #96]	; (8000434 <MX_GPIO_Init+0x90>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a17      	ldr	r2, [pc, #92]	; (8000434 <MX_GPIO_Init+0x90>)
 80003d6:	f043 0320 	orr.w	r3, r3, #32
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b15      	ldr	r3, [pc, #84]	; (8000434 <MX_GPIO_Init+0x90>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0320 	and.w	r3, r3, #32
 80003e4:	60bb      	str	r3, [r7, #8]
 80003e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e8:	4b12      	ldr	r3, [pc, #72]	; (8000434 <MX_GPIO_Init+0x90>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	4a11      	ldr	r2, [pc, #68]	; (8000434 <MX_GPIO_Init+0x90>)
 80003ee:	f043 0304 	orr.w	r3, r3, #4
 80003f2:	6193      	str	r3, [r2, #24]
 80003f4:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <MX_GPIO_Init+0x90>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f003 0304 	and.w	r3, r3, #4
 80003fc:	607b      	str	r3, [r7, #4]
 80003fe:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000400:	2200      	movs	r2, #0
 8000402:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000406:	480c      	ldr	r0, [pc, #48]	; (8000438 <MX_GPIO_Init+0x94>)
 8000408:	f001 f81c 	bl	8001444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800040c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000412:	2301      	movs	r3, #1
 8000414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000416:	2300      	movs	r3, #0
 8000418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800041a:	2302      	movs	r3, #2
 800041c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800041e:	f107 0310 	add.w	r3, r7, #16
 8000422:	4619      	mov	r1, r3
 8000424:	4804      	ldr	r0, [pc, #16]	; (8000438 <MX_GPIO_Init+0x94>)
 8000426:	f000 fe89 	bl	800113c <HAL_GPIO_Init>

}
 800042a:	bf00      	nop
 800042c:	3720      	adds	r7, #32
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	40021000 	.word	0x40021000
 8000438:	40011000 	.word	0x40011000

0800043c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a04      	ldr	r2, [pc, #16]	; (800045c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d101      	bne.n	8000452 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800044e:	f000 f97b 	bl	8000748 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000452:	bf00      	nop
 8000454:	3708      	adds	r7, #8
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	40012c00 	.word	0x40012c00

08000460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000464:	b672      	cpsid	i
}
 8000466:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000468:	e7fe      	b.n	8000468 <Error_Handler+0x8>
	...

0800046c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800046c:	b480      	push	{r7}
 800046e:	b085      	sub	sp, #20
 8000470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000472:	4b15      	ldr	r3, [pc, #84]	; (80004c8 <HAL_MspInit+0x5c>)
 8000474:	699b      	ldr	r3, [r3, #24]
 8000476:	4a14      	ldr	r2, [pc, #80]	; (80004c8 <HAL_MspInit+0x5c>)
 8000478:	f043 0301 	orr.w	r3, r3, #1
 800047c:	6193      	str	r3, [r2, #24]
 800047e:	4b12      	ldr	r3, [pc, #72]	; (80004c8 <HAL_MspInit+0x5c>)
 8000480:	699b      	ldr	r3, [r3, #24]
 8000482:	f003 0301 	and.w	r3, r3, #1
 8000486:	60bb      	str	r3, [r7, #8]
 8000488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800048a:	4b0f      	ldr	r3, [pc, #60]	; (80004c8 <HAL_MspInit+0x5c>)
 800048c:	69db      	ldr	r3, [r3, #28]
 800048e:	4a0e      	ldr	r2, [pc, #56]	; (80004c8 <HAL_MspInit+0x5c>)
 8000490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000494:	61d3      	str	r3, [r2, #28]
 8000496:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <HAL_MspInit+0x5c>)
 8000498:	69db      	ldr	r3, [r3, #28]
 800049a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800049e:	607b      	str	r3, [r7, #4]
 80004a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004a2:	4b0a      	ldr	r3, [pc, #40]	; (80004cc <HAL_MspInit+0x60>)
 80004a4:	685b      	ldr	r3, [r3, #4]
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004ae:	60fb      	str	r3, [r7, #12]
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004b6:	60fb      	str	r3, [r7, #12]
 80004b8:	4a04      	ldr	r2, [pc, #16]	; (80004cc <HAL_MspInit+0x60>)
 80004ba:	68fb      	ldr	r3, [r7, #12]
 80004bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004be:	bf00      	nop
 80004c0:	3714      	adds	r7, #20
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr
 80004c8:	40021000 	.word	0x40021000
 80004cc:	40010000 	.word	0x40010000

080004d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b088      	sub	sp, #32
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d8:	f107 0310 	add.w	r3, r7, #16
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a18      	ldr	r2, [pc, #96]	; (800054c <HAL_ADC_MspInit+0x7c>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d129      	bne.n	8000544 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80004f0:	4b17      	ldr	r3, [pc, #92]	; (8000550 <HAL_ADC_MspInit+0x80>)
 80004f2:	699b      	ldr	r3, [r3, #24]
 80004f4:	4a16      	ldr	r2, [pc, #88]	; (8000550 <HAL_ADC_MspInit+0x80>)
 80004f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004fa:	6193      	str	r3, [r2, #24]
 80004fc:	4b14      	ldr	r3, [pc, #80]	; (8000550 <HAL_ADC_MspInit+0x80>)
 80004fe:	699b      	ldr	r3, [r3, #24]
 8000500:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000504:	60fb      	str	r3, [r7, #12]
 8000506:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000508:	4b11      	ldr	r3, [pc, #68]	; (8000550 <HAL_ADC_MspInit+0x80>)
 800050a:	699b      	ldr	r3, [r3, #24]
 800050c:	4a10      	ldr	r2, [pc, #64]	; (8000550 <HAL_ADC_MspInit+0x80>)
 800050e:	f043 0304 	orr.w	r3, r3, #4
 8000512:	6193      	str	r3, [r2, #24]
 8000514:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <HAL_ADC_MspInit+0x80>)
 8000516:	699b      	ldr	r3, [r3, #24]
 8000518:	f003 0304 	and.w	r3, r3, #4
 800051c:	60bb      	str	r3, [r7, #8]
 800051e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_BTN_INT_Pin;
 8000520:	2320      	movs	r3, #32
 8000522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000524:	2303      	movs	r3, #3
 8000526:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC_BTN_INT_GPIO_Port, &GPIO_InitStruct);
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	4619      	mov	r1, r3
 800052e:	4809      	ldr	r0, [pc, #36]	; (8000554 <HAL_ADC_MspInit+0x84>)
 8000530:	f000 fe04 	bl	800113c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8000534:	2200      	movs	r2, #0
 8000536:	2105      	movs	r1, #5
 8000538:	2012      	movs	r0, #18
 800053a:	f000 fdd4 	bl	80010e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800053e:	2012      	movs	r0, #18
 8000540:	f000 fded 	bl	800111e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000544:	bf00      	nop
 8000546:	3720      	adds	r7, #32
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	40012400 	.word	0x40012400
 8000550:	40021000 	.word	0x40021000
 8000554:	40010800 	.word	0x40010800

08000558 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b08c      	sub	sp, #48	; 0x30
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000560:	2300      	movs	r3, #0
 8000562:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000564:	2300      	movs	r3, #0
 8000566:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8000568:	2200      	movs	r2, #0
 800056a:	6879      	ldr	r1, [r7, #4]
 800056c:	2019      	movs	r0, #25
 800056e:	f000 fdba 	bl	80010e6 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000572:	2019      	movs	r0, #25
 8000574:	f000 fdd3 	bl	800111e <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000578:	4b1e      	ldr	r3, [pc, #120]	; (80005f4 <HAL_InitTick+0x9c>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	4a1d      	ldr	r2, [pc, #116]	; (80005f4 <HAL_InitTick+0x9c>)
 800057e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000582:	6193      	str	r3, [r2, #24]
 8000584:	4b1b      	ldr	r3, [pc, #108]	; (80005f4 <HAL_InitTick+0x9c>)
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800058c:	60fb      	str	r3, [r7, #12]
 800058e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000590:	f107 0210 	add.w	r2, r7, #16
 8000594:	f107 0314 	add.w	r3, r7, #20
 8000598:	4611      	mov	r1, r2
 800059a:	4618      	mov	r0, r3
 800059c:	f001 fb46 	bl	8001c2c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80005a0:	f001 fb30 	bl	8001c04 <HAL_RCC_GetPCLK2Freq>
 80005a4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80005a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005a8:	4a13      	ldr	r2, [pc, #76]	; (80005f8 <HAL_InitTick+0xa0>)
 80005aa:	fba2 2303 	umull	r2, r3, r2, r3
 80005ae:	0c9b      	lsrs	r3, r3, #18
 80005b0:	3b01      	subs	r3, #1
 80005b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80005b4:	4b11      	ldr	r3, [pc, #68]	; (80005fc <HAL_InitTick+0xa4>)
 80005b6:	4a12      	ldr	r2, [pc, #72]	; (8000600 <HAL_InitTick+0xa8>)
 80005b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80005ba:	4b10      	ldr	r3, [pc, #64]	; (80005fc <HAL_InitTick+0xa4>)
 80005bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80005c0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80005c2:	4a0e      	ldr	r2, [pc, #56]	; (80005fc <HAL_InitTick+0xa4>)
 80005c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005c6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80005c8:	4b0c      	ldr	r3, [pc, #48]	; (80005fc <HAL_InitTick+0xa4>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ce:	4b0b      	ldr	r3, [pc, #44]	; (80005fc <HAL_InitTick+0xa4>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80005d4:	4809      	ldr	r0, [pc, #36]	; (80005fc <HAL_InitTick+0xa4>)
 80005d6:	f001 fc2d 	bl	8001e34 <HAL_TIM_Base_Init>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d104      	bne.n	80005ea <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80005e0:	4806      	ldr	r0, [pc, #24]	; (80005fc <HAL_InitTick+0xa4>)
 80005e2:	f001 fc7f 	bl	8001ee4 <HAL_TIM_Base_Start_IT>
 80005e6:	4603      	mov	r3, r0
 80005e8:	e000      	b.n	80005ec <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80005ea:	2301      	movs	r3, #1
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3730      	adds	r7, #48	; 0x30
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40021000 	.word	0x40021000
 80005f8:	431bde83 	.word	0x431bde83
 80005fc:	20000230 	.word	0x20000230
 8000600:	40012c00 	.word	0x40012c00

08000604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000608:	e7fe      	b.n	8000608 <NMI_Handler+0x4>

0800060a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800060a:	b480      	push	{r7}
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800060e:	e7fe      	b.n	800060e <HardFault_Handler+0x4>

08000610 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000614:	e7fe      	b.n	8000614 <MemManage_Handler+0x4>

08000616 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800061a:	e7fe      	b.n	800061a <BusFault_Handler+0x4>

0800061c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000620:	e7fe      	b.n	8000620 <UsageFault_Handler+0x4>

08000622 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000622:	b480      	push	{r7}
 8000624:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	bc80      	pop	{r7}
 800062c:	4770      	bx	lr
	...

08000630 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000634:	4802      	ldr	r0, [pc, #8]	; (8000640 <ADC1_2_IRQHandler+0x10>)
 8000636:	f000 fa3d 	bl	8000ab4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	200001fc 	.word	0x200001fc

08000644 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000648:	4802      	ldr	r0, [pc, #8]	; (8000654 <TIM1_UP_IRQHandler+0x10>)
 800064a:	f001 fc9d 	bl	8001f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000230 	.word	0x20000230

08000658 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b086      	sub	sp, #24
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000660:	4a14      	ldr	r2, [pc, #80]	; (80006b4 <_sbrk+0x5c>)
 8000662:	4b15      	ldr	r3, [pc, #84]	; (80006b8 <_sbrk+0x60>)
 8000664:	1ad3      	subs	r3, r2, r3
 8000666:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800066c:	4b13      	ldr	r3, [pc, #76]	; (80006bc <_sbrk+0x64>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d102      	bne.n	800067a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000674:	4b11      	ldr	r3, [pc, #68]	; (80006bc <_sbrk+0x64>)
 8000676:	4a12      	ldr	r2, [pc, #72]	; (80006c0 <_sbrk+0x68>)
 8000678:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800067a:	4b10      	ldr	r3, [pc, #64]	; (80006bc <_sbrk+0x64>)
 800067c:	681a      	ldr	r2, [r3, #0]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4413      	add	r3, r2
 8000682:	693a      	ldr	r2, [r7, #16]
 8000684:	429a      	cmp	r2, r3
 8000686:	d207      	bcs.n	8000698 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000688:	f004 f944 	bl	8004914 <__errno>
 800068c:	4603      	mov	r3, r0
 800068e:	220c      	movs	r2, #12
 8000690:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000692:	f04f 33ff 	mov.w	r3, #4294967295
 8000696:	e009      	b.n	80006ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <_sbrk+0x64>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800069e:	4b07      	ldr	r3, [pc, #28]	; (80006bc <_sbrk+0x64>)
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4413      	add	r3, r2
 80006a6:	4a05      	ldr	r2, [pc, #20]	; (80006bc <_sbrk+0x64>)
 80006a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006aa:	68fb      	ldr	r3, [r7, #12]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3718      	adds	r7, #24
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20005000 	.word	0x20005000
 80006b8:	00000400 	.word	0x00000400
 80006bc:	2000009c 	.word	0x2000009c
 80006c0:	200002d0 	.word	0x200002d0

080006c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006c8:	bf00      	nop
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bc80      	pop	{r7}
 80006ce:	4770      	bx	lr

080006d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006d0:	f7ff fff8 	bl	80006c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006d4:	480b      	ldr	r0, [pc, #44]	; (8000704 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006d6:	490c      	ldr	r1, [pc, #48]	; (8000708 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80006d8:	4a0c      	ldr	r2, [pc, #48]	; (800070c <LoopFillZerobss+0x16>)
  movs r3, #0
 80006da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006dc:	e002      	b.n	80006e4 <LoopCopyDataInit>

080006de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006e2:	3304      	adds	r3, #4

080006e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006e8:	d3f9      	bcc.n	80006de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ea:	4a09      	ldr	r2, [pc, #36]	; (8000710 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80006ec:	4c09      	ldr	r4, [pc, #36]	; (8000714 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f0:	e001      	b.n	80006f6 <LoopFillZerobss>

080006f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006f4:	3204      	adds	r2, #4

080006f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006f8:	d3fb      	bcc.n	80006f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006fa:	f004 f911 	bl	8004920 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006fe:	f7ff fd83 	bl	8000208 <main>
  bx lr
 8000702:	4770      	bx	lr
  ldr r0, =_sdata
 8000704:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000708:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800070c:	08004bb8 	.word	0x08004bb8
  ldr r2, =_sbss
 8000710:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000714:	200002cc 	.word	0x200002cc

08000718 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000718:	e7fe      	b.n	8000718 <CAN1_RX1_IRQHandler>
	...

0800071c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000720:	4b08      	ldr	r3, [pc, #32]	; (8000744 <HAL_Init+0x28>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a07      	ldr	r2, [pc, #28]	; (8000744 <HAL_Init+0x28>)
 8000726:	f043 0310 	orr.w	r3, r3, #16
 800072a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800072c:	2003      	movs	r0, #3
 800072e:	f000 fccf 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000732:	2000      	movs	r0, #0
 8000734:	f7ff ff10 	bl	8000558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000738:	f7ff fe98 	bl	800046c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800073c:	2300      	movs	r3, #0
}
 800073e:	4618      	mov	r0, r3
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40022000 	.word	0x40022000

08000748 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800074c:	4b05      	ldr	r3, [pc, #20]	; (8000764 <HAL_IncTick+0x1c>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	461a      	mov	r2, r3
 8000752:	4b05      	ldr	r3, [pc, #20]	; (8000768 <HAL_IncTick+0x20>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4413      	add	r3, r2
 8000758:	4a03      	ldr	r2, [pc, #12]	; (8000768 <HAL_IncTick+0x20>)
 800075a:	6013      	str	r3, [r2, #0]
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr
 8000764:	20000008 	.word	0x20000008
 8000768:	20000278 	.word	0x20000278

0800076c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  return uwTick;
 8000770:	4b02      	ldr	r3, [pc, #8]	; (800077c <HAL_GetTick+0x10>)
 8000772:	681b      	ldr	r3, [r3, #0]
}
 8000774:	4618      	mov	r0, r3
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	20000278 	.word	0x20000278

08000780 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000788:	2300      	movs	r3, #0
 800078a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000790:	2300      	movs	r3, #0
 8000792:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d101      	bne.n	80007a2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800079e:	2301      	movs	r3, #1
 80007a0:	e0be      	b.n	8000920 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	689b      	ldr	r3, [r3, #8]
 80007a6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d109      	bne.n	80007c4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2200      	movs	r2, #0
 80007b4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2200      	movs	r2, #0
 80007ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80007be:	6878      	ldr	r0, [r7, #4]
 80007c0:	f7ff fe86 	bl	80004d0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f000 fb8f 	bl	8000ee8 <ADC_ConversionStop_Disable>
 80007ca:	4603      	mov	r3, r0
 80007cc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007d2:	f003 0310 	and.w	r3, r3, #16
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	f040 8099 	bne.w	800090e <HAL_ADC_Init+0x18e>
 80007dc:	7dfb      	ldrb	r3, [r7, #23]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	f040 8095 	bne.w	800090e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80007ec:	f023 0302 	bic.w	r3, r3, #2
 80007f0:	f043 0202 	orr.w	r2, r3, #2
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000800:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	7b1b      	ldrb	r3, [r3, #12]
 8000806:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000808:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800080a:	68ba      	ldr	r2, [r7, #8]
 800080c:	4313      	orrs	r3, r2
 800080e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	689b      	ldr	r3, [r3, #8]
 8000814:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000818:	d003      	beq.n	8000822 <HAL_ADC_Init+0xa2>
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	689b      	ldr	r3, [r3, #8]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d102      	bne.n	8000828 <HAL_ADC_Init+0xa8>
 8000822:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000826:	e000      	b.n	800082a <HAL_ADC_Init+0xaa>
 8000828:	2300      	movs	r3, #0
 800082a:	693a      	ldr	r2, [r7, #16]
 800082c:	4313      	orrs	r3, r2
 800082e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	7d1b      	ldrb	r3, [r3, #20]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d119      	bne.n	800086c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	7b1b      	ldrb	r3, [r3, #12]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d109      	bne.n	8000854 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	699b      	ldr	r3, [r3, #24]
 8000844:	3b01      	subs	r3, #1
 8000846:	035a      	lsls	r2, r3, #13
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	4313      	orrs	r3, r2
 800084c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000850:	613b      	str	r3, [r7, #16]
 8000852:	e00b      	b.n	800086c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000858:	f043 0220 	orr.w	r2, r3, #32
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000864:	f043 0201 	orr.w	r2, r3, #1
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	430a      	orrs	r2, r1
 800087e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	689a      	ldr	r2, [r3, #8]
 8000886:	4b28      	ldr	r3, [pc, #160]	; (8000928 <HAL_ADC_Init+0x1a8>)
 8000888:	4013      	ands	r3, r2
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	6812      	ldr	r2, [r2, #0]
 800088e:	68b9      	ldr	r1, [r7, #8]
 8000890:	430b      	orrs	r3, r1
 8000892:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800089c:	d003      	beq.n	80008a6 <HAL_ADC_Init+0x126>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d104      	bne.n	80008b0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	691b      	ldr	r3, [r3, #16]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	051b      	lsls	r3, r3, #20
 80008ae:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008b6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	68fa      	ldr	r2, [r7, #12]
 80008c0:	430a      	orrs	r2, r1
 80008c2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	689a      	ldr	r2, [r3, #8]
 80008ca:	4b18      	ldr	r3, [pc, #96]	; (800092c <HAL_ADC_Init+0x1ac>)
 80008cc:	4013      	ands	r3, r2
 80008ce:	68ba      	ldr	r2, [r7, #8]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d10b      	bne.n	80008ec <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2200      	movs	r2, #0
 80008d8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008de:	f023 0303 	bic.w	r3, r3, #3
 80008e2:	f043 0201 	orr.w	r2, r3, #1
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80008ea:	e018      	b.n	800091e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008f0:	f023 0312 	bic.w	r3, r3, #18
 80008f4:	f043 0210 	orr.w	r2, r3, #16
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000900:	f043 0201 	orr.w	r2, r3, #1
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000908:	2301      	movs	r3, #1
 800090a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800090c:	e007      	b.n	800091e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000912:	f043 0210 	orr.w	r2, r3, #16
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800091a:	2301      	movs	r3, #1
 800091c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800091e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000920:	4618      	mov	r0, r3
 8000922:	3718      	adds	r7, #24
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	ffe1f7fd 	.word	0xffe1f7fd
 800092c:	ff1f0efe 	.word	0xff1f0efe

08000930 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000938:	2300      	movs	r3, #0
 800093a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000942:	2b01      	cmp	r3, #1
 8000944:	d101      	bne.n	800094a <HAL_ADC_Start_IT+0x1a>
 8000946:	2302      	movs	r3, #2
 8000948:	e0a0      	b.n	8000a8c <HAL_ADC_Start_IT+0x15c>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2201      	movs	r2, #1
 800094e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000952:	6878      	ldr	r0, [r7, #4]
 8000954:	f000 fa6e 	bl	8000e34 <ADC_Enable>
 8000958:	4603      	mov	r3, r0
 800095a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	2b00      	cmp	r3, #0
 8000960:	f040 808f 	bne.w	8000a82 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000968:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800096c:	f023 0301 	bic.w	r3, r3, #1
 8000970:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a45      	ldr	r2, [pc, #276]	; (8000a94 <HAL_ADC_Start_IT+0x164>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d105      	bne.n	800098e <HAL_ADC_Start_IT+0x5e>
 8000982:	4b45      	ldr	r3, [pc, #276]	; (8000a98 <HAL_ADC_Start_IT+0x168>)
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800098a:	2b00      	cmp	r3, #0
 800098c:	d115      	bne.n	80009ba <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000992:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d026      	beq.n	80009f6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80009b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80009b8:	e01d      	b.n	80009f6 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a33      	ldr	r2, [pc, #204]	; (8000a98 <HAL_ADC_Start_IT+0x168>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d004      	beq.n	80009da <HAL_ADC_Start_IT+0xaa>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a2f      	ldr	r2, [pc, #188]	; (8000a94 <HAL_ADC_Start_IT+0x164>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d10d      	bne.n	80009f6 <HAL_ADC_Start_IT+0xc6>
 80009da:	4b2f      	ldr	r3, [pc, #188]	; (8000a98 <HAL_ADC_Start_IT+0x168>)
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d007      	beq.n	80009f6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009ea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80009ee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d006      	beq.n	8000a10 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a06:	f023 0206 	bic.w	r2, r3, #6
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a0e:	e002      	b.n	8000a16 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2200      	movs	r2, #0
 8000a14:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f06f 0202 	mvn.w	r2, #2
 8000a26:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f042 0220 	orr.w	r2, r2, #32
 8000a36:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000a42:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000a46:	d113      	bne.n	8000a70 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000a4c:	4a11      	ldr	r2, [pc, #68]	; (8000a94 <HAL_ADC_Start_IT+0x164>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d105      	bne.n	8000a5e <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000a52:	4b11      	ldr	r3, [pc, #68]	; (8000a98 <HAL_ADC_Start_IT+0x168>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d108      	bne.n	8000a70 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	689a      	ldr	r2, [r3, #8]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000a6c:	609a      	str	r2, [r3, #8]
 8000a6e:	e00c      	b.n	8000a8a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	689a      	ldr	r2, [r3, #8]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	e003      	b.n	8000a8a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2200      	movs	r2, #0
 8000a86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3710      	adds	r7, #16
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40012800 	.word	0x40012800
 8000a98:	40012400 	.word	0x40012400

08000a9c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr

08000ab4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	f003 0320 	and.w	r3, r3, #32
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d03e      	beq.n	8000b54 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	f003 0302 	and.w	r3, r3, #2
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d039      	beq.n	8000b54 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae4:	f003 0310 	and.w	r3, r3, #16
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d105      	bne.n	8000af8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000af0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000b02:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000b06:	d11d      	bne.n	8000b44 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d119      	bne.n	8000b44 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	685a      	ldr	r2, [r3, #4]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f022 0220 	bic.w	r2, r2, #32
 8000b1e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d105      	bne.n	8000b44 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b3c:	f043 0201 	orr.w	r2, r3, #1
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000b44:	6878      	ldr	r0, [r7, #4]
 8000b46:	f7ff fb35 	bl	80001b4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f06f 0212 	mvn.w	r2, #18
 8000b52:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d04d      	beq.n	8000bfa <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	f003 0304 	and.w	r3, r3, #4
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d048      	beq.n	8000bfa <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b6c:	f003 0310 	and.w	r3, r3, #16
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d105      	bne.n	8000b80 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b78:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000b8a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8000b8e:	d012      	beq.n	8000bb6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d125      	bne.n	8000bea <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	689b      	ldr	r3, [r3, #8]
 8000ba4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000ba8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000bac:	d11d      	bne.n	8000bea <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d119      	bne.n	8000bea <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	685a      	ldr	r2, [r3, #4]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000bc4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d105      	bne.n	8000bea <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000be2:	f043 0201 	orr.w	r2, r3, #1
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f000 f9bd 	bl	8000f6a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f06f 020c 	mvn.w	r2, #12
 8000bf8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d012      	beq.n	8000c2a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d00d      	beq.n	8000c2a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f000 f809 	bl	8000c32 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f06f 0201 	mvn.w	r2, #1
 8000c28:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8000c2a:	bf00      	nop
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr

08000c44 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d101      	bne.n	8000c64 <HAL_ADC_ConfigChannel+0x20>
 8000c60:	2302      	movs	r3, #2
 8000c62:	e0dc      	b.n	8000e1e <HAL_ADC_ConfigChannel+0x1da>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2201      	movs	r2, #1
 8000c68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	2b06      	cmp	r3, #6
 8000c72:	d81c      	bhi.n	8000cae <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	685a      	ldr	r2, [r3, #4]
 8000c7e:	4613      	mov	r3, r2
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	4413      	add	r3, r2
 8000c84:	3b05      	subs	r3, #5
 8000c86:	221f      	movs	r2, #31
 8000c88:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	4019      	ands	r1, r3
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	6818      	ldr	r0, [r3, #0]
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685a      	ldr	r2, [r3, #4]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	4413      	add	r3, r2
 8000c9e:	3b05      	subs	r3, #5
 8000ca0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	635a      	str	r2, [r3, #52]	; 0x34
 8000cac:	e03c      	b.n	8000d28 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	2b0c      	cmp	r3, #12
 8000cb4:	d81c      	bhi.n	8000cf0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	685a      	ldr	r2, [r3, #4]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	3b23      	subs	r3, #35	; 0x23
 8000cc8:	221f      	movs	r2, #31
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	4019      	ands	r1, r3
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	6818      	ldr	r0, [r3, #0]
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685a      	ldr	r2, [r3, #4]
 8000cda:	4613      	mov	r3, r2
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	4413      	add	r3, r2
 8000ce0:	3b23      	subs	r3, #35	; 0x23
 8000ce2:	fa00 f203 	lsl.w	r2, r0, r3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	430a      	orrs	r2, r1
 8000cec:	631a      	str	r2, [r3, #48]	; 0x30
 8000cee:	e01b      	b.n	8000d28 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685a      	ldr	r2, [r3, #4]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	4413      	add	r3, r2
 8000d00:	3b41      	subs	r3, #65	; 0x41
 8000d02:	221f      	movs	r2, #31
 8000d04:	fa02 f303 	lsl.w	r3, r2, r3
 8000d08:	43db      	mvns	r3, r3
 8000d0a:	4019      	ands	r1, r3
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	6818      	ldr	r0, [r3, #0]
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685a      	ldr	r2, [r3, #4]
 8000d14:	4613      	mov	r3, r2
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	4413      	add	r3, r2
 8000d1a:	3b41      	subs	r3, #65	; 0x41
 8000d1c:	fa00 f203 	lsl.w	r2, r0, r3
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	430a      	orrs	r2, r1
 8000d26:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b09      	cmp	r3, #9
 8000d2e:	d91c      	bls.n	8000d6a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	68d9      	ldr	r1, [r3, #12]
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	4413      	add	r3, r2
 8000d40:	3b1e      	subs	r3, #30
 8000d42:	2207      	movs	r2, #7
 8000d44:	fa02 f303 	lsl.w	r3, r2, r3
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	4019      	ands	r1, r3
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	6898      	ldr	r0, [r3, #8]
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4613      	mov	r3, r2
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	4413      	add	r3, r2
 8000d5a:	3b1e      	subs	r3, #30
 8000d5c:	fa00 f203 	lsl.w	r2, r0, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	430a      	orrs	r2, r1
 8000d66:	60da      	str	r2, [r3, #12]
 8000d68:	e019      	b.n	8000d9e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	6919      	ldr	r1, [r3, #16]
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	4613      	mov	r3, r2
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	4413      	add	r3, r2
 8000d7a:	2207      	movs	r2, #7
 8000d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d80:	43db      	mvns	r3, r3
 8000d82:	4019      	ands	r1, r3
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	6898      	ldr	r0, [r3, #8]
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	4413      	add	r3, r2
 8000d92:	fa00 f203 	lsl.w	r2, r0, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2b10      	cmp	r3, #16
 8000da4:	d003      	beq.n	8000dae <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000daa:	2b11      	cmp	r3, #17
 8000dac:	d132      	bne.n	8000e14 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a1d      	ldr	r2, [pc, #116]	; (8000e28 <HAL_ADC_ConfigChannel+0x1e4>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d125      	bne.n	8000e04 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d126      	bne.n	8000e14 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	689a      	ldr	r2, [r3, #8]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000dd4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	2b10      	cmp	r3, #16
 8000ddc:	d11a      	bne.n	8000e14 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000dde:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <HAL_ADC_ConfigChannel+0x1e8>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a13      	ldr	r2, [pc, #76]	; (8000e30 <HAL_ADC_ConfigChannel+0x1ec>)
 8000de4:	fba2 2303 	umull	r2, r3, r2, r3
 8000de8:	0c9a      	lsrs	r2, r3, #18
 8000dea:	4613      	mov	r3, r2
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	4413      	add	r3, r2
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000df4:	e002      	b.n	8000dfc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d1f9      	bne.n	8000df6 <HAL_ADC_ConfigChannel+0x1b2>
 8000e02:	e007      	b.n	8000e14 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e08:	f043 0220 	orr.w	r2, r3, #32
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000e10:	2301      	movs	r3, #1
 8000e12:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2200      	movs	r2, #0
 8000e18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3714      	adds	r7, #20
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr
 8000e28:	40012400 	.word	0x40012400
 8000e2c:	20000000 	.word	0x20000000
 8000e30:	431bde83 	.word	0x431bde83

08000e34 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000e40:	2300      	movs	r3, #0
 8000e42:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d040      	beq.n	8000ed4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f042 0201 	orr.w	r2, r2, #1
 8000e60:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e62:	4b1f      	ldr	r3, [pc, #124]	; (8000ee0 <ADC_Enable+0xac>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a1f      	ldr	r2, [pc, #124]	; (8000ee4 <ADC_Enable+0xb0>)
 8000e68:	fba2 2303 	umull	r2, r3, r2, r3
 8000e6c:	0c9b      	lsrs	r3, r3, #18
 8000e6e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000e70:	e002      	b.n	8000e78 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	3b01      	subs	r3, #1
 8000e76:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d1f9      	bne.n	8000e72 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000e7e:	f7ff fc75 	bl	800076c <HAL_GetTick>
 8000e82:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000e84:	e01f      	b.n	8000ec6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000e86:	f7ff fc71 	bl	800076c <HAL_GetTick>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d918      	bls.n	8000ec6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d011      	beq.n	8000ec6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea6:	f043 0210 	orr.w	r2, r3, #16
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eb2:	f043 0201 	orr.w	r2, r3, #1
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e007      	b.n	8000ed6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	f003 0301 	and.w	r3, r3, #1
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d1d8      	bne.n	8000e86 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000000 	.word	0x20000000
 8000ee4:	431bde83 	.word	0x431bde83

08000ee8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d12e      	bne.n	8000f60 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	689a      	ldr	r2, [r3, #8]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f022 0201 	bic.w	r2, r2, #1
 8000f10:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f12:	f7ff fc2b 	bl	800076c <HAL_GetTick>
 8000f16:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000f18:	e01b      	b.n	8000f52 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000f1a:	f7ff fc27 	bl	800076c <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d914      	bls.n	8000f52 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d10d      	bne.n	8000f52 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f3a:	f043 0210 	orr.w	r2, r3, #16
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f46:	f043 0201 	orr.w	r2, r3, #1
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e007      	b.n	8000f62 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d0dc      	beq.n	8000f1a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000f72:	bf00      	nop
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr

08000f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db0b      	blt.n	800100a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f003 021f 	and.w	r2, r3, #31
 8000ff8:	4906      	ldr	r1, [pc, #24]	; (8001014 <__NVIC_EnableIRQ+0x34>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	2001      	movs	r0, #1
 8001002:	fa00 f202 	lsl.w	r2, r0, r2
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr
 8001014:	e000e100 	.word	0xe000e100

08001018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001028:	2b00      	cmp	r3, #0
 800102a:	db0a      	blt.n	8001042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	b2da      	uxtb	r2, r3
 8001030:	490c      	ldr	r1, [pc, #48]	; (8001064 <__NVIC_SetPriority+0x4c>)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	0112      	lsls	r2, r2, #4
 8001038:	b2d2      	uxtb	r2, r2
 800103a:	440b      	add	r3, r1
 800103c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001040:	e00a      	b.n	8001058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4908      	ldr	r1, [pc, #32]	; (8001068 <__NVIC_SetPriority+0x50>)
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 030f 	and.w	r3, r3, #15
 800104e:	3b04      	subs	r3, #4
 8001050:	0112      	lsls	r2, r2, #4
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	440b      	add	r3, r1
 8001056:	761a      	strb	r2, [r3, #24]
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	bc80      	pop	{r7}
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e000e100 	.word	0xe000e100
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800106c:	b480      	push	{r7}
 800106e:	b089      	sub	sp, #36	; 0x24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	f1c3 0307 	rsb	r3, r3, #7
 8001086:	2b04      	cmp	r3, #4
 8001088:	bf28      	it	cs
 800108a:	2304      	movcs	r3, #4
 800108c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	3304      	adds	r3, #4
 8001092:	2b06      	cmp	r3, #6
 8001094:	d902      	bls.n	800109c <NVIC_EncodePriority+0x30>
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	3b03      	subs	r3, #3
 800109a:	e000      	b.n	800109e <NVIC_EncodePriority+0x32>
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a0:	f04f 32ff 	mov.w	r2, #4294967295
 80010a4:	69bb      	ldr	r3, [r7, #24]
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43da      	mvns	r2, r3
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	401a      	ands	r2, r3
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b4:	f04f 31ff 	mov.w	r1, #4294967295
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	fa01 f303 	lsl.w	r3, r1, r3
 80010be:	43d9      	mvns	r1, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	4313      	orrs	r3, r2
         );
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff4f 	bl	8000f7c <__NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010f8:	f7ff ff64 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 80010fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	6978      	ldr	r0, [r7, #20]
 8001104:	f7ff ffb2 	bl	800106c <NVIC_EncodePriority>
 8001108:	4602      	mov	r2, r0
 800110a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff81 	bl	8001018 <__NVIC_SetPriority>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff57 	bl	8000fe0 <__NVIC_EnableIRQ>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800113c:	b480      	push	{r7}
 800113e:	b08b      	sub	sp, #44	; 0x2c
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001146:	2300      	movs	r3, #0
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800114a:	2300      	movs	r3, #0
 800114c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800114e:	e169      	b.n	8001424 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001150:	2201      	movs	r2, #1
 8001152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	429a      	cmp	r2, r3
 800116a:	f040 8158 	bne.w	800141e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	4a9a      	ldr	r2, [pc, #616]	; (80013dc <HAL_GPIO_Init+0x2a0>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d05e      	beq.n	8001236 <HAL_GPIO_Init+0xfa>
 8001178:	4a98      	ldr	r2, [pc, #608]	; (80013dc <HAL_GPIO_Init+0x2a0>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d875      	bhi.n	800126a <HAL_GPIO_Init+0x12e>
 800117e:	4a98      	ldr	r2, [pc, #608]	; (80013e0 <HAL_GPIO_Init+0x2a4>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d058      	beq.n	8001236 <HAL_GPIO_Init+0xfa>
 8001184:	4a96      	ldr	r2, [pc, #600]	; (80013e0 <HAL_GPIO_Init+0x2a4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d86f      	bhi.n	800126a <HAL_GPIO_Init+0x12e>
 800118a:	4a96      	ldr	r2, [pc, #600]	; (80013e4 <HAL_GPIO_Init+0x2a8>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d052      	beq.n	8001236 <HAL_GPIO_Init+0xfa>
 8001190:	4a94      	ldr	r2, [pc, #592]	; (80013e4 <HAL_GPIO_Init+0x2a8>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d869      	bhi.n	800126a <HAL_GPIO_Init+0x12e>
 8001196:	4a94      	ldr	r2, [pc, #592]	; (80013e8 <HAL_GPIO_Init+0x2ac>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d04c      	beq.n	8001236 <HAL_GPIO_Init+0xfa>
 800119c:	4a92      	ldr	r2, [pc, #584]	; (80013e8 <HAL_GPIO_Init+0x2ac>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d863      	bhi.n	800126a <HAL_GPIO_Init+0x12e>
 80011a2:	4a92      	ldr	r2, [pc, #584]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d046      	beq.n	8001236 <HAL_GPIO_Init+0xfa>
 80011a8:	4a90      	ldr	r2, [pc, #576]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d85d      	bhi.n	800126a <HAL_GPIO_Init+0x12e>
 80011ae:	2b12      	cmp	r3, #18
 80011b0:	d82a      	bhi.n	8001208 <HAL_GPIO_Init+0xcc>
 80011b2:	2b12      	cmp	r3, #18
 80011b4:	d859      	bhi.n	800126a <HAL_GPIO_Init+0x12e>
 80011b6:	a201      	add	r2, pc, #4	; (adr r2, 80011bc <HAL_GPIO_Init+0x80>)
 80011b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011bc:	08001237 	.word	0x08001237
 80011c0:	08001211 	.word	0x08001211
 80011c4:	08001223 	.word	0x08001223
 80011c8:	08001265 	.word	0x08001265
 80011cc:	0800126b 	.word	0x0800126b
 80011d0:	0800126b 	.word	0x0800126b
 80011d4:	0800126b 	.word	0x0800126b
 80011d8:	0800126b 	.word	0x0800126b
 80011dc:	0800126b 	.word	0x0800126b
 80011e0:	0800126b 	.word	0x0800126b
 80011e4:	0800126b 	.word	0x0800126b
 80011e8:	0800126b 	.word	0x0800126b
 80011ec:	0800126b 	.word	0x0800126b
 80011f0:	0800126b 	.word	0x0800126b
 80011f4:	0800126b 	.word	0x0800126b
 80011f8:	0800126b 	.word	0x0800126b
 80011fc:	0800126b 	.word	0x0800126b
 8001200:	08001219 	.word	0x08001219
 8001204:	0800122d 	.word	0x0800122d
 8001208:	4a79      	ldr	r2, [pc, #484]	; (80013f0 <HAL_GPIO_Init+0x2b4>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d013      	beq.n	8001236 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800120e:	e02c      	b.n	800126a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	623b      	str	r3, [r7, #32]
          break;
 8001216:	e029      	b.n	800126c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	3304      	adds	r3, #4
 800121e:	623b      	str	r3, [r7, #32]
          break;
 8001220:	e024      	b.n	800126c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	3308      	adds	r3, #8
 8001228:	623b      	str	r3, [r7, #32]
          break;
 800122a:	e01f      	b.n	800126c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	330c      	adds	r3, #12
 8001232:	623b      	str	r3, [r7, #32]
          break;
 8001234:	e01a      	b.n	800126c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d102      	bne.n	8001244 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800123e:	2304      	movs	r3, #4
 8001240:	623b      	str	r3, [r7, #32]
          break;
 8001242:	e013      	b.n	800126c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d105      	bne.n	8001258 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800124c:	2308      	movs	r3, #8
 800124e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69fa      	ldr	r2, [r7, #28]
 8001254:	611a      	str	r2, [r3, #16]
          break;
 8001256:	e009      	b.n	800126c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001258:	2308      	movs	r3, #8
 800125a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	69fa      	ldr	r2, [r7, #28]
 8001260:	615a      	str	r2, [r3, #20]
          break;
 8001262:	e003      	b.n	800126c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001264:	2300      	movs	r3, #0
 8001266:	623b      	str	r3, [r7, #32]
          break;
 8001268:	e000      	b.n	800126c <HAL_GPIO_Init+0x130>
          break;
 800126a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	2bff      	cmp	r3, #255	; 0xff
 8001270:	d801      	bhi.n	8001276 <HAL_GPIO_Init+0x13a>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	e001      	b.n	800127a <HAL_GPIO_Init+0x13e>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3304      	adds	r3, #4
 800127a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	2bff      	cmp	r3, #255	; 0xff
 8001280:	d802      	bhi.n	8001288 <HAL_GPIO_Init+0x14c>
 8001282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	e002      	b.n	800128e <HAL_GPIO_Init+0x152>
 8001288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128a:	3b08      	subs	r3, #8
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	210f      	movs	r1, #15
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	fa01 f303 	lsl.w	r3, r1, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	401a      	ands	r2, r3
 80012a0:	6a39      	ldr	r1, [r7, #32]
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	fa01 f303 	lsl.w	r3, r1, r3
 80012a8:	431a      	orrs	r2, r3
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f000 80b1 	beq.w	800141e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012bc:	4b4d      	ldr	r3, [pc, #308]	; (80013f4 <HAL_GPIO_Init+0x2b8>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	4a4c      	ldr	r2, [pc, #304]	; (80013f4 <HAL_GPIO_Init+0x2b8>)
 80012c2:	f043 0301 	orr.w	r3, r3, #1
 80012c6:	6193      	str	r3, [r2, #24]
 80012c8:	4b4a      	ldr	r3, [pc, #296]	; (80013f4 <HAL_GPIO_Init+0x2b8>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012d4:	4a48      	ldr	r2, [pc, #288]	; (80013f8 <HAL_GPIO_Init+0x2bc>)
 80012d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d8:	089b      	lsrs	r3, r3, #2
 80012da:	3302      	adds	r3, #2
 80012dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e4:	f003 0303 	and.w	r3, r3, #3
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	220f      	movs	r2, #15
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	43db      	mvns	r3, r3
 80012f2:	68fa      	ldr	r2, [r7, #12]
 80012f4:	4013      	ands	r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4a40      	ldr	r2, [pc, #256]	; (80013fc <HAL_GPIO_Init+0x2c0>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d013      	beq.n	8001328 <HAL_GPIO_Init+0x1ec>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a3f      	ldr	r2, [pc, #252]	; (8001400 <HAL_GPIO_Init+0x2c4>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d00d      	beq.n	8001324 <HAL_GPIO_Init+0x1e8>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a3e      	ldr	r2, [pc, #248]	; (8001404 <HAL_GPIO_Init+0x2c8>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d007      	beq.n	8001320 <HAL_GPIO_Init+0x1e4>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a3d      	ldr	r2, [pc, #244]	; (8001408 <HAL_GPIO_Init+0x2cc>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d101      	bne.n	800131c <HAL_GPIO_Init+0x1e0>
 8001318:	2303      	movs	r3, #3
 800131a:	e006      	b.n	800132a <HAL_GPIO_Init+0x1ee>
 800131c:	2304      	movs	r3, #4
 800131e:	e004      	b.n	800132a <HAL_GPIO_Init+0x1ee>
 8001320:	2302      	movs	r3, #2
 8001322:	e002      	b.n	800132a <HAL_GPIO_Init+0x1ee>
 8001324:	2301      	movs	r3, #1
 8001326:	e000      	b.n	800132a <HAL_GPIO_Init+0x1ee>
 8001328:	2300      	movs	r3, #0
 800132a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800132c:	f002 0203 	and.w	r2, r2, #3
 8001330:	0092      	lsls	r2, r2, #2
 8001332:	4093      	lsls	r3, r2
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	4313      	orrs	r3, r2
 8001338:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800133a:	492f      	ldr	r1, [pc, #188]	; (80013f8 <HAL_GPIO_Init+0x2bc>)
 800133c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133e:	089b      	lsrs	r3, r3, #2
 8001340:	3302      	adds	r3, #2
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d006      	beq.n	8001362 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001354:	4b2d      	ldr	r3, [pc, #180]	; (800140c <HAL_GPIO_Init+0x2d0>)
 8001356:	689a      	ldr	r2, [r3, #8]
 8001358:	492c      	ldr	r1, [pc, #176]	; (800140c <HAL_GPIO_Init+0x2d0>)
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	608b      	str	r3, [r1, #8]
 8001360:	e006      	b.n	8001370 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001362:	4b2a      	ldr	r3, [pc, #168]	; (800140c <HAL_GPIO_Init+0x2d0>)
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	43db      	mvns	r3, r3
 800136a:	4928      	ldr	r1, [pc, #160]	; (800140c <HAL_GPIO_Init+0x2d0>)
 800136c:	4013      	ands	r3, r2
 800136e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d006      	beq.n	800138a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800137c:	4b23      	ldr	r3, [pc, #140]	; (800140c <HAL_GPIO_Init+0x2d0>)
 800137e:	68da      	ldr	r2, [r3, #12]
 8001380:	4922      	ldr	r1, [pc, #136]	; (800140c <HAL_GPIO_Init+0x2d0>)
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	4313      	orrs	r3, r2
 8001386:	60cb      	str	r3, [r1, #12]
 8001388:	e006      	b.n	8001398 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800138a:	4b20      	ldr	r3, [pc, #128]	; (800140c <HAL_GPIO_Init+0x2d0>)
 800138c:	68da      	ldr	r2, [r3, #12]
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	43db      	mvns	r3, r3
 8001392:	491e      	ldr	r1, [pc, #120]	; (800140c <HAL_GPIO_Init+0x2d0>)
 8001394:	4013      	ands	r3, r2
 8001396:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d006      	beq.n	80013b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <HAL_GPIO_Init+0x2d0>)
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	4918      	ldr	r1, [pc, #96]	; (800140c <HAL_GPIO_Init+0x2d0>)
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	604b      	str	r3, [r1, #4]
 80013b0:	e006      	b.n	80013c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013b2:	4b16      	ldr	r3, [pc, #88]	; (800140c <HAL_GPIO_Init+0x2d0>)
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	43db      	mvns	r3, r3
 80013ba:	4914      	ldr	r1, [pc, #80]	; (800140c <HAL_GPIO_Init+0x2d0>)
 80013bc:	4013      	ands	r3, r2
 80013be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d021      	beq.n	8001410 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013cc:	4b0f      	ldr	r3, [pc, #60]	; (800140c <HAL_GPIO_Init+0x2d0>)
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	490e      	ldr	r1, [pc, #56]	; (800140c <HAL_GPIO_Init+0x2d0>)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	600b      	str	r3, [r1, #0]
 80013d8:	e021      	b.n	800141e <HAL_GPIO_Init+0x2e2>
 80013da:	bf00      	nop
 80013dc:	10320000 	.word	0x10320000
 80013e0:	10310000 	.word	0x10310000
 80013e4:	10220000 	.word	0x10220000
 80013e8:	10210000 	.word	0x10210000
 80013ec:	10120000 	.word	0x10120000
 80013f0:	10110000 	.word	0x10110000
 80013f4:	40021000 	.word	0x40021000
 80013f8:	40010000 	.word	0x40010000
 80013fc:	40010800 	.word	0x40010800
 8001400:	40010c00 	.word	0x40010c00
 8001404:	40011000 	.word	0x40011000
 8001408:	40011400 	.word	0x40011400
 800140c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001410:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <HAL_GPIO_Init+0x304>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	43db      	mvns	r3, r3
 8001418:	4909      	ldr	r1, [pc, #36]	; (8001440 <HAL_GPIO_Init+0x304>)
 800141a:	4013      	ands	r3, r2
 800141c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800141e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001420:	3301      	adds	r3, #1
 8001422:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142a:	fa22 f303 	lsr.w	r3, r2, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	f47f ae8e 	bne.w	8001150 <HAL_GPIO_Init+0x14>
  }
}
 8001434:	bf00      	nop
 8001436:	bf00      	nop
 8001438:	372c      	adds	r7, #44	; 0x2c
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr
 8001440:	40010400 	.word	0x40010400

08001444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	807b      	strh	r3, [r7, #2]
 8001450:	4613      	mov	r3, r2
 8001452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001454:	787b      	ldrb	r3, [r7, #1]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800145a:	887a      	ldrh	r2, [r7, #2]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001460:	e003      	b.n	800146a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001462:	887b      	ldrh	r3, [r7, #2]
 8001464:	041a      	lsls	r2, r3, #16
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	611a      	str	r2, [r3, #16]
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr

08001474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e26c      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	2b00      	cmp	r3, #0
 8001490:	f000 8087 	beq.w	80015a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001494:	4b92      	ldr	r3, [pc, #584]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 030c 	and.w	r3, r3, #12
 800149c:	2b04      	cmp	r3, #4
 800149e:	d00c      	beq.n	80014ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014a0:	4b8f      	ldr	r3, [pc, #572]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 030c 	and.w	r3, r3, #12
 80014a8:	2b08      	cmp	r3, #8
 80014aa:	d112      	bne.n	80014d2 <HAL_RCC_OscConfig+0x5e>
 80014ac:	4b8c      	ldr	r3, [pc, #560]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014b8:	d10b      	bne.n	80014d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ba:	4b89      	ldr	r3, [pc, #548]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d06c      	beq.n	80015a0 <HAL_RCC_OscConfig+0x12c>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d168      	bne.n	80015a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e246      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014da:	d106      	bne.n	80014ea <HAL_RCC_OscConfig+0x76>
 80014dc:	4b80      	ldr	r3, [pc, #512]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a7f      	ldr	r2, [pc, #508]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	e02e      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10c      	bne.n	800150c <HAL_RCC_OscConfig+0x98>
 80014f2:	4b7b      	ldr	r3, [pc, #492]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a7a      	ldr	r2, [pc, #488]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014fc:	6013      	str	r3, [r2, #0]
 80014fe:	4b78      	ldr	r3, [pc, #480]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a77      	ldr	r2, [pc, #476]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001504:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	e01d      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001514:	d10c      	bne.n	8001530 <HAL_RCC_OscConfig+0xbc>
 8001516:	4b72      	ldr	r3, [pc, #456]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a71      	ldr	r2, [pc, #452]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800151c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001520:	6013      	str	r3, [r2, #0]
 8001522:	4b6f      	ldr	r3, [pc, #444]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a6e      	ldr	r2, [pc, #440]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	e00b      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 8001530:	4b6b      	ldr	r3, [pc, #428]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a6a      	ldr	r2, [pc, #424]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001536:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800153a:	6013      	str	r3, [r2, #0]
 800153c:	4b68      	ldr	r3, [pc, #416]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a67      	ldr	r2, [pc, #412]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001546:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d013      	beq.n	8001578 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001550:	f7ff f90c 	bl	800076c <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001558:	f7ff f908 	bl	800076c <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b64      	cmp	r3, #100	; 0x64
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e1fa      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156a:	4b5d      	ldr	r3, [pc, #372]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0f0      	beq.n	8001558 <HAL_RCC_OscConfig+0xe4>
 8001576:	e014      	b.n	80015a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001578:	f7ff f8f8 	bl	800076c <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001580:	f7ff f8f4 	bl	800076c <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b64      	cmp	r3, #100	; 0x64
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e1e6      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001592:	4b53      	ldr	r3, [pc, #332]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x10c>
 800159e:	e000      	b.n	80015a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d063      	beq.n	8001676 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015ae:	4b4c      	ldr	r3, [pc, #304]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f003 030c 	and.w	r3, r3, #12
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00b      	beq.n	80015d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015ba:	4b49      	ldr	r3, [pc, #292]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d11c      	bne.n	8001600 <HAL_RCC_OscConfig+0x18c>
 80015c6:	4b46      	ldr	r3, [pc, #280]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d116      	bne.n	8001600 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d2:	4b43      	ldr	r3, [pc, #268]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d005      	beq.n	80015ea <HAL_RCC_OscConfig+0x176>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d001      	beq.n	80015ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e1ba      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ea:	4b3d      	ldr	r3, [pc, #244]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	4939      	ldr	r1, [pc, #228]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015fe:	e03a      	b.n	8001676 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d020      	beq.n	800164a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001608:	4b36      	ldr	r3, [pc, #216]	; (80016e4 <HAL_RCC_OscConfig+0x270>)
 800160a:	2201      	movs	r2, #1
 800160c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff f8ad 	bl	800076c <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001616:	f7ff f8a9 	bl	800076c <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e19b      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001628:	4b2d      	ldr	r3, [pc, #180]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d0f0      	beq.n	8001616 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001634:	4b2a      	ldr	r3, [pc, #168]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	4927      	ldr	r1, [pc, #156]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001644:	4313      	orrs	r3, r2
 8001646:	600b      	str	r3, [r1, #0]
 8001648:	e015      	b.n	8001676 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800164a:	4b26      	ldr	r3, [pc, #152]	; (80016e4 <HAL_RCC_OscConfig+0x270>)
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001650:	f7ff f88c 	bl	800076c <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001658:	f7ff f888 	bl	800076c <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e17a      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800166a:	4b1d      	ldr	r3, [pc, #116]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1f0      	bne.n	8001658 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0308 	and.w	r3, r3, #8
 800167e:	2b00      	cmp	r3, #0
 8001680:	d03a      	beq.n	80016f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d019      	beq.n	80016be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800168a:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <HAL_RCC_OscConfig+0x274>)
 800168c:	2201      	movs	r2, #1
 800168e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001690:	f7ff f86c 	bl	800076c <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001698:	f7ff f868 	bl	800076c <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e15a      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016aa:	4b0d      	ldr	r3, [pc, #52]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80016ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0f0      	beq.n	8001698 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016b6:	2001      	movs	r0, #1
 80016b8:	f000 fae8 	bl	8001c8c <RCC_Delay>
 80016bc:	e01c      	b.n	80016f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016be:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <HAL_RCC_OscConfig+0x274>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c4:	f7ff f852 	bl	800076c <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ca:	e00f      	b.n	80016ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016cc:	f7ff f84e 	bl	800076c <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d908      	bls.n	80016ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e140      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	42420000 	.word	0x42420000
 80016e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ec:	4b9e      	ldr	r3, [pc, #632]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80016ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1e9      	bne.n	80016cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b00      	cmp	r3, #0
 8001702:	f000 80a6 	beq.w	8001852 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001706:	2300      	movs	r3, #0
 8001708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800170a:	4b97      	ldr	r3, [pc, #604]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d10d      	bne.n	8001732 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001716:	4b94      	ldr	r3, [pc, #592]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a93      	ldr	r2, [pc, #588]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800171c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001720:	61d3      	str	r3, [r2, #28]
 8001722:	4b91      	ldr	r3, [pc, #580]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800172e:	2301      	movs	r3, #1
 8001730:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001732:	4b8e      	ldr	r3, [pc, #568]	; (800196c <HAL_RCC_OscConfig+0x4f8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800173a:	2b00      	cmp	r3, #0
 800173c:	d118      	bne.n	8001770 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800173e:	4b8b      	ldr	r3, [pc, #556]	; (800196c <HAL_RCC_OscConfig+0x4f8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a8a      	ldr	r2, [pc, #552]	; (800196c <HAL_RCC_OscConfig+0x4f8>)
 8001744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800174a:	f7ff f80f 	bl	800076c <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001752:	f7ff f80b 	bl	800076c <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b64      	cmp	r3, #100	; 0x64
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e0fd      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001764:	4b81      	ldr	r3, [pc, #516]	; (800196c <HAL_RCC_OscConfig+0x4f8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0f0      	beq.n	8001752 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d106      	bne.n	8001786 <HAL_RCC_OscConfig+0x312>
 8001778:	4b7b      	ldr	r3, [pc, #492]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	4a7a      	ldr	r2, [pc, #488]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	6213      	str	r3, [r2, #32]
 8001784:	e02d      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0x334>
 800178e:	4b76      	ldr	r3, [pc, #472]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	4a75      	ldr	r2, [pc, #468]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001794:	f023 0301 	bic.w	r3, r3, #1
 8001798:	6213      	str	r3, [r2, #32]
 800179a:	4b73      	ldr	r3, [pc, #460]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800179c:	6a1b      	ldr	r3, [r3, #32]
 800179e:	4a72      	ldr	r2, [pc, #456]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017a0:	f023 0304 	bic.w	r3, r3, #4
 80017a4:	6213      	str	r3, [r2, #32]
 80017a6:	e01c      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	2b05      	cmp	r3, #5
 80017ae:	d10c      	bne.n	80017ca <HAL_RCC_OscConfig+0x356>
 80017b0:	4b6d      	ldr	r3, [pc, #436]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017b2:	6a1b      	ldr	r3, [r3, #32]
 80017b4:	4a6c      	ldr	r2, [pc, #432]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017b6:	f043 0304 	orr.w	r3, r3, #4
 80017ba:	6213      	str	r3, [r2, #32]
 80017bc:	4b6a      	ldr	r3, [pc, #424]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017be:	6a1b      	ldr	r3, [r3, #32]
 80017c0:	4a69      	ldr	r2, [pc, #420]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6213      	str	r3, [r2, #32]
 80017c8:	e00b      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 80017ca:	4b67      	ldr	r3, [pc, #412]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017cc:	6a1b      	ldr	r3, [r3, #32]
 80017ce:	4a66      	ldr	r2, [pc, #408]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017d0:	f023 0301 	bic.w	r3, r3, #1
 80017d4:	6213      	str	r3, [r2, #32]
 80017d6:	4b64      	ldr	r3, [pc, #400]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	4a63      	ldr	r2, [pc, #396]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017dc:	f023 0304 	bic.w	r3, r3, #4
 80017e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d015      	beq.n	8001816 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ea:	f7fe ffbf 	bl	800076c <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f0:	e00a      	b.n	8001808 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f2:	f7fe ffbb 	bl	800076c <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001800:	4293      	cmp	r3, r2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e0ab      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001808:	4b57      	ldr	r3, [pc, #348]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0ee      	beq.n	80017f2 <HAL_RCC_OscConfig+0x37e>
 8001814:	e014      	b.n	8001840 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001816:	f7fe ffa9 	bl	800076c <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181c:	e00a      	b.n	8001834 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800181e:	f7fe ffa5 	bl	800076c <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	f241 3288 	movw	r2, #5000	; 0x1388
 800182c:	4293      	cmp	r3, r2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e095      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001834:	4b4c      	ldr	r3, [pc, #304]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1ee      	bne.n	800181e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001840:	7dfb      	ldrb	r3, [r7, #23]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d105      	bne.n	8001852 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001846:	4b48      	ldr	r3, [pc, #288]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	4a47      	ldr	r2, [pc, #284]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800184c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001850:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	2b00      	cmp	r3, #0
 8001858:	f000 8081 	beq.w	800195e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800185c:	4b42      	ldr	r3, [pc, #264]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 030c 	and.w	r3, r3, #12
 8001864:	2b08      	cmp	r3, #8
 8001866:	d061      	beq.n	800192c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	2b02      	cmp	r3, #2
 800186e:	d146      	bne.n	80018fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001870:	4b3f      	ldr	r3, [pc, #252]	; (8001970 <HAL_RCC_OscConfig+0x4fc>)
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001876:	f7fe ff79 	bl	800076c <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800187e:	f7fe ff75 	bl	800076c <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e067      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001890:	4b35      	ldr	r3, [pc, #212]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1f0      	bne.n	800187e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018a4:	d108      	bne.n	80018b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018a6:	4b30      	ldr	r3, [pc, #192]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	492d      	ldr	r1, [pc, #180]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018b8:	4b2b      	ldr	r3, [pc, #172]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a19      	ldr	r1, [r3, #32]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c8:	430b      	orrs	r3, r1
 80018ca:	4927      	ldr	r1, [pc, #156]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d0:	4b27      	ldr	r3, [pc, #156]	; (8001970 <HAL_RCC_OscConfig+0x4fc>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7fe ff49 	bl	800076c <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018de:	f7fe ff45 	bl	800076c <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e037      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018f0:	4b1d      	ldr	r3, [pc, #116]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x46a>
 80018fc:	e02f      	b.n	800195e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fe:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <HAL_RCC_OscConfig+0x4fc>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001904:	f7fe ff32 	bl	800076c <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800190c:	f7fe ff2e 	bl	800076c <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e020      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800191e:	4b12      	ldr	r3, [pc, #72]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x498>
 800192a:	e018      	b.n	800195e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69db      	ldr	r3, [r3, #28]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d101      	bne.n	8001938 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e013      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	429a      	cmp	r2, r3
 800194a:	d106      	bne.n	800195a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001956:	429a      	cmp	r2, r3
 8001958:	d001      	beq.n	800195e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e000      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800195e:	2300      	movs	r3, #0
}
 8001960:	4618      	mov	r0, r3
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40021000 	.word	0x40021000
 800196c:	40007000 	.word	0x40007000
 8001970:	42420060 	.word	0x42420060

08001974 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d101      	bne.n	8001988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e0d0      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001988:	4b6a      	ldr	r3, [pc, #424]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	d910      	bls.n	80019b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001996:	4b67      	ldr	r3, [pc, #412]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f023 0207 	bic.w	r2, r3, #7
 800199e:	4965      	ldr	r1, [pc, #404]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a6:	4b63      	ldr	r3, [pc, #396]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d001      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0b8      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d020      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d005      	beq.n	80019dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019d0:	4b59      	ldr	r3, [pc, #356]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	4a58      	ldr	r2, [pc, #352]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0308 	and.w	r3, r3, #8
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d005      	beq.n	80019f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019e8:	4b53      	ldr	r3, [pc, #332]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	4a52      	ldr	r2, [pc, #328]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f4:	4b50      	ldr	r3, [pc, #320]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	494d      	ldr	r1, [pc, #308]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d040      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d107      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1a:	4b47      	ldr	r3, [pc, #284]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d115      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e07f      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d107      	bne.n	8001a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a32:	4b41      	ldr	r3, [pc, #260]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d109      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e073      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a42:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e06b      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a52:	4b39      	ldr	r3, [pc, #228]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f023 0203 	bic.w	r2, r3, #3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	4936      	ldr	r1, [pc, #216]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a64:	f7fe fe82 	bl	800076c <HAL_GetTick>
 8001a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a6a:	e00a      	b.n	8001a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a6c:	f7fe fe7e 	bl	800076c <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e053      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a82:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f003 020c 	and.w	r2, r3, #12
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d1eb      	bne.n	8001a6c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a94:	4b27      	ldr	r3, [pc, #156]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0307 	and.w	r3, r3, #7
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d210      	bcs.n	8001ac4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa2:	4b24      	ldr	r3, [pc, #144]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f023 0207 	bic.w	r2, r3, #7
 8001aaa:	4922      	ldr	r1, [pc, #136]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab2:	4b20      	ldr	r3, [pc, #128]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d001      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e032      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0304 	and.w	r3, r3, #4
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d008      	beq.n	8001ae2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	4916      	ldr	r1, [pc, #88]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0308 	and.w	r3, r3, #8
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d009      	beq.n	8001b02 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001aee:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	490e      	ldr	r1, [pc, #56]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b02:	f000 f821 	bl	8001b48 <HAL_RCC_GetSysClockFreq>
 8001b06:	4602      	mov	r2, r0
 8001b08:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	091b      	lsrs	r3, r3, #4
 8001b0e:	f003 030f 	and.w	r3, r3, #15
 8001b12:	490a      	ldr	r1, [pc, #40]	; (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001b14:	5ccb      	ldrb	r3, [r1, r3]
 8001b16:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1a:	4a09      	ldr	r2, [pc, #36]	; (8001b40 <HAL_RCC_ClockConfig+0x1cc>)
 8001b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <HAL_RCC_ClockConfig+0x1d0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fd18 	bl	8000558 <HAL_InitTick>

  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40022000 	.word	0x40022000
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	08004b84 	.word	0x08004b84
 8001b40:	20000000 	.word	0x20000000
 8001b44:	20000004 	.word	0x20000004

08001b48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b62:	4b1e      	ldr	r3, [pc, #120]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x94>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f003 030c 	and.w	r3, r3, #12
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	d002      	beq.n	8001b78 <HAL_RCC_GetSysClockFreq+0x30>
 8001b72:	2b08      	cmp	r3, #8
 8001b74:	d003      	beq.n	8001b7e <HAL_RCC_GetSysClockFreq+0x36>
 8001b76:	e027      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b78:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b7a:	613b      	str	r3, [r7, #16]
      break;
 8001b7c:	e027      	b.n	8001bce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	0c9b      	lsrs	r3, r3, #18
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	4a17      	ldr	r2, [pc, #92]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b88:	5cd3      	ldrb	r3, [r2, r3]
 8001b8a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d010      	beq.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b96:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x94>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	0c5b      	lsrs	r3, r3, #17
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	4a11      	ldr	r2, [pc, #68]	; (8001be8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ba2:	5cd3      	ldrb	r3, [r2, r3]
 8001ba4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001baa:	fb02 f203 	mul.w	r2, r2, r3
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	e004      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a0c      	ldr	r2, [pc, #48]	; (8001bec <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bbc:	fb02 f303 	mul.w	r3, r2, r3
 8001bc0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	613b      	str	r3, [r7, #16]
      break;
 8001bc6:	e002      	b.n	8001bce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bc8:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bca:	613b      	str	r3, [r7, #16]
      break;
 8001bcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bce:	693b      	ldr	r3, [r7, #16]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	371c      	adds	r7, #28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	007a1200 	.word	0x007a1200
 8001be4:	08004b9c 	.word	0x08004b9c
 8001be8:	08004bac 	.word	0x08004bac
 8001bec:	003d0900 	.word	0x003d0900

08001bf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bf4:	4b02      	ldr	r3, [pc, #8]	; (8001c00 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr
 8001c00:	20000000 	.word	0x20000000

08001c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c08:	f7ff fff2 	bl	8001bf0 <HAL_RCC_GetHCLKFreq>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	0adb      	lsrs	r3, r3, #11
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	4903      	ldr	r1, [pc, #12]	; (8001c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c1a:	5ccb      	ldrb	r3, [r1, r3]
 8001c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40021000 	.word	0x40021000
 8001c28:	08004b94 	.word	0x08004b94

08001c2c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	220f      	movs	r2, #15
 8001c3a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c3c:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <HAL_RCC_GetClockConfig+0x58>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f003 0203 	and.w	r2, r3, #3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c48:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <HAL_RCC_GetClockConfig+0x58>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <HAL_RCC_GetClockConfig+0x58>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001c60:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <HAL_RCC_GetClockConfig+0x58>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	08db      	lsrs	r3, r3, #3
 8001c66:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_RCC_GetClockConfig+0x5c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0207 	and.w	r2, r3, #7
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	40021000 	.word	0x40021000
 8001c88:	40022000 	.word	0x40022000

08001c8c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c94:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <RCC_Delay+0x34>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a0a      	ldr	r2, [pc, #40]	; (8001cc4 <RCC_Delay+0x38>)
 8001c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9e:	0a5b      	lsrs	r3, r3, #9
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	fb02 f303 	mul.w	r3, r2, r3
 8001ca6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ca8:	bf00      	nop
  }
  while (Delay --);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	1e5a      	subs	r2, r3, #1
 8001cae:	60fa      	str	r2, [r7, #12]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1f9      	bne.n	8001ca8 <RCC_Delay+0x1c>
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop
 8001cb8:	3714      	adds	r7, #20
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	10624dd3 	.word	0x10624dd3

08001cc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d07d      	beq.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ce8:	4b4f      	ldr	r3, [pc, #316]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cea:	69db      	ldr	r3, [r3, #28]
 8001cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d10d      	bne.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf4:	4b4c      	ldr	r3, [pc, #304]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	4a4b      	ldr	r2, [pc, #300]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	61d3      	str	r3, [r2, #28]
 8001d00:	4b49      	ldr	r3, [pc, #292]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d08:	60bb      	str	r3, [r7, #8]
 8001d0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d10:	4b46      	ldr	r3, [pc, #280]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d118      	bne.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d1c:	4b43      	ldr	r3, [pc, #268]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a42      	ldr	r2, [pc, #264]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d28:	f7fe fd20 	bl	800076c <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d2e:	e008      	b.n	8001d42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d30:	f7fe fd1c 	bl	800076c <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b64      	cmp	r3, #100	; 0x64
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e06d      	b.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d42:	4b3a      	ldr	r3, [pc, #232]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0f0      	beq.n	8001d30 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d4e:	4b36      	ldr	r3, [pc, #216]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d50:	6a1b      	ldr	r3, [r3, #32]
 8001d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d56:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d02e      	beq.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d027      	beq.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d6c:	4b2e      	ldr	r3, [pc, #184]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d74:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d76:	4b2e      	ldr	r3, [pc, #184]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001d78:	2201      	movs	r2, #1
 8001d7a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d7c:	4b2c      	ldr	r3, [pc, #176]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001d82:	4a29      	ldr	r2, [pc, #164]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d014      	beq.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d92:	f7fe fceb 	bl	800076c <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d98:	e00a      	b.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d9a:	f7fe fce7 	bl	800076c <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e036      	b.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db0:	4b1d      	ldr	r3, [pc, #116]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001db2:	6a1b      	ldr	r3, [r3, #32]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d0ee      	beq.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	4917      	ldr	r1, [pc, #92]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001dce:	7dfb      	ldrb	r3, [r7, #23]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d105      	bne.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd4:	4b14      	ldr	r3, [pc, #80]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dd6:	69db      	ldr	r3, [r3, #28]
 8001dd8:	4a13      	ldr	r2, [pc, #76]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dde:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d008      	beq.n	8001dfe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001dec:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	490b      	ldr	r1, [pc, #44]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0310 	and.w	r3, r3, #16
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d008      	beq.n	8001e1c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e0a:	4b07      	ldr	r3, [pc, #28]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	4904      	ldr	r1, [pc, #16]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40007000 	.word	0x40007000
 8001e30:	42420440 	.word	0x42420440

08001e34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e041      	b.n	8001eca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d106      	bne.n	8001e60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f839 	bl	8001ed2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2202      	movs	r2, #2
 8001e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3304      	adds	r3, #4
 8001e70:	4619      	mov	r1, r3
 8001e72:	4610      	mov	r0, r2
 8001e74:	f000 f9b4 	bl	80021e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b083      	sub	sp, #12
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d001      	beq.n	8001efc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e03a      	b.n	8001f72 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2202      	movs	r2, #2
 8001f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f042 0201 	orr.w	r2, r2, #1
 8001f12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a18      	ldr	r2, [pc, #96]	; (8001f7c <HAL_TIM_Base_Start_IT+0x98>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d00e      	beq.n	8001f3c <HAL_TIM_Base_Start_IT+0x58>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f26:	d009      	beq.n	8001f3c <HAL_TIM_Base_Start_IT+0x58>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a14      	ldr	r2, [pc, #80]	; (8001f80 <HAL_TIM_Base_Start_IT+0x9c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d004      	beq.n	8001f3c <HAL_TIM_Base_Start_IT+0x58>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a13      	ldr	r2, [pc, #76]	; (8001f84 <HAL_TIM_Base_Start_IT+0xa0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d111      	bne.n	8001f60 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2b06      	cmp	r3, #6
 8001f4c:	d010      	beq.n	8001f70 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f042 0201 	orr.w	r2, r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f5e:	e007      	b.n	8001f70 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f042 0201 	orr.w	r2, r2, #1
 8001f6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	40012c00 	.word	0x40012c00
 8001f80:	40000400 	.word	0x40000400
 8001f84:	40000800 	.word	0x40000800

08001f88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d122      	bne.n	8001fe4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d11b      	bne.n	8001fe4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f06f 0202 	mvn.w	r2, #2
 8001fb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f8ed 	bl	80021aa <HAL_TIM_IC_CaptureCallback>
 8001fd0:	e005      	b.n	8001fde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 f8e0 	bl	8002198 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f000 f8ef 	bl	80021bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	f003 0304 	and.w	r3, r3, #4
 8001fee:	2b04      	cmp	r3, #4
 8001ff0:	d122      	bne.n	8002038 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f003 0304 	and.w	r3, r3, #4
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d11b      	bne.n	8002038 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f06f 0204 	mvn.w	r2, #4
 8002008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2202      	movs	r2, #2
 800200e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 f8c3 	bl	80021aa <HAL_TIM_IC_CaptureCallback>
 8002024:	e005      	b.n	8002032 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f8b6 	bl	8002198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f000 f8c5 	bl	80021bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	2b08      	cmp	r3, #8
 8002044:	d122      	bne.n	800208c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	f003 0308 	and.w	r3, r3, #8
 8002050:	2b08      	cmp	r3, #8
 8002052:	d11b      	bne.n	800208c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f06f 0208 	mvn.w	r2, #8
 800205c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2204      	movs	r2, #4
 8002062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f899 	bl	80021aa <HAL_TIM_IC_CaptureCallback>
 8002078:	e005      	b.n	8002086 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f000 f88c 	bl	8002198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 f89b 	bl	80021bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	f003 0310 	and.w	r3, r3, #16
 8002096:	2b10      	cmp	r3, #16
 8002098:	d122      	bne.n	80020e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	f003 0310 	and.w	r3, r3, #16
 80020a4:	2b10      	cmp	r3, #16
 80020a6:	d11b      	bne.n	80020e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f06f 0210 	mvn.w	r2, #16
 80020b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2208      	movs	r2, #8
 80020b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f86f 	bl	80021aa <HAL_TIM_IC_CaptureCallback>
 80020cc:	e005      	b.n	80020da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f000 f862 	bl	8002198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f871 	bl	80021bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d10e      	bne.n	800210c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d107      	bne.n	800210c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f06f 0201 	mvn.w	r2, #1
 8002104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7fe f998 	bl	800043c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002116:	2b80      	cmp	r3, #128	; 0x80
 8002118:	d10e      	bne.n	8002138 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002124:	2b80      	cmp	r3, #128	; 0x80
 8002126:	d107      	bne.n	8002138 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f000 f8bf 	bl	80022b6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002142:	2b40      	cmp	r3, #64	; 0x40
 8002144:	d10e      	bne.n	8002164 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002150:	2b40      	cmp	r3, #64	; 0x40
 8002152:	d107      	bne.n	8002164 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800215c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f835 	bl	80021ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	f003 0320 	and.w	r3, r3, #32
 800216e:	2b20      	cmp	r3, #32
 8002170:	d10e      	bne.n	8002190 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 0320 	and.w	r3, r3, #32
 800217c:	2b20      	cmp	r3, #32
 800217e:	d107      	bne.n	8002190 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0220 	mvn.w	r2, #32
 8002188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f88a 	bl	80022a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr

080021aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b083      	sub	sp, #12
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr

080021bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr

080021ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr

080021e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a29      	ldr	r2, [pc, #164]	; (8002298 <TIM_Base_SetConfig+0xb8>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d00b      	beq.n	8002210 <TIM_Base_SetConfig+0x30>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021fe:	d007      	beq.n	8002210 <TIM_Base_SetConfig+0x30>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a26      	ldr	r2, [pc, #152]	; (800229c <TIM_Base_SetConfig+0xbc>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d003      	beq.n	8002210 <TIM_Base_SetConfig+0x30>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a25      	ldr	r2, [pc, #148]	; (80022a0 <TIM_Base_SetConfig+0xc0>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d108      	bne.n	8002222 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002216:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	4313      	orrs	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a1c      	ldr	r2, [pc, #112]	; (8002298 <TIM_Base_SetConfig+0xb8>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00b      	beq.n	8002242 <TIM_Base_SetConfig+0x62>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002230:	d007      	beq.n	8002242 <TIM_Base_SetConfig+0x62>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a19      	ldr	r2, [pc, #100]	; (800229c <TIM_Base_SetConfig+0xbc>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d003      	beq.n	8002242 <TIM_Base_SetConfig+0x62>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a18      	ldr	r2, [pc, #96]	; (80022a0 <TIM_Base_SetConfig+0xc0>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d108      	bne.n	8002254 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002248:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	4313      	orrs	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	4313      	orrs	r3, r2
 8002260:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a07      	ldr	r2, [pc, #28]	; (8002298 <TIM_Base_SetConfig+0xb8>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d103      	bne.n	8002288 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	691a      	ldr	r2, [r3, #16]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	615a      	str	r2, [r3, #20]
}
 800228e:	bf00      	nop
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	bc80      	pop	{r7}
 8002296:	4770      	bx	lr
 8002298:	40012c00 	.word	0x40012c00
 800229c:	40000400 	.word	0x40000400
 80022a0:	40000800 	.word	0x40000800

080022a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr

080022b6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022b6:	b480      	push	{r7}
 80022b8:	b083      	sub	sp, #12
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022be:	bf00      	nop
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <xQueueGenericReset>:
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
 80022d2:	2301      	movs	r3, #1
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	613b      	str	r3, [r7, #16]
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d10a      	bne.n	80022f6 <xQueueGenericReset+0x2e>
 80022e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022e4:	f383 8811 	msr	BASEPRI, r3
 80022e8:	f3bf 8f6f 	isb	sy
 80022ec:	f3bf 8f4f 	dsb	sy
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	bf00      	nop
 80022f4:	e7fe      	b.n	80022f4 <xQueueGenericReset+0x2c>
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d05d      	beq.n	80023b8 <xQueueGenericReset+0xf0>
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002300:	2b00      	cmp	r3, #0
 8002302:	d059      	beq.n	80023b8 <xQueueGenericReset+0xf0>
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230c:	2100      	movs	r1, #0
 800230e:	fba3 2302 	umull	r2, r3, r3, r2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d000      	beq.n	8002318 <xQueueGenericReset+0x50>
 8002316:	2101      	movs	r1, #1
 8002318:	460b      	mov	r3, r1
 800231a:	2b00      	cmp	r3, #0
 800231c:	d14c      	bne.n	80023b8 <xQueueGenericReset+0xf0>
 800231e:	f002 f917 	bl	8004550 <vPortEnterCritical>
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800232a:	6939      	ldr	r1, [r7, #16]
 800232c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800232e:	fb01 f303 	mul.w	r3, r1, r3
 8002332:	441a      	add	r2, r3
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	2200      	movs	r2, #0
 800233c:	639a      	str	r2, [r3, #56]	; 0x38
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	605a      	str	r2, [r3, #4]
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800234e:	3b01      	subs	r3, #1
 8002350:	6939      	ldr	r1, [r7, #16]
 8002352:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002354:	fb01 f303 	mul.w	r3, r1, r3
 8002358:	441a      	add	r2, r3
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	60da      	str	r2, [r3, #12]
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	22ff      	movs	r2, #255	; 0xff
 8002362:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	22ff      	movs	r2, #255	; 0xff
 800236a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d114      	bne.n	800239e <xQueueGenericReset+0xd6>
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d01a      	beq.n	80023b2 <xQueueGenericReset+0xea>
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	3310      	adds	r3, #16
 8002380:	4618      	mov	r0, r3
 8002382:	f001 f931 	bl	80035e8 <xTaskRemoveFromEventList>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d012      	beq.n	80023b2 <xQueueGenericReset+0xea>
 800238c:	4b15      	ldr	r3, [pc, #84]	; (80023e4 <xQueueGenericReset+0x11c>)
 800238e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	f3bf 8f4f 	dsb	sy
 8002398:	f3bf 8f6f 	isb	sy
 800239c:	e009      	b.n	80023b2 <xQueueGenericReset+0xea>
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	3310      	adds	r3, #16
 80023a2:	4618      	mov	r0, r3
 80023a4:	f001 ff56 	bl	8004254 <vListInitialise>
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	3324      	adds	r3, #36	; 0x24
 80023ac:	4618      	mov	r0, r3
 80023ae:	f001 ff51 	bl	8004254 <vListInitialise>
 80023b2:	f002 f8fd 	bl	80045b0 <vPortExitCritical>
 80023b6:	e001      	b.n	80023bc <xQueueGenericReset+0xf4>
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10a      	bne.n	80023d8 <xQueueGenericReset+0x110>
 80023c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c6:	f383 8811 	msr	BASEPRI, r3
 80023ca:	f3bf 8f6f 	isb	sy
 80023ce:	f3bf 8f4f 	dsb	sy
 80023d2:	60bb      	str	r3, [r7, #8]
 80023d4:	bf00      	nop
 80023d6:	e7fe      	b.n	80023d6 <xQueueGenericReset+0x10e>
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	4618      	mov	r0, r3
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	e000ed04 	.word	0xe000ed04

080023e8 <xQueueGenericCreate>:
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08a      	sub	sp, #40	; 0x28
 80023ec:	af02      	add	r7, sp, #8
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	4613      	mov	r3, r2
 80023f4:	71fb      	strb	r3, [r7, #7]
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d02e      	beq.n	800245e <xQueueGenericCreate+0x76>
 8002400:	2100      	movs	r1, #0
 8002402:	68ba      	ldr	r2, [r7, #8]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	fba3 2302 	umull	r2, r3, r3, r2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d000      	beq.n	8002410 <xQueueGenericCreate+0x28>
 800240e:	2101      	movs	r1, #1
 8002410:	460b      	mov	r3, r1
 8002412:	2b00      	cmp	r3, #0
 8002414:	d123      	bne.n	800245e <xQueueGenericCreate+0x76>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	68ba      	ldr	r2, [r7, #8]
 800241a:	fb02 f303 	mul.w	r3, r2, r3
 800241e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002422:	d81c      	bhi.n	800245e <xQueueGenericCreate+0x76>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	fb02 f303 	mul.w	r3, r2, r3
 800242c:	61bb      	str	r3, [r7, #24]
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	3350      	adds	r3, #80	; 0x50
 8002432:	4618      	mov	r0, r3
 8002434:	f001 feea 	bl	800420c <pvPortMalloc>
 8002438:	61f8      	str	r0, [r7, #28]
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d01c      	beq.n	800247a <xQueueGenericCreate+0x92>
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	617b      	str	r3, [r7, #20]
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	3350      	adds	r3, #80	; 0x50
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	79fa      	ldrb	r2, [r7, #7]
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	4613      	mov	r3, r2
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 f814 	bl	8002484 <prvInitialiseNewQueue>
 800245c:	e00d      	b.n	800247a <xQueueGenericCreate+0x92>
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10a      	bne.n	800247a <xQueueGenericCreate+0x92>
 8002464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002468:	f383 8811 	msr	BASEPRI, r3
 800246c:	f3bf 8f6f 	isb	sy
 8002470:	f3bf 8f4f 	dsb	sy
 8002474:	613b      	str	r3, [r7, #16]
 8002476:	bf00      	nop
 8002478:	e7fe      	b.n	8002478 <xQueueGenericCreate+0x90>
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	4618      	mov	r0, r3
 800247e:	3720      	adds	r7, #32
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <prvInitialiseNewQueue>:
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
 8002490:	70fb      	strb	r3, [r7, #3]
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d103      	bne.n	80024a0 <prvInitialiseNewQueue+0x1c>
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	e002      	b.n	80024a6 <prvInitialiseNewQueue+0x22>
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	641a      	str	r2, [r3, #64]	; 0x40
 80024b2:	2101      	movs	r1, #1
 80024b4:	69b8      	ldr	r0, [r7, #24]
 80024b6:	f7ff ff07 	bl	80022c8 <xQueueGenericReset>
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	78fa      	ldrb	r2, [r7, #3]
 80024be:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80024c2:	bf00      	nop
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <xQueueGenericSendFromISR>:
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b092      	sub	sp, #72	; 0x48
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	60f8      	str	r0, [r7, #12]
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	607a      	str	r2, [r7, #4]
 80024d6:	603b      	str	r3, [r7, #0]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	643b      	str	r3, [r7, #64]	; 0x40
 80024dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10a      	bne.n	80024f8 <xQueueGenericSendFromISR+0x2e>
 80024e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e6:	f383 8811 	msr	BASEPRI, r3
 80024ea:	f3bf 8f6f 	isb	sy
 80024ee:	f3bf 8f4f 	dsb	sy
 80024f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024f4:	bf00      	nop
 80024f6:	e7fe      	b.n	80024f6 <xQueueGenericSendFromISR+0x2c>
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d103      	bne.n	8002506 <xQueueGenericSendFromISR+0x3c>
 80024fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <xQueueGenericSendFromISR+0x40>
 8002506:	2301      	movs	r3, #1
 8002508:	e000      	b.n	800250c <xQueueGenericSendFromISR+0x42>
 800250a:	2300      	movs	r3, #0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d10a      	bne.n	8002526 <xQueueGenericSendFromISR+0x5c>
 8002510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002514:	f383 8811 	msr	BASEPRI, r3
 8002518:	f3bf 8f6f 	isb	sy
 800251c:	f3bf 8f4f 	dsb	sy
 8002520:	62bb      	str	r3, [r7, #40]	; 0x28
 8002522:	bf00      	nop
 8002524:	e7fe      	b.n	8002524 <xQueueGenericSendFromISR+0x5a>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	2b02      	cmp	r3, #2
 800252a:	d103      	bne.n	8002534 <xQueueGenericSendFromISR+0x6a>
 800252c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800252e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002530:	2b01      	cmp	r3, #1
 8002532:	d101      	bne.n	8002538 <xQueueGenericSendFromISR+0x6e>
 8002534:	2301      	movs	r3, #1
 8002536:	e000      	b.n	800253a <xQueueGenericSendFromISR+0x70>
 8002538:	2300      	movs	r3, #0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10a      	bne.n	8002554 <xQueueGenericSendFromISR+0x8a>
 800253e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002542:	f383 8811 	msr	BASEPRI, r3
 8002546:	f3bf 8f6f 	isb	sy
 800254a:	f3bf 8f4f 	dsb	sy
 800254e:	627b      	str	r3, [r7, #36]	; 0x24
 8002550:	bf00      	nop
 8002552:	e7fe      	b.n	8002552 <xQueueGenericSendFromISR+0x88>
 8002554:	f002 f9a0 	bl	8004898 <vPortValidateInterruptPriority>
 8002558:	f3ef 8211 	mrs	r2, BASEPRI
 800255c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002560:	f383 8811 	msr	BASEPRI, r3
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	623a      	str	r2, [r7, #32]
 800256e:	61fb      	str	r3, [r7, #28]
 8002570:	6a3b      	ldr	r3, [r7, #32]
 8002572:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002574:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002576:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002578:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800257a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800257c:	429a      	cmp	r2, r3
 800257e:	d302      	bcc.n	8002586 <xQueueGenericSendFromISR+0xbc>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	2b02      	cmp	r3, #2
 8002584:	d146      	bne.n	8002614 <xQueueGenericSendFromISR+0x14a>
 8002586:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002588:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800258c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8002590:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002594:	637b      	str	r3, [r7, #52]	; 0x34
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	68b9      	ldr	r1, [r7, #8]
 800259a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800259c:	f000 f928 	bl	80027f0 <prvCopyDataToQueue>
 80025a0:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80025a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a8:	d112      	bne.n	80025d0 <xQueueGenericSendFromISR+0x106>
 80025aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d02d      	beq.n	800260e <xQueueGenericSendFromISR+0x144>
 80025b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025b4:	3324      	adds	r3, #36	; 0x24
 80025b6:	4618      	mov	r0, r3
 80025b8:	f001 f816 	bl	80035e8 <xTaskRemoveFromEventList>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d025      	beq.n	800260e <xQueueGenericSendFromISR+0x144>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d022      	beq.n	800260e <xQueueGenericSendFromISR+0x144>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	e01e      	b.n	800260e <xQueueGenericSendFromISR+0x144>
 80025d0:	f000 fdc8 	bl	8003164 <uxTaskGetNumberOfTasks>
 80025d4:	6338      	str	r0, [r7, #48]	; 0x30
 80025d6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80025da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025dc:	429a      	cmp	r2, r3
 80025de:	d916      	bls.n	800260e <xQueueGenericSendFromISR+0x144>
 80025e0:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80025e4:	2b7f      	cmp	r3, #127	; 0x7f
 80025e6:	d10a      	bne.n	80025fe <xQueueGenericSendFromISR+0x134>
 80025e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ec:	f383 8811 	msr	BASEPRI, r3
 80025f0:	f3bf 8f6f 	isb	sy
 80025f4:	f3bf 8f4f 	dsb	sy
 80025f8:	61bb      	str	r3, [r7, #24]
 80025fa:	bf00      	nop
 80025fc:	e7fe      	b.n	80025fc <xQueueGenericSendFromISR+0x132>
 80025fe:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002602:	3301      	adds	r3, #1
 8002604:	b2db      	uxtb	r3, r3
 8002606:	b25a      	sxtb	r2, r3
 8002608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800260a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800260e:	2301      	movs	r3, #1
 8002610:	647b      	str	r3, [r7, #68]	; 0x44
 8002612:	e001      	b.n	8002618 <xQueueGenericSendFromISR+0x14e>
 8002614:	2300      	movs	r3, #0
 8002616:	647b      	str	r3, [r7, #68]	; 0x44
 8002618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f383 8811 	msr	BASEPRI, r3
 8002622:	bf00      	nop
 8002624:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002626:	4618      	mov	r0, r3
 8002628:	3748      	adds	r7, #72	; 0x48
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
	...

08002630 <xQueueReceive>:
 8002630:	b580      	push	{r7, lr}
 8002632:	b08c      	sub	sp, #48	; 0x30
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
 800263c:	2300      	movs	r3, #0
 800263e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	62bb      	str	r3, [r7, #40]	; 0x28
 8002644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10a      	bne.n	8002660 <xQueueReceive+0x30>
 800264a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800264e:	f383 8811 	msr	BASEPRI, r3
 8002652:	f3bf 8f6f 	isb	sy
 8002656:	f3bf 8f4f 	dsb	sy
 800265a:	623b      	str	r3, [r7, #32]
 800265c:	bf00      	nop
 800265e:	e7fe      	b.n	800265e <xQueueReceive+0x2e>
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d103      	bne.n	800266e <xQueueReceive+0x3e>
 8002666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <xQueueReceive+0x42>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <xQueueReceive+0x44>
 8002672:	2300      	movs	r3, #0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10a      	bne.n	800268e <xQueueReceive+0x5e>
 8002678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800267c:	f383 8811 	msr	BASEPRI, r3
 8002680:	f3bf 8f6f 	isb	sy
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	61fb      	str	r3, [r7, #28]
 800268a:	bf00      	nop
 800268c:	e7fe      	b.n	800268c <xQueueReceive+0x5c>
 800268e:	f001 fa19 	bl	8003ac4 <xTaskGetSchedulerState>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d102      	bne.n	800269e <xQueueReceive+0x6e>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <xQueueReceive+0x72>
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <xQueueReceive+0x74>
 80026a2:	2300      	movs	r3, #0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d10a      	bne.n	80026be <xQueueReceive+0x8e>
 80026a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ac:	f383 8811 	msr	BASEPRI, r3
 80026b0:	f3bf 8f6f 	isb	sy
 80026b4:	f3bf 8f4f 	dsb	sy
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	bf00      	nop
 80026bc:	e7fe      	b.n	80026bc <xQueueReceive+0x8c>
 80026be:	f001 ff47 	bl	8004550 <vPortEnterCritical>
 80026c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c6:	627b      	str	r3, [r7, #36]	; 0x24
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d01f      	beq.n	800270e <xQueueReceive+0xde>
 80026ce:	68b9      	ldr	r1, [r7, #8]
 80026d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026d2:	f000 f8f7 	bl	80028c4 <prvCopyDataFromQueue>
 80026d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d8:	1e5a      	subs	r2, r3, #1
 80026da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026dc:	639a      	str	r2, [r3, #56]	; 0x38
 80026de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00f      	beq.n	8002706 <xQueueReceive+0xd6>
 80026e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e8:	3310      	adds	r3, #16
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 ff7c 	bl	80035e8 <xTaskRemoveFromEventList>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d007      	beq.n	8002706 <xQueueReceive+0xd6>
 80026f6:	4b3d      	ldr	r3, [pc, #244]	; (80027ec <xQueueReceive+0x1bc>)
 80026f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	f3bf 8f4f 	dsb	sy
 8002702:	f3bf 8f6f 	isb	sy
 8002706:	f001 ff53 	bl	80045b0 <vPortExitCritical>
 800270a:	2301      	movs	r3, #1
 800270c:	e069      	b.n	80027e2 <xQueueReceive+0x1b2>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d103      	bne.n	800271c <xQueueReceive+0xec>
 8002714:	f001 ff4c 	bl	80045b0 <vPortExitCritical>
 8002718:	2300      	movs	r3, #0
 800271a:	e062      	b.n	80027e2 <xQueueReceive+0x1b2>
 800271c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800271e:	2b00      	cmp	r3, #0
 8002720:	d106      	bne.n	8002730 <xQueueReceive+0x100>
 8002722:	f107 0310 	add.w	r3, r7, #16
 8002726:	4618      	mov	r0, r3
 8002728:	f001 f836 	bl	8003798 <vTaskInternalSetTimeOutState>
 800272c:	2301      	movs	r3, #1
 800272e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002730:	f001 ff3e 	bl	80045b0 <vPortExitCritical>
 8002734:	f000 fbc8 	bl	8002ec8 <vTaskSuspendAll>
 8002738:	f001 ff0a 	bl	8004550 <vPortEnterCritical>
 800273c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002742:	b25b      	sxtb	r3, r3
 8002744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002748:	d103      	bne.n	8002752 <xQueueReceive+0x122>
 800274a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002754:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002758:	b25b      	sxtb	r3, r3
 800275a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800275e:	d103      	bne.n	8002768 <xQueueReceive+0x138>
 8002760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002768:	f001 ff22 	bl	80045b0 <vPortExitCritical>
 800276c:	1d3a      	adds	r2, r7, #4
 800276e:	f107 0310 	add.w	r3, r7, #16
 8002772:	4611      	mov	r1, r2
 8002774:	4618      	mov	r0, r3
 8002776:	f001 f825 	bl	80037c4 <xTaskCheckForTimeOut>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d123      	bne.n	80027c8 <xQueueReceive+0x198>
 8002780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002782:	f000 f917 	bl	80029b4 <prvIsQueueEmpty>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d017      	beq.n	80027bc <xQueueReceive+0x18c>
 800278c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800278e:	3324      	adds	r3, #36	; 0x24
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f000 febd 	bl	8003514 <vTaskPlaceOnEventList>
 800279a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800279c:	f000 f8b8 	bl	8002910 <prvUnlockQueue>
 80027a0:	f000 fbd6 	bl	8002f50 <xTaskResumeAll>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d189      	bne.n	80026be <xQueueReceive+0x8e>
 80027aa:	4b10      	ldr	r3, [pc, #64]	; (80027ec <xQueueReceive+0x1bc>)
 80027ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	f3bf 8f4f 	dsb	sy
 80027b6:	f3bf 8f6f 	isb	sy
 80027ba:	e780      	b.n	80026be <xQueueReceive+0x8e>
 80027bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027be:	f000 f8a7 	bl	8002910 <prvUnlockQueue>
 80027c2:	f000 fbc5 	bl	8002f50 <xTaskResumeAll>
 80027c6:	e77a      	b.n	80026be <xQueueReceive+0x8e>
 80027c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027ca:	f000 f8a1 	bl	8002910 <prvUnlockQueue>
 80027ce:	f000 fbbf 	bl	8002f50 <xTaskResumeAll>
 80027d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027d4:	f000 f8ee 	bl	80029b4 <prvIsQueueEmpty>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f43f af6f 	beq.w	80026be <xQueueReceive+0x8e>
 80027e0:	2300      	movs	r3, #0
 80027e2:	4618      	mov	r0, r3
 80027e4:	3730      	adds	r7, #48	; 0x30
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	e000ed04 	.word	0xe000ed04

080027f0 <prvCopyDataToQueue>:
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002804:	613b      	str	r3, [r7, #16]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10d      	bne.n	800282a <prvCopyDataToQueue+0x3a>
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d14d      	bne.n	80028b2 <prvCopyDataToQueue+0xc2>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	4618      	mov	r0, r3
 800281c:	f001 f970 	bl	8003b00 <xTaskPriorityDisinherit>
 8002820:	6178      	str	r0, [r7, #20]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	e043      	b.n	80028b2 <prvCopyDataToQueue+0xc2>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d119      	bne.n	8002864 <prvCopyDataToQueue+0x74>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6858      	ldr	r0, [r3, #4]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002838:	461a      	mov	r2, r3
 800283a:	68b9      	ldr	r1, [r7, #8]
 800283c:	f002 f8a4 	bl	8004988 <memcpy>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	441a      	add	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	429a      	cmp	r2, r3
 8002858:	d32b      	bcc.n	80028b2 <prvCopyDataToQueue+0xc2>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	e026      	b.n	80028b2 <prvCopyDataToQueue+0xc2>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	68d8      	ldr	r0, [r3, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286c:	461a      	mov	r2, r3
 800286e:	68b9      	ldr	r1, [r7, #8]
 8002870:	f002 f88a 	bl	8004988 <memcpy>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	68da      	ldr	r2, [r3, #12]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287c:	425b      	negs	r3, r3
 800287e:	441a      	add	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	60da      	str	r2, [r3, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	429a      	cmp	r2, r3
 800288e:	d207      	bcs.n	80028a0 <prvCopyDataToQueue+0xb0>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	425b      	negs	r3, r3
 800289a:	441a      	add	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	60da      	str	r2, [r3, #12]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d105      	bne.n	80028b2 <prvCopyDataToQueue+0xc2>
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <prvCopyDataToQueue+0xc2>
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	613b      	str	r3, [r7, #16]
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1c5a      	adds	r2, r3, #1
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	639a      	str	r2, [r3, #56]	; 0x38
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <prvCopyDataFromQueue>:
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d018      	beq.n	8002908 <prvCopyDataFromQueue+0x44>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	441a      	add	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	60da      	str	r2, [r3, #12]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	68da      	ldr	r2, [r3, #12]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d303      	bcc.n	80028f8 <prvCopyDataFromQueue+0x34>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	60da      	str	r2, [r3, #12]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68d9      	ldr	r1, [r3, #12]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002900:	461a      	mov	r2, r3
 8002902:	6838      	ldr	r0, [r7, #0]
 8002904:	f002 f840 	bl	8004988 <memcpy>
 8002908:	bf00      	nop
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <prvUnlockQueue>:
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	f001 fe1a 	bl	8004550 <vPortEnterCritical>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002922:	73fb      	strb	r3, [r7, #15]
 8002924:	e011      	b.n	800294a <prvUnlockQueue+0x3a>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292a:	2b00      	cmp	r3, #0
 800292c:	d012      	beq.n	8002954 <prvUnlockQueue+0x44>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	3324      	adds	r3, #36	; 0x24
 8002932:	4618      	mov	r0, r3
 8002934:	f000 fe58 	bl	80035e8 <xTaskRemoveFromEventList>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <prvUnlockQueue+0x32>
 800293e:	f000 ffa7 	bl	8003890 <vTaskMissedYield>
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	3b01      	subs	r3, #1
 8002946:	b2db      	uxtb	r3, r3
 8002948:	73fb      	strb	r3, [r7, #15]
 800294a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294e:	2b00      	cmp	r3, #0
 8002950:	dce9      	bgt.n	8002926 <prvUnlockQueue+0x16>
 8002952:	e000      	b.n	8002956 <prvUnlockQueue+0x46>
 8002954:	bf00      	nop
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	22ff      	movs	r2, #255	; 0xff
 800295a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800295e:	f001 fe27 	bl	80045b0 <vPortExitCritical>
 8002962:	f001 fdf5 	bl	8004550 <vPortEnterCritical>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800296c:	73bb      	strb	r3, [r7, #14]
 800296e:	e011      	b.n	8002994 <prvUnlockQueue+0x84>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d012      	beq.n	800299e <prvUnlockQueue+0x8e>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3310      	adds	r3, #16
 800297c:	4618      	mov	r0, r3
 800297e:	f000 fe33 	bl	80035e8 <xTaskRemoveFromEventList>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <prvUnlockQueue+0x7c>
 8002988:	f000 ff82 	bl	8003890 <vTaskMissedYield>
 800298c:	7bbb      	ldrb	r3, [r7, #14]
 800298e:	3b01      	subs	r3, #1
 8002990:	b2db      	uxtb	r3, r3
 8002992:	73bb      	strb	r3, [r7, #14]
 8002994:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002998:	2b00      	cmp	r3, #0
 800299a:	dce9      	bgt.n	8002970 <prvUnlockQueue+0x60>
 800299c:	e000      	b.n	80029a0 <prvUnlockQueue+0x90>
 800299e:	bf00      	nop
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	22ff      	movs	r2, #255	; 0xff
 80029a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029a8:	f001 fe02 	bl	80045b0 <vPortExitCritical>
 80029ac:	bf00      	nop
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <prvIsQueueEmpty>:
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	f001 fdc8 	bl	8004550 <vPortEnterCritical>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d102      	bne.n	80029ce <prvIsQueueEmpty+0x1a>
 80029c8:	2301      	movs	r3, #1
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	e001      	b.n	80029d2 <prvIsQueueEmpty+0x1e>
 80029ce:	2300      	movs	r3, #0
 80029d0:	60fb      	str	r3, [r7, #12]
 80029d2:	f001 fded 	bl	80045b0 <vPortExitCritical>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	4618      	mov	r0, r3
 80029da:	3710      	adds	r7, #16
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <vQueueAddToRegistry>:
 80029e0:	b480      	push	{r7}
 80029e2:	b087      	sub	sp, #28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
 80029ea:	2300      	movs	r3, #0
 80029ec:	613b      	str	r3, [r7, #16]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d10a      	bne.n	8002a0a <vQueueAddToRegistry+0x2a>
 80029f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f8:	f383 8811 	msr	BASEPRI, r3
 80029fc:	f3bf 8f6f 	isb	sy
 8002a00:	f3bf 8f4f 	dsb	sy
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	bf00      	nop
 8002a08:	e7fe      	b.n	8002a08 <vQueueAddToRegistry+0x28>
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d024      	beq.n	8002a5a <vQueueAddToRegistry+0x7a>
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
 8002a14:	e01e      	b.n	8002a54 <vQueueAddToRegistry+0x74>
 8002a16:	4a18      	ldr	r2, [pc, #96]	; (8002a78 <vQueueAddToRegistry+0x98>)
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d105      	bne.n	8002a32 <vQueueAddToRegistry+0x52>
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	00db      	lsls	r3, r3, #3
 8002a2a:	4a13      	ldr	r2, [pc, #76]	; (8002a78 <vQueueAddToRegistry+0x98>)
 8002a2c:	4413      	add	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
 8002a30:	e013      	b.n	8002a5a <vQueueAddToRegistry+0x7a>
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d10a      	bne.n	8002a4e <vQueueAddToRegistry+0x6e>
 8002a38:	4a0f      	ldr	r2, [pc, #60]	; (8002a78 <vQueueAddToRegistry+0x98>)
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d104      	bne.n	8002a4e <vQueueAddToRegistry+0x6e>
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	4a0b      	ldr	r2, [pc, #44]	; (8002a78 <vQueueAddToRegistry+0x98>)
 8002a4a:	4413      	add	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	3301      	adds	r3, #1
 8002a52:	617b      	str	r3, [r7, #20]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2b07      	cmp	r3, #7
 8002a58:	d9dd      	bls.n	8002a16 <vQueueAddToRegistry+0x36>
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d005      	beq.n	8002a6c <vQueueAddToRegistry+0x8c>
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	601a      	str	r2, [r3, #0]
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	605a      	str	r2, [r3, #4]
 8002a6c:	bf00      	nop
 8002a6e:	371c      	adds	r7, #28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	2000027c 	.word	0x2000027c

08002a7c <vQueueWaitForMessageRestricted>:
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	617b      	str	r3, [r7, #20]
 8002a8c:	f001 fd60 	bl	8004550 <vPortEnterCritical>
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a96:	b25b      	sxtb	r3, r3
 8002a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a9c:	d103      	bne.n	8002aa6 <vQueueWaitForMessageRestricted+0x2a>
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002aac:	b25b      	sxtb	r3, r3
 8002aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab2:	d103      	bne.n	8002abc <vQueueWaitForMessageRestricted+0x40>
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002abc:	f001 fd78 	bl	80045b0 <vPortExitCritical>
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d106      	bne.n	8002ad6 <vQueueWaitForMessageRestricted+0x5a>
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	3324      	adds	r3, #36	; 0x24
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	68b9      	ldr	r1, [r7, #8]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f000 fd43 	bl	800355c <vTaskPlaceOnEventListRestricted>
 8002ad6:	6978      	ldr	r0, [r7, #20]
 8002ad8:	f7ff ff1a 	bl	8002910 <prvUnlockQueue>
 8002adc:	bf00      	nop
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <xTaskCreate>:
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08c      	sub	sp, #48	; 0x30
 8002ae8:	af04      	add	r7, sp, #16
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	607a      	str	r2, [r7, #4]
 8002af0:	603b      	str	r3, [r7, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4618      	mov	r0, r3
 8002af8:	f001 fb88 	bl	800420c <pvPortMalloc>
 8002afc:	6178      	str	r0, [r7, #20]
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d013      	beq.n	8002b2c <xTaskCreate+0x48>
 8002b04:	207c      	movs	r0, #124	; 0x7c
 8002b06:	f001 fb81 	bl	800420c <pvPortMalloc>
 8002b0a:	61f8      	str	r0, [r7, #28]
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d008      	beq.n	8002b24 <xTaskCreate+0x40>
 8002b12:	227c      	movs	r2, #124	; 0x7c
 8002b14:	2100      	movs	r1, #0
 8002b16:	69f8      	ldr	r0, [r7, #28]
 8002b18:	f001 ff44 	bl	80049a4 <memset>
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	631a      	str	r2, [r3, #48]	; 0x30
 8002b22:	e005      	b.n	8002b30 <xTaskCreate+0x4c>
 8002b24:	6978      	ldr	r0, [r7, #20]
 8002b26:	f001 fb83 	bl	8004230 <vPortFree>
 8002b2a:	e001      	b.n	8002b30 <xTaskCreate+0x4c>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61fb      	str	r3, [r7, #28]
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d013      	beq.n	8002b5e <xTaskCreate+0x7a>
 8002b36:	2300      	movs	r3, #0
 8002b38:	9303      	str	r3, [sp, #12]
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	9302      	str	r3, [sp, #8]
 8002b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b40:	9301      	str	r3, [sp, #4]
 8002b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	68b9      	ldr	r1, [r7, #8]
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 f80e 	bl	8002b6e <prvInitialiseNewTask>
 8002b52:	69f8      	ldr	r0, [r7, #28]
 8002b54:	f000 f89a 	bl	8002c8c <prvAddNewTaskToReadyList>
 8002b58:	2301      	movs	r3, #1
 8002b5a:	61bb      	str	r3, [r7, #24]
 8002b5c:	e002      	b.n	8002b64 <xTaskCreate+0x80>
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b62:	61bb      	str	r3, [r7, #24]
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	4618      	mov	r0, r3
 8002b68:	3720      	adds	r7, #32
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <prvInitialiseNewTask>:
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b088      	sub	sp, #32
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	60f8      	str	r0, [r7, #12]
 8002b76:	60b9      	str	r1, [r7, #8]
 8002b78:	607a      	str	r2, [r7, #4]
 8002b7a:	603b      	str	r3, [r7, #0]
 8002b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b7e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	461a      	mov	r2, r3
 8002b86:	21a5      	movs	r1, #165	; 0xa5
 8002b88:	f001 ff0c 	bl	80049a4 <memset>
 8002b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002b96:	3b01      	subs	r3, #1
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	f023 0307 	bic.w	r3, r3, #7
 8002ba4:	61bb      	str	r3, [r7, #24]
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	f003 0307 	and.w	r3, r3, #7
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d00a      	beq.n	8002bc6 <prvInitialiseNewTask+0x58>
 8002bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb4:	f383 8811 	msr	BASEPRI, r3
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	f3bf 8f4f 	dsb	sy
 8002bc0:	617b      	str	r3, [r7, #20]
 8002bc2:	bf00      	nop
 8002bc4:	e7fe      	b.n	8002bc4 <prvInitialiseNewTask+0x56>
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d01e      	beq.n	8002c0a <prvInitialiseNewTask+0x9c>
 8002bcc:	2300      	movs	r3, #0
 8002bce:	61fb      	str	r3, [r7, #28]
 8002bd0:	e012      	b.n	8002bf8 <prvInitialiseNewTask+0x8a>
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	7819      	ldrb	r1, [r3, #0]
 8002bda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	4413      	add	r3, r2
 8002be0:	3334      	adds	r3, #52	; 0x34
 8002be2:	460a      	mov	r2, r1
 8002be4:	701a      	strb	r2, [r3, #0]
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	4413      	add	r3, r2
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d006      	beq.n	8002c00 <prvInitialiseNewTask+0x92>
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	61fb      	str	r3, [r7, #28]
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	2b13      	cmp	r3, #19
 8002bfc:	d9e9      	bls.n	8002bd2 <prvInitialiseNewTask+0x64>
 8002bfe:	e000      	b.n	8002c02 <prvInitialiseNewTask+0x94>
 8002c00:	bf00      	nop
 8002c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8002c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c0c:	2b04      	cmp	r3, #4
 8002c0e:	d90a      	bls.n	8002c26 <prvInitialiseNewTask+0xb8>
 8002c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c14:	f383 8811 	msr	BASEPRI, r3
 8002c18:	f3bf 8f6f 	isb	sy
 8002c1c:	f3bf 8f4f 	dsb	sy
 8002c20:	613b      	str	r3, [r7, #16]
 8002c22:	bf00      	nop
 8002c24:	e7fe      	b.n	8002c24 <prvInitialiseNewTask+0xb6>
 8002c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d901      	bls.n	8002c30 <prvInitialiseNewTask+0xc2>
 8002c2c:	2304      	movs	r3, #4
 8002c2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c34:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c3a:	651a      	str	r2, [r3, #80]	; 0x50
 8002c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c3e:	3304      	adds	r3, #4
 8002c40:	4618      	mov	r0, r3
 8002c42:	f001 fb26 	bl	8004292 <vListInitialiseItem>
 8002c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c48:	3318      	adds	r3, #24
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f001 fb21 	bl	8004292 <vListInitialiseItem>
 8002c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c54:	611a      	str	r2, [r3, #16]
 8002c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c58:	f1c3 0205 	rsb	r2, r3, #5
 8002c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5e:	619a      	str	r2, [r3, #24]
 8002c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c64:	625a      	str	r2, [r3, #36]	; 0x24
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	68f9      	ldr	r1, [r7, #12]
 8002c6a:	69b8      	ldr	r0, [r7, #24]
 8002c6c:	f001 fb7e 	bl	800436c <pxPortInitialiseStack>
 8002c70:	4602      	mov	r2, r0
 8002c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d002      	beq.n	8002c82 <prvInitialiseNewTask+0x114>
 8002c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	bf00      	nop
 8002c84:	3720      	adds	r7, #32
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <prvAddNewTaskToReadyList>:
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	f001 fc5c 	bl	8004550 <vPortEnterCritical>
 8002c98:	4b41      	ldr	r3, [pc, #260]	; (8002da0 <prvAddNewTaskToReadyList+0x114>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	4a40      	ldr	r2, [pc, #256]	; (8002da0 <prvAddNewTaskToReadyList+0x114>)
 8002ca0:	6013      	str	r3, [r2, #0]
 8002ca2:	4b40      	ldr	r3, [pc, #256]	; (8002da4 <prvAddNewTaskToReadyList+0x118>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <prvAddNewTaskToReadyList+0x32>
 8002caa:	4a3e      	ldr	r2, [pc, #248]	; (8002da4 <prvAddNewTaskToReadyList+0x118>)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	4b3b      	ldr	r3, [pc, #236]	; (8002da0 <prvAddNewTaskToReadyList+0x114>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d110      	bne.n	8002cda <prvAddNewTaskToReadyList+0x4e>
 8002cb8:	f000 fe6c 	bl	8003994 <prvInitialiseTaskLists>
 8002cbc:	e00d      	b.n	8002cda <prvAddNewTaskToReadyList+0x4e>
 8002cbe:	4b3a      	ldr	r3, [pc, #232]	; (8002da8 <prvAddNewTaskToReadyList+0x11c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d109      	bne.n	8002cda <prvAddNewTaskToReadyList+0x4e>
 8002cc6:	4b37      	ldr	r3, [pc, #220]	; (8002da4 <prvAddNewTaskToReadyList+0x118>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d802      	bhi.n	8002cda <prvAddNewTaskToReadyList+0x4e>
 8002cd4:	4a33      	ldr	r2, [pc, #204]	; (8002da4 <prvAddNewTaskToReadyList+0x118>)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	4b34      	ldr	r3, [pc, #208]	; (8002dac <prvAddNewTaskToReadyList+0x120>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	3301      	adds	r3, #1
 8002ce0:	4a32      	ldr	r2, [pc, #200]	; (8002dac <prvAddNewTaskToReadyList+0x120>)
 8002ce2:	6013      	str	r3, [r2, #0]
 8002ce4:	4b31      	ldr	r3, [pc, #196]	; (8002dac <prvAddNewTaskToReadyList+0x120>)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	649a      	str	r2, [r3, #72]	; 0x48
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cf0:	4b2f      	ldr	r3, [pc, #188]	; (8002db0 <prvAddNewTaskToReadyList+0x124>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d903      	bls.n	8002d00 <prvAddNewTaskToReadyList+0x74>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cfc:	4a2c      	ldr	r2, [pc, #176]	; (8002db0 <prvAddNewTaskToReadyList+0x124>)
 8002cfe:	6013      	str	r3, [r2, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d04:	492b      	ldr	r1, [pc, #172]	; (8002db4 <prvAddNewTaskToReadyList+0x128>)
 8002d06:	4613      	mov	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	4413      	add	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	440b      	add	r3, r1
 8002d10:	3304      	adds	r3, #4
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	60da      	str	r2, [r3, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	3204      	adds	r2, #4
 8002d2c:	605a      	str	r2, [r3, #4]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	1d1a      	adds	r2, r3, #4
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	609a      	str	r2, [r3, #8]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4413      	add	r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4a1c      	ldr	r2, [pc, #112]	; (8002db4 <prvAddNewTaskToReadyList+0x128>)
 8002d44:	441a      	add	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	615a      	str	r2, [r3, #20]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d4e:	4919      	ldr	r1, [pc, #100]	; (8002db4 <prvAddNewTaskToReadyList+0x128>)
 8002d50:	4613      	mov	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	1c59      	adds	r1, r3, #1
 8002d5e:	4815      	ldr	r0, [pc, #84]	; (8002db4 <prvAddNewTaskToReadyList+0x128>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4403      	add	r3, r0
 8002d6a:	6019      	str	r1, [r3, #0]
 8002d6c:	f001 fc20 	bl	80045b0 <vPortExitCritical>
 8002d70:	4b0d      	ldr	r3, [pc, #52]	; (8002da8 <prvAddNewTaskToReadyList+0x11c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00e      	beq.n	8002d96 <prvAddNewTaskToReadyList+0x10a>
 8002d78:	4b0a      	ldr	r3, [pc, #40]	; (8002da4 <prvAddNewTaskToReadyList+0x118>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d207      	bcs.n	8002d96 <prvAddNewTaskToReadyList+0x10a>
 8002d86:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <prvAddNewTaskToReadyList+0x12c>)
 8002d88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	f3bf 8f6f 	isb	sy
 8002d96:	bf00      	nop
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	20000178 	.word	0x20000178
 8002da4:	200000a0 	.word	0x200000a0
 8002da8:	20000184 	.word	0x20000184
 8002dac:	20000194 	.word	0x20000194
 8002db0:	20000180 	.word	0x20000180
 8002db4:	200000a4 	.word	0x200000a4
 8002db8:	e000ed04 	.word	0xe000ed04

08002dbc <vTaskDelay>:
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60fb      	str	r3, [r7, #12]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d017      	beq.n	8002dfe <vTaskDelay+0x42>
 8002dce:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <vTaskDelay+0x60>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00a      	beq.n	8002dec <vTaskDelay+0x30>
 8002dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dda:	f383 8811 	msr	BASEPRI, r3
 8002dde:	f3bf 8f6f 	isb	sy
 8002de2:	f3bf 8f4f 	dsb	sy
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	bf00      	nop
 8002dea:	e7fe      	b.n	8002dea <vTaskDelay+0x2e>
 8002dec:	f000 f86c 	bl	8002ec8 <vTaskSuspendAll>
 8002df0:	2100      	movs	r1, #0
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 ff1a 	bl	8003c2c <prvAddCurrentTaskToDelayedList>
 8002df8:	f000 f8aa 	bl	8002f50 <xTaskResumeAll>
 8002dfc:	60f8      	str	r0, [r7, #12]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d107      	bne.n	8002e14 <vTaskDelay+0x58>
 8002e04:	4b06      	ldr	r3, [pc, #24]	; (8002e20 <vTaskDelay+0x64>)
 8002e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	f3bf 8f4f 	dsb	sy
 8002e10:	f3bf 8f6f 	isb	sy
 8002e14:	bf00      	nop
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	200001a0 	.word	0x200001a0
 8002e20:	e000ed04 	.word	0xe000ed04

08002e24 <vTaskStartScheduler>:
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af02      	add	r7, sp, #8
 8002e2a:	4b20      	ldr	r3, [pc, #128]	; (8002eac <vTaskStartScheduler+0x88>)
 8002e2c:	9301      	str	r3, [sp, #4]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	2300      	movs	r3, #0
 8002e34:	2280      	movs	r2, #128	; 0x80
 8002e36:	491e      	ldr	r1, [pc, #120]	; (8002eb0 <vTaskStartScheduler+0x8c>)
 8002e38:	481e      	ldr	r0, [pc, #120]	; (8002eb4 <vTaskStartScheduler+0x90>)
 8002e3a:	f7ff fe53 	bl	8002ae4 <xTaskCreate>
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d102      	bne.n	8002e4c <vTaskStartScheduler+0x28>
 8002e46:	f000 ff5f 	bl	8003d08 <xTimerCreateTimerTask>
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d116      	bne.n	8002e80 <vTaskStartScheduler+0x5c>
 8002e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e56:	f383 8811 	msr	BASEPRI, r3
 8002e5a:	f3bf 8f6f 	isb	sy
 8002e5e:	f3bf 8f4f 	dsb	sy
 8002e62:	60bb      	str	r3, [r7, #8]
 8002e64:	bf00      	nop
 8002e66:	4b14      	ldr	r3, [pc, #80]	; (8002eb8 <vTaskStartScheduler+0x94>)
 8002e68:	f04f 32ff 	mov.w	r2, #4294967295
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	4b13      	ldr	r3, [pc, #76]	; (8002ebc <vTaskStartScheduler+0x98>)
 8002e70:	2201      	movs	r2, #1
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <vTaskStartScheduler+0x9c>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	f001 faf7 	bl	800446c <xPortStartScheduler>
 8002e7e:	e00e      	b.n	8002e9e <vTaskStartScheduler+0x7a>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e86:	d10a      	bne.n	8002e9e <vTaskStartScheduler+0x7a>
 8002e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8c:	f383 8811 	msr	BASEPRI, r3
 8002e90:	f3bf 8f6f 	isb	sy
 8002e94:	f3bf 8f4f 	dsb	sy
 8002e98:	607b      	str	r3, [r7, #4]
 8002e9a:	bf00      	nop
 8002e9c:	e7fe      	b.n	8002e9c <vTaskStartScheduler+0x78>
 8002e9e:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <vTaskStartScheduler+0xa0>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	bf00      	nop
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	2000019c 	.word	0x2000019c
 8002eb0:	08004b6c 	.word	0x08004b6c
 8002eb4:	080038a9 	.word	0x080038a9
 8002eb8:	20000198 	.word	0x20000198
 8002ebc:	20000184 	.word	0x20000184
 8002ec0:	2000017c 	.word	0x2000017c
 8002ec4:	2000000c 	.word	0x2000000c

08002ec8 <vTaskSuspendAll>:
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	4b04      	ldr	r3, [pc, #16]	; (8002ee0 <vTaskSuspendAll+0x18>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	4a03      	ldr	r2, [pc, #12]	; (8002ee0 <vTaskSuspendAll+0x18>)
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	bf00      	nop
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	200001a0 	.word	0x200001a0

08002ee4 <prvGetExpectedIdleTime>:
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	2300      	movs	r3, #0
 8002eec:	603b      	str	r3, [r7, #0]
 8002eee:	4b13      	ldr	r3, [pc, #76]	; (8002f3c <prvGetExpectedIdleTime+0x58>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <prvGetExpectedIdleTime+0x16>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	603b      	str	r3, [r7, #0]
 8002efa:	4b11      	ldr	r3, [pc, #68]	; (8002f40 <prvGetExpectedIdleTime+0x5c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d002      	beq.n	8002f0a <prvGetExpectedIdleTime+0x26>
 8002f04:	2300      	movs	r3, #0
 8002f06:	607b      	str	r3, [r7, #4]
 8002f08:	e012      	b.n	8002f30 <prvGetExpectedIdleTime+0x4c>
 8002f0a:	4b0e      	ldr	r3, [pc, #56]	; (8002f44 <prvGetExpectedIdleTime+0x60>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d902      	bls.n	8002f18 <prvGetExpectedIdleTime+0x34>
 8002f12:	2300      	movs	r3, #0
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	e00b      	b.n	8002f30 <prvGetExpectedIdleTime+0x4c>
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <prvGetExpectedIdleTime+0x40>
 8002f1e:	2300      	movs	r3, #0
 8002f20:	607b      	str	r3, [r7, #4]
 8002f22:	e005      	b.n	8002f30 <prvGetExpectedIdleTime+0x4c>
 8002f24:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <prvGetExpectedIdleTime+0x64>)
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <prvGetExpectedIdleTime+0x68>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	607b      	str	r3, [r7, #4]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4618      	mov	r0, r3
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr
 8002f3c:	20000180 	.word	0x20000180
 8002f40:	200000a0 	.word	0x200000a0
 8002f44:	200000a4 	.word	0x200000a4
 8002f48:	20000198 	.word	0x20000198
 8002f4c:	2000017c 	.word	0x2000017c

08002f50 <xTaskResumeAll>:
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	2300      	movs	r3, #0
 8002f58:	61fb      	str	r3, [r7, #28]
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	61bb      	str	r3, [r7, #24]
 8002f5e:	4b71      	ldr	r3, [pc, #452]	; (8003124 <xTaskResumeAll+0x1d4>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10a      	bne.n	8002f7c <xTaskResumeAll+0x2c>
 8002f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f6a:	f383 8811 	msr	BASEPRI, r3
 8002f6e:	f3bf 8f6f 	isb	sy
 8002f72:	f3bf 8f4f 	dsb	sy
 8002f76:	607b      	str	r3, [r7, #4]
 8002f78:	bf00      	nop
 8002f7a:	e7fe      	b.n	8002f7a <xTaskResumeAll+0x2a>
 8002f7c:	f001 fae8 	bl	8004550 <vPortEnterCritical>
 8002f80:	4b68      	ldr	r3, [pc, #416]	; (8003124 <xTaskResumeAll+0x1d4>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	3b01      	subs	r3, #1
 8002f86:	4a67      	ldr	r2, [pc, #412]	; (8003124 <xTaskResumeAll+0x1d4>)
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	4b66      	ldr	r3, [pc, #408]	; (8003124 <xTaskResumeAll+0x1d4>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f040 80c1 	bne.w	8003116 <xTaskResumeAll+0x1c6>
 8002f94:	4b64      	ldr	r3, [pc, #400]	; (8003128 <xTaskResumeAll+0x1d8>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f000 80bc 	beq.w	8003116 <xTaskResumeAll+0x1c6>
 8002f9e:	e08b      	b.n	80030b8 <xTaskResumeAll+0x168>
 8002fa0:	4b62      	ldr	r3, [pc, #392]	; (800312c <xTaskResumeAll+0x1dc>)
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	61fb      	str	r3, [r7, #28]
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	69fa      	ldr	r2, [r7, #28]
 8002fb4:	6a12      	ldr	r2, [r2, #32]
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	69fa      	ldr	r2, [r7, #28]
 8002fbe:	69d2      	ldr	r2, [r2, #28]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	3318      	adds	r3, #24
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d103      	bne.n	8002fd6 <xTaskResumeAll+0x86>
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	6a1a      	ldr	r2, [r3, #32]
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	629a      	str	r2, [r3, #40]	; 0x28
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	1e5a      	subs	r2, r3, #1
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	60fb      	str	r3, [r7, #12]
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	69fa      	ldr	r2, [r7, #28]
 8002ff2:	68d2      	ldr	r2, [r2, #12]
 8002ff4:	609a      	str	r2, [r3, #8]
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	69fa      	ldr	r2, [r7, #28]
 8002ffc:	6892      	ldr	r2, [r2, #8]
 8002ffe:	605a      	str	r2, [r3, #4]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	3304      	adds	r3, #4
 8003008:	429a      	cmp	r2, r3
 800300a:	d103      	bne.n	8003014 <xTaskResumeAll+0xc4>
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	605a      	str	r2, [r3, #4]
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	2200      	movs	r2, #0
 8003018:	615a      	str	r2, [r3, #20]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	1e5a      	subs	r2, r3, #1
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003028:	4b41      	ldr	r3, [pc, #260]	; (8003130 <xTaskResumeAll+0x1e0>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d903      	bls.n	8003038 <xTaskResumeAll+0xe8>
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003034:	4a3e      	ldr	r2, [pc, #248]	; (8003130 <xTaskResumeAll+0x1e0>)
 8003036:	6013      	str	r3, [r2, #0]
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800303c:	493d      	ldr	r1, [pc, #244]	; (8003134 <xTaskResumeAll+0x1e4>)
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	3304      	adds	r3, #4
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	60bb      	str	r3, [r7, #8]
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	609a      	str	r2, [r3, #8]
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	60da      	str	r2, [r3, #12]
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	69fa      	ldr	r2, [r7, #28]
 8003062:	3204      	adds	r2, #4
 8003064:	605a      	str	r2, [r3, #4]
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	1d1a      	adds	r2, r3, #4
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	609a      	str	r2, [r3, #8]
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	4a2e      	ldr	r2, [pc, #184]	; (8003134 <xTaskResumeAll+0x1e4>)
 800307c:	441a      	add	r2, r3
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	615a      	str	r2, [r3, #20]
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003086:	492b      	ldr	r1, [pc, #172]	; (8003134 <xTaskResumeAll+0x1e4>)
 8003088:	4613      	mov	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	1c59      	adds	r1, r3, #1
 8003096:	4827      	ldr	r0, [pc, #156]	; (8003134 <xTaskResumeAll+0x1e4>)
 8003098:	4613      	mov	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4403      	add	r3, r0
 80030a2:	6019      	str	r1, [r3, #0]
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030a8:	4b23      	ldr	r3, [pc, #140]	; (8003138 <xTaskResumeAll+0x1e8>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d302      	bcc.n	80030b8 <xTaskResumeAll+0x168>
 80030b2:	4b22      	ldr	r3, [pc, #136]	; (800313c <xTaskResumeAll+0x1ec>)
 80030b4:	2201      	movs	r2, #1
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	4b1c      	ldr	r3, [pc, #112]	; (800312c <xTaskResumeAll+0x1dc>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f47f af6f 	bne.w	8002fa0 <xTaskResumeAll+0x50>
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <xTaskResumeAll+0x17c>
 80030c8:	f000 fce2 	bl	8003a90 <prvResetNextTaskUnblockTime>
 80030cc:	4b1c      	ldr	r3, [pc, #112]	; (8003140 <xTaskResumeAll+0x1f0>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	617b      	str	r3, [r7, #20]
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d010      	beq.n	80030fa <xTaskResumeAll+0x1aa>
 80030d8:	f000 f8a8 	bl	800322c <xTaskIncrementTick>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d002      	beq.n	80030e8 <xTaskResumeAll+0x198>
 80030e2:	4b16      	ldr	r3, [pc, #88]	; (800313c <xTaskResumeAll+0x1ec>)
 80030e4:	2201      	movs	r2, #1
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	3b01      	subs	r3, #1
 80030ec:	617b      	str	r3, [r7, #20]
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1f1      	bne.n	80030d8 <xTaskResumeAll+0x188>
 80030f4:	4b12      	ldr	r3, [pc, #72]	; (8003140 <xTaskResumeAll+0x1f0>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]
 80030fa:	4b10      	ldr	r3, [pc, #64]	; (800313c <xTaskResumeAll+0x1ec>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d009      	beq.n	8003116 <xTaskResumeAll+0x1c6>
 8003102:	2301      	movs	r3, #1
 8003104:	61bb      	str	r3, [r7, #24]
 8003106:	4b0f      	ldr	r3, [pc, #60]	; (8003144 <xTaskResumeAll+0x1f4>)
 8003108:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800310c:	601a      	str	r2, [r3, #0]
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	f3bf 8f6f 	isb	sy
 8003116:	f001 fa4b 	bl	80045b0 <vPortExitCritical>
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	4618      	mov	r0, r3
 800311e:	3720      	adds	r7, #32
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	200001a0 	.word	0x200001a0
 8003128:	20000178 	.word	0x20000178
 800312c:	20000138 	.word	0x20000138
 8003130:	20000180 	.word	0x20000180
 8003134:	200000a4 	.word	0x200000a4
 8003138:	200000a0 	.word	0x200000a0
 800313c:	2000018c 	.word	0x2000018c
 8003140:	20000188 	.word	0x20000188
 8003144:	e000ed04 	.word	0xe000ed04

08003148 <xTaskGetTickCount>:
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	4b04      	ldr	r3, [pc, #16]	; (8003160 <xTaskGetTickCount+0x18>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	607b      	str	r3, [r7, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4618      	mov	r0, r3
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr
 8003160:	2000017c 	.word	0x2000017c

08003164 <uxTaskGetNumberOfTasks>:
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
 8003168:	4b02      	ldr	r3, [pc, #8]	; (8003174 <uxTaskGetNumberOfTasks+0x10>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr
 8003174:	20000178 	.word	0x20000178

08003178 <vTaskStepTick>:
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	4b26      	ldr	r3, [pc, #152]	; (800321c <vTaskStepTick+0xa4>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	441a      	add	r2, r3
 8003188:	4b25      	ldr	r3, [pc, #148]	; (8003220 <vTaskStepTick+0xa8>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	429a      	cmp	r2, r3
 800318e:	d90a      	bls.n	80031a6 <vTaskStepTick+0x2e>
 8003190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003194:	f383 8811 	msr	BASEPRI, r3
 8003198:	f3bf 8f6f 	isb	sy
 800319c:	f3bf 8f4f 	dsb	sy
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	bf00      	nop
 80031a4:	e7fe      	b.n	80031a4 <vTaskStepTick+0x2c>
 80031a6:	4b1d      	ldr	r3, [pc, #116]	; (800321c <vTaskStepTick+0xa4>)
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	441a      	add	r2, r3
 80031ae:	4b1c      	ldr	r3, [pc, #112]	; (8003220 <vTaskStepTick+0xa8>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d128      	bne.n	8003208 <vTaskStepTick+0x90>
 80031b6:	4b1b      	ldr	r3, [pc, #108]	; (8003224 <vTaskStepTick+0xac>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10a      	bne.n	80031d4 <vTaskStepTick+0x5c>
 80031be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c2:	f383 8811 	msr	BASEPRI, r3
 80031c6:	f3bf 8f6f 	isb	sy
 80031ca:	f3bf 8f4f 	dsb	sy
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	bf00      	nop
 80031d2:	e7fe      	b.n	80031d2 <vTaskStepTick+0x5a>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10a      	bne.n	80031f0 <vTaskStepTick+0x78>
 80031da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031de:	f383 8811 	msr	BASEPRI, r3
 80031e2:	f3bf 8f6f 	isb	sy
 80031e6:	f3bf 8f4f 	dsb	sy
 80031ea:	60fb      	str	r3, [r7, #12]
 80031ec:	bf00      	nop
 80031ee:	e7fe      	b.n	80031ee <vTaskStepTick+0x76>
 80031f0:	f001 f9ae 	bl	8004550 <vPortEnterCritical>
 80031f4:	4b0c      	ldr	r3, [pc, #48]	; (8003228 <vTaskStepTick+0xb0>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	3301      	adds	r3, #1
 80031fa:	4a0b      	ldr	r2, [pc, #44]	; (8003228 <vTaskStepTick+0xb0>)
 80031fc:	6013      	str	r3, [r2, #0]
 80031fe:	f001 f9d7 	bl	80045b0 <vPortExitCritical>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	3b01      	subs	r3, #1
 8003206:	607b      	str	r3, [r7, #4]
 8003208:	4b04      	ldr	r3, [pc, #16]	; (800321c <vTaskStepTick+0xa4>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4413      	add	r3, r2
 8003210:	4a02      	ldr	r2, [pc, #8]	; (800321c <vTaskStepTick+0xa4>)
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	bf00      	nop
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	2000017c 	.word	0x2000017c
 8003220:	20000198 	.word	0x20000198
 8003224:	200001a0 	.word	0x200001a0
 8003228:	20000188 	.word	0x20000188

0800322c <xTaskIncrementTick>:
 800322c:	b580      	push	{r7, lr}
 800322e:	b08a      	sub	sp, #40	; 0x28
 8003230:	af00      	add	r7, sp, #0
 8003232:	2300      	movs	r3, #0
 8003234:	627b      	str	r3, [r7, #36]	; 0x24
 8003236:	4b7e      	ldr	r3, [pc, #504]	; (8003430 <xTaskIncrementTick+0x204>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	f040 80ed 	bne.w	800341a <xTaskIncrementTick+0x1ee>
 8003240:	4b7c      	ldr	r3, [pc, #496]	; (8003434 <xTaskIncrementTick+0x208>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	3301      	adds	r3, #1
 8003246:	623b      	str	r3, [r7, #32]
 8003248:	4a7a      	ldr	r2, [pc, #488]	; (8003434 <xTaskIncrementTick+0x208>)
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	6013      	str	r3, [r2, #0]
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d120      	bne.n	8003296 <xTaskIncrementTick+0x6a>
 8003254:	4b78      	ldr	r3, [pc, #480]	; (8003438 <xTaskIncrementTick+0x20c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00a      	beq.n	8003274 <xTaskIncrementTick+0x48>
 800325e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003262:	f383 8811 	msr	BASEPRI, r3
 8003266:	f3bf 8f6f 	isb	sy
 800326a:	f3bf 8f4f 	dsb	sy
 800326e:	607b      	str	r3, [r7, #4]
 8003270:	bf00      	nop
 8003272:	e7fe      	b.n	8003272 <xTaskIncrementTick+0x46>
 8003274:	4b70      	ldr	r3, [pc, #448]	; (8003438 <xTaskIncrementTick+0x20c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	61fb      	str	r3, [r7, #28]
 800327a:	4b70      	ldr	r3, [pc, #448]	; (800343c <xTaskIncrementTick+0x210>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a6e      	ldr	r2, [pc, #440]	; (8003438 <xTaskIncrementTick+0x20c>)
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	4a6e      	ldr	r2, [pc, #440]	; (800343c <xTaskIncrementTick+0x210>)
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	6013      	str	r3, [r2, #0]
 8003288:	4b6d      	ldr	r3, [pc, #436]	; (8003440 <xTaskIncrementTick+0x214>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	3301      	adds	r3, #1
 800328e:	4a6c      	ldr	r2, [pc, #432]	; (8003440 <xTaskIncrementTick+0x214>)
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	f000 fbfd 	bl	8003a90 <prvResetNextTaskUnblockTime>
 8003296:	4b6b      	ldr	r3, [pc, #428]	; (8003444 <xTaskIncrementTick+0x218>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6a3a      	ldr	r2, [r7, #32]
 800329c:	429a      	cmp	r2, r3
 800329e:	f0c0 80a7 	bcc.w	80033f0 <xTaskIncrementTick+0x1c4>
 80032a2:	4b65      	ldr	r3, [pc, #404]	; (8003438 <xTaskIncrementTick+0x20c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d104      	bne.n	80032b6 <xTaskIncrementTick+0x8a>
 80032ac:	4b65      	ldr	r3, [pc, #404]	; (8003444 <xTaskIncrementTick+0x218>)
 80032ae:	f04f 32ff 	mov.w	r2, #4294967295
 80032b2:	601a      	str	r2, [r3, #0]
 80032b4:	e09c      	b.n	80033f0 <xTaskIncrementTick+0x1c4>
 80032b6:	4b60      	ldr	r3, [pc, #384]	; (8003438 <xTaskIncrementTick+0x20c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	61bb      	str	r3, [r7, #24]
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	617b      	str	r3, [r7, #20]
 80032c6:	6a3a      	ldr	r2, [r7, #32]
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d203      	bcs.n	80032d6 <xTaskIncrementTick+0xaa>
 80032ce:	4a5d      	ldr	r2, [pc, #372]	; (8003444 <xTaskIncrementTick+0x218>)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	6013      	str	r3, [r2, #0]
 80032d4:	e08c      	b.n	80033f0 <xTaskIncrementTick+0x1c4>
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	613b      	str	r3, [r7, #16]
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	68d2      	ldr	r2, [r2, #12]
 80032e4:	609a      	str	r2, [r3, #8]
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	6892      	ldr	r2, [r2, #8]
 80032ee:	605a      	str	r2, [r3, #4]
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	3304      	adds	r3, #4
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d103      	bne.n	8003304 <xTaskIncrementTick+0xd8>
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	68da      	ldr	r2, [r3, #12]
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	605a      	str	r2, [r3, #4]
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	2200      	movs	r2, #0
 8003308:	615a      	str	r2, [r3, #20]
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	1e5a      	subs	r2, r3, #1
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003318:	2b00      	cmp	r3, #0
 800331a:	d01e      	beq.n	800335a <xTaskIncrementTick+0x12e>
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	6a12      	ldr	r2, [r2, #32]
 800332a:	609a      	str	r2, [r3, #8]
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	69d2      	ldr	r2, [r2, #28]
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	3318      	adds	r3, #24
 800333e:	429a      	cmp	r2, r3
 8003340:	d103      	bne.n	800334a <xTaskIncrementTick+0x11e>
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	6a1a      	ldr	r2, [r3, #32]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	605a      	str	r2, [r3, #4]
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	2200      	movs	r2, #0
 800334e:	629a      	str	r2, [r3, #40]	; 0x28
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	1e5a      	subs	r2, r3, #1
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	601a      	str	r2, [r3, #0]
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800335e:	4b3a      	ldr	r3, [pc, #232]	; (8003448 <xTaskIncrementTick+0x21c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d903      	bls.n	800336e <xTaskIncrementTick+0x142>
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800336a:	4a37      	ldr	r2, [pc, #220]	; (8003448 <xTaskIncrementTick+0x21c>)
 800336c:	6013      	str	r3, [r2, #0]
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003372:	4936      	ldr	r1, [pc, #216]	; (800344c <xTaskIncrementTick+0x220>)
 8003374:	4613      	mov	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	440b      	add	r3, r1
 800337e:	3304      	adds	r3, #4
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	60bb      	str	r3, [r7, #8]
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	609a      	str	r2, [r3, #8]
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	689a      	ldr	r2, [r3, #8]
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	60da      	str	r2, [r3, #12]
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	3204      	adds	r2, #4
 800339a:	605a      	str	r2, [r3, #4]
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	1d1a      	adds	r2, r3, #4
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	609a      	str	r2, [r3, #8]
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a8:	4613      	mov	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4413      	add	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	4a26      	ldr	r2, [pc, #152]	; (800344c <xTaskIncrementTick+0x220>)
 80033b2:	441a      	add	r2, r3
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	615a      	str	r2, [r3, #20]
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033bc:	4923      	ldr	r1, [pc, #140]	; (800344c <xTaskIncrementTick+0x220>)
 80033be:	4613      	mov	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	440b      	add	r3, r1
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	1c59      	adds	r1, r3, #1
 80033cc:	481f      	ldr	r0, [pc, #124]	; (800344c <xTaskIncrementTick+0x220>)
 80033ce:	4613      	mov	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	4403      	add	r3, r0
 80033d8:	6019      	str	r1, [r3, #0]
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033de:	4b1c      	ldr	r3, [pc, #112]	; (8003450 <xTaskIncrementTick+0x224>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e4:	429a      	cmp	r2, r3
 80033e6:	f67f af5c 	bls.w	80032a2 <xTaskIncrementTick+0x76>
 80033ea:	2301      	movs	r3, #1
 80033ec:	627b      	str	r3, [r7, #36]	; 0x24
 80033ee:	e758      	b.n	80032a2 <xTaskIncrementTick+0x76>
 80033f0:	4b17      	ldr	r3, [pc, #92]	; (8003450 <xTaskIncrementTick+0x224>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f6:	4915      	ldr	r1, [pc, #84]	; (800344c <xTaskIncrementTick+0x220>)
 80033f8:	4613      	mov	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4413      	add	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	440b      	add	r3, r1
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d901      	bls.n	800340c <xTaskIncrementTick+0x1e0>
 8003408:	2301      	movs	r3, #1
 800340a:	627b      	str	r3, [r7, #36]	; 0x24
 800340c:	4b11      	ldr	r3, [pc, #68]	; (8003454 <xTaskIncrementTick+0x228>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d007      	beq.n	8003424 <xTaskIncrementTick+0x1f8>
 8003414:	2301      	movs	r3, #1
 8003416:	627b      	str	r3, [r7, #36]	; 0x24
 8003418:	e004      	b.n	8003424 <xTaskIncrementTick+0x1f8>
 800341a:	4b0f      	ldr	r3, [pc, #60]	; (8003458 <xTaskIncrementTick+0x22c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	3301      	adds	r3, #1
 8003420:	4a0d      	ldr	r2, [pc, #52]	; (8003458 <xTaskIncrementTick+0x22c>)
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003426:	4618      	mov	r0, r3
 8003428:	3728      	adds	r7, #40	; 0x28
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	200001a0 	.word	0x200001a0
 8003434:	2000017c 	.word	0x2000017c
 8003438:	20000130 	.word	0x20000130
 800343c:	20000134 	.word	0x20000134
 8003440:	20000190 	.word	0x20000190
 8003444:	20000198 	.word	0x20000198
 8003448:	20000180 	.word	0x20000180
 800344c:	200000a4 	.word	0x200000a4
 8003450:	200000a0 	.word	0x200000a0
 8003454:	2000018c 	.word	0x2000018c
 8003458:	20000188 	.word	0x20000188

0800345c <vTaskSwitchContext>:
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	4b27      	ldr	r3, [pc, #156]	; (8003500 <vTaskSwitchContext+0xa4>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <vTaskSwitchContext+0x16>
 800346a:	4b26      	ldr	r3, [pc, #152]	; (8003504 <vTaskSwitchContext+0xa8>)
 800346c:	2201      	movs	r2, #1
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	e041      	b.n	80034f6 <vTaskSwitchContext+0x9a>
 8003472:	4b24      	ldr	r3, [pc, #144]	; (8003504 <vTaskSwitchContext+0xa8>)
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	4b23      	ldr	r3, [pc, #140]	; (8003508 <vTaskSwitchContext+0xac>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	e010      	b.n	80034a2 <vTaskSwitchContext+0x46>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10a      	bne.n	800349c <vTaskSwitchContext+0x40>
 8003486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348a:	f383 8811 	msr	BASEPRI, r3
 800348e:	f3bf 8f6f 	isb	sy
 8003492:	f3bf 8f4f 	dsb	sy
 8003496:	607b      	str	r3, [r7, #4]
 8003498:	bf00      	nop
 800349a:	e7fe      	b.n	800349a <vTaskSwitchContext+0x3e>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	3b01      	subs	r3, #1
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	491a      	ldr	r1, [pc, #104]	; (800350c <vTaskSwitchContext+0xb0>)
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	4613      	mov	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4413      	add	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0e4      	beq.n	8003480 <vTaskSwitchContext+0x24>
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4a12      	ldr	r2, [pc, #72]	; (800350c <vTaskSwitchContext+0xb0>)
 80034c2:	4413      	add	r3, r2
 80034c4:	60bb      	str	r3, [r7, #8]
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	605a      	str	r2, [r3, #4]
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	3308      	adds	r3, #8
 80034d8:	429a      	cmp	r2, r3
 80034da:	d104      	bne.n	80034e6 <vTaskSwitchContext+0x8a>
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	605a      	str	r2, [r3, #4]
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	4a08      	ldr	r2, [pc, #32]	; (8003510 <vTaskSwitchContext+0xb4>)
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	4a05      	ldr	r2, [pc, #20]	; (8003508 <vTaskSwitchContext+0xac>)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6013      	str	r3, [r2, #0]
 80034f6:	bf00      	nop
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bc80      	pop	{r7}
 80034fe:	4770      	bx	lr
 8003500:	200001a0 	.word	0x200001a0
 8003504:	2000018c 	.word	0x2000018c
 8003508:	20000180 	.word	0x20000180
 800350c:	200000a4 	.word	0x200000a4
 8003510:	200000a0 	.word	0x200000a0

08003514 <vTaskPlaceOnEventList>:
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10a      	bne.n	800353a <vTaskPlaceOnEventList+0x26>
 8003524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003528:	f383 8811 	msr	BASEPRI, r3
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	f3bf 8f4f 	dsb	sy
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	bf00      	nop
 8003538:	e7fe      	b.n	8003538 <vTaskPlaceOnEventList+0x24>
 800353a:	4b07      	ldr	r3, [pc, #28]	; (8003558 <vTaskPlaceOnEventList+0x44>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	3318      	adds	r3, #24
 8003540:	4619      	mov	r1, r3
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 feb1 	bl	80042aa <vListInsert>
 8003548:	2101      	movs	r1, #1
 800354a:	6838      	ldr	r0, [r7, #0]
 800354c:	f000 fb6e 	bl	8003c2c <prvAddCurrentTaskToDelayedList>
 8003550:	bf00      	nop
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	200000a0 	.word	0x200000a0

0800355c <vTaskPlaceOnEventListRestricted>:
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10a      	bne.n	8003584 <vTaskPlaceOnEventListRestricted+0x28>
 800356e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003572:	f383 8811 	msr	BASEPRI, r3
 8003576:	f3bf 8f6f 	isb	sy
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	613b      	str	r3, [r7, #16]
 8003580:	bf00      	nop
 8003582:	e7fe      	b.n	8003582 <vTaskPlaceOnEventListRestricted+0x26>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	4b16      	ldr	r3, [pc, #88]	; (80035e4 <vTaskPlaceOnEventListRestricted+0x88>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	61da      	str	r2, [r3, #28]
 8003592:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <vTaskPlaceOnEventListRestricted+0x88>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	6892      	ldr	r2, [r2, #8]
 800359a:	621a      	str	r2, [r3, #32]
 800359c:	4b11      	ldr	r3, [pc, #68]	; (80035e4 <vTaskPlaceOnEventListRestricted+0x88>)
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	3218      	adds	r2, #24
 80035a6:	605a      	str	r2, [r3, #4]
 80035a8:	4b0e      	ldr	r3, [pc, #56]	; (80035e4 <vTaskPlaceOnEventListRestricted+0x88>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f103 0218 	add.w	r2, r3, #24
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	609a      	str	r2, [r3, #8]
 80035b4:	4b0b      	ldr	r3, [pc, #44]	; (80035e4 <vTaskPlaceOnEventListRestricted+0x88>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68fa      	ldr	r2, [r7, #12]
 80035ba:	629a      	str	r2, [r3, #40]	; 0x28
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	1c5a      	adds	r2, r3, #1
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d002      	beq.n	80035d2 <vTaskPlaceOnEventListRestricted+0x76>
 80035cc:	f04f 33ff 	mov.w	r3, #4294967295
 80035d0:	60bb      	str	r3, [r7, #8]
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	68b8      	ldr	r0, [r7, #8]
 80035d6:	f000 fb29 	bl	8003c2c <prvAddCurrentTaskToDelayedList>
 80035da:	bf00      	nop
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	200000a0 	.word	0x200000a0

080035e8 <xTaskRemoveFromEventList>:
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b08a      	sub	sp, #40	; 0x28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	623b      	str	r3, [r7, #32]
 80035f8:	6a3b      	ldr	r3, [r7, #32]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10a      	bne.n	8003614 <xTaskRemoveFromEventList+0x2c>
 80035fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003602:	f383 8811 	msr	BASEPRI, r3
 8003606:	f3bf 8f6f 	isb	sy
 800360a:	f3bf 8f4f 	dsb	sy
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	bf00      	nop
 8003612:	e7fe      	b.n	8003612 <xTaskRemoveFromEventList+0x2a>
 8003614:	6a3b      	ldr	r3, [r7, #32]
 8003616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003618:	61fb      	str	r3, [r7, #28]
 800361a:	6a3b      	ldr	r3, [r7, #32]
 800361c:	69db      	ldr	r3, [r3, #28]
 800361e:	6a3a      	ldr	r2, [r7, #32]
 8003620:	6a12      	ldr	r2, [r2, #32]
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	6a3a      	ldr	r2, [r7, #32]
 800362a:	69d2      	ldr	r2, [r2, #28]
 800362c:	605a      	str	r2, [r3, #4]
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	6a3b      	ldr	r3, [r7, #32]
 8003634:	3318      	adds	r3, #24
 8003636:	429a      	cmp	r2, r3
 8003638:	d103      	bne.n	8003642 <xTaskRemoveFromEventList+0x5a>
 800363a:	6a3b      	ldr	r3, [r7, #32]
 800363c:	6a1a      	ldr	r2, [r3, #32]
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	605a      	str	r2, [r3, #4]
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	2200      	movs	r2, #0
 8003646:	629a      	str	r2, [r3, #40]	; 0x28
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	1e5a      	subs	r2, r3, #1
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	601a      	str	r2, [r3, #0]
 8003652:	4b4b      	ldr	r3, [pc, #300]	; (8003780 <xTaskRemoveFromEventList+0x198>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d161      	bne.n	800371e <xTaskRemoveFromEventList+0x136>
 800365a:	6a3b      	ldr	r3, [r7, #32]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	617b      	str	r3, [r7, #20]
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	6a3a      	ldr	r2, [r7, #32]
 8003666:	68d2      	ldr	r2, [r2, #12]
 8003668:	609a      	str	r2, [r3, #8]
 800366a:	6a3b      	ldr	r3, [r7, #32]
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	6a3a      	ldr	r2, [r7, #32]
 8003670:	6892      	ldr	r2, [r2, #8]
 8003672:	605a      	str	r2, [r3, #4]
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	685a      	ldr	r2, [r3, #4]
 8003678:	6a3b      	ldr	r3, [r7, #32]
 800367a:	3304      	adds	r3, #4
 800367c:	429a      	cmp	r2, r3
 800367e:	d103      	bne.n	8003688 <xTaskRemoveFromEventList+0xa0>
 8003680:	6a3b      	ldr	r3, [r7, #32]
 8003682:	68da      	ldr	r2, [r3, #12]
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	605a      	str	r2, [r3, #4]
 8003688:	6a3b      	ldr	r3, [r7, #32]
 800368a:	2200      	movs	r2, #0
 800368c:	615a      	str	r2, [r3, #20]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	1e5a      	subs	r2, r3, #1
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	601a      	str	r2, [r3, #0]
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800369c:	4b39      	ldr	r3, [pc, #228]	; (8003784 <xTaskRemoveFromEventList+0x19c>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d903      	bls.n	80036ac <xTaskRemoveFromEventList+0xc4>
 80036a4:	6a3b      	ldr	r3, [r7, #32]
 80036a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a8:	4a36      	ldr	r2, [pc, #216]	; (8003784 <xTaskRemoveFromEventList+0x19c>)
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	6a3b      	ldr	r3, [r7, #32]
 80036ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b0:	4935      	ldr	r1, [pc, #212]	; (8003788 <xTaskRemoveFromEventList+0x1a0>)
 80036b2:	4613      	mov	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	3304      	adds	r3, #4
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	613b      	str	r3, [r7, #16]
 80036c2:	6a3b      	ldr	r3, [r7, #32]
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	609a      	str	r2, [r3, #8]
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	6a3b      	ldr	r3, [r7, #32]
 80036ce:	60da      	str	r2, [r3, #12]
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	6a3a      	ldr	r2, [r7, #32]
 80036d6:	3204      	adds	r2, #4
 80036d8:	605a      	str	r2, [r3, #4]
 80036da:	6a3b      	ldr	r3, [r7, #32]
 80036dc:	1d1a      	adds	r2, r3, #4
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	609a      	str	r2, [r3, #8]
 80036e2:	6a3b      	ldr	r3, [r7, #32]
 80036e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036e6:	4613      	mov	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	4413      	add	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	4a26      	ldr	r2, [pc, #152]	; (8003788 <xTaskRemoveFromEventList+0x1a0>)
 80036f0:	441a      	add	r2, r3
 80036f2:	6a3b      	ldr	r3, [r7, #32]
 80036f4:	615a      	str	r2, [r3, #20]
 80036f6:	6a3b      	ldr	r3, [r7, #32]
 80036f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036fa:	4923      	ldr	r1, [pc, #140]	; (8003788 <xTaskRemoveFromEventList+0x1a0>)
 80036fc:	4613      	mov	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4413      	add	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	1c59      	adds	r1, r3, #1
 800370a:	481f      	ldr	r0, [pc, #124]	; (8003788 <xTaskRemoveFromEventList+0x1a0>)
 800370c:	4613      	mov	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4413      	add	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4403      	add	r3, r0
 8003716:	6019      	str	r1, [r3, #0]
 8003718:	f000 f9ba 	bl	8003a90 <prvResetNextTaskUnblockTime>
 800371c:	e01b      	b.n	8003756 <xTaskRemoveFromEventList+0x16e>
 800371e:	4b1b      	ldr	r3, [pc, #108]	; (800378c <xTaskRemoveFromEventList+0x1a4>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	61bb      	str	r3, [r7, #24]
 8003724:	6a3b      	ldr	r3, [r7, #32]
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	61da      	str	r2, [r3, #28]
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	6a3b      	ldr	r3, [r7, #32]
 8003730:	621a      	str	r2, [r3, #32]
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	6a3a      	ldr	r2, [r7, #32]
 8003738:	3218      	adds	r2, #24
 800373a:	605a      	str	r2, [r3, #4]
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	f103 0218 	add.w	r2, r3, #24
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	609a      	str	r2, [r3, #8]
 8003746:	6a3b      	ldr	r3, [r7, #32]
 8003748:	4a10      	ldr	r2, [pc, #64]	; (800378c <xTaskRemoveFromEventList+0x1a4>)
 800374a:	629a      	str	r2, [r3, #40]	; 0x28
 800374c:	4b0f      	ldr	r3, [pc, #60]	; (800378c <xTaskRemoveFromEventList+0x1a4>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	3301      	adds	r3, #1
 8003752:	4a0e      	ldr	r2, [pc, #56]	; (800378c <xTaskRemoveFromEventList+0x1a4>)
 8003754:	6013      	str	r3, [r2, #0]
 8003756:	6a3b      	ldr	r3, [r7, #32]
 8003758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800375a:	4b0d      	ldr	r3, [pc, #52]	; (8003790 <xTaskRemoveFromEventList+0x1a8>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	429a      	cmp	r2, r3
 8003762:	d905      	bls.n	8003770 <xTaskRemoveFromEventList+0x188>
 8003764:	2301      	movs	r3, #1
 8003766:	627b      	str	r3, [r7, #36]	; 0x24
 8003768:	4b0a      	ldr	r3, [pc, #40]	; (8003794 <xTaskRemoveFromEventList+0x1ac>)
 800376a:	2201      	movs	r2, #1
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	e001      	b.n	8003774 <xTaskRemoveFromEventList+0x18c>
 8003770:	2300      	movs	r3, #0
 8003772:	627b      	str	r3, [r7, #36]	; 0x24
 8003774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003776:	4618      	mov	r0, r3
 8003778:	3728      	adds	r7, #40	; 0x28
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	200001a0 	.word	0x200001a0
 8003784:	20000180 	.word	0x20000180
 8003788:	200000a4 	.word	0x200000a4
 800378c:	20000138 	.word	0x20000138
 8003790:	200000a0 	.word	0x200000a0
 8003794:	2000018c 	.word	0x2000018c

08003798 <vTaskInternalSetTimeOutState>:
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	4b06      	ldr	r3, [pc, #24]	; (80037bc <vTaskInternalSetTimeOutState+0x24>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	4b05      	ldr	r3, [pc, #20]	; (80037c0 <vTaskInternalSetTimeOutState+0x28>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	605a      	str	r2, [r3, #4]
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	20000190 	.word	0x20000190
 80037c0:	2000017c 	.word	0x2000017c

080037c4 <xTaskCheckForTimeOut>:
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10a      	bne.n	80037ea <xTaskCheckForTimeOut+0x26>
 80037d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d8:	f383 8811 	msr	BASEPRI, r3
 80037dc:	f3bf 8f6f 	isb	sy
 80037e0:	f3bf 8f4f 	dsb	sy
 80037e4:	613b      	str	r3, [r7, #16]
 80037e6:	bf00      	nop
 80037e8:	e7fe      	b.n	80037e8 <xTaskCheckForTimeOut+0x24>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d10a      	bne.n	8003806 <xTaskCheckForTimeOut+0x42>
 80037f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f4:	f383 8811 	msr	BASEPRI, r3
 80037f8:	f3bf 8f6f 	isb	sy
 80037fc:	f3bf 8f4f 	dsb	sy
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	bf00      	nop
 8003804:	e7fe      	b.n	8003804 <xTaskCheckForTimeOut+0x40>
 8003806:	f000 fea3 	bl	8004550 <vPortEnterCritical>
 800380a:	4b1f      	ldr	r3, [pc, #124]	; (8003888 <xTaskCheckForTimeOut+0xc4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	61bb      	str	r3, [r7, #24]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	617b      	str	r3, [r7, #20]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003822:	d102      	bne.n	800382a <xTaskCheckForTimeOut+0x66>
 8003824:	2300      	movs	r3, #0
 8003826:	61fb      	str	r3, [r7, #28]
 8003828:	e026      	b.n	8003878 <xTaskCheckForTimeOut+0xb4>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	4b17      	ldr	r3, [pc, #92]	; (800388c <xTaskCheckForTimeOut+0xc8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	429a      	cmp	r2, r3
 8003834:	d00a      	beq.n	800384c <xTaskCheckForTimeOut+0x88>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	429a      	cmp	r2, r3
 800383e:	d305      	bcc.n	800384c <xTaskCheckForTimeOut+0x88>
 8003840:	2301      	movs	r3, #1
 8003842:	61fb      	str	r3, [r7, #28]
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	e015      	b.n	8003878 <xTaskCheckForTimeOut+0xb4>
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	429a      	cmp	r2, r3
 8003854:	d20b      	bcs.n	800386e <xTaskCheckForTimeOut+0xaa>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	1ad2      	subs	r2, r2, r3
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	601a      	str	r2, [r3, #0]
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff ff98 	bl	8003798 <vTaskInternalSetTimeOutState>
 8003868:	2300      	movs	r3, #0
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	e004      	b.n	8003878 <xTaskCheckForTimeOut+0xb4>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	2301      	movs	r3, #1
 8003876:	61fb      	str	r3, [r7, #28]
 8003878:	f000 fe9a 	bl	80045b0 <vPortExitCritical>
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	4618      	mov	r0, r3
 8003880:	3720      	adds	r7, #32
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	2000017c 	.word	0x2000017c
 800388c:	20000190 	.word	0x20000190

08003890 <vTaskMissedYield>:
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
 8003894:	4b03      	ldr	r3, [pc, #12]	; (80038a4 <vTaskMissedYield+0x14>)
 8003896:	2201      	movs	r2, #1
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	bf00      	nop
 800389c:	46bd      	mov	sp, r7
 800389e:	bc80      	pop	{r7}
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	2000018c 	.word	0x2000018c

080038a8 <prvIdleTask>:
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	f000 f8b0 	bl	8003a14 <prvCheckTasksWaitingTermination>
 80038b4:	4b18      	ldr	r3, [pc, #96]	; (8003918 <prvIdleTask+0x70>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d907      	bls.n	80038cc <prvIdleTask+0x24>
 80038bc:	4b17      	ldr	r3, [pc, #92]	; (800391c <prvIdleTask+0x74>)
 80038be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	f3bf 8f4f 	dsb	sy
 80038c8:	f3bf 8f6f 	isb	sy
 80038cc:	f7ff fb0a 	bl	8002ee4 <prvGetExpectedIdleTime>
 80038d0:	60f8      	str	r0, [r7, #12]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d9eb      	bls.n	80038b0 <prvIdleTask+0x8>
 80038d8:	f7ff faf6 	bl	8002ec8 <vTaskSuspendAll>
 80038dc:	4b10      	ldr	r3, [pc, #64]	; (8003920 <prvIdleTask+0x78>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	4b10      	ldr	r3, [pc, #64]	; (8003924 <prvIdleTask+0x7c>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d20a      	bcs.n	80038fe <prvIdleTask+0x56>
 80038e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ec:	f383 8811 	msr	BASEPRI, r3
 80038f0:	f3bf 8f6f 	isb	sy
 80038f4:	f3bf 8f4f 	dsb	sy
 80038f8:	60bb      	str	r3, [r7, #8]
 80038fa:	bf00      	nop
 80038fc:	e7fe      	b.n	80038fc <prvIdleTask+0x54>
 80038fe:	f7ff faf1 	bl	8002ee4 <prvGetExpectedIdleTime>
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d902      	bls.n	8003910 <prvIdleTask+0x68>
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f000 febe 	bl	800468c <vPortSuppressTicksAndSleep>
 8003910:	f7ff fb1e 	bl	8002f50 <xTaskResumeAll>
 8003914:	e7cc      	b.n	80038b0 <prvIdleTask+0x8>
 8003916:	bf00      	nop
 8003918:	200000a4 	.word	0x200000a4
 800391c:	e000ed04 	.word	0xe000ed04
 8003920:	20000198 	.word	0x20000198
 8003924:	2000017c 	.word	0x2000017c

08003928 <eTaskConfirmSleepModeStatus>:
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	2301      	movs	r3, #1
 8003930:	603b      	str	r3, [r7, #0]
 8003932:	2301      	movs	r3, #1
 8003934:	71fb      	strb	r3, [r7, #7]
 8003936:	4b12      	ldr	r3, [pc, #72]	; (8003980 <eTaskConfirmSleepModeStatus+0x58>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d002      	beq.n	8003944 <eTaskConfirmSleepModeStatus+0x1c>
 800393e:	2300      	movs	r3, #0
 8003940:	71fb      	strb	r3, [r7, #7]
 8003942:	e017      	b.n	8003974 <eTaskConfirmSleepModeStatus+0x4c>
 8003944:	4b0f      	ldr	r3, [pc, #60]	; (8003984 <eTaskConfirmSleepModeStatus+0x5c>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d002      	beq.n	8003952 <eTaskConfirmSleepModeStatus+0x2a>
 800394c:	2300      	movs	r3, #0
 800394e:	71fb      	strb	r3, [r7, #7]
 8003950:	e010      	b.n	8003974 <eTaskConfirmSleepModeStatus+0x4c>
 8003952:	4b0d      	ldr	r3, [pc, #52]	; (8003988 <eTaskConfirmSleepModeStatus+0x60>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d002      	beq.n	8003960 <eTaskConfirmSleepModeStatus+0x38>
 800395a:	2300      	movs	r3, #0
 800395c:	71fb      	strb	r3, [r7, #7]
 800395e:	e009      	b.n	8003974 <eTaskConfirmSleepModeStatus+0x4c>
 8003960:	4b0a      	ldr	r3, [pc, #40]	; (800398c <eTaskConfirmSleepModeStatus+0x64>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	4b0a      	ldr	r3, [pc, #40]	; (8003990 <eTaskConfirmSleepModeStatus+0x68>)
 8003966:	6819      	ldr	r1, [r3, #0]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	1acb      	subs	r3, r1, r3
 800396c:	429a      	cmp	r2, r3
 800396e:	d101      	bne.n	8003974 <eTaskConfirmSleepModeStatus+0x4c>
 8003970:	2302      	movs	r3, #2
 8003972:	71fb      	strb	r3, [r7, #7]
 8003974:	79fb      	ldrb	r3, [r7, #7]
 8003976:	4618      	mov	r0, r3
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	bc80      	pop	{r7}
 800397e:	4770      	bx	lr
 8003980:	20000138 	.word	0x20000138
 8003984:	2000018c 	.word	0x2000018c
 8003988:	20000188 	.word	0x20000188
 800398c:	20000164 	.word	0x20000164
 8003990:	20000178 	.word	0x20000178

08003994 <prvInitialiseTaskLists>:
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	2300      	movs	r3, #0
 800399c:	607b      	str	r3, [r7, #4]
 800399e:	e00c      	b.n	80039ba <prvInitialiseTaskLists+0x26>
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4a12      	ldr	r2, [pc, #72]	; (80039f4 <prvInitialiseTaskLists+0x60>)
 80039ac:	4413      	add	r3, r2
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 fc50 	bl	8004254 <vListInitialise>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	3301      	adds	r3, #1
 80039b8:	607b      	str	r3, [r7, #4]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b04      	cmp	r3, #4
 80039be:	d9ef      	bls.n	80039a0 <prvInitialiseTaskLists+0xc>
 80039c0:	480d      	ldr	r0, [pc, #52]	; (80039f8 <prvInitialiseTaskLists+0x64>)
 80039c2:	f000 fc47 	bl	8004254 <vListInitialise>
 80039c6:	480d      	ldr	r0, [pc, #52]	; (80039fc <prvInitialiseTaskLists+0x68>)
 80039c8:	f000 fc44 	bl	8004254 <vListInitialise>
 80039cc:	480c      	ldr	r0, [pc, #48]	; (8003a00 <prvInitialiseTaskLists+0x6c>)
 80039ce:	f000 fc41 	bl	8004254 <vListInitialise>
 80039d2:	480c      	ldr	r0, [pc, #48]	; (8003a04 <prvInitialiseTaskLists+0x70>)
 80039d4:	f000 fc3e 	bl	8004254 <vListInitialise>
 80039d8:	480b      	ldr	r0, [pc, #44]	; (8003a08 <prvInitialiseTaskLists+0x74>)
 80039da:	f000 fc3b 	bl	8004254 <vListInitialise>
 80039de:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <prvInitialiseTaskLists+0x78>)
 80039e0:	4a05      	ldr	r2, [pc, #20]	; (80039f8 <prvInitialiseTaskLists+0x64>)
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <prvInitialiseTaskLists+0x7c>)
 80039e6:	4a05      	ldr	r2, [pc, #20]	; (80039fc <prvInitialiseTaskLists+0x68>)
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	bf00      	nop
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	200000a4 	.word	0x200000a4
 80039f8:	20000108 	.word	0x20000108
 80039fc:	2000011c 	.word	0x2000011c
 8003a00:	20000138 	.word	0x20000138
 8003a04:	2000014c 	.word	0x2000014c
 8003a08:	20000164 	.word	0x20000164
 8003a0c:	20000130 	.word	0x20000130
 8003a10:	20000134 	.word	0x20000134

08003a14 <prvCheckTasksWaitingTermination>:
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	e019      	b.n	8003a50 <prvCheckTasksWaitingTermination+0x3c>
 8003a1c:	f000 fd98 	bl	8004550 <vPortEnterCritical>
 8003a20:	4b10      	ldr	r3, [pc, #64]	; (8003a64 <prvCheckTasksWaitingTermination+0x50>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	607b      	str	r3, [r7, #4]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 fc74 	bl	800431a <uxListRemove>
 8003a32:	4b0d      	ldr	r3, [pc, #52]	; (8003a68 <prvCheckTasksWaitingTermination+0x54>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	4a0b      	ldr	r2, [pc, #44]	; (8003a68 <prvCheckTasksWaitingTermination+0x54>)
 8003a3a:	6013      	str	r3, [r2, #0]
 8003a3c:	4b0b      	ldr	r3, [pc, #44]	; (8003a6c <prvCheckTasksWaitingTermination+0x58>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3b01      	subs	r3, #1
 8003a42:	4a0a      	ldr	r2, [pc, #40]	; (8003a6c <prvCheckTasksWaitingTermination+0x58>)
 8003a44:	6013      	str	r3, [r2, #0]
 8003a46:	f000 fdb3 	bl	80045b0 <vPortExitCritical>
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f810 	bl	8003a70 <prvDeleteTCB>
 8003a50:	4b06      	ldr	r3, [pc, #24]	; (8003a6c <prvCheckTasksWaitingTermination+0x58>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1e1      	bne.n	8003a1c <prvCheckTasksWaitingTermination+0x8>
 8003a58:	bf00      	nop
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	2000014c 	.word	0x2000014c
 8003a68:	20000178 	.word	0x20000178
 8003a6c:	20000160 	.word	0x20000160

08003a70 <prvDeleteTCB>:
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 fbd7 	bl	8004230 <vPortFree>
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fbd4 	bl	8004230 <vPortFree>
 8003a88:	bf00      	nop
 8003a8a:	3708      	adds	r7, #8
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <prvResetNextTaskUnblockTime>:
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	4b09      	ldr	r3, [pc, #36]	; (8003abc <prvResetNextTaskUnblockTime+0x2c>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d104      	bne.n	8003aa8 <prvResetNextTaskUnblockTime+0x18>
 8003a9e:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <prvResetNextTaskUnblockTime+0x30>)
 8003aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	e005      	b.n	8003ab4 <prvResetNextTaskUnblockTime+0x24>
 8003aa8:	4b04      	ldr	r3, [pc, #16]	; (8003abc <prvResetNextTaskUnblockTime+0x2c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a03      	ldr	r2, [pc, #12]	; (8003ac0 <prvResetNextTaskUnblockTime+0x30>)
 8003ab2:	6013      	str	r3, [r2, #0]
 8003ab4:	bf00      	nop
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr
 8003abc:	20000130 	.word	0x20000130
 8003ac0:	20000198 	.word	0x20000198

08003ac4 <xTaskGetSchedulerState>:
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4b0b      	ldr	r3, [pc, #44]	; (8003af8 <xTaskGetSchedulerState+0x34>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d102      	bne.n	8003ad8 <xTaskGetSchedulerState+0x14>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	607b      	str	r3, [r7, #4]
 8003ad6:	e008      	b.n	8003aea <xTaskGetSchedulerState+0x26>
 8003ad8:	4b08      	ldr	r3, [pc, #32]	; (8003afc <xTaskGetSchedulerState+0x38>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d102      	bne.n	8003ae6 <xTaskGetSchedulerState+0x22>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	607b      	str	r3, [r7, #4]
 8003ae4:	e001      	b.n	8003aea <xTaskGetSchedulerState+0x26>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	607b      	str	r3, [r7, #4]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4618      	mov	r0, r3
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bc80      	pop	{r7}
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	20000184 	.word	0x20000184
 8003afc:	200001a0 	.word	0x200001a0

08003b00 <xTaskPriorityDisinherit>:
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	61bb      	str	r3, [r7, #24]
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	61fb      	str	r3, [r7, #28]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d07e      	beq.n	8003c14 <xTaskPriorityDisinherit+0x114>
 8003b16:	4b42      	ldr	r3, [pc, #264]	; (8003c20 <xTaskPriorityDisinherit+0x120>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	69ba      	ldr	r2, [r7, #24]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d00a      	beq.n	8003b36 <xTaskPriorityDisinherit+0x36>
 8003b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b24:	f383 8811 	msr	BASEPRI, r3
 8003b28:	f3bf 8f6f 	isb	sy
 8003b2c:	f3bf 8f4f 	dsb	sy
 8003b30:	613b      	str	r3, [r7, #16]
 8003b32:	bf00      	nop
 8003b34:	e7fe      	b.n	8003b34 <xTaskPriorityDisinherit+0x34>
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10a      	bne.n	8003b54 <xTaskPriorityDisinherit+0x54>
 8003b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b42:	f383 8811 	msr	BASEPRI, r3
 8003b46:	f3bf 8f6f 	isb	sy
 8003b4a:	f3bf 8f4f 	dsb	sy
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	bf00      	nop
 8003b52:	e7fe      	b.n	8003b52 <xTaskPriorityDisinherit+0x52>
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b58:	1e5a      	subs	r2, r3, #1
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	655a      	str	r2, [r3, #84]	; 0x54
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d054      	beq.n	8003c14 <xTaskPriorityDisinherit+0x114>
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d150      	bne.n	8003c14 <xTaskPriorityDisinherit+0x114>
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	3304      	adds	r3, #4
 8003b76:	4618      	mov	r0, r3
 8003b78:	f000 fbcf 	bl	800431a <uxListRemove>
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b88:	f1c3 0205 	rsb	r2, r3, #5
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	619a      	str	r2, [r3, #24]
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b94:	4b23      	ldr	r3, [pc, #140]	; (8003c24 <xTaskPriorityDisinherit+0x124>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d903      	bls.n	8003ba4 <xTaskPriorityDisinherit+0xa4>
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba0:	4a20      	ldr	r2, [pc, #128]	; (8003c24 <xTaskPriorityDisinherit+0x124>)
 8003ba2:	6013      	str	r3, [r2, #0]
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba8:	491f      	ldr	r1, [pc, #124]	; (8003c28 <xTaskPriorityDisinherit+0x128>)
 8003baa:	4613      	mov	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4413      	add	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	440b      	add	r3, r1
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	617b      	str	r3, [r7, #20]
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	609a      	str	r2, [r3, #8]
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	60da      	str	r2, [r3, #12]
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	3204      	adds	r2, #4
 8003bd0:	605a      	str	r2, [r3, #4]
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	1d1a      	adds	r2, r3, #4
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	609a      	str	r2, [r3, #8]
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bde:	4613      	mov	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	4a10      	ldr	r2, [pc, #64]	; (8003c28 <xTaskPriorityDisinherit+0x128>)
 8003be8:	441a      	add	r2, r3
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	615a      	str	r2, [r3, #20]
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf2:	490d      	ldr	r1, [pc, #52]	; (8003c28 <xTaskPriorityDisinherit+0x128>)
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	1c59      	adds	r1, r3, #1
 8003c02:	4809      	ldr	r0, [pc, #36]	; (8003c28 <xTaskPriorityDisinherit+0x128>)
 8003c04:	4613      	mov	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4403      	add	r3, r0
 8003c0e:	6019      	str	r1, [r3, #0]
 8003c10:	2301      	movs	r3, #1
 8003c12:	61fb      	str	r3, [r7, #28]
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	4618      	mov	r0, r3
 8003c18:	3720      	adds	r7, #32
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	200000a0 	.word	0x200000a0
 8003c24:	20000180 	.word	0x20000180
 8003c28:	200000a4 	.word	0x200000a4

08003c2c <prvAddCurrentTaskToDelayedList>:
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
 8003c36:	4b2e      	ldr	r3, [pc, #184]	; (8003cf0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	617b      	str	r3, [r7, #20]
 8003c3c:	4b2d      	ldr	r3, [pc, #180]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	3304      	adds	r3, #4
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 fb69 	bl	800431a <uxListRemove>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c4e:	d124      	bne.n	8003c9a <prvAddCurrentTaskToDelayedList+0x6e>
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d021      	beq.n	8003c9a <prvAddCurrentTaskToDelayedList+0x6e>
 8003c56:	4b28      	ldr	r3, [pc, #160]	; (8003cf8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	613b      	str	r3, [r7, #16]
 8003c5c:	4b25      	ldr	r3, [pc, #148]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	693a      	ldr	r2, [r7, #16]
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	4b23      	ldr	r3, [pc, #140]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	6892      	ldr	r2, [r2, #8]
 8003c6c:	60da      	str	r2, [r3, #12]
 8003c6e:	4b21      	ldr	r3, [pc, #132]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	3204      	adds	r2, #4
 8003c78:	605a      	str	r2, [r3, #4]
 8003c7a:	4b1e      	ldr	r3, [pc, #120]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	1d1a      	adds	r2, r3, #4
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	609a      	str	r2, [r3, #8]
 8003c84:	4b1b      	ldr	r3, [pc, #108]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a1b      	ldr	r2, [pc, #108]	; (8003cf8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8003c8a:	615a      	str	r2, [r3, #20]
 8003c8c:	4b1a      	ldr	r3, [pc, #104]	; (8003cf8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	3301      	adds	r3, #1
 8003c92:	4a19      	ldr	r2, [pc, #100]	; (8003cf8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8003c94:	6013      	str	r3, [r2, #0]
 8003c96:	bf00      	nop
 8003c98:	e026      	b.n	8003ce8 <prvAddCurrentTaskToDelayedList+0xbc>
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	60fb      	str	r3, [r7, #12]
 8003ca2:	4b14      	ldr	r3, [pc, #80]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	605a      	str	r2, [r3, #4]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d209      	bcs.n	8003cc6 <prvAddCurrentTaskToDelayedList+0x9a>
 8003cb2:	4b12      	ldr	r3, [pc, #72]	; (8003cfc <prvAddCurrentTaskToDelayedList+0xd0>)
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	3304      	adds	r3, #4
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4610      	mov	r0, r2
 8003cc0:	f000 faf3 	bl	80042aa <vListInsert>
 8003cc4:	e010      	b.n	8003ce8 <prvAddCurrentTaskToDelayedList+0xbc>
 8003cc6:	4b0e      	ldr	r3, [pc, #56]	; (8003d00 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	3304      	adds	r3, #4
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	4610      	mov	r0, r2
 8003cd4:	f000 fae9 	bl	80042aa <vListInsert>
 8003cd8:	4b0a      	ldr	r3, [pc, #40]	; (8003d04 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d202      	bcs.n	8003ce8 <prvAddCurrentTaskToDelayedList+0xbc>
 8003ce2:	4a08      	ldr	r2, [pc, #32]	; (8003d04 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6013      	str	r3, [r2, #0]
 8003ce8:	bf00      	nop
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	2000017c 	.word	0x2000017c
 8003cf4:	200000a0 	.word	0x200000a0
 8003cf8:	20000164 	.word	0x20000164
 8003cfc:	20000134 	.word	0x20000134
 8003d00:	20000130 	.word	0x20000130
 8003d04:	20000198 	.word	0x20000198

08003d08 <xTimerCreateTimerTask>:
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af02      	add	r7, sp, #8
 8003d0e:	2300      	movs	r3, #0
 8003d10:	607b      	str	r3, [r7, #4]
 8003d12:	f000 fa45 	bl	80041a0 <prvCheckForValidListAndQueue>
 8003d16:	4b11      	ldr	r3, [pc, #68]	; (8003d5c <xTimerCreateTimerTask+0x54>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <xTimerCreateTimerTask+0x2c>
 8003d1e:	4b10      	ldr	r3, [pc, #64]	; (8003d60 <xTimerCreateTimerTask+0x58>)
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	2303      	movs	r3, #3
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	2300      	movs	r3, #0
 8003d28:	2280      	movs	r2, #128	; 0x80
 8003d2a:	490e      	ldr	r1, [pc, #56]	; (8003d64 <xTimerCreateTimerTask+0x5c>)
 8003d2c:	480e      	ldr	r0, [pc, #56]	; (8003d68 <xTimerCreateTimerTask+0x60>)
 8003d2e:	f7fe fed9 	bl	8002ae4 <xTaskCreate>
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10a      	bne.n	8003d50 <xTimerCreateTimerTask+0x48>
 8003d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	603b      	str	r3, [r7, #0]
 8003d4c:	bf00      	nop
 8003d4e:	e7fe      	b.n	8003d4e <xTimerCreateTimerTask+0x46>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	200001d4 	.word	0x200001d4
 8003d60:	200001d8 	.word	0x200001d8
 8003d64:	08004b74 	.word	0x08004b74
 8003d68:	08003e11 	.word	0x08003e11

08003d6c <prvReloadTimer>:
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
 8003d78:	e008      	b.n	8003d8c <prvReloadTimer+0x20>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	68ba      	ldr	r2, [r7, #8]
 8003d80:	4413      	add	r3, r2
 8003d82:	60bb      	str	r3, [r7, #8]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	4798      	blx	r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	699a      	ldr	r2, [r3, #24]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	18d1      	adds	r1, r2, r3
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 f8db 	bl	8003f54 <prvInsertTimerInActiveList>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1ea      	bne.n	8003d7a <prvReloadTimer+0xe>
 8003da4:	bf00      	nop
 8003da6:	bf00      	nop
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
	...

08003db0 <prvProcessExpiredTimer>:
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
 8003dba:	4b14      	ldr	r3, [pc, #80]	; (8003e0c <prvProcessExpiredTimer+0x5c>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	60fb      	str	r3, [r7, #12]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 faa6 	bl	800431a <uxListRemove>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dd4:	f003 0304 	and.w	r3, r3, #4
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d005      	beq.n	8003de8 <prvProcessExpiredTimer+0x38>
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	6879      	ldr	r1, [r7, #4]
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f7ff ffc3 	bl	8003d6c <prvReloadTimer>
 8003de6:	e008      	b.n	8003dfa <prvProcessExpiredTimer+0x4a>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dee:	f023 0301 	bic.w	r3, r3, #1
 8003df2:	b2da      	uxtb	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	4798      	blx	r3
 8003e02:	bf00      	nop
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	200001cc 	.word	0x200001cc

08003e10 <prvTimerTask>:
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	f107 0308 	add.w	r3, r7, #8
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 f857 	bl	8003ed0 <prvGetNextExpireTime>
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	4619      	mov	r1, r3
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 f803 	bl	8003e34 <prvProcessTimerOrBlockTask>
 8003e2e:	f000 f8d3 	bl	8003fd8 <prvProcessReceivedCommands>
 8003e32:	e7f1      	b.n	8003e18 <prvTimerTask+0x8>

08003e34 <prvProcessTimerOrBlockTask>:
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
 8003e3e:	f7ff f843 	bl	8002ec8 <vTaskSuspendAll>
 8003e42:	f107 0308 	add.w	r3, r7, #8
 8003e46:	4618      	mov	r0, r3
 8003e48:	f000 f864 	bl	8003f14 <prvSampleTimeNow>
 8003e4c:	60f8      	str	r0, [r7, #12]
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d130      	bne.n	8003eb6 <prvProcessTimerOrBlockTask+0x82>
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10a      	bne.n	8003e70 <prvProcessTimerOrBlockTask+0x3c>
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d806      	bhi.n	8003e70 <prvProcessTimerOrBlockTask+0x3c>
 8003e62:	f7ff f875 	bl	8002f50 <xTaskResumeAll>
 8003e66:	68f9      	ldr	r1, [r7, #12]
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f7ff ffa1 	bl	8003db0 <prvProcessExpiredTimer>
 8003e6e:	e024      	b.n	8003eba <prvProcessTimerOrBlockTask+0x86>
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d008      	beq.n	8003e88 <prvProcessTimerOrBlockTask+0x54>
 8003e76:	4b13      	ldr	r3, [pc, #76]	; (8003ec4 <prvProcessTimerOrBlockTask+0x90>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <prvProcessTimerOrBlockTask+0x50>
 8003e80:	2301      	movs	r3, #1
 8003e82:	e000      	b.n	8003e86 <prvProcessTimerOrBlockTask+0x52>
 8003e84:	2300      	movs	r3, #0
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	4b0f      	ldr	r3, [pc, #60]	; (8003ec8 <prvProcessTimerOrBlockTask+0x94>)
 8003e8a:	6818      	ldr	r0, [r3, #0]
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	4619      	mov	r1, r3
 8003e96:	f7fe fdf1 	bl	8002a7c <vQueueWaitForMessageRestricted>
 8003e9a:	f7ff f859 	bl	8002f50 <xTaskResumeAll>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <prvProcessTimerOrBlockTask+0x86>
 8003ea4:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <prvProcessTimerOrBlockTask+0x98>)
 8003ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	f3bf 8f6f 	isb	sy
 8003eb4:	e001      	b.n	8003eba <prvProcessTimerOrBlockTask+0x86>
 8003eb6:	f7ff f84b 	bl	8002f50 <xTaskResumeAll>
 8003eba:	bf00      	nop
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	200001d0 	.word	0x200001d0
 8003ec8:	200001d4 	.word	0x200001d4
 8003ecc:	e000ed04 	.word	0xe000ed04

08003ed0 <prvGetNextExpireTime>:
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	4b0d      	ldr	r3, [pc, #52]	; (8003f10 <prvGetNextExpireTime+0x40>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <prvGetNextExpireTime+0x16>
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	e000      	b.n	8003ee8 <prvGetNextExpireTime+0x18>
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d105      	bne.n	8003f00 <prvGetNextExpireTime+0x30>
 8003ef4:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <prvGetNextExpireTime+0x40>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	e001      	b.n	8003f04 <prvGetNextExpireTime+0x34>
 8003f00:	2300      	movs	r3, #0
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	4618      	mov	r0, r3
 8003f08:	3714      	adds	r7, #20
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr
 8003f10:	200001cc 	.word	0x200001cc

08003f14 <prvSampleTimeNow>:
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	f7ff f914 	bl	8003148 <xTaskGetTickCount>
 8003f20:	60f8      	str	r0, [r7, #12]
 8003f22:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <prvSampleTimeNow+0x3c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d205      	bcs.n	8003f38 <prvSampleTimeNow+0x24>
 8003f2c:	f000 f912 	bl	8004154 <prvSwitchTimerLists>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	601a      	str	r2, [r3, #0]
 8003f36:	e002      	b.n	8003f3e <prvSampleTimeNow+0x2a>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	4a04      	ldr	r2, [pc, #16]	; (8003f50 <prvSampleTimeNow+0x3c>)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	4618      	mov	r0, r3
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	200001dc 	.word	0x200001dc

08003f54 <prvInsertTimerInActiveList>:
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	605a      	str	r2, [r3, #4]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	611a      	str	r2, [r3, #16]
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d812      	bhi.n	8003fa0 <prvInsertTimerInActiveList+0x4c>
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	1ad2      	subs	r2, r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	699b      	ldr	r3, [r3, #24]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d302      	bcc.n	8003f8e <prvInsertTimerInActiveList+0x3a>
 8003f88:	2301      	movs	r3, #1
 8003f8a:	617b      	str	r3, [r7, #20]
 8003f8c:	e01b      	b.n	8003fc6 <prvInsertTimerInActiveList+0x72>
 8003f8e:	4b10      	ldr	r3, [pc, #64]	; (8003fd0 <prvInsertTimerInActiveList+0x7c>)
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	3304      	adds	r3, #4
 8003f96:	4619      	mov	r1, r3
 8003f98:	4610      	mov	r0, r2
 8003f9a:	f000 f986 	bl	80042aa <vListInsert>
 8003f9e:	e012      	b.n	8003fc6 <prvInsertTimerInActiveList+0x72>
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d206      	bcs.n	8003fb6 <prvInsertTimerInActiveList+0x62>
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d302      	bcc.n	8003fb6 <prvInsertTimerInActiveList+0x62>
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	617b      	str	r3, [r7, #20]
 8003fb4:	e007      	b.n	8003fc6 <prvInsertTimerInActiveList+0x72>
 8003fb6:	4b07      	ldr	r3, [pc, #28]	; (8003fd4 <prvInsertTimerInActiveList+0x80>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	3304      	adds	r3, #4
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4610      	mov	r0, r2
 8003fc2:	f000 f972 	bl	80042aa <vListInsert>
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	200001d0 	.word	0x200001d0
 8003fd4:	200001cc 	.word	0x200001cc

08003fd8 <prvProcessReceivedCommands>:
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	e0a6      	b.n	800412e <prvProcessReceivedCommands+0x156>
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f2c0 80a2 	blt.w	800412c <prvProcessReceivedCommands+0x154>
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	61fb      	str	r3, [r7, #28]
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d004      	beq.n	8003ffe <prvProcessReceivedCommands+0x26>
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 f98e 	bl	800431a <uxListRemove>
 8003ffe:	1d3b      	adds	r3, r7, #4
 8004000:	4618      	mov	r0, r3
 8004002:	f7ff ff87 	bl	8003f14 <prvSampleTimeNow>
 8004006:	61b8      	str	r0, [r7, #24]
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	3b01      	subs	r3, #1
 800400c:	2b08      	cmp	r3, #8
 800400e:	f200 808e 	bhi.w	800412e <prvProcessReceivedCommands+0x156>
 8004012:	a201      	add	r2, pc, #4	; (adr r2, 8004018 <prvProcessReceivedCommands+0x40>)
 8004014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004018:	0800403d 	.word	0x0800403d
 800401c:	0800403d 	.word	0x0800403d
 8004020:	080040a5 	.word	0x080040a5
 8004024:	080040b9 	.word	0x080040b9
 8004028:	08004103 	.word	0x08004103
 800402c:	0800403d 	.word	0x0800403d
 8004030:	0800403d 	.word	0x0800403d
 8004034:	080040a5 	.word	0x080040a5
 8004038:	080040b9 	.word	0x080040b9
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004042:	f043 0301 	orr.w	r3, r3, #1
 8004046:	b2da      	uxtb	r2, r3
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	18d1      	adds	r1, r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	69f8      	ldr	r0, [r7, #28]
 800405c:	f7ff ff7a 	bl	8003f54 <prvInsertTimerInActiveList>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d063      	beq.n	800412e <prvProcessReceivedCommands+0x156>
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d009      	beq.n	8004088 <prvProcessReceivedCommands+0xb0>
 8004074:	68fa      	ldr	r2, [r7, #12]
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	4413      	add	r3, r2
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	4619      	mov	r1, r3
 8004080:	69f8      	ldr	r0, [r7, #28]
 8004082:	f7ff fe73 	bl	8003d6c <prvReloadTimer>
 8004086:	e008      	b.n	800409a <prvProcessReceivedCommands+0xc2>
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800408e:	f023 0301 	bic.w	r3, r3, #1
 8004092:	b2da      	uxtb	r2, r3
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	69f8      	ldr	r0, [r7, #28]
 80040a0:	4798      	blx	r3
 80040a2:	e044      	b.n	800412e <prvProcessReceivedCommands+0x156>
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040aa:	f023 0301 	bic.w	r3, r3, #1
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80040b6:	e03a      	b.n	800412e <prvProcessReceivedCommands+0x156>
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	b2da      	uxtb	r2, r3
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	619a      	str	r2, [r3, #24]
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d10a      	bne.n	80040ee <prvProcessReceivedCommands+0x116>
 80040d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040dc:	f383 8811 	msr	BASEPRI, r3
 80040e0:	f3bf 8f6f 	isb	sy
 80040e4:	f3bf 8f4f 	dsb	sy
 80040e8:	617b      	str	r3, [r7, #20]
 80040ea:	bf00      	nop
 80040ec:	e7fe      	b.n	80040ec <prvProcessReceivedCommands+0x114>
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	699a      	ldr	r2, [r3, #24]
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	18d1      	adds	r1, r2, r3
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	69f8      	ldr	r0, [r7, #28]
 80040fc:	f7ff ff2a 	bl	8003f54 <prvInsertTimerInActiveList>
 8004100:	e015      	b.n	800412e <prvProcessReceivedCommands+0x156>
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d103      	bne.n	8004118 <prvProcessReceivedCommands+0x140>
 8004110:	69f8      	ldr	r0, [r7, #28]
 8004112:	f000 f88d 	bl	8004230 <vPortFree>
 8004116:	e00a      	b.n	800412e <prvProcessReceivedCommands+0x156>
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800411e:	f023 0301 	bic.w	r3, r3, #1
 8004122:	b2da      	uxtb	r2, r3
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800412a:	e000      	b.n	800412e <prvProcessReceivedCommands+0x156>
 800412c:	bf00      	nop
 800412e:	4b08      	ldr	r3, [pc, #32]	; (8004150 <prvProcessReceivedCommands+0x178>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f107 0108 	add.w	r1, r7, #8
 8004136:	2200      	movs	r2, #0
 8004138:	4618      	mov	r0, r3
 800413a:	f7fe fa79 	bl	8002630 <xQueueReceive>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	f47f af4d 	bne.w	8003fe0 <prvProcessReceivedCommands+0x8>
 8004146:	bf00      	nop
 8004148:	bf00      	nop
 800414a:	3720      	adds	r7, #32
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	200001d4 	.word	0x200001d4

08004154 <prvSwitchTimerLists>:
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	e009      	b.n	8004170 <prvSwitchTimerLists+0x1c>
 800415c:	4b0e      	ldr	r3, [pc, #56]	; (8004198 <prvSwitchTimerLists+0x44>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	603b      	str	r3, [r7, #0]
 8004166:	f04f 31ff 	mov.w	r1, #4294967295
 800416a:	6838      	ldr	r0, [r7, #0]
 800416c:	f7ff fe20 	bl	8003db0 <prvProcessExpiredTimer>
 8004170:	4b09      	ldr	r3, [pc, #36]	; (8004198 <prvSwitchTimerLists+0x44>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1f0      	bne.n	800415c <prvSwitchTimerLists+0x8>
 800417a:	4b07      	ldr	r3, [pc, #28]	; (8004198 <prvSwitchTimerLists+0x44>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	607b      	str	r3, [r7, #4]
 8004180:	4b06      	ldr	r3, [pc, #24]	; (800419c <prvSwitchTimerLists+0x48>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a04      	ldr	r2, [pc, #16]	; (8004198 <prvSwitchTimerLists+0x44>)
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	4a04      	ldr	r2, [pc, #16]	; (800419c <prvSwitchTimerLists+0x48>)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	bf00      	nop
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	200001cc 	.word	0x200001cc
 800419c:	200001d0 	.word	0x200001d0

080041a0 <prvCheckForValidListAndQueue>:
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	f000 f9d4 	bl	8004550 <vPortEnterCritical>
 80041a8:	4b12      	ldr	r3, [pc, #72]	; (80041f4 <prvCheckForValidListAndQueue+0x54>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d11d      	bne.n	80041ec <prvCheckForValidListAndQueue+0x4c>
 80041b0:	4811      	ldr	r0, [pc, #68]	; (80041f8 <prvCheckForValidListAndQueue+0x58>)
 80041b2:	f000 f84f 	bl	8004254 <vListInitialise>
 80041b6:	4811      	ldr	r0, [pc, #68]	; (80041fc <prvCheckForValidListAndQueue+0x5c>)
 80041b8:	f000 f84c 	bl	8004254 <vListInitialise>
 80041bc:	4b10      	ldr	r3, [pc, #64]	; (8004200 <prvCheckForValidListAndQueue+0x60>)
 80041be:	4a0e      	ldr	r2, [pc, #56]	; (80041f8 <prvCheckForValidListAndQueue+0x58>)
 80041c0:	601a      	str	r2, [r3, #0]
 80041c2:	4b10      	ldr	r3, [pc, #64]	; (8004204 <prvCheckForValidListAndQueue+0x64>)
 80041c4:	4a0d      	ldr	r2, [pc, #52]	; (80041fc <prvCheckForValidListAndQueue+0x5c>)
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	2200      	movs	r2, #0
 80041ca:	210c      	movs	r1, #12
 80041cc:	200a      	movs	r0, #10
 80041ce:	f7fe f90b 	bl	80023e8 <xQueueGenericCreate>
 80041d2:	4603      	mov	r3, r0
 80041d4:	4a07      	ldr	r2, [pc, #28]	; (80041f4 <prvCheckForValidListAndQueue+0x54>)
 80041d6:	6013      	str	r3, [r2, #0]
 80041d8:	4b06      	ldr	r3, [pc, #24]	; (80041f4 <prvCheckForValidListAndQueue+0x54>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d005      	beq.n	80041ec <prvCheckForValidListAndQueue+0x4c>
 80041e0:	4b04      	ldr	r3, [pc, #16]	; (80041f4 <prvCheckForValidListAndQueue+0x54>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4908      	ldr	r1, [pc, #32]	; (8004208 <prvCheckForValidListAndQueue+0x68>)
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fe fbfa 	bl	80029e0 <vQueueAddToRegistry>
 80041ec:	f000 f9e0 	bl	80045b0 <vPortExitCritical>
 80041f0:	bf00      	nop
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	200001d4 	.word	0x200001d4
 80041f8:	200001a4 	.word	0x200001a4
 80041fc:	200001b8 	.word	0x200001b8
 8004200:	200001cc 	.word	0x200001cc
 8004204:	200001d0 	.word	0x200001d0
 8004208:	08004b7c 	.word	0x08004b7c

0800420c <pvPortMalloc>:
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	f7fe fe58 	bl	8002ec8 <vTaskSuspendAll>
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 fba5 	bl	8004968 <malloc>
 800421e:	4603      	mov	r3, r0
 8004220:	60fb      	str	r3, [r7, #12]
 8004222:	f7fe fe95 	bl	8002f50 <xTaskResumeAll>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	4618      	mov	r0, r3
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <vPortFree>:
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d006      	beq.n	800424c <vPortFree+0x1c>
 800423e:	f7fe fe43 	bl	8002ec8 <vTaskSuspendAll>
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 fb98 	bl	8004978 <free>
 8004248:	f7fe fe82 	bl	8002f50 <xTaskResumeAll>
 800424c:	bf00      	nop
 800424e:	3708      	adds	r7, #8
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <vListInitialise>:
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f103 0208 	add.w	r2, r3, #8
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	605a      	str	r2, [r3, #4]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f04f 32ff 	mov.w	r2, #4294967295
 800426c:	609a      	str	r2, [r3, #8]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f103 0208 	add.w	r2, r3, #8
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	60da      	str	r2, [r3, #12]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f103 0208 	add.w	r2, r3, #8
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	611a      	str	r2, [r3, #16]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	bc80      	pop	{r7}
 8004290:	4770      	bx	lr

08004292 <vListInitialiseItem>:
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	611a      	str	r2, [r3, #16]
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bc80      	pop	{r7}
 80042a8:	4770      	bx	lr

080042aa <vListInsert>:
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
 80042b2:	6039      	str	r1, [r7, #0]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60bb      	str	r3, [r7, #8]
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c0:	d103      	bne.n	80042ca <vListInsert+0x20>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	60fb      	str	r3, [r7, #12]
 80042c8:	e00c      	b.n	80042e4 <vListInsert+0x3a>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	3308      	adds	r3, #8
 80042ce:	60fb      	str	r3, [r7, #12]
 80042d0:	e002      	b.n	80042d8 <vListInsert+0x2e>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	60fb      	str	r3, [r7, #12]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d2f6      	bcs.n	80042d2 <vListInsert+0x28>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	605a      	str	r2, [r3, #4]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	609a      	str	r2, [r3, #8]
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	609a      	str	r2, [r3, #8]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	611a      	str	r2, [r3, #16]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	bf00      	nop
 8004312:	3714      	adds	r7, #20
 8004314:	46bd      	mov	sp, r7
 8004316:	bc80      	pop	{r7}
 8004318:	4770      	bx	lr

0800431a <uxListRemove>:
 800431a:	b480      	push	{r7}
 800431c:	b085      	sub	sp, #20
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	6892      	ldr	r2, [r2, #8]
 8004330:	609a      	str	r2, [r3, #8]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	6852      	ldr	r2, [r2, #4]
 800433a:	605a      	str	r2, [r3, #4]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	429a      	cmp	r2, r3
 8004344:	d103      	bne.n	800434e <uxListRemove+0x34>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	605a      	str	r2, [r3, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	611a      	str	r2, [r3, #16]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	1e5a      	subs	r2, r3, #1
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	3714      	adds	r7, #20
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr

0800436c <pxPortInitialiseStack>:
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	3b04      	subs	r3, #4
 800437c:	60fb      	str	r3, [r7, #12]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3b04      	subs	r3, #4
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	f023 0201 	bic.w	r2, r3, #1
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	3b04      	subs	r3, #4
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	4a08      	ldr	r2, [pc, #32]	; (80043c0 <pxPortInitialiseStack+0x54>)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	3b14      	subs	r3, #20
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	3b20      	subs	r3, #32
 80043b2:	60fb      	str	r3, [r7, #12]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	4618      	mov	r0, r3
 80043b8:	3714      	adds	r7, #20
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bc80      	pop	{r7}
 80043be:	4770      	bx	lr
 80043c0:	080043c5 	.word	0x080043c5

080043c4 <prvTaskExitError>:
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	2300      	movs	r3, #0
 80043cc:	607b      	str	r3, [r7, #4]
 80043ce:	4b12      	ldr	r3, [pc, #72]	; (8004418 <prvTaskExitError+0x54>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d6:	d00a      	beq.n	80043ee <prvTaskExitError+0x2a>
 80043d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043dc:	f383 8811 	msr	BASEPRI, r3
 80043e0:	f3bf 8f6f 	isb	sy
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	60fb      	str	r3, [r7, #12]
 80043ea:	bf00      	nop
 80043ec:	e7fe      	b.n	80043ec <prvTaskExitError+0x28>
 80043ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f2:	f383 8811 	msr	BASEPRI, r3
 80043f6:	f3bf 8f6f 	isb	sy
 80043fa:	f3bf 8f4f 	dsb	sy
 80043fe:	60bb      	str	r3, [r7, #8]
 8004400:	bf00      	nop
 8004402:	bf00      	nop
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d0fc      	beq.n	8004404 <prvTaskExitError+0x40>
 800440a:	bf00      	nop
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	bc80      	pop	{r7}
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	20000010 	.word	0x20000010
 800441c:	00000000 	.word	0x00000000

08004420 <SVC_Handler>:
 8004420:	4b07      	ldr	r3, [pc, #28]	; (8004440 <pxCurrentTCBConst2>)
 8004422:	6819      	ldr	r1, [r3, #0]
 8004424:	6808      	ldr	r0, [r1, #0]
 8004426:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800442a:	f380 8809 	msr	PSP, r0
 800442e:	f3bf 8f6f 	isb	sy
 8004432:	f04f 0000 	mov.w	r0, #0
 8004436:	f380 8811 	msr	BASEPRI, r0
 800443a:	f04e 0e0d 	orr.w	lr, lr, #13
 800443e:	4770      	bx	lr

08004440 <pxCurrentTCBConst2>:
 8004440:	200000a0 	.word	0x200000a0
 8004444:	bf00      	nop
 8004446:	bf00      	nop

08004448 <prvPortStartFirstTask>:
 8004448:	4806      	ldr	r0, [pc, #24]	; (8004464 <prvPortStartFirstTask+0x1c>)
 800444a:	6800      	ldr	r0, [r0, #0]
 800444c:	6800      	ldr	r0, [r0, #0]
 800444e:	f380 8808 	msr	MSP, r0
 8004452:	b662      	cpsie	i
 8004454:	b661      	cpsie	f
 8004456:	f3bf 8f4f 	dsb	sy
 800445a:	f3bf 8f6f 	isb	sy
 800445e:	df00      	svc	0
 8004460:	bf00      	nop
 8004462:	0000      	.short	0x0000
 8004464:	e000ed08 	.word	0xe000ed08
 8004468:	bf00      	nop
 800446a:	bf00      	nop

0800446c <xPortStartScheduler>:
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	4b32      	ldr	r3, [pc, #200]	; (800453c <xPortStartScheduler+0xd0>)
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	b2db      	uxtb	r3, r3
 800447c:	607b      	str	r3, [r7, #4]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	22ff      	movs	r2, #255	; 0xff
 8004482:	701a      	strb	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	b2db      	uxtb	r3, r3
 800448a:	70fb      	strb	r3, [r7, #3]
 800448c:	78fb      	ldrb	r3, [r7, #3]
 800448e:	b2db      	uxtb	r3, r3
 8004490:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004494:	b2da      	uxtb	r2, r3
 8004496:	4b2a      	ldr	r3, [pc, #168]	; (8004540 <xPortStartScheduler+0xd4>)
 8004498:	701a      	strb	r2, [r3, #0]
 800449a:	4b2a      	ldr	r3, [pc, #168]	; (8004544 <xPortStartScheduler+0xd8>)
 800449c:	2207      	movs	r2, #7
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	e009      	b.n	80044b6 <xPortStartScheduler+0x4a>
 80044a2:	4b28      	ldr	r3, [pc, #160]	; (8004544 <xPortStartScheduler+0xd8>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	4a26      	ldr	r2, [pc, #152]	; (8004544 <xPortStartScheduler+0xd8>)
 80044aa:	6013      	str	r3, [r2, #0]
 80044ac:	78fb      	ldrb	r3, [r7, #3]
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	70fb      	strb	r3, [r7, #3]
 80044b6:	78fb      	ldrb	r3, [r7, #3]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044be:	2b80      	cmp	r3, #128	; 0x80
 80044c0:	d0ef      	beq.n	80044a2 <xPortStartScheduler+0x36>
 80044c2:	4b20      	ldr	r3, [pc, #128]	; (8004544 <xPortStartScheduler+0xd8>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f1c3 0307 	rsb	r3, r3, #7
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d00a      	beq.n	80044e4 <xPortStartScheduler+0x78>
 80044ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d2:	f383 8811 	msr	BASEPRI, r3
 80044d6:	f3bf 8f6f 	isb	sy
 80044da:	f3bf 8f4f 	dsb	sy
 80044de:	60bb      	str	r3, [r7, #8]
 80044e0:	bf00      	nop
 80044e2:	e7fe      	b.n	80044e2 <xPortStartScheduler+0x76>
 80044e4:	4b17      	ldr	r3, [pc, #92]	; (8004544 <xPortStartScheduler+0xd8>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	021b      	lsls	r3, r3, #8
 80044ea:	4a16      	ldr	r2, [pc, #88]	; (8004544 <xPortStartScheduler+0xd8>)
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	4b15      	ldr	r3, [pc, #84]	; (8004544 <xPortStartScheduler+0xd8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044f6:	4a13      	ldr	r2, [pc, #76]	; (8004544 <xPortStartScheduler+0xd8>)
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	b2da      	uxtb	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	701a      	strb	r2, [r3, #0]
 8004502:	4b11      	ldr	r3, [pc, #68]	; (8004548 <xPortStartScheduler+0xdc>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a10      	ldr	r2, [pc, #64]	; (8004548 <xPortStartScheduler+0xdc>)
 8004508:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800450c:	6013      	str	r3, [r2, #0]
 800450e:	4b0e      	ldr	r3, [pc, #56]	; (8004548 <xPortStartScheduler+0xdc>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a0d      	ldr	r2, [pc, #52]	; (8004548 <xPortStartScheduler+0xdc>)
 8004514:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004518:	6013      	str	r3, [r2, #0]
 800451a:	f000 f981 	bl	8004820 <vPortSetupTimerInterrupt>
 800451e:	4b0b      	ldr	r3, [pc, #44]	; (800454c <xPortStartScheduler+0xe0>)
 8004520:	2200      	movs	r2, #0
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	f7ff ff90 	bl	8004448 <prvPortStartFirstTask>
 8004528:	f7fe ff98 	bl	800345c <vTaskSwitchContext>
 800452c:	f7ff ff4a 	bl	80043c4 <prvTaskExitError>
 8004530:	2300      	movs	r3, #0
 8004532:	4618      	mov	r0, r3
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	e000e400 	.word	0xe000e400
 8004540:	200001ec 	.word	0x200001ec
 8004544:	200001f0 	.word	0x200001f0
 8004548:	e000ed20 	.word	0xe000ed20
 800454c:	20000010 	.word	0x20000010

08004550 <vPortEnterCritical>:
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455a:	f383 8811 	msr	BASEPRI, r3
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	607b      	str	r3, [r7, #4]
 8004568:	bf00      	nop
 800456a:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <vPortEnterCritical+0x58>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	3301      	adds	r3, #1
 8004570:	4a0d      	ldr	r2, [pc, #52]	; (80045a8 <vPortEnterCritical+0x58>)
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	4b0c      	ldr	r3, [pc, #48]	; (80045a8 <vPortEnterCritical+0x58>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d10f      	bne.n	800459c <vPortEnterCritical+0x4c>
 800457c:	4b0b      	ldr	r3, [pc, #44]	; (80045ac <vPortEnterCritical+0x5c>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00a      	beq.n	800459c <vPortEnterCritical+0x4c>
 8004586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800458a:	f383 8811 	msr	BASEPRI, r3
 800458e:	f3bf 8f6f 	isb	sy
 8004592:	f3bf 8f4f 	dsb	sy
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	bf00      	nop
 800459a:	e7fe      	b.n	800459a <vPortEnterCritical+0x4a>
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bc80      	pop	{r7}
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	20000010 	.word	0x20000010
 80045ac:	e000ed04 	.word	0xe000ed04

080045b0 <vPortExitCritical>:
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	4b11      	ldr	r3, [pc, #68]	; (80045fc <vPortExitCritical+0x4c>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10a      	bne.n	80045d4 <vPortExitCritical+0x24>
 80045be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c2:	f383 8811 	msr	BASEPRI, r3
 80045c6:	f3bf 8f6f 	isb	sy
 80045ca:	f3bf 8f4f 	dsb	sy
 80045ce:	607b      	str	r3, [r7, #4]
 80045d0:	bf00      	nop
 80045d2:	e7fe      	b.n	80045d2 <vPortExitCritical+0x22>
 80045d4:	4b09      	ldr	r3, [pc, #36]	; (80045fc <vPortExitCritical+0x4c>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	3b01      	subs	r3, #1
 80045da:	4a08      	ldr	r2, [pc, #32]	; (80045fc <vPortExitCritical+0x4c>)
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	4b07      	ldr	r3, [pc, #28]	; (80045fc <vPortExitCritical+0x4c>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d105      	bne.n	80045f2 <vPortExitCritical+0x42>
 80045e6:	2300      	movs	r3, #0
 80045e8:	603b      	str	r3, [r7, #0]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	f383 8811 	msr	BASEPRI, r3
 80045f0:	bf00      	nop
 80045f2:	bf00      	nop
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bc80      	pop	{r7}
 80045fa:	4770      	bx	lr
 80045fc:	20000010 	.word	0x20000010

08004600 <PendSV_Handler>:
 8004600:	f3ef 8009 	mrs	r0, PSP
 8004604:	f3bf 8f6f 	isb	sy
 8004608:	4b0d      	ldr	r3, [pc, #52]	; (8004640 <pxCurrentTCBConst>)
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004610:	6010      	str	r0, [r2, #0]
 8004612:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004616:	f04f 0050 	mov.w	r0, #80	; 0x50
 800461a:	f380 8811 	msr	BASEPRI, r0
 800461e:	f7fe ff1d 	bl	800345c <vTaskSwitchContext>
 8004622:	f04f 0000 	mov.w	r0, #0
 8004626:	f380 8811 	msr	BASEPRI, r0
 800462a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800462e:	6819      	ldr	r1, [r3, #0]
 8004630:	6808      	ldr	r0, [r1, #0]
 8004632:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004636:	f380 8809 	msr	PSP, r0
 800463a:	f3bf 8f6f 	isb	sy
 800463e:	4770      	bx	lr

08004640 <pxCurrentTCBConst>:
 8004640:	200000a0 	.word	0x200000a0
 8004644:	bf00      	nop
 8004646:	bf00      	nop

08004648 <SysTick_Handler>:
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004652:	f383 8811 	msr	BASEPRI, r3
 8004656:	f3bf 8f6f 	isb	sy
 800465a:	f3bf 8f4f 	dsb	sy
 800465e:	607b      	str	r3, [r7, #4]
 8004660:	bf00      	nop
 8004662:	f7fe fde3 	bl	800322c <xTaskIncrementTick>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d003      	beq.n	8004674 <SysTick_Handler+0x2c>
 800466c:	4b06      	ldr	r3, [pc, #24]	; (8004688 <SysTick_Handler+0x40>)
 800466e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	2300      	movs	r3, #0
 8004676:	603b      	str	r3, [r7, #0]
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	f383 8811 	msr	BASEPRI, r3
 800467e:	bf00      	nop
 8004680:	bf00      	nop
 8004682:	3708      	adds	r7, #8
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	e000ed04 	.word	0xe000ed04

0800468c <vPortSuppressTicksAndSleep>:
 800468c:	b580      	push	{r7, lr}
 800468e:	b088      	sub	sp, #32
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	4b5b      	ldr	r3, [pc, #364]	; (8004804 <vPortSuppressTicksAndSleep+0x178>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	429a      	cmp	r2, r3
 800469c:	d902      	bls.n	80046a4 <vPortSuppressTicksAndSleep+0x18>
 800469e:	4b59      	ldr	r3, [pc, #356]	; (8004804 <vPortSuppressTicksAndSleep+0x178>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	607b      	str	r3, [r7, #4]
 80046a4:	b672      	cpsid	i
 80046a6:	f3bf 8f4f 	dsb	sy
 80046aa:	f3bf 8f6f 	isb	sy
 80046ae:	f7ff f93b 	bl	8003928 <eTaskConfirmSleepModeStatus>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <vPortSuppressTicksAndSleep+0x30>
 80046b8:	b662      	cpsie	i
 80046ba:	e09e      	b.n	80047fa <vPortSuppressTicksAndSleep+0x16e>
 80046bc:	4b52      	ldr	r3, [pc, #328]	; (8004808 <vPortSuppressTicksAndSleep+0x17c>)
 80046be:	2206      	movs	r2, #6
 80046c0:	601a      	str	r2, [r3, #0]
 80046c2:	4b52      	ldr	r3, [pc, #328]	; (800480c <vPortSuppressTicksAndSleep+0x180>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	617b      	str	r3, [r7, #20]
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d102      	bne.n	80046d4 <vPortSuppressTicksAndSleep+0x48>
 80046ce:	4b50      	ldr	r3, [pc, #320]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	617b      	str	r3, [r7, #20]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	4a4d      	ldr	r2, [pc, #308]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 80046da:	6812      	ldr	r2, [r2, #0]
 80046dc:	fb02 f303 	mul.w	r3, r2, r3
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	4413      	add	r3, r2
 80046e4:	61fb      	str	r3, [r7, #28]
 80046e6:	4b4b      	ldr	r3, [pc, #300]	; (8004814 <vPortSuppressTicksAndSleep+0x188>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d008      	beq.n	8004704 <vPortSuppressTicksAndSleep+0x78>
 80046f2:	4b48      	ldr	r3, [pc, #288]	; (8004814 <vPortSuppressTicksAndSleep+0x188>)
 80046f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046f8:	601a      	str	r2, [r3, #0]
 80046fa:	4b45      	ldr	r3, [pc, #276]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	69fa      	ldr	r2, [r7, #28]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	61fb      	str	r3, [r7, #28]
 8004704:	4b44      	ldr	r3, [pc, #272]	; (8004818 <vPortSuppressTicksAndSleep+0x18c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	69fa      	ldr	r2, [r7, #28]
 800470a:	429a      	cmp	r2, r3
 800470c:	d904      	bls.n	8004718 <vPortSuppressTicksAndSleep+0x8c>
 800470e:	4b42      	ldr	r3, [pc, #264]	; (8004818 <vPortSuppressTicksAndSleep+0x18c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	69fa      	ldr	r2, [r7, #28]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	61fb      	str	r3, [r7, #28]
 8004718:	4a40      	ldr	r2, [pc, #256]	; (800481c <vPortSuppressTicksAndSleep+0x190>)
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	6013      	str	r3, [r2, #0]
 800471e:	4b3b      	ldr	r3, [pc, #236]	; (800480c <vPortSuppressTicksAndSleep+0x180>)
 8004720:	2200      	movs	r2, #0
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	4b38      	ldr	r3, [pc, #224]	; (8004808 <vPortSuppressTicksAndSleep+0x17c>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a37      	ldr	r2, [pc, #220]	; (8004808 <vPortSuppressTicksAndSleep+0x17c>)
 800472a:	f043 0301 	orr.w	r3, r3, #1
 800472e:	6013      	str	r3, [r2, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d004      	beq.n	8004744 <vPortSuppressTicksAndSleep+0xb8>
 800473a:	f3bf 8f4f 	dsb	sy
 800473e:	bf30      	wfi
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	b662      	cpsie	i
 8004746:	f3bf 8f4f 	dsb	sy
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	b672      	cpsid	i
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	f3bf 8f6f 	isb	sy
 8004758:	4b2b      	ldr	r3, [pc, #172]	; (8004808 <vPortSuppressTicksAndSleep+0x17c>)
 800475a:	2206      	movs	r2, #6
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	4b2a      	ldr	r3, [pc, #168]	; (8004808 <vPortSuppressTicksAndSleep+0x17c>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d01d      	beq.n	80047a6 <vPortSuppressTicksAndSleep+0x11a>
 800476a:	4b29      	ldr	r3, [pc, #164]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	4b27      	ldr	r3, [pc, #156]	; (800480c <vPortSuppressTicksAndSleep+0x180>)
 8004770:	6819      	ldr	r1, [r3, #0]
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	1acb      	subs	r3, r1, r3
 8004776:	4413      	add	r3, r2
 8004778:	3b01      	subs	r3, #1
 800477a:	613b      	str	r3, [r7, #16]
 800477c:	4b26      	ldr	r3, [pc, #152]	; (8004818 <vPortSuppressTicksAndSleep+0x18c>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	429a      	cmp	r2, r3
 8004784:	d904      	bls.n	8004790 <vPortSuppressTicksAndSleep+0x104>
 8004786:	4b22      	ldr	r3, [pc, #136]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	429a      	cmp	r2, r3
 800478e:	d903      	bls.n	8004798 <vPortSuppressTicksAndSleep+0x10c>
 8004790:	4b1f      	ldr	r3, [pc, #124]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3b01      	subs	r3, #1
 8004796:	613b      	str	r3, [r7, #16]
 8004798:	4a20      	ldr	r2, [pc, #128]	; (800481c <vPortSuppressTicksAndSleep+0x190>)
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	6013      	str	r3, [r2, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	61bb      	str	r3, [r7, #24]
 80047a4:	e01a      	b.n	80047dc <vPortSuppressTicksAndSleep+0x150>
 80047a6:	4b19      	ldr	r3, [pc, #100]	; (800480c <vPortSuppressTicksAndSleep+0x180>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	617b      	str	r3, [r7, #20]
 80047ac:	4b18      	ldr	r3, [pc, #96]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	fb02 f203 	mul.w	r2, r2, r3
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	60bb      	str	r3, [r7, #8]
 80047bc:	4b14      	ldr	r3, [pc, #80]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c6:	61bb      	str	r3, [r7, #24]
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	3301      	adds	r3, #1
 80047cc:	4a10      	ldr	r2, [pc, #64]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 80047ce:	6812      	ldr	r2, [r2, #0]
 80047d0:	fb02 f203 	mul.w	r2, r2, r3
 80047d4:	4911      	ldr	r1, [pc, #68]	; (800481c <vPortSuppressTicksAndSleep+0x190>)
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	600b      	str	r3, [r1, #0]
 80047dc:	4b0b      	ldr	r3, [pc, #44]	; (800480c <vPortSuppressTicksAndSleep+0x180>)
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	4b09      	ldr	r3, [pc, #36]	; (8004808 <vPortSuppressTicksAndSleep+0x17c>)
 80047e4:	2207      	movs	r2, #7
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	4b09      	ldr	r3, [pc, #36]	; (8004810 <vPortSuppressTicksAndSleep+0x184>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a0b      	ldr	r2, [pc, #44]	; (800481c <vPortSuppressTicksAndSleep+0x190>)
 80047ee:	3b01      	subs	r3, #1
 80047f0:	6013      	str	r3, [r2, #0]
 80047f2:	69b8      	ldr	r0, [r7, #24]
 80047f4:	f7fe fcc0 	bl	8003178 <vTaskStepTick>
 80047f8:	b662      	cpsie	i
 80047fa:	bf00      	nop
 80047fc:	3720      	adds	r7, #32
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	200001e4 	.word	0x200001e4
 8004808:	e000e010 	.word	0xe000e010
 800480c:	e000e018 	.word	0xe000e018
 8004810:	200001e0 	.word	0x200001e0
 8004814:	e000ed04 	.word	0xe000ed04
 8004818:	200001e8 	.word	0x200001e8
 800481c:	e000e014 	.word	0xe000e014

08004820 <vPortSetupTimerInterrupt>:
 8004820:	b480      	push	{r7}
 8004822:	af00      	add	r7, sp, #0
 8004824:	4b14      	ldr	r3, [pc, #80]	; (8004878 <vPortSetupTimerInterrupt+0x58>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a14      	ldr	r2, [pc, #80]	; (800487c <vPortSetupTimerInterrupt+0x5c>)
 800482a:	fba2 2303 	umull	r2, r3, r2, r3
 800482e:	099b      	lsrs	r3, r3, #6
 8004830:	4a13      	ldr	r2, [pc, #76]	; (8004880 <vPortSetupTimerInterrupt+0x60>)
 8004832:	6013      	str	r3, [r2, #0]
 8004834:	4b12      	ldr	r3, [pc, #72]	; (8004880 <vPortSetupTimerInterrupt+0x60>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800483c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004840:	4a10      	ldr	r2, [pc, #64]	; (8004884 <vPortSetupTimerInterrupt+0x64>)
 8004842:	6013      	str	r3, [r2, #0]
 8004844:	4b10      	ldr	r3, [pc, #64]	; (8004888 <vPortSetupTimerInterrupt+0x68>)
 8004846:	225e      	movs	r2, #94	; 0x5e
 8004848:	601a      	str	r2, [r3, #0]
 800484a:	4b10      	ldr	r3, [pc, #64]	; (800488c <vPortSetupTimerInterrupt+0x6c>)
 800484c:	2200      	movs	r2, #0
 800484e:	601a      	str	r2, [r3, #0]
 8004850:	4b0f      	ldr	r3, [pc, #60]	; (8004890 <vPortSetupTimerInterrupt+0x70>)
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	4b08      	ldr	r3, [pc, #32]	; (8004878 <vPortSetupTimerInterrupt+0x58>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a08      	ldr	r2, [pc, #32]	; (800487c <vPortSetupTimerInterrupt+0x5c>)
 800485c:	fba2 2303 	umull	r2, r3, r2, r3
 8004860:	099b      	lsrs	r3, r3, #6
 8004862:	4a0c      	ldr	r2, [pc, #48]	; (8004894 <vPortSetupTimerInterrupt+0x74>)
 8004864:	3b01      	subs	r3, #1
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	4b08      	ldr	r3, [pc, #32]	; (800488c <vPortSetupTimerInterrupt+0x6c>)
 800486a:	2207      	movs	r2, #7
 800486c:	601a      	str	r2, [r3, #0]
 800486e:	bf00      	nop
 8004870:	46bd      	mov	sp, r7
 8004872:	bc80      	pop	{r7}
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	20000000 	.word	0x20000000
 800487c:	10624dd3 	.word	0x10624dd3
 8004880:	200001e0 	.word	0x200001e0
 8004884:	200001e4 	.word	0x200001e4
 8004888:	200001e8 	.word	0x200001e8
 800488c:	e000e010 	.word	0xe000e010
 8004890:	e000e018 	.word	0xe000e018
 8004894:	e000e014 	.word	0xe000e014

08004898 <vPortValidateInterruptPriority>:
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	f3ef 8305 	mrs	r3, IPSR
 80048a2:	60fb      	str	r3, [r7, #12]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2b0f      	cmp	r3, #15
 80048a8:	d914      	bls.n	80048d4 <vPortValidateInterruptPriority+0x3c>
 80048aa:	4a16      	ldr	r2, [pc, #88]	; (8004904 <vPortValidateInterruptPriority+0x6c>)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4413      	add	r3, r2
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	72fb      	strb	r3, [r7, #11]
 80048b4:	4b14      	ldr	r3, [pc, #80]	; (8004908 <vPortValidateInterruptPriority+0x70>)
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	7afa      	ldrb	r2, [r7, #11]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d20a      	bcs.n	80048d4 <vPortValidateInterruptPriority+0x3c>
 80048be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c2:	f383 8811 	msr	BASEPRI, r3
 80048c6:	f3bf 8f6f 	isb	sy
 80048ca:	f3bf 8f4f 	dsb	sy
 80048ce:	607b      	str	r3, [r7, #4]
 80048d0:	bf00      	nop
 80048d2:	e7fe      	b.n	80048d2 <vPortValidateInterruptPriority+0x3a>
 80048d4:	4b0d      	ldr	r3, [pc, #52]	; (800490c <vPortValidateInterruptPriority+0x74>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80048dc:	4b0c      	ldr	r3, [pc, #48]	; (8004910 <vPortValidateInterruptPriority+0x78>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d90a      	bls.n	80048fa <vPortValidateInterruptPriority+0x62>
 80048e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e8:	f383 8811 	msr	BASEPRI, r3
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	603b      	str	r3, [r7, #0]
 80048f6:	bf00      	nop
 80048f8:	e7fe      	b.n	80048f8 <vPortValidateInterruptPriority+0x60>
 80048fa:	bf00      	nop
 80048fc:	3714      	adds	r7, #20
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr
 8004904:	e000e3f0 	.word	0xe000e3f0
 8004908:	200001ec 	.word	0x200001ec
 800490c:	e000ed0c 	.word	0xe000ed0c
 8004910:	200001f0 	.word	0x200001f0

08004914 <__errno>:
 8004914:	4b01      	ldr	r3, [pc, #4]	; (800491c <__errno+0x8>)
 8004916:	6818      	ldr	r0, [r3, #0]
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	20000014 	.word	0x20000014

08004920 <__libc_init_array>:
 8004920:	b570      	push	{r4, r5, r6, lr}
 8004922:	2600      	movs	r6, #0
 8004924:	4d0c      	ldr	r5, [pc, #48]	; (8004958 <__libc_init_array+0x38>)
 8004926:	4c0d      	ldr	r4, [pc, #52]	; (800495c <__libc_init_array+0x3c>)
 8004928:	1b64      	subs	r4, r4, r5
 800492a:	10a4      	asrs	r4, r4, #2
 800492c:	42a6      	cmp	r6, r4
 800492e:	d109      	bne.n	8004944 <__libc_init_array+0x24>
 8004930:	f000 f904 	bl	8004b3c <_init>
 8004934:	2600      	movs	r6, #0
 8004936:	4d0a      	ldr	r5, [pc, #40]	; (8004960 <__libc_init_array+0x40>)
 8004938:	4c0a      	ldr	r4, [pc, #40]	; (8004964 <__libc_init_array+0x44>)
 800493a:	1b64      	subs	r4, r4, r5
 800493c:	10a4      	asrs	r4, r4, #2
 800493e:	42a6      	cmp	r6, r4
 8004940:	d105      	bne.n	800494e <__libc_init_array+0x2e>
 8004942:	bd70      	pop	{r4, r5, r6, pc}
 8004944:	f855 3b04 	ldr.w	r3, [r5], #4
 8004948:	4798      	blx	r3
 800494a:	3601      	adds	r6, #1
 800494c:	e7ee      	b.n	800492c <__libc_init_array+0xc>
 800494e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004952:	4798      	blx	r3
 8004954:	3601      	adds	r6, #1
 8004956:	e7f2      	b.n	800493e <__libc_init_array+0x1e>
 8004958:	08004bb0 	.word	0x08004bb0
 800495c:	08004bb0 	.word	0x08004bb0
 8004960:	08004bb0 	.word	0x08004bb0
 8004964:	08004bb4 	.word	0x08004bb4

08004968 <malloc>:
 8004968:	4b02      	ldr	r3, [pc, #8]	; (8004974 <malloc+0xc>)
 800496a:	4601      	mov	r1, r0
 800496c:	6818      	ldr	r0, [r3, #0]
 800496e:	f000 b86d 	b.w	8004a4c <_malloc_r>
 8004972:	bf00      	nop
 8004974:	20000014 	.word	0x20000014

08004978 <free>:
 8004978:	4b02      	ldr	r3, [pc, #8]	; (8004984 <free+0xc>)
 800497a:	4601      	mov	r1, r0
 800497c:	6818      	ldr	r0, [r3, #0]
 800497e:	f000 b819 	b.w	80049b4 <_free_r>
 8004982:	bf00      	nop
 8004984:	20000014 	.word	0x20000014

08004988 <memcpy>:
 8004988:	440a      	add	r2, r1
 800498a:	4291      	cmp	r1, r2
 800498c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004990:	d100      	bne.n	8004994 <memcpy+0xc>
 8004992:	4770      	bx	lr
 8004994:	b510      	push	{r4, lr}
 8004996:	f811 4b01 	ldrb.w	r4, [r1], #1
 800499a:	4291      	cmp	r1, r2
 800499c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049a0:	d1f9      	bne.n	8004996 <memcpy+0xe>
 80049a2:	bd10      	pop	{r4, pc}

080049a4 <memset>:
 80049a4:	4603      	mov	r3, r0
 80049a6:	4402      	add	r2, r0
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d100      	bne.n	80049ae <memset+0xa>
 80049ac:	4770      	bx	lr
 80049ae:	f803 1b01 	strb.w	r1, [r3], #1
 80049b2:	e7f9      	b.n	80049a8 <memset+0x4>

080049b4 <_free_r>:
 80049b4:	b538      	push	{r3, r4, r5, lr}
 80049b6:	4605      	mov	r5, r0
 80049b8:	2900      	cmp	r1, #0
 80049ba:	d043      	beq.n	8004a44 <_free_r+0x90>
 80049bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049c0:	1f0c      	subs	r4, r1, #4
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	bfb8      	it	lt
 80049c6:	18e4      	addlt	r4, r4, r3
 80049c8:	f000 f8aa 	bl	8004b20 <__malloc_lock>
 80049cc:	4a1e      	ldr	r2, [pc, #120]	; (8004a48 <_free_r+0x94>)
 80049ce:	6813      	ldr	r3, [r2, #0]
 80049d0:	4610      	mov	r0, r2
 80049d2:	b933      	cbnz	r3, 80049e2 <_free_r+0x2e>
 80049d4:	6063      	str	r3, [r4, #4]
 80049d6:	6014      	str	r4, [r2, #0]
 80049d8:	4628      	mov	r0, r5
 80049da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049de:	f000 b8a5 	b.w	8004b2c <__malloc_unlock>
 80049e2:	42a3      	cmp	r3, r4
 80049e4:	d90a      	bls.n	80049fc <_free_r+0x48>
 80049e6:	6821      	ldr	r1, [r4, #0]
 80049e8:	1862      	adds	r2, r4, r1
 80049ea:	4293      	cmp	r3, r2
 80049ec:	bf01      	itttt	eq
 80049ee:	681a      	ldreq	r2, [r3, #0]
 80049f0:	685b      	ldreq	r3, [r3, #4]
 80049f2:	1852      	addeq	r2, r2, r1
 80049f4:	6022      	streq	r2, [r4, #0]
 80049f6:	6063      	str	r3, [r4, #4]
 80049f8:	6004      	str	r4, [r0, #0]
 80049fa:	e7ed      	b.n	80049d8 <_free_r+0x24>
 80049fc:	461a      	mov	r2, r3
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	b10b      	cbz	r3, 8004a06 <_free_r+0x52>
 8004a02:	42a3      	cmp	r3, r4
 8004a04:	d9fa      	bls.n	80049fc <_free_r+0x48>
 8004a06:	6811      	ldr	r1, [r2, #0]
 8004a08:	1850      	adds	r0, r2, r1
 8004a0a:	42a0      	cmp	r0, r4
 8004a0c:	d10b      	bne.n	8004a26 <_free_r+0x72>
 8004a0e:	6820      	ldr	r0, [r4, #0]
 8004a10:	4401      	add	r1, r0
 8004a12:	1850      	adds	r0, r2, r1
 8004a14:	4283      	cmp	r3, r0
 8004a16:	6011      	str	r1, [r2, #0]
 8004a18:	d1de      	bne.n	80049d8 <_free_r+0x24>
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	4401      	add	r1, r0
 8004a20:	6011      	str	r1, [r2, #0]
 8004a22:	6053      	str	r3, [r2, #4]
 8004a24:	e7d8      	b.n	80049d8 <_free_r+0x24>
 8004a26:	d902      	bls.n	8004a2e <_free_r+0x7a>
 8004a28:	230c      	movs	r3, #12
 8004a2a:	602b      	str	r3, [r5, #0]
 8004a2c:	e7d4      	b.n	80049d8 <_free_r+0x24>
 8004a2e:	6820      	ldr	r0, [r4, #0]
 8004a30:	1821      	adds	r1, r4, r0
 8004a32:	428b      	cmp	r3, r1
 8004a34:	bf01      	itttt	eq
 8004a36:	6819      	ldreq	r1, [r3, #0]
 8004a38:	685b      	ldreq	r3, [r3, #4]
 8004a3a:	1809      	addeq	r1, r1, r0
 8004a3c:	6021      	streq	r1, [r4, #0]
 8004a3e:	6063      	str	r3, [r4, #4]
 8004a40:	6054      	str	r4, [r2, #4]
 8004a42:	e7c9      	b.n	80049d8 <_free_r+0x24>
 8004a44:	bd38      	pop	{r3, r4, r5, pc}
 8004a46:	bf00      	nop
 8004a48:	200001f4 	.word	0x200001f4

08004a4c <_malloc_r>:
 8004a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a4e:	1ccd      	adds	r5, r1, #3
 8004a50:	f025 0503 	bic.w	r5, r5, #3
 8004a54:	3508      	adds	r5, #8
 8004a56:	2d0c      	cmp	r5, #12
 8004a58:	bf38      	it	cc
 8004a5a:	250c      	movcc	r5, #12
 8004a5c:	2d00      	cmp	r5, #0
 8004a5e:	4606      	mov	r6, r0
 8004a60:	db01      	blt.n	8004a66 <_malloc_r+0x1a>
 8004a62:	42a9      	cmp	r1, r5
 8004a64:	d903      	bls.n	8004a6e <_malloc_r+0x22>
 8004a66:	230c      	movs	r3, #12
 8004a68:	6033      	str	r3, [r6, #0]
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a6e:	f000 f857 	bl	8004b20 <__malloc_lock>
 8004a72:	4921      	ldr	r1, [pc, #132]	; (8004af8 <_malloc_r+0xac>)
 8004a74:	680a      	ldr	r2, [r1, #0]
 8004a76:	4614      	mov	r4, r2
 8004a78:	b99c      	cbnz	r4, 8004aa2 <_malloc_r+0x56>
 8004a7a:	4f20      	ldr	r7, [pc, #128]	; (8004afc <_malloc_r+0xb0>)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	b923      	cbnz	r3, 8004a8a <_malloc_r+0x3e>
 8004a80:	4621      	mov	r1, r4
 8004a82:	4630      	mov	r0, r6
 8004a84:	f000 f83c 	bl	8004b00 <_sbrk_r>
 8004a88:	6038      	str	r0, [r7, #0]
 8004a8a:	4629      	mov	r1, r5
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	f000 f837 	bl	8004b00 <_sbrk_r>
 8004a92:	1c43      	adds	r3, r0, #1
 8004a94:	d123      	bne.n	8004ade <_malloc_r+0x92>
 8004a96:	230c      	movs	r3, #12
 8004a98:	4630      	mov	r0, r6
 8004a9a:	6033      	str	r3, [r6, #0]
 8004a9c:	f000 f846 	bl	8004b2c <__malloc_unlock>
 8004aa0:	e7e3      	b.n	8004a6a <_malloc_r+0x1e>
 8004aa2:	6823      	ldr	r3, [r4, #0]
 8004aa4:	1b5b      	subs	r3, r3, r5
 8004aa6:	d417      	bmi.n	8004ad8 <_malloc_r+0x8c>
 8004aa8:	2b0b      	cmp	r3, #11
 8004aaa:	d903      	bls.n	8004ab4 <_malloc_r+0x68>
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	441c      	add	r4, r3
 8004ab0:	6025      	str	r5, [r4, #0]
 8004ab2:	e004      	b.n	8004abe <_malloc_r+0x72>
 8004ab4:	6863      	ldr	r3, [r4, #4]
 8004ab6:	42a2      	cmp	r2, r4
 8004ab8:	bf0c      	ite	eq
 8004aba:	600b      	streq	r3, [r1, #0]
 8004abc:	6053      	strne	r3, [r2, #4]
 8004abe:	4630      	mov	r0, r6
 8004ac0:	f000 f834 	bl	8004b2c <__malloc_unlock>
 8004ac4:	f104 000b 	add.w	r0, r4, #11
 8004ac8:	1d23      	adds	r3, r4, #4
 8004aca:	f020 0007 	bic.w	r0, r0, #7
 8004ace:	1ac2      	subs	r2, r0, r3
 8004ad0:	d0cc      	beq.n	8004a6c <_malloc_r+0x20>
 8004ad2:	1a1b      	subs	r3, r3, r0
 8004ad4:	50a3      	str	r3, [r4, r2]
 8004ad6:	e7c9      	b.n	8004a6c <_malloc_r+0x20>
 8004ad8:	4622      	mov	r2, r4
 8004ada:	6864      	ldr	r4, [r4, #4]
 8004adc:	e7cc      	b.n	8004a78 <_malloc_r+0x2c>
 8004ade:	1cc4      	adds	r4, r0, #3
 8004ae0:	f024 0403 	bic.w	r4, r4, #3
 8004ae4:	42a0      	cmp	r0, r4
 8004ae6:	d0e3      	beq.n	8004ab0 <_malloc_r+0x64>
 8004ae8:	1a21      	subs	r1, r4, r0
 8004aea:	4630      	mov	r0, r6
 8004aec:	f000 f808 	bl	8004b00 <_sbrk_r>
 8004af0:	3001      	adds	r0, #1
 8004af2:	d1dd      	bne.n	8004ab0 <_malloc_r+0x64>
 8004af4:	e7cf      	b.n	8004a96 <_malloc_r+0x4a>
 8004af6:	bf00      	nop
 8004af8:	200001f4 	.word	0x200001f4
 8004afc:	200001f8 	.word	0x200001f8

08004b00 <_sbrk_r>:
 8004b00:	b538      	push	{r3, r4, r5, lr}
 8004b02:	2300      	movs	r3, #0
 8004b04:	4d05      	ldr	r5, [pc, #20]	; (8004b1c <_sbrk_r+0x1c>)
 8004b06:	4604      	mov	r4, r0
 8004b08:	4608      	mov	r0, r1
 8004b0a:	602b      	str	r3, [r5, #0]
 8004b0c:	f7fb fda4 	bl	8000658 <_sbrk>
 8004b10:	1c43      	adds	r3, r0, #1
 8004b12:	d102      	bne.n	8004b1a <_sbrk_r+0x1a>
 8004b14:	682b      	ldr	r3, [r5, #0]
 8004b16:	b103      	cbz	r3, 8004b1a <_sbrk_r+0x1a>
 8004b18:	6023      	str	r3, [r4, #0]
 8004b1a:	bd38      	pop	{r3, r4, r5, pc}
 8004b1c:	200002bc 	.word	0x200002bc

08004b20 <__malloc_lock>:
 8004b20:	4801      	ldr	r0, [pc, #4]	; (8004b28 <__malloc_lock+0x8>)
 8004b22:	f000 b809 	b.w	8004b38 <__retarget_lock_acquire_recursive>
 8004b26:	bf00      	nop
 8004b28:	200002c4 	.word	0x200002c4

08004b2c <__malloc_unlock>:
 8004b2c:	4801      	ldr	r0, [pc, #4]	; (8004b34 <__malloc_unlock+0x8>)
 8004b2e:	f000 b804 	b.w	8004b3a <__retarget_lock_release_recursive>
 8004b32:	bf00      	nop
 8004b34:	200002c4 	.word	0x200002c4

08004b38 <__retarget_lock_acquire_recursive>:
 8004b38:	4770      	bx	lr

08004b3a <__retarget_lock_release_recursive>:
 8004b3a:	4770      	bx	lr

08004b3c <_init>:
 8004b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3e:	bf00      	nop
 8004b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b42:	bc08      	pop	{r3}
 8004b44:	469e      	mov	lr, r3
 8004b46:	4770      	bx	lr

08004b48 <_fini>:
 8004b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b4a:	bf00      	nop
 8004b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b4e:	bc08      	pop	{r3}
 8004b50:	469e      	mov	lr, r3
 8004b52:	4770      	bx	lr
