Analysis & Synthesis report for TOP
Sun Jan 25 18:07:07 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|dpll_state
  9. State Machine - |FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP
 15. Port Connectivity Checks: "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:rx_fifo"
 16. Port Connectivity Checks: "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:tx_fifo"
 17. Port Connectivity Checks: "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 25 18:07:07 2026           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; TOP                                             ;
; Top-level Entity Name              ; FPGA                                            ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 1,695                                           ;
;     Total combinational functions  ; 1,360                                           ;
;     Dedicated logic registers      ; 716                                             ;
; Total registers                    ; 716                                             ;
; Total pins                         ; 11                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; FPGA               ; TOP                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+-------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+-------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; ../RTL/TOP/fpga.sv                              ; yes             ; User SystemVerilog HDL File  ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv                              ;         ;
; ../RTL/TOP/top.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv                               ;         ;
; ../RTL/CPU/cpu.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv                               ;         ;
; ../RTL/CACHE/cache.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv                           ;         ;
; ../RTL/QSPI_SRAM/qspi_sram.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv                   ;         ;
; ../RTL/UART/uart.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv                             ;         ;
; ../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v   ; yes             ; User Verilog HDL File        ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v   ;         ;
; ../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v ; yes             ; User Verilog HDL File        ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v ;         ;
; ../RTL/UART/sasc/trunk/rtl/verilog/sasc_brg.v   ; yes             ; User Verilog HDL File        ; C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_brg.v   ;         ;
+-------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,695     ;
;                                             ;           ;
; Total combinational functions               ; 1360      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 892       ;
;     -- 3 input functions                    ; 274       ;
;     -- <=2 input functions                  ; 194       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1237      ;
;     -- arithmetic mode                      ; 123       ;
;                                             ;           ;
; Total registers                             ; 716       ;
;     -- Dedicated logic registers            ; 716       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 717       ;
; Total fan-out                               ; 7655      ;
; Average fan-out                             ; 3.64      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                ; Entity Name ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------+-------------+--------------+
; |FPGA                            ; 1360 (0)            ; 716 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 11   ; 0            ; 0          ; |FPGA                                                              ; FPGA        ; work         ;
;    |TOP:U_TOP|                   ; 1360 (6)            ; 716 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP                                                    ; TOP         ; work         ;
;       |CACHE:U_CACHE|            ; 539 (539)           ; 400 (400)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP|CACHE:U_CACHE                                      ; CACHE       ; work         ;
;       |CPU:U_CPU|                ; 505 (505)           ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP|CPU:U_CPU                                          ; CPU         ; work         ;
;       |QSPI_SRAM:U_RAM|          ; 156 (156)           ; 61 (61)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM                                    ; QSPI_SRAM   ; work         ;
;       |UART:U_UART|              ; 154 (30)            ; 177 (28)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP|UART:U_UART                                        ; UART        ; work         ;
;          |sasc_brg:BRG|          ; 31 (31)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_brg:BRG                           ; sasc_brg    ; work         ;
;          |sasc_top:U_SASC_TOP|   ; 93 (40)             ; 124 (50)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP                    ; sasc_top    ; work         ;
;             |sasc_fifo4:rx_fifo| ; 25 (25)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:rx_fifo ; sasc_fifo4  ; work         ;
;             |sasc_fifo4:tx_fifo| ; 28 (28)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:tx_fifo ; sasc_fifo4  ; work         ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|dpll_state    ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; dpll_state.11 ; dpll_state.10 ; dpll_state.00 ; dpll_state.01 ;
+---------------+---------------+---------------+---------------+---------------+
; dpll_state.01 ; 0             ; 0             ; 0             ; 0             ;
; dpll_state.00 ; 0             ; 0             ; 1             ; 1             ;
; dpll_state.10 ; 0             ; 1             ; 0             ; 1             ;
; dpll_state.11 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM|state                 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.101 ; state.100 ; state.011 ; state.010 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.010 ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.011 ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.100 ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.101 ; 1         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; TOP:U_TOP|CACHE:U_CACHE|if_mis_req_addr_pend[15]       ; Stuck at GND due to stuck port data_in ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|hold_reg[9]  ; Stuck at VCC due to stuck port data_in ;
; TOP:U_TOP|CPU:U_CPU|state[3]                           ; Stuck at GND due to stuck port data_in ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|dpll_state~8 ; Lost fanout                            ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|dpll_state~9 ; Lost fanout                            ;
; TOP:U_TOP|QSPI_SRAM:U_RAM|state~9                      ; Lost fanout                            ;
; TOP:U_TOP|QSPI_SRAM:U_RAM|state~10                     ; Lost fanout                            ;
; TOP:U_TOP|QSPI_SRAM:U_RAM|state~11                     ; Lost fanout                            ;
; Total Number of Removed Registers = 8                  ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 716   ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 80    ;
; Number of registers using Asynchronous Clear ; 612   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 617   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|txd_o         ; 1       ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|tx_bit_cnt[3] ; 2       ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|tx_bit_cnt[0] ; 5       ;
; TOP:U_TOP|QSPI_SRAM:U_RAM|QSPI_CS_N                     ; 2       ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|txf_empty_r   ; 1       ;
; TOP:U_TOP|CPU:U_CPU|if_code_keep[1]                     ; 1       ;
; TOP:U_TOP|CPU:U_CPU|if_code_keep[2]                     ; 1       ;
; TOP:U_TOP|CPU:U_CPU|if_code_keep[3]                     ; 1       ;
; TOP:U_TOP|CPU:U_CPU|if_code_keep[0]                     ; 1       ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|rx_bit_cnt[1] ; 5       ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|rx_bit_cnt[3] ; 3       ;
; TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|rxd_r1        ; 1       ;
; Total number of inverted registers = 12                 ;         ;
+---------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|UART:U_UART|din[0]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|bus_pend_rdata[1]               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|bus_repl_addr[10]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|if_mis_dphase_addr[0]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|if_hit_dphase_addr[3]           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|dm_hit_dphase_addr[2]           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|dm_mis_dphase_wdata[6]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|CPU:U_CPU|seq[3]                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|if_mis_req_addr_pend[6]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|bus_pend_rdata[12]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|bus_pend_rdata[21]              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CPU:U_CPU|ptr[1]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CPU:U_CPU|indent[1]                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM|addr[12]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|tx_bit_cnt[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|hold_reg[4]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|rx_bit_cnt[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM|QSPI_SIO_E[1]                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM|seq[1]                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|bus_count[2]                    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CPU:U_CPU|pc[3]                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|dc_d0[29]                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|dc_d1[5]                        ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|bus_pend_wdata[20]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM|qspi_txd[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|tx_bit_cnt[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|rx_bit_cnt[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA|TOP:U_TOP|CPU:U_CPU|aluinx[7]                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|bus_req_addr[11]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM|Selector19                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |FPGA|TOP:U_TOP|CPU:U_CPU|ir_data[5]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA|TOP:U_TOP|CPU:U_CPU|Mux0                                ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; No         ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|BUS_ADDR[6]                     ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |FPGA|TOP:U_TOP|CPU:U_CPU|dr_data[6]                          ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |FPGA|TOP:U_TOP|CACHE:U_CACHE|BUS_WDATA[2]                    ;
; 43:1               ; 4 bits    ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |FPGA|TOP:U_TOP|CPU:U_CPU|if_code[0]                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; START_BIT      ; 0     ; Unsigned Binary                                               ;
; STOP_BIT       ; 1     ; Unsigned Binary                                               ;
; IDLE_BIT       ; 1     ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:rx_fifo" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:tx_fifo" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP"                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; cts_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; rts_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 716                         ;
;     CLR               ; 60                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 81                          ;
;     ENA CLR           ; 425                         ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA CLR SLD       ; 80                          ;
;     plain             ; 23                          ;
; cycloneiii_io_obuf    ; 6                           ;
; cycloneiii_lcell_comb ; 1361                        ;
;     arith             ; 123                         ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 34                          ;
;     normal            ; 1238                        ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 240                         ;
;         4 data inputs ; 892                         ;
;                       ;                             ;
; Max LUT depth         ; 25.00                       ;
; Average LUT depth     ; 13.39                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Jan 25 18:06:36 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c TOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/fpga.sv
    Info (12023): Found entity 1: FPGA File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/top.sv
    Info (12023): Found entity 1: TOP File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cpu/cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cache/cache.sv
    Info (12023): Found entity 1: CACHE File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv Line: 23
Warning (10274): Verilog HDL macro warning at qspi_sram.sv(18): overriding existing definition for macro "STATE_INIT", which was defined in "../RTL/CPU/cpu.sv", line 17 File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/qspi_sram/qspi_sram.sv
    Info (12023): Found entity 1: QSPI_SRAM File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/uart.sv
    Info (12023): Found entity 1: UART File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_top.v
    Info (12023): Found entity 1: sasc_top File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
    Info (12023): Found entity 1: sasc_fifo4 File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_brg.v
    Info (12023): Found entity 1: sasc_brg File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_brg.v Line: 84
Info (12127): Elaborating entity "FPGA" for the top level hierarchy
Info (12128): Elaborating entity "TOP" for hierarchy "TOP:U_TOP" File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv Line: 76
Info (12128): Elaborating entity "CPU" for hierarchy "TOP:U_TOP|CPU:U_CPU" File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv Line: 98
Info (12128): Elaborating entity "CACHE" for hierarchy "TOP:U_TOP|CACHE:U_CACHE" File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv Line: 133
Warning (10036): Verilog HDL or VHDL warning at cache.sv(520): object "bus_req_data" assigned a value but never read File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv Line: 520
Warning (10036): Verilog HDL or VHDL warning at cache.sv(552): object "bus_repl" assigned a value but never read File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv Line: 552
Info (12128): Elaborating entity "QSPI_SRAM" for hierarchy "TOP:U_TOP|QSPI_SRAM:U_RAM" File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv Line: 155
Warning (10036): Verilog HDL or VHDL warning at qspi_sram.sv(60): object "addr_ovf" assigned a value but never read File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv Line: 60
Info (12128): Elaborating entity "UART" for hierarchy "TOP:U_TOP|UART:U_UART" File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv Line: 174
Warning (10036): Verilog HDL or VHDL warning at uart.sv(51): object "_unused" assigned a value but never read File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv Line: 51
Info (12128): Elaborating entity "sasc_top" for hierarchy "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP" File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv Line: 126
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(135): object "_unused" assigned a value but never read File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v Line: 135
Info (12128): Elaborating entity "sasc_fifo4" for hierarchy "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:tx_fifo" File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at sasc_fifo4.v(85): object "_unused" assigned a value but never read File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 85
Info (12128): Elaborating entity "sasc_brg" for hierarchy "TOP:U_TOP|UART:U_UART|sasc_brg:BRG" File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv Line: 136
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:rx_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
    Info (276004): RAM logic "TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:tx_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
Info (13000): Registers with preset signals will power-up high File: C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v Line: 88
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/output_files/TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1762 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 1751 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 13313 megabytes
    Info: Processing ended: Sun Jan 25 18:07:07 2026
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/output_files/TOP.map.smsg.


