
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# set your TOPLEVEL here
set TOPLEVEL "top"
top
# change your timing constraint here
set TEST_CYCLE 2.5
2.5
source -echo -verbose 0_readfile.tcl 
set TOP_DIR $TOPLEVEL
top
set RPT_DIR report
report
set NET_DIR netlist
netlist
sh rm -rf ./$TOP_DIR
sh rm -rf ./$RPT_DIR
sh rm -rf ./$NET_DIR
sh mkdir ./$TOP_DIR
sh mkdir ./$RPT_DIR
sh mkdir ./$NET_DIR
# define a lib path here
define_design_lib $TOPLEVEL -path ./$TOPLEVEL
1
# Read Design File (add your files here)
set HDL_DIR "../RTL/hdl"
../RTL/hdl
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/$TOPLEVEL.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/top.v
Presto compilation completed successfully.
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/control_en.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/control_en.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/dct1D.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/dct1D.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/rgb2yuv.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/rgb2yuv.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/reg8x8.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/reg8x8.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/quan_DCT2D.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/quan_DCT2D.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/encoder.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/encoder.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/decoder.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/decoder.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/idct1D.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/idct1D.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/dequan.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/dequan.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/control_de.v"
Running PRESTO HDLC
Compiling source file ../RTL/hdl/control_de.v
Presto compilation completed successfully.
1
# elaborate your design
elaborate $TOPLEVEL -architecture verilog -library $TOPLEVEL
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 533 in file
	'../RTL/hdl/top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           552            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine top line 50 in file
		'../RTL/hdl/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    waddr_23b_reg    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    wdata_23b_reg    | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|  bit_valid_out_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|     wsb_23b_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|    cnt_addr_reg     | Flip-flop |  20   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 225 in file
		'../RTL/hdl/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      in_R_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      in_G_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      in_B_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     in_code_reg     | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|      in_en_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     in_mode_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     in_enco_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      in_w_reg       | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|      in_h_reg       | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 241 in file
		'../RTL/hdl/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     finish_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 594 in file
		'../RTL/hdl/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  idct_1D0_in0_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  idct_1D0_in1_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  idct_1D0_in2_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  idct_1D0_in3_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  idct_1D0_in4_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  idct_1D0_in5_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  idct_1D0_in6_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  idct_1D0_in7_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    wdata_8b_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   wdata_8b_nx_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (top)
Elaborated 1 design.
Current design is now 'top'.
Information: Building the design 'control_en' instantiated from design 'top' with
	the parameters "N=2500000,IMG_SIZE=11,SRAM_ADDR_R=22". (HDL-193)
Warning:  ../RTL/hdl/control_en.v:414: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:418: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:421: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:471: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:472: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:473: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:474: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:485: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_en.v:492: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 120 in file
	'../RTL/hdl/control_en.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |    auto/user     |
===============================================

Inferred memory devices in process
	in routine control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22 line 88 in file
		'../RTL/hdl/control_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    nblk_last_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    pre_clear_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    state2_en_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   yuv_state1_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|   yuv_state2_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|     CST_en_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     DCT1_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     DCT2_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     ENCO_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    ENCO_en0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    next_blk_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22 line 258 in file
		'../RTL/hdl/control_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    DCT2_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|    ENCO_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|    ENCO_zcnt_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    blk_rcnt_reg     | Flip-flop |  11   |  Y  | N  | N  | N  | Y  | N  | N  |
|    blk_ccnt_reg     | Flip-flop |  11   |  Y  | N  | N  | N  | Y  | N  | N  |
|     CST_cnt_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|    DCT1_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22 line 363 in file
		'../RTL/hdl/control_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pad_enl_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    pad_enll_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_raddr_reg    | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|     r_addr_reg      | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|     c_addr_reg      | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|     pad_en_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22 line 439 in file
		'../RTL/hdl/control_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg0_wen_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|    reg1_wen_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      clear_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      dc_en_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22 line 455 in file
		'../RTL/hdl/control_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   en_in_addr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_r_c_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reg0_wmode_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reg0_raddr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   reg0_waddr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_r_c_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reg1_wmode_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reg1_raddr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   reg1_waddr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22)
Information: Building the design 'control_de' instantiated from design 'top' with
	the parameters "SRAM_ADDR_W=22,IMG_SIZE=11". (HDL-193)
Warning:  ../RTL/hdl/control_de.v:360: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_de.v:362: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_de.v:379: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_de.v:390: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_de.v:415: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_de.v:417: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_de.v:418: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_de.v:421: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/control_de.v:422: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 131 in file
	'../RTL/hdl/control_de.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 151 in file
	'../RTL/hdl/control_de.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           158            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 324 in file
	'../RTL/hdl/control_de.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           335            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 406 in file
	'../RTL/hdl/control_de.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           413            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine control_de_SRAM_ADDR_W22_IMG_SIZE11 line 62 in file
		'../RTL/hdl/control_de.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_de_SRAM_ADDR_W22_IMG_SIZE11 line 67 in file
		'../RTL/hdl/control_de.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   img_width_2_reg   | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  img_height_2_reg   | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      clear_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       cnt_reg       | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|      wsb_Y_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      wsb_U_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      wsb_V_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|     nnwsb_Y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|     nnwsb_U_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|     nnwsb_V_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|    nnnwsb_Y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|    nnnwsb_U_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|    nnnwsb_V_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|     finish_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    decode_en_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      mode_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      mode_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  cnt_block_row_reg  | Flip-flop |  11   |  Y  | N  | N  | N  | Y  | N  | N  |
|  cnt_block_col_reg  | Flip-flop |  11   |  Y  | N  | N  | N  | Y  | N  | N  |
|      cnt_d_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|   mode_out_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      waddr_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|    nnnwaddr1_reg    | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|    nnwaddr1_reg     | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|    nnnwaddr2_reg    | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|    nnwaddr2_reg     | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|   img_width_1_reg   | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_de_SRAM_ADDR_W22_IMG_SIZE11 line 117 in file
		'../RTL/hdl/control_de.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_waddr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     reg_wen_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|     reg_r_c_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    reg_wmode_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    reg_raddr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (control_de_SRAM_ADDR_W22_IMG_SIZE11)
Information: Building the design 'reg8x8' instantiated from design 'top' with
	the parameters "IN_WIDTH=8". (HDL-193)
Warning:  ../RTL/hdl/reg8x8.v:103: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/hdl/reg8x8.v:110: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/hdl/reg8x8.v:119: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/hdl/reg8x8.v:123: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/hdl/reg8x8.v:126: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine reg8x8_IN_WIDTH8 line 51 in file
		'../RTL/hdl/reg8x8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out7_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    register_reg     | Flip-flop |  768  |  Y  | N  | N  | N  | N  | N  | N  |
|   en_in_addr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      out0_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      out1_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      out2_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      out4_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      out5_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      out6_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reg8x8_IN_WIDTH8 line 90 in file
		'../RTL/hdl/reg8x8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================
|   block name/line    | Inputs | Outputs | # sel inputs |
==========================================================
| reg8x8_IN_WIDTH8/149 |   8    |   96    |      3       |
| reg8x8_IN_WIDTH8/149 |   8    |   12    |      3       |
| reg8x8_IN_WIDTH8/151 |   8    |   96    |      3       |
| reg8x8_IN_WIDTH8/151 |   8    |   12    |      3       |
| reg8x8_IN_WIDTH8/173 |   8    |   96    |      3       |
==========================================================
Presto compilation completed successfully. (reg8x8_IN_WIDTH8)
Information: Building the design 'rgb2yuv' instantiated from design 'top' with
	the parameters "ACT_PER_ADDR=1,IN_WIDTH=8". (HDL-193)
Warning:  ../RTL/hdl/rgb2yuv.v:36: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/rgb2yuv.v:37: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/rgb2yuv.v:43: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/rgb2yuv.v:44: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/rgb2yuv.v:65: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/rgb2yuv.v:66: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/rgb2yuv.v:67: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/rgb2yuv.v:78: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 27 in file
	'../RTL/hdl/rgb2yuv.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/user     |
===============================================

Inferred memory devices in process
	in routine rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8 line 60 in file
		'../RTL/hdl/rgb2yuv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_tmp11_reg    | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_tmp22_reg    | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_addd_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | Y  | N  |
|    out_addd_reg     | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_addd_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      in_R_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|      in_G_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       f_b_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|       f_b_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | Y  | N  |
|       f_b_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|       f_g_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | Y  | N  |
|       f_g_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | Y  | N  |
|       f_g_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | Y  | N  |
|       f_g_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      in_B_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       f_r_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | Y  | N  |
|       f_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|       f_r_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|       f_r_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_adddd_reg    | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_tmp00_reg    | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8 line 75 in file
		'../RTL/hdl/rgb2yuv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_tmp0_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_tmp1_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8)
Information: Building the design 'dct1D' instantiated from design 'top' with
	the parameters "IN_WIDTH=10,COEF_WIDTH=9,COEF_FP=8". (HDL-193)
Warning:  ../RTL/hdl/dct1D.v:95: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/dct1D.v:96: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/dct1D.v:97: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/dct1D.v:98: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/dct1D.v:99: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/dct1D.v:100: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/dct1D.v:101: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/dct1D.v:102: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8 line 94 in file
		'../RTL/hdl/dct1D.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg1_out3_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out2_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out1_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out0_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y0_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y2_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y3_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y4_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y5_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y6_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y7_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out0_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out1_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out2_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out3_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out4_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out5_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out6_reg    | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out7_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out4_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out5_reg    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out6_reg    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out7_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out0_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out1_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out2_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out3_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out4_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out5_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out6_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out7_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8)
Information: Building the design 'idct1D' instantiated from design 'top' with
	the parameters "IN_WIDTH=12,COEF_WIDTH=9,COEF_FP=8". (HDL-193)
Warning:  ../RTL/hdl/idct1D.v:109: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/idct1D.v:110: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/idct1D.v:111: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/idct1D.v:112: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/idct1D.v:113: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/idct1D.v:114: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/idct1D.v:115: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/idct1D.v:116: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8 line 108 in file
		'../RTL/hdl/idct1D.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg1_out7_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out4_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out3_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out2_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out1_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out0_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|       y0_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y2_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y3_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y4_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y5_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y6_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       y7_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out0_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out1_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out2_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out3_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out4_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out5_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out6_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out7_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out8_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg0_out9_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   reg0_out10_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   reg0_out11_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   reg0_out12_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   reg0_out13_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   reg0_out14_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out5_reg    | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg1_out6_reg    | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out0_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out1_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out2_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out3_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out4_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out5_reg    | Flip-flop |  29   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out6_reg    | Flip-flop |  29   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out7_reg    | Flip-flop |  29   |  Y  | N  | N  | N  | N  | N  | N  |
|    reg2_out8_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8)
Information: Building the design 'quan_DCT2D' instantiated from design 'top' with
	the parameters "IN_WIDTH=12". (HDL-193)
Warning:  ../RTL/hdl/quan_DCT2D.v:34: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/quan_DCT2D.v:83: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 81 in file
	'../RTL/hdl/quan_DCT2D.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/user     |
===============================================

Inferred memory devices in process
	in routine quan_DCT2D_IN_WIDTH12 line 40 in file
		'../RTL/hdl/quan_DCT2D.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|        QT66_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        QT66_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|        QT66_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        QT66_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|        QT77_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        QT77_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|        QT77_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        QT77_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|   reg_waddr_last_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| reg_waddr_lastlast_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     reg_waddr_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        Q00_reg         | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|        Q11_reg         | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|        Q22_reg         | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|        Q33_reg         | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|        Q44_reg         | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|        Q55_reg         | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|        Q66_reg         | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|        Q77_reg         | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|         Q0_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|         Q1_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|         Q2_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|         Q3_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|         Q4_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|         Q5_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|         Q6_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|         Q7_reg         | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|         i0_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         i1_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         i2_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         i3_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         i4_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         i5_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         i6_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         i7_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|        QT00_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        QT00_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|        QT00_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|        QT00_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | Y  | N  |
|        QT11_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        QT11_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|        QT11_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        QT11_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|        QT22_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        QT22_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | Y  | N  |
|        QT22_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|        QT22_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|        QT33_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        QT33_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | Y  | N  |
|        QT33_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|        QT33_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        QT44_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|        QT44_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | Y  | N  |
|        QT44_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        QT44_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|        QT55_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        QT55_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|        QT55_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|        QT55_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
==================================================================================
Presto compilation completed successfully. (quan_DCT2D_IN_WIDTH12)
Information: Building the design 'dequan' instantiated from design 'top' with
	the parameters "IN_WIDTH=12". (HDL-193)
Warning:  ../RTL/hdl/dequan.v:32: signed to unsigned part selection occurs. (VER-318)
Warning:  ../RTL/hdl/dequan.v:70: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 68 in file
	'../RTL/hdl/dequan.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            70            |    auto/user     |
===============================================

Inferred memory devices in process
	in routine dequan_IN_WIDTH12 line 36 in file
		'../RTL/hdl/dequan.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       Q00_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       Q11_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       Q22_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       Q33_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       Q44_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       Q55_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       Q66_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       Q77_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       i0_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       i1_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       i2_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       i3_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       i4_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       i5_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       i6_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       i7_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      QT00_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      QT00_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|      QT00_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | Y  | N  |
|      QT00_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      QT11_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      QT11_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|      QT11_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      QT11_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | Y  | N  |
|      QT11_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      QT22_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      QT22_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|      QT22_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | Y  | N  |
|      QT22_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      QT33_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      QT33_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|      QT33_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      QT33_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      QT44_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      QT44_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|      QT44_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | Y  | N  |
|      QT44_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | Y  | N  |
|      QT44_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      QT55_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      QT55_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|      QT55_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | Y  | N  |
|      QT55_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      QT66_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      QT66_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|      QT66_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | Y  | N  |
|      QT66_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      QT77_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      QT77_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | Y  | N  |
|      QT77_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | Y  | N  |
|      QT77_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dequan_IN_WIDTH12)
Information: Building the design 'encoder' instantiated from design 'top' with
	the parameters "IN_WIDTH=8". (HDL-193)
Warning:  ../RTL/hdl/encoder.v:161: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:165: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:169: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:173: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:177: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:181: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:185: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:189: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:197: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:213: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:217: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:221: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:225: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:229: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:233: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:237: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/encoder.v:245: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 152 in file
	'../RTL/hdl/encoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           263            |    auto/user     |
|           307            |    auto/user     |
|           309            |    auto/auto     |
|           349            |    auto/auto     |
|           385            |    auto/auto     |
|           421            |    auto/auto     |
|           457            |    auto/auto     |
|           493            |    auto/auto     |
|           529            |    auto/auto     |
|           565            |    auto/auto     |
|           601            |    auto/auto     |
|           637            |    auto/auto     |
|           673            |    auto/auto     |
|           709            |    auto/auto     |
|           745            |    auto/auto     |
|           781            |    auto/auto     |
|           817            |    auto/auto     |
|           853            |    auto/auto     |
|           905            |    auto/user     |
|           949            |    auto/user     |
|           951            |    auto/auto     |
|           991            |    auto/auto     |
|           1027           |    auto/auto     |
|           1063           |    auto/auto     |
|           1099           |    auto/auto     |
|           1135           |    auto/auto     |
|           1171           |    auto/auto     |
|           1207           |    auto/auto     |
|           1243           |    auto/auto     |
|           1279           |    auto/auto     |
|           1315           |    auto/auto     |
|           1351           |    auto/auto     |
|           1387           |    auto/auto     |
|           1423           |    auto/auto     |
|           1459           |    auto/auto     |
|           1495           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine encoder_IN_WIDTH8 line 35 in file
		'../RTL/hdl/encoder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dc_en_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     ac_en_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     len2_d_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     code2_d_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|     code1_d_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    code2_d2_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|     len1_d_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     len2_d2_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    ac_en_d2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    dc_en_d2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
|  ac_cnt_sel_d_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine encoder_IN_WIDTH8 line 50 in file
		'../RTL/hdl/encoder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ac_cnt_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|    bit_valid_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|    ac_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     pre_dc_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (encoder_IN_WIDTH8)
Information: Building the design 'decoder' instantiated from design 'top' with
	the parameters "SRAM_ADDR_R=20,REG_WIDTH=12". (HDL-193)
Warning:  ../RTL/hdl/decoder.v:172: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:183: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:191: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:223: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:226: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:271: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:303: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:315: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:347: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:357: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:391: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:395: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:399: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:403: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:407: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:420: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:433: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:446: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:462: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:466: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:480: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:494: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:498: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:512: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:516: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:520: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:534: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:548: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:552: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:556: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:570: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:574: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:578: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:592: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:596: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:600: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:614: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:618: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:622: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:636: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:640: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:644: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:658: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:662: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:666: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:680: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:694: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:698: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:702: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:706: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:710: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:714: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:718: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:736: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:740: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:753: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:766: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:779: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:792: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:805: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:818: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:834: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:848: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:862: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:866: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:880: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:884: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:888: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:902: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:906: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:910: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:924: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:928: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:942: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:946: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:950: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:964: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:968: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:972: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:986: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:990: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1004: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1008: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1012: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1026: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1030: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1044: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1058: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1062: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1076: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1080: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1084: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1088: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1092: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:1096: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/hdl/decoder.v:78: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 77 in file
	'../RTL/hdl/decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 168 in file
	'../RTL/hdl/decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           169            |    auto/auto     |
|           196            |    auto/auto     |
|           245            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 378 in file
	'../RTL/hdl/decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           389            |    auto/auto     |
|           418            |    auto/auto     |
|           431            |    auto/auto     |
|           444            |    auto/auto     |
|           460            |    auto/auto     |
|           478            |    auto/auto     |
|           492            |    auto/auto     |
|           510            |    auto/auto     |
|           532            |    auto/auto     |
|           546            |    auto/auto     |
|           568            |    auto/auto     |
|           590            |    auto/auto     |
|           612            |    auto/auto     |
|           634            |    auto/auto     |
|           656            |    auto/auto     |
|           678            |    auto/auto     |
|           692            |    auto/auto     |
|           734            |    auto/auto     |
|           751            |    auto/auto     |
|           764            |    auto/auto     |
|           777            |    auto/auto     |
|           790            |    auto/auto     |
|           803            |    auto/auto     |
|           816            |    auto/auto     |
|           832            |    auto/auto     |
|           846            |    auto/auto     |
|           860            |    auto/auto     |
|           878            |    auto/auto     |
|           900            |    auto/auto     |
|           922            |    auto/auto     |
|           940            |    auto/auto     |
|           962            |    auto/auto     |
|           984            |    auto/auto     |
|           1002           |    auto/auto     |
|           1024           |    auto/auto     |
|           1042           |    auto/auto     |
|           1056           |    auto/auto     |
|           1074           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1109 in file
	'../RTL/hdl/decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1115           |    auto/auto     |
|           1123           |    auto/auto     |
|           1143           |    auto/auto     |
|           1151           |    auto/auto     |
|           1159           |    auto/auto     |
|           1170           |    auto/auto     |
|           1184           |    auto/auto     |
|           1194           |    auto/auto     |
|           1212           |    auto/auto     |
|           1230           |    auto/auto     |
|           1244           |    auto/auto     |
|           1266           |    auto/auto     |
|           1284           |    auto/auto     |
|           1310           |    auto/auto     |
|           1332           |    auto/auto     |
|           1354           |    auto/auto     |
|           1376           |    auto/auto     |
|           1386           |    auto/auto     |
|           1711           |    auto/auto     |
|           1725           |    auto/auto     |
|           1733           |    auto/auto     |
|           1741           |    auto/auto     |
|           1749           |    auto/auto     |
|           1757           |    auto/auto     |
|           1765           |    auto/auto     |
|           1775           |    auto/auto     |
|           1789           |    auto/auto     |
|           1799           |    auto/auto     |
|           1813           |    auto/auto     |
|           1835           |    auto/auto     |
|           1857           |    auto/auto     |
|           1875           |    auto/auto     |
|           1897           |    auto/auto     |
|           1927           |    auto/auto     |
|           1949           |    auto/auto     |
|           1971           |    auto/auto     |
|           1989           |    auto/auto     |
|           1999           |    auto/auto     |
|           2013           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine decoder_SRAM_ADDR_R20_REG_WIDTH12 line 47 in file
		'../RTL/hdl/decoder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     base_d_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|     size_d_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     pre_dc_reg      | Flip-flop |   9   |  Y  | N  | N  | N  | Y  | N  | N  |
|      zcnt1_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|      zcnt2_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|     reg_wen_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      cnt_0_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|   sram_raddr_reg    | Flip-flop |  20   |  Y  | N  | N  | N  | Y  | N  | N  |
|       cnt_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|       out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|     finish_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   zero_len_d_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    offset_d_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (decoder_SRAM_ADDR_R20_REG_WIDTH12)
1
# Solve Multiple Instance
set uniquify_naming_style "%s_mydesign_%d"
%s_mydesign_%d
uniquify
Information: Uniquified 2 instances of design 'reg8x8_IN_WIDTH8'. (OPT-1056)
1
# link the design
current_design $TOPLEVEL
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /home/u107/u107061234/ICLAB/FINAL_ver2/SYN/top.db, etc
  saed32hvt_ss0p95v125c (library) /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb

1
1
source -echo -verbose 1_setting.tcl 
# Setting Design and I/O Environment
set_operating_conditions -library saed32hvt_ss0p95v125c ss0p95v125c
Using operating conditions 'ss0p95v125c' found in library 'saed32hvt_ss0p95v125c'.
1
# Setting wireload model
set auto_wire_load_selection area_reselect
area_reselect
set_wire_load_mode enclosed
1
set_wire_load_selection_group predcaps
1
# Setting Timing Constraints
###  ceate your clock here
create_clock -name clk -period $TEST_CYCLE [get_ports clk]
1
###  set clock constrain
set_ideal_network [get_ports clk]
1
set_dont_touch_network [all_clocks]
1
# I/O delay should depend on the real enironment. Here only shows an example of setting
set_input_delay 1 -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay [expr $TEST_CYCLE*0.5] -clock clk [all_outputs]
1
#set_fix_hold [get_clocks clk]
# Setting DRC Constraint
# Defensive setting: smallest fanout_load 0.041 and WLM max fanout # 20 => 0.041*20 = 0.82
# max_transition and max_capacitance are given in the cell library
set_max_fanout 0.82 $TOPLEVEL
1
# Area Constraint
set_max_area 0
1
set hdlin_ff_always_sync_set_reset true
true
true
source -echo -verbose 2_compile.tcl 
# this cell's verilog will cause ncverilog to hang 
set_dont_use [format "%s%s" saed32hvt_ss0p95v125c {/SDFFNASRX1*}]
1
# before synthesis settings
set case_analysis_with_logic_constants true
true
set_fix_multiple_port_nets -feedthroughs -outputs -constants -buffer_constants
1
####check design####
check_design > ./$RPT_DIR/check_design.log
check_timing > ./$RPT_DIR/check_timing.log
set_clock_gating_style -max_fanout 10

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 10
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
# Synthesis all design (using : compile_ultra)
# you can add "-gate_clock" to do gated-clock
# you can add "-incremental" for higher performance
compile_ultra -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db"
Analyzing: "/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.4 |     *     |
============================================================================


Information: There are 603 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

  Loading target library 'saed32io_wb_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32io_wb_ss0p95v125c_2p25v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reg8x8_IN_WIDTH8_mydesign_0'
Information: Added key list 'DesignWare' to design 'reg8x8_IN_WIDTH8_mydesign_0'. (DDB-72)
 Implement Synthetic for 'reg8x8_IN_WIDTH8_mydesign_0'.
  Processing 'reg8x8_IN_WIDTH8_mydesign_1'
Information: Added key list 'DesignWare' to design 'reg8x8_IN_WIDTH8_mydesign_1'. (DDB-72)
 Implement Synthetic for 'reg8x8_IN_WIDTH8_mydesign_1'.
  Processing 'decoder_SRAM_ADDR_R20_REG_WIDTH12'
Information: Added key list 'DesignWare' to design 'decoder_SRAM_ADDR_R20_REG_WIDTH12'. (DDB-72)
Information: The register 'offset_d_reg[8]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'decoder_SRAM_ADDR_R20_REG_WIDTH12'.
  Processing 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8'
Information: The register 'reg0_out14_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg0_out11_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg0_out10_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg0_out7_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg0_out6_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg0_out3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8', the register 'reg0_out14_reg[19]' is removed because it is merged to 'reg0_out14_reg[18]'. (OPT-1215)
Information: In design 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8', the register 'reg0_out14_reg[20]' is removed because it is merged to 'reg0_out14_reg[18]'. (OPT-1215)
Information: In design 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8', the register 'reg0_out7_reg[19]' is removed because it is merged to 'reg0_out7_reg[18]'. (OPT-1215)
Information: In design 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8', the register 'reg0_out7_reg[20]' is removed because it is merged to 'reg0_out7_reg[18]'. (OPT-1215)
Information: In design 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8', the register 'reg0_out6_reg[20]' is removed because it is merged to 'reg0_out6_reg[19]'. (OPT-1215)
Information: In design 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8', the register 'reg0_out3_reg[20]' is removed because it is merged to 'reg0_out3_reg[19]'. (OPT-1215)
 Implement Synthetic for 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8'.
  Processing 'encoder_IN_WIDTH8'
Information: Added key list 'DesignWare' to design 'encoder_IN_WIDTH8'. (DDB-72)
 Implement Synthetic for 'encoder_IN_WIDTH8'.
  Processing 'dequan_IN_WIDTH12'
Information: The register 'QT77_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT77_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT77_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT66_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT66_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT55_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT44_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT33_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT33_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT22_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT22_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT11_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT11_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT00_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT00_reg[8]' is a constant and will be removed. (OPT-1206)
Information: In design 'dequan_IN_WIDTH12', the register 'QT66_reg[5]' is removed because it is merged to 'QT66_reg[1]'. (OPT-1215)
Information: In design 'dequan_IN_WIDTH12', the register 'QT55_reg[1]' is removed because it is merged to 'QT66_reg[1]'. (OPT-1215)
Information: In design 'dequan_IN_WIDTH12', the register 'QT55_reg[3]' is removed because it is merged to 'QT66_reg[1]'. (OPT-1215)
Information: In design 'dequan_IN_WIDTH12', the register 'QT55_reg[5]' is removed because it is merged to 'QT66_reg[1]'. (OPT-1215)
 Implement Synthetic for 'dequan_IN_WIDTH12'.
  Processing 'control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22'
Information: Added key list 'DesignWare' to design 'control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22'. (DDB-72)
Information: The register 'reg1_r_c_reg' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22'.
Information: The register 'blk_ccnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'blk_ccnt_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'blk_ccnt_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'quan_DCT2D_IN_WIDTH12'
Information: The register 'QT55_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT55_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT55_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT44_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT44_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT33_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT22_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT11_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT00_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT77_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT77_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT77_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT66_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT66_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'QT66_reg[5]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'quan_DCT2D_IN_WIDTH12'.
Information: Added key list 'DesignWare' to design 'quan_DCT2D_IN_WIDTH12'. (DDB-72)
Information: The register 'Q77_reg[0]' will be removed. (OPT-1207)
Information: The register 'Q77_reg[1]' will be removed. (OPT-1207)
Information: The register 'Q77_reg[2]' will be removed. (OPT-1207)
Information: The register 'Q77_reg[3]' will be removed. (OPT-1207)
Information: The register 'Q77_reg[4]' will be removed. (OPT-1207)
Information: The register 'Q77_reg[5]' will be removed. (OPT-1207)
Information: The register 'Q77_reg[6]' will be removed. (OPT-1207)
Information: The register 'Q66_reg[0]' will be removed. (OPT-1207)
Information: The register 'Q66_reg[1]' will be removed. (OPT-1207)
Information: The register 'Q66_reg[2]' will be removed. (OPT-1207)
Information: The register 'Q66_reg[3]' will be removed. (OPT-1207)
Information: The register 'Q66_reg[4]' will be removed. (OPT-1207)
Information: The register 'Q66_reg[5]' will be removed. (OPT-1207)
Information: The register 'Q66_reg[6]' will be removed. (OPT-1207)
Information: The register 'Q55_reg[0]' will be removed. (OPT-1207)
Information: The register 'Q55_reg[1]' will be removed. (OPT-1207)
Information: The register 'Q55_reg[2]' will be removed. (OPT-1207)
Information: The register 'Q55_reg[3]' will be removed. (OPT-1207)
Information: The register 'Q55_reg[4]' will be removed. (OPT-1207)
Information: The register 'Q55_reg[5]' will be removed. (OPT-1207)
Information: The register 'Q55_reg[6]' will be removed. (OPT-1207)
Information: The register 'Q44_reg[0]' will be removed. (OPT-1207)
Information: The register 'Q44_reg[1]' will be removed. (OPT-1207)
Information: The register 'Q44_reg[2]' will be removed. (OPT-1207)
Information: The register 'Q44_reg[3]' will be removed. (OPT-1207)
Information: The register 'Q44_reg[4]' will be removed. (OPT-1207)
Information: The register 'Q44_reg[5]' will be removed. (OPT-1207)
Information: The register 'Q44_reg[6]' will be removed. (OPT-1207)
Information: The register 'Q33_reg[0]' will be removed. (OPT-1207)
Information: The register 'Q33_reg[1]' will be removed. (OPT-1207)
Information: The register 'Q33_reg[2]' will be removed. (OPT-1207)
Information: The register 'Q33_reg[3]' will be removed. (OPT-1207)
Information: The register 'Q33_reg[4]' will be removed. (OPT-1207)
Information: The register 'Q33_reg[5]' will be removed. (OPT-1207)
Information: The register 'Q33_reg[6]' will be removed. (OPT-1207)
Information: The register 'Q22_reg[0]' will be removed. (OPT-1207)
Information: The register 'Q22_reg[1]' will be removed. (OPT-1207)
Information: The register 'Q22_reg[2]' will be removed. (OPT-1207)
Information: The register 'Q22_reg[3]' will be removed. (OPT-1207)
Information: The register 'Q22_reg[4]' will be removed. (OPT-1207)
Information: The register 'Q22_reg[5]' will be removed. (OPT-1207)
Information: The register 'Q22_reg[6]' will be removed. (OPT-1207)
Information: The register 'Q11_reg[0]' will be removed. (OPT-1207)
Information: The register 'Q11_reg[1]' will be removed. (OPT-1207)
Information: The register 'Q11_reg[2]' will be removed. (OPT-1207)
Information: The register 'Q11_reg[3]' will be removed. (OPT-1207)
Information: The register 'Q11_reg[4]' will be removed. (OPT-1207)
Information: The register 'Q11_reg[5]' will be removed. (OPT-1207)
Information: The register 'Q11_reg[6]' will be removed. (OPT-1207)
Information: The register 'Q00_reg[0]' will be removed. (OPT-1207)
Information: The register 'Q00_reg[1]' will be removed. (OPT-1207)
Information: The register 'Q00_reg[2]' will be removed. (OPT-1207)
Information: The register 'Q00_reg[3]' will be removed. (OPT-1207)
Information: The register 'Q00_reg[4]' will be removed. (OPT-1207)
Information: The register 'Q00_reg[5]' will be removed. (OPT-1207)
Information: The register 'Q00_reg[6]' will be removed. (OPT-1207)
  Processing 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8'
Information: The register 'f_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'f_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'f_g_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_addd_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'out_adddd_reg[14]' is a constant and will be removed. (OPT-1206)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'f_r_reg[2]' is removed because it is merged to 'f_r_reg[0]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'f_r_reg[6]' is removed because it is merged to 'f_r_reg[0]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'f_g_reg[1]' is removed because it is merged to 'f_r_reg[0]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'f_b_reg[2]' is removed because it is merged to 'f_r_reg[3]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'f_b_reg[4]' is removed because it is merged to 'f_r_reg[3]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'out_addd_reg[15]' is removed because it is merged to 'f_r_reg[3]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'out_addd_reg[16]' is removed because it is merged to 'f_r_reg[3]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'out_addd_reg[17]' is removed because it is merged to 'f_r_reg[3]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'f_r_reg[8]' is removed because it is merged to 'f_r_reg[4]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'f_g_reg[3]' is removed because it is merged to 'f_r_reg[4]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'f_g_reg[5]' is removed because it is merged to 'f_r_reg[4]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'out_adddd_reg[16]' is removed because it is merged to 'out_adddd_reg[15]'. (OPT-1215)
Information: In design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8', the register 'out_adddd_reg[17]' is removed because it is merged to 'out_adddd_reg[15]'. (OPT-1215)
 Implement Synthetic for 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8'.
Information: Added key list 'DesignWare' to design 'rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8'. (DDB-72)
Information: The register 'out_tmp22_reg[16]' will be removed. (OPT-1207)
  Processing 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8'
Information: In design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8', the register 'reg0_out7_reg[11]' is removed because it is merged to 'reg0_out7_reg[10]'. (OPT-1215)
Information: In design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8', the register 'reg1_out7_reg[11]' is removed because it is merged to 'reg1_out7_reg[10]'. (OPT-1215)
Information: In design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8', the register 'reg2_out6_reg[20]' is removed because it is merged to 'reg2_out6_reg[19]'. (OPT-1215)
Information: In design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8', the register 'reg2_out7_reg[20]' is removed because it is merged to 'reg2_out7_reg[19]'. (OPT-1215)
Information: In design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8', the register 'reg0_out4_reg[11]' is removed because it is merged to 'reg0_out4_reg[10]'. (OPT-1215)
Information: In design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8', the register 'reg1_out4_reg[11]' is removed because it is merged to 'reg1_out4_reg[10]'. (OPT-1215)
Information: In design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8', the register 'reg2_out4_reg[20]' is removed because it is merged to 'reg2_out4_reg[19]'. (OPT-1215)
Information: In design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8', the register 'reg2_out5_reg[20]' is removed because it is merged to 'reg2_out5_reg[19]'. (OPT-1215)
 Implement Synthetic for 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8'.
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.
  Processing 'control_de_SRAM_ADDR_W22_IMG_SIZE11'
Information: Added key list 'DesignWare' to design 'control_de_SRAM_ADDR_W22_IMG_SIZE11'. (DDB-72)
Information: The register 'nnwaddr2_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnnwaddr2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'nnwaddr1_reg[21]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'control_de_SRAM_ADDR_W22_IMG_SIZE11'.
Information: The register 'cnt_block_row_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cnt_block_row_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'cnt_block_row_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'cnt_block_col_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cnt_block_col_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'cnt_block_col_reg[0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'control_de/nnwaddr2_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'control_de/nnnwaddr2_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'control_de/nnwaddr1_reg[11]' is a constant and will be removed. (OPT-1206)
Information: In design 'top', the register 'control_de/reg_waddr_reg[0]' is removed because it is merged to 'control_de/reg_raddr_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'decoder/base_d_reg[8]' is removed because it is merged to 'decoder/base_d_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out14_reg[18]' is removed because it is merged to 'idct1D/reg0_out14_reg[17]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out7_reg[1]' is removed because it is merged to 'idct1D/reg0_out8_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out10_reg[1]' is removed because it is merged to 'idct1D/reg0_out9_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg2_out4_reg[0]' is removed because it is merged to 'dct1D_U0/reg2_out5_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg2_out6_reg[0]' is removed because it is merged to 'dct1D_U0/reg2_out7_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out3_reg[1]' is removed because it is merged to 'idct1D/reg0_out4_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out3_reg[2]' is removed because it is merged to 'idct1D/reg0_out4_reg[1]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg2_out6_reg[0]' is removed because it is merged to 'idct1D/reg2_out5_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out1_reg[0]' is removed because it is merged to 'idct1D/reg0_out2_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg1_out6_reg[19]' is removed because it is merged to 'dct1D_U0/reg1_out6_reg[18]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out7_reg[18]' is removed because it is merged to 'idct1D/reg0_out7_reg[17]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg1_out5_reg[19]' is removed because it is merged to 'dct1D_U0/reg1_out5_reg[18]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out10_reg[20]' is removed because it is merged to 'idct1D/reg0_out10_reg[19]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q44_reg[15]' is removed because it is merged to 'quan_DCT2D/Q44_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q44_reg[17]' is removed because it is merged to 'quan_DCT2D/Q44_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out12_reg[20]' is removed because it is merged to 'idct1D/reg0_out12_reg[19]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out0_reg[20]' is removed because it is merged to 'idct1D/reg0_out0_reg[19]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out1_reg[20]' is removed because it is merged to 'idct1D/reg0_out1_reg[19]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out6_reg[19]' is removed because it is merged to 'idct1D/reg0_out6_reg[18]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out3_reg[19]' is removed because it is merged to 'idct1D/reg0_out3_reg[18]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out11_reg[20]' is removed because it is merged to 'idct1D/reg0_out11_reg[19]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q77_reg[15]' is removed because it is merged to 'quan_DCT2D/Q77_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q77_reg[17]' is removed because it is merged to 'quan_DCT2D/Q77_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q66_reg[15]' is removed because it is merged to 'quan_DCT2D/Q66_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q66_reg[17]' is removed because it is merged to 'quan_DCT2D/Q66_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q55_reg[15]' is removed because it is merged to 'quan_DCT2D/Q55_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q55_reg[17]' is removed because it is merged to 'quan_DCT2D/Q55_reg[16]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'encoder_IN_WIDTH8_RSOP_400'. (DDB-72)
Information: Added key list 'DesignWare' to design 'dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'dequan_IN_WIDTH12'. (DDB-72)
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: The register 'control_en/blk_rcnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'control_en/blk_rcnt_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'control_en/blk_rcnt_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'top', the register 'dct1D_U0/reg0_out2_reg[0]' is removed because it is merged to 'dct1D_U0/reg0_out5_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg0_out0_reg[0]' is removed because it is merged to 'dct1D_U0/reg0_out7_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out13_reg[0]' is removed because it is merged to 'idct1D/reg0_out14_reg[1]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out5_reg[0]' is removed because it is merged to 'idct1D/reg0_out6_reg[1]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out9_reg[20]' is removed because it is merged to 'idct1D/reg0_out9_reg[19]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out13_reg[1]' is removed because it is merged to 'idct1D/reg0_out14_reg[2]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg0_out1_reg[0]' is removed because it is merged to 'dct1D_U0/reg0_out6_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg1_out1_reg[0]' is removed because it is merged to 'dct1D_U0/reg1_out2_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg0_out3_reg[0]' is removed because it is merged to 'dct1D_U0/reg0_out4_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q7_reg[17]' is removed because it is merged to 'quan_DCT2D/Q7_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg1_out0_reg[0]' is removed because it is merged to 'dct1D_U0/reg1_out3_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg1_out0_reg[0]' is removed because it is merged to 'idct1D/reg1_out3_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg1_out1_reg[0]' is removed because it is merged to 'idct1D/reg1_out2_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q4_reg[17]' is removed because it is merged to 'quan_DCT2D/Q4_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q6_reg[17]' is removed because it is merged to 'quan_DCT2D/Q6_reg[16]'. (OPT-1215)
Information: In design 'top', the register 'quan_DCT2D/Q5_reg[17]' is removed because it is merged to 'quan_DCT2D/Q5_reg[16]'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:40   97402.5      0.22      13.1    7517.3                           1818487040.0000
    0:01:41   96913.5      0.29      12.4    8957.7                           1808667136.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------
Information: In design 'top', the register 'idct1D/reg1_out5_reg[0]' is removed because it is merged to 'idct1D/reg1_out4_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg2_out2_reg[0]' is removed because it is merged to 'dct1D_U0/reg2_out1_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg2_out5_reg[0]' is removed because it is merged to 'dct1D_U0/reg2_out7_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg1_out6_reg[0]' is removed because it is merged to 'idct1D/reg1_out7_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'dct1D_U0/reg2_out3_reg[0]' is removed because it is merged to 'dct1D_U0/reg2_out0_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg2_out2_reg[0]' is removed because it is merged to 'idct1D/reg2_out1_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg2_out3_reg[0]' is removed because it is merged to 'idct1D/reg2_out0_reg[0]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
Information: The register 'rgb2yuv/out_tmp11_reg[16]' will be removed. (OPT-1207)
Information: The register 'rgb2yuv/out_tmp00_reg[16]' will be removed. (OPT-1207)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------
    0:01:55   91966.1      0.49      25.6    7746.9                           1618494720.0000
    0:02:01   92616.7      0.07       2.4    7435.5                           1637421952.0000
    0:02:01   92616.7      0.07       2.4    7435.5                           1637421952.0000
    0:02:01   92616.7      0.07       2.4    7435.5                           1637421952.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%
Information: The register 'encoder/code2_d_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'encoder/code2_d2_reg[8]' is a constant and will be removed. (OPT-1206)
    0:02:04   91932.5      0.07       2.3    7311.4                           1624622592.0000
    0:02:05   91891.1      0.09       2.5    7310.9                           1624041728.0000

  Beginning WLM Backend Optimization
  --------------------------------------
Information: In design 'top', the register 'idct1D/reg0_out12_reg[0]' is removed because it is merged to 'idct1D/reg0_out11_reg[1]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg2_out8_reg[0]' is removed because it is merged to 'idct1D/reg2_out7_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg2_out4_reg[0]' is removed because it is merged to 'idct1D/reg2_out5_reg[0]'. (OPT-1215)
Information: In design 'top', the register 'idct1D/reg0_out12_reg[1]' is removed because it is merged to 'idct1D/reg0_out11_reg[2]'. (OPT-1215)
    0:02:11   91446.1      0.09       2.4    7278.7                           1595606656.0000
    0:02:13   90944.2      0.09       2.5    7178.5                           1579873280.0000
    0:02:13   90944.2      0.09       2.5    7178.5                           1579873280.0000
    0:02:13   90944.2      0.09       2.5    7178.5                           1579873280.0000
    0:02:16   90199.8      0.09       1.8    6581.1                           1449636224.0000
    0:02:16   90199.8      0.09       1.8    6581.1                           1449636224.0000
    0:02:17   90240.9      0.07       1.5    6581.6                           1450674048.0000
    0:02:17   90240.9      0.07       1.5    6581.6                           1450674048.0000
    0:02:17   90240.9      0.07       1.5    6581.6                           1450674048.0000
    0:02:17   90240.9      0.07       1.5    6581.6                           1450674048.0000
    0:02:17   90240.9      0.07       1.5    6581.6                           1450674048.0000
    0:02:17   90240.9      0.07       1.5    6581.6                           1450674048.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:18   90423.4      0.00       0.0    6530.6                           1455504128.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:27   93035.0      0.11       1.2    1631.8 idct_1D0_in0[9]           1490290944.0000
    0:02:29   93650.3      0.11       1.2    1834.9 idct_1D0_in5[1]           1512779904.0000
    0:02:31   93917.4      0.04       0.1    1157.9 reg_U1/net134000          1517664384.0000
    0:02:32   94150.7      0.09       0.8    1085.5 reg_U0/net154394          1526681472.0000
    0:02:33   94256.2      0.00       0.0    1010.6                           1520626944.0000
    0:02:34   94319.2      0.00       0.0    1060.5                           1523792640.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:34   94319.2      0.00       0.0    1060.5                           1523792640.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:02:44   92841.9      0.01       0.1     871.8 idct1D/reg0_out0_reg[17]/D 1443976192.0000
    0:02:45   92856.3      0.02       0.0     869.6                           1443885824.0000
    0:02:46   92962.8      0.00       0.0     871.5                           1447121280.0000
    0:02:46   92962.8      0.00       0.0     871.5                           1447121280.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:48   92900.6      0.00       0.0     871.4                           1439612288.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:49   92900.6      0.00       0.0     871.4                           1439612288.0000
    0:02:51   92823.6      0.11       1.6     869.8                           1435515008.0000
    0:02:52   92874.6      0.01       0.1     880.2                           1439356672.0000
    0:02:52   92874.6      0.01       0.1     880.2                           1439356672.0000
    0:02:54   92874.9      0.01       0.1     880.2                           1439175680.0000
    0:02:56   92814.2      0.01       0.1     878.9                           1438398208.0000
    0:02:58   92814.4      0.01       0.1     865.5 reg_U0/net130447          1438035712.0000
    0:02:59   93105.4      0.01       0.1     807.5 control_en/reg1_raddr_reg[1]/D 1441316736.0000
    0:03:00   93124.5      0.04       0.4     794.1 quan_DCT2D/QT33[2]        1442385664.0000
    0:03:01   93352.7      0.02       0.2     745.6 control_en/reg1_raddr_reg[1]/D 1446291968.0000
    0:03:02   93387.8      0.00       0.0     735.5 reg_U1/encode             1446831104.0000
    0:03:02   93521.4      0.00       0.0     712.1                           1449077504.0000
    0:03:02   93521.4      0.00       0.0     712.1                           1449077504.0000
    0:03:02   93521.4      0.00       0.0     712.1                           1449077504.0000
    0:03:02   93521.4      0.00       0.0     712.1                           1449077504.0000
    0:03:02   93521.4      0.00       0.0     712.1                           1449077504.0000
    0:03:02   93521.4      0.00       0.0     712.1                           1449077504.0000
    0:03:04   93484.8      0.00       0.0     712.1                           1445290624.0000
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'decoder/clk': 4305 load(s), 1 driver(s)
  Loading target library 'saed32io_wb_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#compile_ultra -incremental -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
# remove dummy ports
remove_unconnected_ports [get_cells -hierarchical *]
Removing port 'r_c' from design 'reg8x8_IN_WIDTH8_mydesign_0'
Removing port 'stop' from design 'reg8x8_IN_WIDTH8_mydesign_1'
Removing port 'ENCO_en' from design 'reg8x8_IN_WIDTH8_mydesign_1'
Removing port 'ctrl_stop' from design 'reg8x8_IN_WIDTH8_mydesign_1'
Removing port 'reg1_r_c' from design 'control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22'
1
remove_unconnected_ports [get_cells -hierarchical *] -blast_buses
1
1
source -echo -verbose 3_report.tcl 
###-----------------------------Naming Rules----------------------------
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
###--------------------------Netlist-related------------------------------------
write -format ddc     -hierarchy -output ./netlist/${TOPLEVEL}_syn.ddc
Writing ddc file './netlist/top_syn.ddc'.
1
write -format verilog -hierarchy -output ./netlist/${TOPLEVEL}_syn.v
Writing verilog file '/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v'.
1
write_sdf -version 1.0  -context verilog ./netlist/${TOPLEVEL}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc ./netlist/${TOPLEVEL}_syn.sdc
1
write_saif -output ./netlist/${TOPLEVEL}_syn.saif 
Information: Writing backward SAIF information to file './netlist/top_syn.saif'. (PWR-458)
1
###---------------------------Syntheis result reports----------------------------
# ===== Timing report =====
report_timing -delay min -max_paths 4 > ./report/report_hold_${TOPLEVEL}.out
report_timing -delay max -max_paths 4 > ./report/report_setup_${TOPLEVEL}.out
report_timing -path full -delay max -max_paths 1 -nworst 1 -significant_digits 4 > ./report/report_time_${TOPLEVEL}.out
# ===== Area report =====
report_area -hier  > ./report/report_area_${TOPLEVEL}.out
# ===== Power report =====
report_power -hier > ./report/report_power_${TOPLEVEL}.out
# ===== violations =====
report_constraint -all_violators > ./report/report_violation_${TOPLEVEL}.out
exit

Memory usage for this session 397 Mbytes.
Memory usage for this session including child processes 397 Mbytes.
CPU usage for this session 265 seconds ( 0.07 hours ).
Elapsed time for this session 277 seconds ( 0.08 hours ).

Thank you...
