#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17873c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1787550 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x177dbf0 .functor NOT 1, L_0x17ba1b0, C4<0>, C4<0>, C4<0>;
L_0x1778280 .functor XOR 1, L_0x17b9dd0, L_0x17b9e70, C4<0>, C4<0>;
L_0x178d340 .functor XOR 1, L_0x1778280, L_0x17ba000, C4<0>, C4<0>;
v0x17b8a60_0 .net "L", 0 0, v0x17799a0_0;  1 drivers
v0x17b8b20_0 .net "Q_dut", 0 0, v0x17b7b70_0;  1 drivers
v0x17b8be0_0 .net "Q_ref", 0 0, v0x177c450_0;  1 drivers
v0x17b8cb0_0 .net *"_ivl_10", 0 0, L_0x17ba000;  1 drivers
v0x17b8d50_0 .net *"_ivl_12", 0 0, L_0x178d340;  1 drivers
v0x17b8e40_0 .net *"_ivl_2", 0 0, L_0x17b9ce0;  1 drivers
v0x17b8f20_0 .net *"_ivl_4", 0 0, L_0x17b9dd0;  1 drivers
v0x17b9000_0 .net *"_ivl_6", 0 0, L_0x17b9e70;  1 drivers
v0x17b90e0_0 .net *"_ivl_8", 0 0, L_0x1778280;  1 drivers
v0x17b9250_0 .var "clk", 0 0;
v0x17b92f0_0 .net "q_in", 0 0, v0x17b6260_0;  1 drivers
v0x17b9390_0 .net "r_in", 0 0, v0x17b6330_0;  1 drivers
v0x17b9430_0 .var/2u "stats1", 159 0;
v0x17b9510_0 .var/2u "strobe", 0 0;
v0x17b95d0_0 .net "tb_match", 0 0, L_0x17ba1b0;  1 drivers
v0x17b9690_0 .net "tb_mismatch", 0 0, L_0x177dbf0;  1 drivers
L_0x17b9ce0 .concat [ 1 0 0 0], v0x177c450_0;
L_0x17b9dd0 .concat [ 1 0 0 0], v0x177c450_0;
L_0x17b9e70 .concat [ 1 0 0 0], v0x17b7b70_0;
L_0x17ba000 .concat [ 1 0 0 0], v0x177c450_0;
L_0x17ba1b0 .cmp/eeq 1, L_0x17b9ce0, L_0x178d340;
S_0x17876e0 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x1787550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x17809b0_0 .net "L", 0 0, v0x17799a0_0;  alias, 1 drivers
v0x177c450_0 .var "Q", 0 0;
v0x177c000_0 .net "clk", 0 0, v0x17b9250_0;  1 drivers
v0x177b680_0 .net "q_in", 0 0, v0x17b6260_0;  alias, 1 drivers
v0x177a850_0 .net "r_in", 0 0, v0x17b6330_0;  alias, 1 drivers
E_0x17897d0 .event posedge, v0x177c000_0;
S_0x17b6020 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x1787550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x17799a0_0 .var "L", 0 0;
v0x1778350_0 .net "clk", 0 0, v0x17b9250_0;  alias, 1 drivers
v0x17b6260_0 .var "q_in", 0 0;
v0x17b6330_0 .var "r_in", 0 0;
E_0x1789c90/0 .event negedge, v0x177c000_0;
E_0x1789c90/1 .event posedge, v0x177c000_0;
E_0x1789c90 .event/or E_0x1789c90/0, E_0x1789c90/1;
S_0x17b6430 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1787550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
L_0x177b530 .functor BUFZ 1, v0x17b6330_0, C4<0>, C4<0>, C4<0>;
L_0x177a700 .functor BUFZ 1, v0x17b6330_0, C4<0>, C4<0>, C4<0>;
L_0x1779850 .functor BUFZ 1, v0x17b6330_0, C4<0>, C4<0>, C4<0>;
v0x17b7ab0_0 .net "L", 0 0, v0x17799a0_0;  alias, 1 drivers
v0x17b7b70_0 .var "Q", 0 0;
v0x17b7c30_0 .net *"_ivl_13", 0 0, L_0x177a700;  1 drivers
v0x17b7cf0_0 .net *"_ivl_18", 0 0, L_0x1779850;  1 drivers
v0x17b7dd0_0 .net *"_ivl_9", 0 0, L_0x177b530;  1 drivers
v0x17b7f00_0 .net "clk", 0 0, v0x17b9250_0;  alias, 1 drivers
v0x17b7fa0_0 .net "d1", 0 0, v0x17b6a80_0;  1 drivers
v0x17b8040_0 .net "d2", 0 0, v0x17b70a0_0;  1 drivers
v0x17b80e0_0 .net "d3", 0 0, v0x17b7790_0;  1 drivers
v0x17b8240_0 .var "q", 2 0;
v0x17b82e0_0 .net "q1", 2 0, v0x17b6b40_0;  1 drivers
v0x17b83b0_0 .net "q2", 2 0, v0x17b7160_0;  1 drivers
v0x17b8480_0 .net "q3", 2 0, v0x17b7850_0;  1 drivers
v0x17b8550_0 .net "q_in", 0 0, v0x17b6260_0;  alias, 1 drivers
v0x17b85f0_0 .net "r", 2 0, L_0x17b9b00;  1 drivers
v0x17b86b0_0 .net "r_in", 0 0, v0x17b6330_0;  alias, 1 drivers
L_0x17b97a0 .part L_0x17b9b00, 0, 1;
L_0x17b98a0 .part L_0x17b9b00, 1, 1;
L_0x17b9970 .part L_0x17b9b00, 2, 1;
L_0x17b9b00 .concat8 [ 1 1 1 0], L_0x177b530, L_0x177a700, L_0x1779850;
S_0x17b66f0 .scope module, "s1" "submodule1" 4 17, 4 59 0, S_0x17b6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "q";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /INPUT 1 "r";
v0x17b6990_0 .net "clk", 0 0, v0x17b9250_0;  alias, 1 drivers
v0x17b6a80_0 .var "d", 0 0;
v0x17b6b40_0 .var "q", 2 0;
v0x17b6c00_0 .net "r", 0 0, L_0x17b97a0;  1 drivers
S_0x17b6d70 .scope module, "s2" "submodule1" 4 24, 4 59 0, S_0x17b6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "q";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /INPUT 1 "r";
v0x17b7000_0 .net "clk", 0 0, v0x17b9250_0;  alias, 1 drivers
v0x17b70a0_0 .var "d", 0 0;
v0x17b7160_0 .var "q", 2 0;
v0x17b7250_0 .net "r", 0 0, L_0x17b98a0;  1 drivers
S_0x17b73c0 .scope module, "s3" "submodule1" 4 31, 4 59 0, S_0x17b6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "q";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /INPUT 1 "r";
v0x17b7660_0 .net "clk", 0 0, v0x17b9250_0;  alias, 1 drivers
v0x17b7790_0 .var "d", 0 0;
v0x17b7850_0 .var "q", 2 0;
v0x17b7940_0 .net "r", 0 0, L_0x17b9970;  1 drivers
S_0x17b8840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1787550;
 .timescale -12 -12;
E_0x1789ef0 .event anyedge, v0x17b9510_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17b9510_0;
    %nor/r;
    %assign/vec4 v0x17b9510_0, 0;
    %wait E_0x1789ef0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b6020;
T_1 ;
    %wait E_0x1789c90;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17b6260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b6330_0, 0;
    %assign/vec4 v0x17799a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x17b6020;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17897d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x17876e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177c450_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x17876e0;
T_4 ;
    %wait E_0x17897d0;
    %load/vec4 v0x17809b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x177a850_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x177b680_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x177c450_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17b66f0;
T_5 ;
    %wait E_0x17897d0;
    %load/vec4 v0x17b6c00_0;
    %pad/u 3;
    %assign/vec4 v0x17b6b40_0, 0;
    %load/vec4 v0x17b6b40_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x17b6b40_0;
    %parti/s 1, 2, 3;
    %xor;
    %assign/vec4 v0x17b6a80_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17b6d70;
T_6 ;
    %wait E_0x17897d0;
    %load/vec4 v0x17b7250_0;
    %pad/u 3;
    %assign/vec4 v0x17b7160_0, 0;
    %load/vec4 v0x17b7160_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x17b7160_0;
    %parti/s 1, 2, 3;
    %xor;
    %assign/vec4 v0x17b70a0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x17b73c0;
T_7 ;
    %wait E_0x17897d0;
    %load/vec4 v0x17b7940_0;
    %pad/u 3;
    %assign/vec4 v0x17b7850_0, 0;
    %load/vec4 v0x17b7850_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x17b7850_0;
    %parti/s 1, 2, 3;
    %xor;
    %assign/vec4 v0x17b7790_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x17b6430;
T_8 ;
    %wait E_0x17897d0;
    %load/vec4 v0x17b7ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17b85f0_0;
    %assign/vec4 v0x17b8240_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x17b8240_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x17b8240_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x17b8240_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b8240_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x17b8240_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x17b6430;
T_9 ;
    %wait E_0x17897d0;
    %load/vec4 v0x17b7ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x17b8240_0;
    %pad/u 1;
    %assign/vec4 v0x17b7b70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x17b8550_0;
    %assign/vec4 v0x17b7b70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1787550;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b9250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b9510_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1787550;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x17b9250_0;
    %inv;
    %store/vec4 v0x17b9250_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1787550;
T_12 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1778350_0, v0x17b9690_0, v0x17b9250_0, v0x17b8a60_0, v0x17b92f0_0, v0x17b9390_0, v0x17b8be0_0, v0x17b8b20_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1787550;
T_13 ;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_13.1 ;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1787550;
T_14 ;
    %wait E_0x1789c90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b9430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b9430_0, 4, 32;
    %load/vec4 v0x17b95d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b9430_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b9430_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b9430_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x17b8be0_0;
    %load/vec4 v0x17b8be0_0;
    %load/vec4 v0x17b8b20_0;
    %xor;
    %load/vec4 v0x17b8be0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b9430_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x17b9430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b9430_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/mt2015_muxdff/iter0/response1/top_module.sv";
