INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/HW6/HW6.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/HW6/HW6.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
ERROR: [VRFC 10-91] clock is not declared [E:/JI Files/VE270_Vivado/HW6/HW6.srcs/sim_1/new/TB.v:19]
ERROR: [VRFC 10-1040] module TB ignored due to previous errors [E:/JI Files/VE270_Vivado/HW6/HW6.srcs/sim_1/new/TB.v:3]
