Source Block: zipcpu/rtl/core/memops.v@244:279@HdlStmIf
		default: o_result <= i_wb_data;
		endcase
	end

	generate
	if (IMPLEMENT_LOCK != 0)
	begin
		reg	lock_gbl, lock_lcl;

		initial	lock_gbl = 1'b0;
		initial	lock_lcl = 1'b0;

		always @(posedge i_clk)
		begin
			if ((i_reset)||((i_wb_err)&&
					((r_wb_cyc_gbl)||(r_wb_cyc_lcl))))
			begin
				lock_gbl <= 1'b0;
				lock_lcl <= 1'b0;
			end else begin
				lock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));
				lock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));
			end
		end

		assign	o_wb_cyc_gbl = (r_wb_cyc_gbl)||(lock_gbl);
		assign	o_wb_cyc_lcl = (r_wb_cyc_lcl)||(lock_lcl);
	end else begin
		assign	o_wb_cyc_gbl = (r_wb_cyc_gbl);
		assign	o_wb_cyc_lcl = (r_wb_cyc_lcl);
	end endgenerate


	// Make verilator happy
	// verilator lint_off UNUSED
	wire	unused;

Diff Content:
- 258 			if ((i_reset)||((i_wb_err)&&
- 259 					((r_wb_cyc_gbl)||(r_wb_cyc_lcl))))
- 260 			begin
- 261 				lock_gbl <= 1'b0;
- 262 				lock_lcl <= 1'b0;
- 263 			end else begin
- 264 				lock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));
- 265 				lock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));
- 266 			end
+ 256 		if (i_reset)
+ 266 			lock_gbl <= 1'b0;
+ 266 			lock_lcl <= 1'b0;
+ 266 		end else if (((i_wb_err)&&((r_wb_cyc_gbl)||(r_wb_cyc_lcl)))
+ 266 				||((i_stb)&&(misaligned)))
+ 266 		begin
+ 266 			lock_gbl <= 1'b0;
+ 266 			lock_lcl <= 1'b0;
+ 266 		end else begin
+ 266 			lock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));
+ 266 			lock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));

Clone Blocks:
Clone Blocks 1:
zipcpu/rtl/core/pipemem.v@257:289

	assign	o_pipe_stalled = (cyc)
			&&((i_wb_stall)||((!o_wb_stb_lcl)&&(!o_wb_stb_gbl)));

	generate
	if (IMPLEMENT_LOCK != 0)
	begin
		reg	lock_gbl, lock_lcl;

		initial	lock_gbl = 1'b0;
		initial	lock_lcl = 1'b0;
		always @(posedge i_clk)
		if ((i_reset)||((i_wb_err)&&(cyc))
			||((i_pipe_stb)&&(misaligned)))
		begin
			lock_gbl <= 1'b0;
			lock_lcl <= 1'b0;
		end else begin
			lock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));
			lock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));
		end

		assign	o_wb_cyc_gbl = (r_wb_cyc_gbl)||(lock_gbl);
		assign	o_wb_cyc_lcl = (r_wb_cyc_lcl)||(lock_lcl);
	end else begin
		assign	o_wb_cyc_gbl = (r_wb_cyc_gbl);
		assign	o_wb_cyc_lcl = (r_wb_cyc_lcl);
	end endgenerate

	// Make verilator happy
	// verilator lint_off UNUSED
	wire	unused;
	assign	unused = i_lock;

