# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_Risc_V.vhd was successful.
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of Processador.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of Simulation.sv was successful.
# Compile of State_machine.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 14 compiles, 0 failed with no errors.
do Script]
# Cannot open macro file: Script]
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:45:10 on Sep 13,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# 
# Top level modules:
# 	State_machine
# 	Simulation
# 	Memoria64
# End time: 13:45:11 on Sep 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:45:11 on Sep 13,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:45:11 on Sep 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 13:45:11 on Sep 13,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# ** Error: (vsim-3033) Memoria32.sv(73): Instantiation of 'ramOnChip32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/MEM_32_INSTRUCTIONS File: Memoria32.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/lgoq/Desktop/proj/procRISCV/work
# ** Error: (vsim-3033) Memoria32.sv(75): Instantiation of 'ramOnChip32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/MEM_32_INSTRUCTIONS File: Memoria32.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/lgoq/Desktop/proj/procRISCV/work
# ** Error: (vsim-3033) Memoria32.sv(77): Instantiation of 'ramOnChip32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/MEM_32_INSTRUCTIONS File: Memoria32.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/lgoq/Desktop/proj/procRISCV/work
# ** Error: (vsim-3033) Memoria32.sv(79): Instantiation of 'ramOnChip32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/MEM_32_INSTRUCTIONS File: Memoria32.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/lgoq/Desktop/proj/procRISCV/work
# Loading work.MAQUINA_DE_ESTADOS
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Script PAUSED at line 8
vsim -L altera_mf_ver -gui work.Simulation
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 13:45:11 on Sep 13,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# ** Error: (vsim-3033) Memoria32.sv(73): Instantiation of 'ramOnChip32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/MEM_32_INSTRUCTIONS File: Memoria32.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/lgoq/Desktop/proj/procRISCV/work
# ** Error: (vsim-3033) Memoria32.sv(75): Instantiation of 'ramOnChip32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/MEM_32_INSTRUCTIONS File: Memoria32.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/lgoq/Desktop/proj/procRISCV/work
# ** Error: (vsim-3033) Memoria32.sv(77): Instantiation of 'ramOnChip32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/MEM_32_INSTRUCTIONS File: Memoria32.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/lgoq/Desktop/proj/procRISCV/work
# ** Error: (vsim-3033) Memoria32.sv(79): Instantiation of 'ramOnChip32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/MEM_32_INSTRUCTIONS File: Memoria32.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/lgoq/Desktop/proj/procRISCV/work
# Loading work.MAQUINA_DE_ESTADOS
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Script PAUSED at line 8
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:47:31 on Sep 13,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# 
# Top level modules:
# 	State_machine
# 	Simulation
# 	Memoria64
# End time: 13:47:31 on Sep 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:47:31 on Sep 13,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:47:31 on Sep 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 13:45:11 on Sep 13,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftvqhrgr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvqhrgr
# ** Error: (vish-4014) No objects found matching '/Simulation/processing/WRT'.
# Error in macro ./Script line 11
# (vish-4014) No objects found matching '/Simulation/processing/WRT'.
#     while executing
# "add wave -position end  sim:/Simulation/processing/WRT"
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:47:59 on Sep 13,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# 
# Top level modules:
# 	State_machine
# 	Simulation
# 	Memoria64
# End time: 13:47:59 on Sep 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:47:59 on Sep 13,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:47:59 on Sep 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:48:02 on Sep 13,2019, Elapsed time: 0:02:51
# Errors: 11, Warnings: 8
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 13:48:02 on Sep 13,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftbd25b3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbd25b3
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:50:43 on Sep 13,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# 
# Top level modules:
# 	State_machine
# 	Simulation
# 	Memoria64
# End time: 13:50:43 on Sep 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 13:50:43 on Sep 13,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 13:50:43 on Sep 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Error: Acs sdne.
# ~Ag *
#        Unable to replace existing ini file (C:/Users/lgoq/Desktop/proj/procRISCV/hw.mpf).  File can not be renamed.
# End time: 13:50:49 on Sep 13,2019, Elapsed time: 0:02:47
# Errors: 0, Warnings: 8
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 13:50:49 on Sep 13,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(31): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftzcd70h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzcd70h
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
