
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Thu Dec  4 06:06:39 2025

Design Information
------------------

Command line:   map -pdc
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc -i
     dev_board_test_impl_1_syn.udb -o dev_board_test_impl_1_map.udb -mp
     dev_board_test_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/promote.xml

Design Summary
--------------

   Number of slice registers: 459 out of  5280 (9%)
   Number of I/O registers:      6 out of   117 (5%)
   Number of LUT4s:           693 out of  5280 (13%)
      Number of logic LUT4s:             238
      Number of inserted feedthru LUT4s: 250
      Number of replicated LUT4s:         19
      Number of ripple logic:             93 (186 LUT4s)
   Number of IO sites used:   8 out of 39 (21%)
      Number of IO sites used for general PIO: 8
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 8 out of 36 (22%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 8 out of 39 (21%)
   Number of DSPs:             4 out of 8 (50%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             2 out of 30 (7%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk_48mhz: 394 loads, 394 rising, 0 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
      Net dac_bclk_pin_c: 36 loads, 0 rising, 36 falling (Driver: Pin
     i_player.clk_div_288__i3/Q)
   Number of Clock Enables:  19
      Net VCC_net: 7 loads, 0 SLICEs
      Net i_sync.n225: 16 loads, 16 SLICEs
      Net i_spi.n209: 16 loads, 16 SLICEs
      Net i_spi.n207: 15 loads, 15 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net i_spi.n2072: 3 loads, 3 SLICEs
      Net i_player.n11: 16 loads, 16 SLICEs
      Net n2056: 2 loads, 2 SLICEs
      Net i_fifo.n392: 9 loads, 9 SLICEs
      Net i_fifo.n191: 10 loads, 9 SLICEs
      Net i_filter.n1995: 1 loads, 1 SLICEs
      Net i_filter.n1882: 49 loads, 49 SLICEs
      Net i_filter.n1825: 16 loads, 16 SLICEs
      Net i_filter.n1997: 32 loads, 32 SLICEs
      Net i_filter.n1998: 16 loads, 16 SLICEs
      Net i_filter.n2000: 1 loads, 1 SLICEs
      Net i_filter.n2003: 1 loads, 1 SLICEs
      Net i_filter.ram_wen: 1 loads, 0 SLICEs
      Net i_mixer_ctrl.n216: 7 loads, 7 SLICEs
      Net i_mixer_ctrl.n218: 8 loads, 8 SLICEs
   Number of LSRs:  5
      Net i_sync.n225: 4 loads, 4 SLICEs
      Net i_spi.cs_sync[1]: 4 loads, 4 SLICEs
      Net cs_sync_adj_805[1]: 3 loads, 3 SLICEs
      Net i_mixer.n216: 16 loads, 16 SLICEs
      Net i_filter.n2007: 16 loads, 16 SLICEs
   Top 10 highest fanout non-clock nets:
      Net i_filter.n1882: 50 loads
      Net n33: 37 loads
      Net dac_lrck_pin_c: 34 loads
      Net fifo_read_en: 34 loads
      Net i_filter.n1997: 32 loads
      Net i_player.n1989: 32 loads
      Net VCC_net: 22 loads
      Net i_sync.n225: 20 loads
      Net i_filter.accumulator[22]: 18 loads
      Net i_filter.accumulator[23]: 18 loads





   Number of warnings:  16
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map:
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc (23) : No
     port matched 'led_pin'.
WARNING <1026001> - map:
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc (24) : No
     port matched 'led_pin'.
WARNING <1026001> - map:
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc (25) : No
     port matched 'led_fifo_empty_pin'.
WARNING <1026001> - map:
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc (26) : No
     port matched 'led_fifo_empty_pin'.
WARNING <1027013> - map: No port matched 'led_pin'.
WARNING <1026001> - map:

                                    Page 2





Design Errors/Criticals/Warnings (cont)
---------------------------------------
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc (23) : Can't
     resolve object 'led_pin' in constraint 'ldc_set_location -site {37}
     [get_ports led_pin]'.
WARNING <1027013> - map: No port matched 'led_pin'.
WARNING <1026001> - map:
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc (24) : Can't
     resolve object 'led_pin' in constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS33} [get_ports led_pin]'.
WARNING <1027013> - map: No port matched 'led_fifo_empty_pin'.
WARNING <1026001> - map:
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc (25) : Can't
     resolve object 'led_fifo_empty_pin' in constraint 'ldc_set_location -site
     {36} [get_ports led_fifo_empty_pin]'.
WARNING <1027013> - map: No port matched 'led_fifo_empty_pin'.
WARNING <1026001> - map:
     C:/Users/cojedadesilva/Downloads/fpga_dev_board_test/pins.pdc (26) : Can't
     resolve object 'led_fifo_empty_pin' in constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS33} [get_ports led_fifo_empty_pin]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {37}
     [get_ports led_pin]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS33} [get_ports led_pin]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {36}
     [get_ports led_fifo_empty_pin]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {IO_TYPE=LVCMOS33} [get_ports led_fifo_empty_pin]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_cs_pin          | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_mosi_pin        | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dac_lrck_pin        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dac_bclk_pin        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_sck_pin         | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dac_din_pin         | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_cs_mix_pin      | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_48k_pin         | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i_mixer/i2358_3_lut_1_lut was optimized away.
Block i_player/i7_1_lut was optimized away.
Block hf_osc.vlo_inst was optimized away.

                                    Page 3






OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk_48mhz
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: i_sync/mcu_clk_sync_i0
         Type: IOLOGIC
Instance Name: i_spi/mosi_sync_i0
         Type: IOLOGIC
Instance Name: i_spi/sck_sync_i0
         Type: IOLOGIC
Instance Name: i_spi/cs_sync_i0
         Type: IOLOGIC
Instance Name: i_player/shift_reg_i16
         Type: IOLOGIC
Instance Name: i_fifo/mem0
         Type: EBR
Instance Name: i_mixer/mult_12
         Type: DSP
Instance Name: i_mixer/mult_11
         Type: DSP
Instance Name: i_mixer/mult_526
         Type: DSP
Instance Name: i_mixer/mult_525
         Type: DSP
Instance Name: i_filter/ram0
         Type: EBR
Instance Name: i_mixer_ctrl/cs_sync_i0
         Type: IOLOGIC
Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 21
   Total number of constraints dropped: 4
   Dropped constraints are:
     ldc_set_location -site {37} [get_ports led_pin]
     ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports led_pin]
     ldc_set_location -site {36} [get_ports led_fifo_empty_pin]
     ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports led_fifo_empty_pin]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 79 MB
Checksum -- map: 80e001a27934ac774fe382616b16b607f75dad0

                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
