Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:32:15 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/phasegen_timing_routed.rpt
| Design       : phasegen
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 76 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.463        0.000                      0                  289        0.008        0.000                      0                  289        1.500        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.463        0.000                      0                  289        0.008        0.000                      0                  289        1.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 p_Val2_2_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            outval_V_1_payload_B_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 2.146ns (68.974%)  route 0.965ns (31.026%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.537 - 4.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=187, unset)          1.731     1.731    ap_clk
    SLICE_X3Y46          FDRE                                         r  p_Val2_2_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456     2.187 r  p_Val2_2_reg_249_reg[1]/Q
                         net (fo=2, routed)           0.432     2.619    p_Val2_2_reg_249[1]
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     2.743 r  p_Val2_4_reg_264[3]_i_4/O
                         net (fo=1, routed)           0.000     2.743    p_Val2_4_reg_264[3]_i_4_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.276 r  p_Val2_4_reg_264_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.276    p_Val2_4_reg_264_reg[3]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.393 r  p_Val2_4_reg_264_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.393    p_Val2_4_reg_264_reg[7]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.510 r  outval_V_1_payload_A_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.511    outval_V_1_payload_A_reg[3]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.628 r  outval_V_1_payload_A_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.628    outval_V_1_payload_A_reg[7]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.745 r  outval_V_1_payload_A_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    outval_V_1_payload_A_reg[11]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.862 r  outval_V_1_payload_A_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    outval_V_1_payload_A_reg[15]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.979 r  outval_V_1_payload_A_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.979    outval_V_1_payload_A_reg[19]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.310 r  outval_V_1_payload_A_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.532     4.842    tmp11_fu_196_p5[23]
    SLICE_X4Y55          FDRE                                         r  outval_V_1_payload_B_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=187, unset)          1.537     5.537    ap_clk
    SLICE_X4Y55          FDRE                                         r  outval_V_1_payload_B_reg[23]/C
                         clock pessimism              0.000     5.537    
                         clock uncertainty           -0.035     5.502    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)       -0.196     5.306    outval_V_1_payload_B_reg[23]
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 p_Val2_3_reg_259_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            outval_V_1_payload_A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.348ns (86.827%)  route 0.053ns (13.173%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=187, unset)          0.587     0.587    ap_clk
    SLICE_X5Y49          FDRE                                         r  p_Val2_3_reg_259_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  p_Val2_3_reg_259_reg[11]/Q
                         net (fo=1, routed)           0.052     0.780    p_Val2_3_reg_259[11]
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.045     0.825 r  outval_V_1_payload_A[3]_i_2/O
                         net (fo=1, routed)           0.000     0.825    outval_V_1_payload_A[3]_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.934 r  outval_V_1_payload_A_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.935    outval_V_1_payload_A_reg[3]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.988 r  outval_V_1_payload_A_reg[7]_i_1/O[0]
                         net (fo=3, routed)           0.000     0.988    tmp11_fu_196_p5[4]
    SLICE_X4Y50          FDRE                                         r  outval_V_1_payload_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=187, unset)          0.850     0.850    ap_clk
    SLICE_X4Y50          FDRE                                         r  outval_V_1_payload_A_reg[4]/C
                         clock pessimism              0.000     0.850    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.130     0.980    outval_V_1_payload_A_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         4.000       3.000      SLICE_X1Y53  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X1Y53  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X1Y53  ap_CS_fsm_reg[0]/C



