verilog work "shift_register.v"
verilog work "vitsual_test_shift_register.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
