|simple
clk => clk.IN10
rst => rst.IN1
exec => always0.IN1
exec => always0.IN1
exec => always0.IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
out[0] <= mem_out1[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= mem_out1[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= mem_out1[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= mem_out1[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= mem_out1[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= mem_out1[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= mem_out1[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= mem_out1[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= mem_out1[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= mem_out1[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= mem_out1[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= mem_out1[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= mem_out1[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= mem_out1[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= mem_out1[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= mem_out1[15].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= pc_out[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= pc_out[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= pc_out[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= pc_out[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= pc_out[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= pc_out[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= pc_out[6].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= pc_out[7].DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= pc_out[8].DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= pc_out[9].DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= pc_out[10].DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= pc_out[11].DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= pc_out[12].DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= pc_out[13].DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= pc_out[14].DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= pc_out[15].DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= szcv_register:szcv_regi.reg_out
out3[1] <= <GND>
out3[2] <= <GND>
out3[3] <= <GND>
out3[4] <= <GND>
out3[5] <= <GND>
out3[6] <= <GND>
out3[7] <= <GND>
out3[8] <= <GND>
out3[9] <= <GND>
out3[10] <= <GND>
out3[11] <= <GND>
out3[12] <= <GND>
out3[13] <= <GND>
out3[14] <= <GND>
out3[15] <= <GND>
out4[0] <= control:controls.jump
out4[1] <= <GND>
out4[2] <= <GND>
out4[3] <= <GND>
out4[4] <= <GND>
out4[5] <= <GND>
out4[6] <= <GND>
out4[7] <= <GND>
out4[8] <= <GND>
out4[9] <= <GND>
out4[10] <= <GND>
out4[11] <= <GND>
out4[12] <= <GND>
out4[13] <= <GND>
out4[14] <= <GND>
out4[15] <= <GND>
out4[16] <= <GND>
out4[17] <= <GND>
out4[18] <= <GND>
out4[19] <= <GND>
out4[20] <= <GND>
out4[21] <= <GND>
out4[22] <= <GND>
out4[23] <= <GND>
out4[24] <= <GND>
out4[25] <= <GND>
out4[26] <= <GND>
out4[27] <= <GND>
out4[28] <= <GND>
out4[29] <= <GND>
out4[30] <= <GND>
out4[31] <= <GND>
seg_out[0] <= seven:sev.out
seg_out[1] <= seven:sev.out
seg_out[2] <= seven:sev.out
seg_out[3] <= seven:sev.out
seg_out[4] <= seven:sev.out
seg_out[5] <= seven:sev.out
seg_out[6] <= seven:sev.out
seg_out[7] <= seven:sev.out
seg_out[8] <= seven:sev.out
seg_out[9] <= seven:sev.out
seg_out[10] <= seven:sev.out
seg_out[11] <= seven:sev.out
seg_out[12] <= seven:sev.out
seg_out[13] <= seven:sev.out
seg_out[14] <= seven:sev.out
seg_out[15] <= seven:sev.out
seg_out[16] <= seven:sev.out
seg_out[17] <= seven:sev.out
seg_out[18] <= seven:sev.out
seg_out[19] <= seven:sev.out
seg_out[20] <= seven:sev.out
seg_out[21] <= seven:sev.out
seg_out[22] <= seven:sev.out
seg_out[23] <= seven:sev.out
seg_out[24] <= seven:sev.out
seg_out[25] <= seven:sev.out
seg_out[26] <= seven:sev.out
seg_out[27] <= seven:sev.out
seg_out[28] <= seven:sev.out
seg_out[29] <= seven:sev.out
seg_out[30] <= seven:sev.out
seg_out[31] <= seven:sev.out
seg_out_2[0] <= seven:sev2.out
seg_out_2[1] <= seven:sev2.out
seg_out_2[2] <= seven:sev2.out
seg_out_2[3] <= seven:sev2.out
seg_out_2[4] <= seven:sev2.out
seg_out_2[5] <= seven:sev2.out
seg_out_2[6] <= seven:sev2.out
seg_out_2[7] <= seven:sev2.out
seg_out_2[8] <= seven:sev2.out
seg_out_2[9] <= seven:sev2.out
seg_out_2[10] <= seven:sev2.out
seg_out_2[11] <= seven:sev2.out
seg_out_2[12] <= seven:sev2.out
seg_out_2[13] <= seven:sev2.out
seg_out_2[14] <= seven:sev2.out
seg_out_2[15] <= seven:sev2.out
seg_out_2[16] <= seven:sev2.out
seg_out_2[17] <= seven:sev2.out
seg_out_2[18] <= seven:sev2.out
seg_out_2[19] <= seven:sev2.out
seg_out_2[20] <= seven:sev2.out
seg_out_2[21] <= seven:sev2.out
seg_out_2[22] <= seven:sev2.out
seg_out_2[23] <= seven:sev2.out
seg_out_2[24] <= seven:sev2.out
seg_out_2[25] <= seven:sev2.out
seg_out_2[26] <= seven:sev2.out
seg_out_2[27] <= seven:sev2.out
seg_out_2[28] <= seven:sev2.out
seg_out_2[29] <= seven:sev2.out
seg_out_2[30] <= seven:sev2.out
seg_out_2[31] <= seven:sev2.out
seg_sel <= SEG_SEL:seg_SEL.seg_sel
seg_sel_1 <= SEG_SEL:seg_SEL.seg_sel_1
seg_sel_2 <= SEG_SEL:seg_SEL.seg_sel_2
seg_sel_3 <= SEG_SEL:seg_SEL.seg_sel_3
seg_sel_4 <= SEG_SEL:seg_SEL.seg_sel_4
seg_sel_5 <= SEG_SEL:seg_SEL.seg_sel_5
seg_sel_6 <= SEG_SEL:seg_SEL.seg_sel_6
seg_sel_7 <= SEG_SEL:seg_SEL.seg_sel_7
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|control:controls
phase[0] => Equal1.IN2
phase[0] => Equal20.IN1
phase[1] => Equal1.IN1
phase[1] => Equal20.IN2
phase[2] => Equal1.IN0
phase[2] => Equal20.IN0
S => always0.IN0
Z => always0.IN1
Z => Decoder2.IN0
C => ~NO_FANOUT~
V => always0.IN1
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => always0.IN1
instruction[4] => Mux10.IN5
instruction[4] => alu_instruction.DATAB
instruction[5] => Mux9.IN5
instruction[5] => alu_instruction.DATAB
instruction[6] => Mux8.IN5
instruction[6] => alu_instruction.DATAB
instruction[7] => Mux7.IN5
instruction[7] => alu_instruction.DATAB
instruction[8] => Mux0.IN10
instruction[8] => Mux1.IN10
instruction[8] => Mux2.IN10
instruction[8] => Mux3.IN10
instruction[9] => Mux0.IN9
instruction[9] => Mux1.IN9
instruction[9] => Mux2.IN9
instruction[9] => Mux3.IN9
instruction[10] => Mux0.IN8
instruction[10] => Mux1.IN8
instruction[10] => Mux2.IN8
instruction[10] => Mux3.IN8
instruction[10] => alu_instruction.DATAA
instruction[11] => Mux4.IN10
instruction[11] => Decoder3.IN2
instruction[11] => Mux5.IN10
instruction[11] => Mux6.IN10
instruction[11] => alu_instruction.DATAA
instruction[12] => Mux4.IN9
instruction[12] => Decoder3.IN1
instruction[12] => Mux5.IN9
instruction[12] => Mux6.IN9
instruction[12] => alu_instruction.DATAA
instruction[13] => Mux4.IN8
instruction[13] => Decoder3.IN0
instruction[13] => Mux5.IN8
instruction[13] => Mux6.IN8
instruction[13] => alu_instruction.DATAA
instruction[14] => Decoder4.IN1
instruction[14] => Mux7.IN4
instruction[14] => Mux8.IN4
instruction[14] => Mux9.IN4
instruction[14] => Mux10.IN4
instruction[14] => alu_instruction[4].DATAIN
instruction[14] => Equal0.IN1
instruction[15] => Decoder4.IN0
instruction[15] => Mux7.IN3
instruction[15] => Mux8.IN3
instruction[15] => Mux9.IN3
instruction[15] => Mux10.IN3
instruction[15] => alu_instruction[5].DATAIN
instruction[15] => Equal0.IN0
aluc_e <= always0.DB_MAX_OUTPUT_PORT_TYPE
ar_e <= always0.DB_MAX_OUTPUT_PORT_TYPE
br_e <= always0.DB_MAX_OUTPUT_PORT_TYPE
dr_e <= always0.DB_MAX_OUTPUT_PORT_TYPE
mdr_e <= always0.DB_MAX_OUTPUT_PORT_TYPE
ir_e <= always0.DB_MAX_OUTPUT_PORT_TYPE
genr_w <= always0.DB_MAX_OUTPUT_PORT_TYPE
mem_e <= always0.DB_MAX_OUTPUT_PORT_TYPE
mem_w <= always0.DB_MAX_OUTPUT_PORT_TYPE
jump <= always0.DB_MAX_OUTPUT_PORT_TYPE
m2_s <= always0.DB_MAX_OUTPUT_PORT_TYPE
m3_s <= always0.DB_MAX_OUTPUT_PORT_TYPE
m4_s <= always0.DB_MAX_OUTPUT_PORT_TYPE
m5_s <= always0.DB_MAX_OUTPUT_PORT_TYPE
m7_s <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
m8_s <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
m9_s <= always0.DB_MAX_OUTPUT_PORT_TYPE
out_s <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
hlt <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
szcv_s <= always0.DB_MAX_OUTPUT_PORT_TYPE
alu_instruction[0] <= alu_instruction.DB_MAX_OUTPUT_PORT_TYPE
alu_instruction[1] <= alu_instruction.DB_MAX_OUTPUT_PORT_TYPE
alu_instruction[2] <= alu_instruction.DB_MAX_OUTPUT_PORT_TYPE
alu_instruction[3] <= alu_instruction.DB_MAX_OUTPUT_PORT_TYPE
alu_instruction[4] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
alu_instruction[5] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev|displaydigit:digit1
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
led[0] <= <GND>
led[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev|displaydigit:digit2
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
led[0] <= <GND>
led[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev|displaydigit:digit3
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
led[0] <= <GND>
led[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev|displaydigit:digit4
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
led[0] <= <GND>
led[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev2
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
signal => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev2|displaydigit:digit1
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
led[0] <= <GND>
led[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev2|displaydigit:digit2
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
led[0] <= <GND>
led[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev2|displaydigit:digit3
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
led[0] <= <GND>
led[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|simple|seven:sev2|displaydigit:digit4
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
led[0] <= <GND>
led[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|simple|SEG_SEL:seg_SEL
in[0] => Equal0.IN2
in[0] => Equal1.IN0
in[0] => Equal2.IN2
in[0] => Equal3.IN1
in[0] => Equal4.IN2
in[0] => Equal5.IN1
in[0] => Equal6.IN2
in[0] => Equal7.IN2
in[1] => Equal0.IN1
in[1] => Equal1.IN2
in[1] => Equal2.IN0
in[1] => Equal3.IN0
in[1] => Equal4.IN1
in[1] => Equal5.IN2
in[1] => Equal6.IN1
in[1] => Equal7.IN1
in[2] => Equal0.IN0
in[2] => Equal1.IN1
in[2] => Equal2.IN1
in[2] => Equal3.IN2
in[2] => Equal4.IN0
in[2] => Equal5.IN0
in[2] => Equal6.IN0
in[2] => Equal7.IN0
seg_sel <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel_1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg_sel_2 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
seg_sel_3 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
seg_sel_4 <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
seg_sel_5 <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
seg_sel_6 <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
seg_sel_7 <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|simple|szcv_register:szcv_regi
reg_e => reg_out[0]~reg0.CLK
reg_e => reg_out[1]~reg0.CLK
reg_e => reg_out[2]~reg0.CLK
reg_e => reg_out[3]~reg0.CLK
reg_write_en => reg_out[0]~reg0.ENA
reg_write_en => reg_out[1]~reg0.ENA
reg_write_en => reg_out[2]~reg0.ENA
reg_write_en => reg_out[3]~reg0.ENA
reg_in[0] => reg_out[0]~reg0.DATAIN
reg_in[1] => reg_out[1]~reg0.DATAIN
reg_in[2] => reg_out[2]~reg0.DATAIN
reg_in[3] => reg_out[3]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|register_16:IR
reg_e => reg_out[0]~reg0.CLK
reg_e => reg_out[1]~reg0.CLK
reg_e => reg_out[2]~reg0.CLK
reg_e => reg_out[3]~reg0.CLK
reg_e => reg_out[4]~reg0.CLK
reg_e => reg_out[5]~reg0.CLK
reg_e => reg_out[6]~reg0.CLK
reg_e => reg_out[7]~reg0.CLK
reg_e => reg_out[8]~reg0.CLK
reg_e => reg_out[9]~reg0.CLK
reg_e => reg_out[10]~reg0.CLK
reg_e => reg_out[11]~reg0.CLK
reg_e => reg_out[12]~reg0.CLK
reg_e => reg_out[13]~reg0.CLK
reg_e => reg_out[14]~reg0.CLK
reg_e => reg_out[15]~reg0.CLK
reg_write_en => reg_out[0]~reg0.ENA
reg_write_en => reg_out[1]~reg0.ENA
reg_write_en => reg_out[2]~reg0.ENA
reg_write_en => reg_out[3]~reg0.ENA
reg_write_en => reg_out[4]~reg0.ENA
reg_write_en => reg_out[5]~reg0.ENA
reg_write_en => reg_out[6]~reg0.ENA
reg_write_en => reg_out[7]~reg0.ENA
reg_write_en => reg_out[8]~reg0.ENA
reg_write_en => reg_out[9]~reg0.ENA
reg_write_en => reg_out[10]~reg0.ENA
reg_write_en => reg_out[11]~reg0.ENA
reg_write_en => reg_out[12]~reg0.ENA
reg_write_en => reg_out[13]~reg0.ENA
reg_write_en => reg_out[14]~reg0.ENA
reg_write_en => reg_out[15]~reg0.ENA
reg_in[0] => reg_out[0]~reg0.DATAIN
reg_in[1] => reg_out[1]~reg0.DATAIN
reg_in[2] => reg_out[2]~reg0.DATAIN
reg_in[3] => reg_out[3]~reg0.DATAIN
reg_in[4] => reg_out[4]~reg0.DATAIN
reg_in[5] => reg_out[5]~reg0.DATAIN
reg_in[6] => reg_out[6]~reg0.DATAIN
reg_in[7] => reg_out[7]~reg0.DATAIN
reg_in[8] => reg_out[8]~reg0.DATAIN
reg_in[9] => reg_out[9]~reg0.DATAIN
reg_in[10] => reg_out[10]~reg0.DATAIN
reg_in[11] => reg_out[11]~reg0.DATAIN
reg_in[12] => reg_out[12]~reg0.DATAIN
reg_in[13] => reg_out[13]~reg0.DATAIN
reg_in[14] => reg_out[14]~reg0.DATAIN
reg_in[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|register_16:AR
reg_e => reg_out[0]~reg0.CLK
reg_e => reg_out[1]~reg0.CLK
reg_e => reg_out[2]~reg0.CLK
reg_e => reg_out[3]~reg0.CLK
reg_e => reg_out[4]~reg0.CLK
reg_e => reg_out[5]~reg0.CLK
reg_e => reg_out[6]~reg0.CLK
reg_e => reg_out[7]~reg0.CLK
reg_e => reg_out[8]~reg0.CLK
reg_e => reg_out[9]~reg0.CLK
reg_e => reg_out[10]~reg0.CLK
reg_e => reg_out[11]~reg0.CLK
reg_e => reg_out[12]~reg0.CLK
reg_e => reg_out[13]~reg0.CLK
reg_e => reg_out[14]~reg0.CLK
reg_e => reg_out[15]~reg0.CLK
reg_write_en => reg_out[0]~reg0.ENA
reg_write_en => reg_out[1]~reg0.ENA
reg_write_en => reg_out[2]~reg0.ENA
reg_write_en => reg_out[3]~reg0.ENA
reg_write_en => reg_out[4]~reg0.ENA
reg_write_en => reg_out[5]~reg0.ENA
reg_write_en => reg_out[6]~reg0.ENA
reg_write_en => reg_out[7]~reg0.ENA
reg_write_en => reg_out[8]~reg0.ENA
reg_write_en => reg_out[9]~reg0.ENA
reg_write_en => reg_out[10]~reg0.ENA
reg_write_en => reg_out[11]~reg0.ENA
reg_write_en => reg_out[12]~reg0.ENA
reg_write_en => reg_out[13]~reg0.ENA
reg_write_en => reg_out[14]~reg0.ENA
reg_write_en => reg_out[15]~reg0.ENA
reg_in[0] => reg_out[0]~reg0.DATAIN
reg_in[1] => reg_out[1]~reg0.DATAIN
reg_in[2] => reg_out[2]~reg0.DATAIN
reg_in[3] => reg_out[3]~reg0.DATAIN
reg_in[4] => reg_out[4]~reg0.DATAIN
reg_in[5] => reg_out[5]~reg0.DATAIN
reg_in[6] => reg_out[6]~reg0.DATAIN
reg_in[7] => reg_out[7]~reg0.DATAIN
reg_in[8] => reg_out[8]~reg0.DATAIN
reg_in[9] => reg_out[9]~reg0.DATAIN
reg_in[10] => reg_out[10]~reg0.DATAIN
reg_in[11] => reg_out[11]~reg0.DATAIN
reg_in[12] => reg_out[12]~reg0.DATAIN
reg_in[13] => reg_out[13]~reg0.DATAIN
reg_in[14] => reg_out[14]~reg0.DATAIN
reg_in[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|register_16:BR
reg_e => reg_out[0]~reg0.CLK
reg_e => reg_out[1]~reg0.CLK
reg_e => reg_out[2]~reg0.CLK
reg_e => reg_out[3]~reg0.CLK
reg_e => reg_out[4]~reg0.CLK
reg_e => reg_out[5]~reg0.CLK
reg_e => reg_out[6]~reg0.CLK
reg_e => reg_out[7]~reg0.CLK
reg_e => reg_out[8]~reg0.CLK
reg_e => reg_out[9]~reg0.CLK
reg_e => reg_out[10]~reg0.CLK
reg_e => reg_out[11]~reg0.CLK
reg_e => reg_out[12]~reg0.CLK
reg_e => reg_out[13]~reg0.CLK
reg_e => reg_out[14]~reg0.CLK
reg_e => reg_out[15]~reg0.CLK
reg_write_en => reg_out[0]~reg0.ENA
reg_write_en => reg_out[1]~reg0.ENA
reg_write_en => reg_out[2]~reg0.ENA
reg_write_en => reg_out[3]~reg0.ENA
reg_write_en => reg_out[4]~reg0.ENA
reg_write_en => reg_out[5]~reg0.ENA
reg_write_en => reg_out[6]~reg0.ENA
reg_write_en => reg_out[7]~reg0.ENA
reg_write_en => reg_out[8]~reg0.ENA
reg_write_en => reg_out[9]~reg0.ENA
reg_write_en => reg_out[10]~reg0.ENA
reg_write_en => reg_out[11]~reg0.ENA
reg_write_en => reg_out[12]~reg0.ENA
reg_write_en => reg_out[13]~reg0.ENA
reg_write_en => reg_out[14]~reg0.ENA
reg_write_en => reg_out[15]~reg0.ENA
reg_in[0] => reg_out[0]~reg0.DATAIN
reg_in[1] => reg_out[1]~reg0.DATAIN
reg_in[2] => reg_out[2]~reg0.DATAIN
reg_in[3] => reg_out[3]~reg0.DATAIN
reg_in[4] => reg_out[4]~reg0.DATAIN
reg_in[5] => reg_out[5]~reg0.DATAIN
reg_in[6] => reg_out[6]~reg0.DATAIN
reg_in[7] => reg_out[7]~reg0.DATAIN
reg_in[8] => reg_out[8]~reg0.DATAIN
reg_in[9] => reg_out[9]~reg0.DATAIN
reg_in[10] => reg_out[10]~reg0.DATAIN
reg_in[11] => reg_out[11]~reg0.DATAIN
reg_in[12] => reg_out[12]~reg0.DATAIN
reg_in[13] => reg_out[13]~reg0.DATAIN
reg_in[14] => reg_out[14]~reg0.DATAIN
reg_in[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|register_16:DR
reg_e => reg_out[0]~reg0.CLK
reg_e => reg_out[1]~reg0.CLK
reg_e => reg_out[2]~reg0.CLK
reg_e => reg_out[3]~reg0.CLK
reg_e => reg_out[4]~reg0.CLK
reg_e => reg_out[5]~reg0.CLK
reg_e => reg_out[6]~reg0.CLK
reg_e => reg_out[7]~reg0.CLK
reg_e => reg_out[8]~reg0.CLK
reg_e => reg_out[9]~reg0.CLK
reg_e => reg_out[10]~reg0.CLK
reg_e => reg_out[11]~reg0.CLK
reg_e => reg_out[12]~reg0.CLK
reg_e => reg_out[13]~reg0.CLK
reg_e => reg_out[14]~reg0.CLK
reg_e => reg_out[15]~reg0.CLK
reg_write_en => reg_out[0]~reg0.ENA
reg_write_en => reg_out[1]~reg0.ENA
reg_write_en => reg_out[2]~reg0.ENA
reg_write_en => reg_out[3]~reg0.ENA
reg_write_en => reg_out[4]~reg0.ENA
reg_write_en => reg_out[5]~reg0.ENA
reg_write_en => reg_out[6]~reg0.ENA
reg_write_en => reg_out[7]~reg0.ENA
reg_write_en => reg_out[8]~reg0.ENA
reg_write_en => reg_out[9]~reg0.ENA
reg_write_en => reg_out[10]~reg0.ENA
reg_write_en => reg_out[11]~reg0.ENA
reg_write_en => reg_out[12]~reg0.ENA
reg_write_en => reg_out[13]~reg0.ENA
reg_write_en => reg_out[14]~reg0.ENA
reg_write_en => reg_out[15]~reg0.ENA
reg_in[0] => reg_out[0]~reg0.DATAIN
reg_in[1] => reg_out[1]~reg0.DATAIN
reg_in[2] => reg_out[2]~reg0.DATAIN
reg_in[3] => reg_out[3]~reg0.DATAIN
reg_in[4] => reg_out[4]~reg0.DATAIN
reg_in[5] => reg_out[5]~reg0.DATAIN
reg_in[6] => reg_out[6]~reg0.DATAIN
reg_in[7] => reg_out[7]~reg0.DATAIN
reg_in[8] => reg_out[8]~reg0.DATAIN
reg_in[9] => reg_out[9]~reg0.DATAIN
reg_in[10] => reg_out[10]~reg0.DATAIN
reg_in[11] => reg_out[11]~reg0.DATAIN
reg_in[12] => reg_out[12]~reg0.DATAIN
reg_in[13] => reg_out[13]~reg0.DATAIN
reg_in[14] => reg_out[14]~reg0.DATAIN
reg_in[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|register_16:MDR
reg_e => reg_out[0]~reg0.CLK
reg_e => reg_out[1]~reg0.CLK
reg_e => reg_out[2]~reg0.CLK
reg_e => reg_out[3]~reg0.CLK
reg_e => reg_out[4]~reg0.CLK
reg_e => reg_out[5]~reg0.CLK
reg_e => reg_out[6]~reg0.CLK
reg_e => reg_out[7]~reg0.CLK
reg_e => reg_out[8]~reg0.CLK
reg_e => reg_out[9]~reg0.CLK
reg_e => reg_out[10]~reg0.CLK
reg_e => reg_out[11]~reg0.CLK
reg_e => reg_out[12]~reg0.CLK
reg_e => reg_out[13]~reg0.CLK
reg_e => reg_out[14]~reg0.CLK
reg_e => reg_out[15]~reg0.CLK
reg_write_en => reg_out[0]~reg0.ENA
reg_write_en => reg_out[1]~reg0.ENA
reg_write_en => reg_out[2]~reg0.ENA
reg_write_en => reg_out[3]~reg0.ENA
reg_write_en => reg_out[4]~reg0.ENA
reg_write_en => reg_out[5]~reg0.ENA
reg_write_en => reg_out[6]~reg0.ENA
reg_write_en => reg_out[7]~reg0.ENA
reg_write_en => reg_out[8]~reg0.ENA
reg_write_en => reg_out[9]~reg0.ENA
reg_write_en => reg_out[10]~reg0.ENA
reg_write_en => reg_out[11]~reg0.ENA
reg_write_en => reg_out[12]~reg0.ENA
reg_write_en => reg_out[13]~reg0.ENA
reg_write_en => reg_out[14]~reg0.ENA
reg_write_en => reg_out[15]~reg0.ENA
reg_in[0] => reg_out[0]~reg0.DATAIN
reg_in[1] => reg_out[1]~reg0.DATAIN
reg_in[2] => reg_out[2]~reg0.DATAIN
reg_in[3] => reg_out[3]~reg0.DATAIN
reg_in[4] => reg_out[4]~reg0.DATAIN
reg_in[5] => reg_out[5]~reg0.DATAIN
reg_in[6] => reg_out[6]~reg0.DATAIN
reg_in[7] => reg_out[7]~reg0.DATAIN
reg_in[8] => reg_out[8]~reg0.DATAIN
reg_in[9] => reg_out[9]~reg0.DATAIN
reg_in[10] => reg_out[10]~reg0.DATAIN
reg_in[11] => reg_out[11]~reg0.DATAIN
reg_in[12] => reg_out[12]~reg0.DATAIN
reg_in[13] => reg_out[13]~reg0.DATAIN
reg_in[14] => reg_out[14]~reg0.DATAIN
reg_in[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|register_general:registerfile
clk => reg_array[0][0].CLK
clk => reg_array[0][1].CLK
clk => reg_array[0][2].CLK
clk => reg_array[0][3].CLK
clk => reg_array[0][4].CLK
clk => reg_array[0][5].CLK
clk => reg_array[0][6].CLK
clk => reg_array[0][7].CLK
clk => reg_array[0][8].CLK
clk => reg_array[0][9].CLK
clk => reg_array[0][10].CLK
clk => reg_array[0][11].CLK
clk => reg_array[0][12].CLK
clk => reg_array[0][13].CLK
clk => reg_array[0][14].CLK
clk => reg_array[0][15].CLK
clk => reg_array[1][0].CLK
clk => reg_array[1][1].CLK
clk => reg_array[1][2].CLK
clk => reg_array[1][3].CLK
clk => reg_array[1][4].CLK
clk => reg_array[1][5].CLK
clk => reg_array[1][6].CLK
clk => reg_array[1][7].CLK
clk => reg_array[1][8].CLK
clk => reg_array[1][9].CLK
clk => reg_array[1][10].CLK
clk => reg_array[1][11].CLK
clk => reg_array[1][12].CLK
clk => reg_array[1][13].CLK
clk => reg_array[1][14].CLK
clk => reg_array[1][15].CLK
clk => reg_array[2][0].CLK
clk => reg_array[2][1].CLK
clk => reg_array[2][2].CLK
clk => reg_array[2][3].CLK
clk => reg_array[2][4].CLK
clk => reg_array[2][5].CLK
clk => reg_array[2][6].CLK
clk => reg_array[2][7].CLK
clk => reg_array[2][8].CLK
clk => reg_array[2][9].CLK
clk => reg_array[2][10].CLK
clk => reg_array[2][11].CLK
clk => reg_array[2][12].CLK
clk => reg_array[2][13].CLK
clk => reg_array[2][14].CLK
clk => reg_array[2][15].CLK
clk => reg_array[3][0].CLK
clk => reg_array[3][1].CLK
clk => reg_array[3][2].CLK
clk => reg_array[3][3].CLK
clk => reg_array[3][4].CLK
clk => reg_array[3][5].CLK
clk => reg_array[3][6].CLK
clk => reg_array[3][7].CLK
clk => reg_array[3][8].CLK
clk => reg_array[3][9].CLK
clk => reg_array[3][10].CLK
clk => reg_array[3][11].CLK
clk => reg_array[3][12].CLK
clk => reg_array[3][13].CLK
clk => reg_array[3][14].CLK
clk => reg_array[3][15].CLK
clk => reg_array[4][0].CLK
clk => reg_array[4][1].CLK
clk => reg_array[4][2].CLK
clk => reg_array[4][3].CLK
clk => reg_array[4][4].CLK
clk => reg_array[4][5].CLK
clk => reg_array[4][6].CLK
clk => reg_array[4][7].CLK
clk => reg_array[4][8].CLK
clk => reg_array[4][9].CLK
clk => reg_array[4][10].CLK
clk => reg_array[4][11].CLK
clk => reg_array[4][12].CLK
clk => reg_array[4][13].CLK
clk => reg_array[4][14].CLK
clk => reg_array[4][15].CLK
clk => reg_array[5][0].CLK
clk => reg_array[5][1].CLK
clk => reg_array[5][2].CLK
clk => reg_array[5][3].CLK
clk => reg_array[5][4].CLK
clk => reg_array[5][5].CLK
clk => reg_array[5][6].CLK
clk => reg_array[5][7].CLK
clk => reg_array[5][8].CLK
clk => reg_array[5][9].CLK
clk => reg_array[5][10].CLK
clk => reg_array[5][11].CLK
clk => reg_array[5][12].CLK
clk => reg_array[5][13].CLK
clk => reg_array[5][14].CLK
clk => reg_array[5][15].CLK
clk => reg_array[6][0].CLK
clk => reg_array[6][1].CLK
clk => reg_array[6][2].CLK
clk => reg_array[6][3].CLK
clk => reg_array[6][4].CLK
clk => reg_array[6][5].CLK
clk => reg_array[6][6].CLK
clk => reg_array[6][7].CLK
clk => reg_array[6][8].CLK
clk => reg_array[6][9].CLK
clk => reg_array[6][10].CLK
clk => reg_array[6][11].CLK
clk => reg_array[6][12].CLK
clk => reg_array[6][13].CLK
clk => reg_array[6][14].CLK
clk => reg_array[6][15].CLK
clk => reg_array[7][0].CLK
clk => reg_array[7][1].CLK
clk => reg_array[7][2].CLK
clk => reg_array[7][3].CLK
clk => reg_array[7][4].CLK
clk => reg_array[7][5].CLK
clk => reg_array[7][6].CLK
clk => reg_array[7][7].CLK
clk => reg_array[7][8].CLK
clk => reg_array[7][9].CLK
clk => reg_array[7][10].CLK
clk => reg_array[7][11].CLK
clk => reg_array[7][12].CLK
clk => reg_array[7][13].CLK
clk => reg_array[7][14].CLK
clk => reg_array[7][15].CLK
rst => reg_array[0][0].ACLR
rst => reg_array[0][1].ACLR
rst => reg_array[0][2].ACLR
rst => reg_array[0][3].ACLR
rst => reg_array[0][4].ACLR
rst => reg_array[0][5].ACLR
rst => reg_array[0][6].ACLR
rst => reg_array[0][7].ACLR
rst => reg_array[0][8].ACLR
rst => reg_array[0][9].ACLR
rst => reg_array[0][10].ACLR
rst => reg_array[0][11].ACLR
rst => reg_array[0][12].ACLR
rst => reg_array[0][13].ACLR
rst => reg_array[0][14].ACLR
rst => reg_array[0][15].ACLR
rst => reg_array[1][0].ACLR
rst => reg_array[1][1].ACLR
rst => reg_array[1][2].ACLR
rst => reg_array[1][3].ACLR
rst => reg_array[1][4].ACLR
rst => reg_array[1][5].ACLR
rst => reg_array[1][6].ACLR
rst => reg_array[1][7].ACLR
rst => reg_array[1][8].ACLR
rst => reg_array[1][9].ACLR
rst => reg_array[1][10].ACLR
rst => reg_array[1][11].ACLR
rst => reg_array[1][12].ACLR
rst => reg_array[1][13].ACLR
rst => reg_array[1][14].ACLR
rst => reg_array[1][15].ACLR
rst => reg_array[2][0].ACLR
rst => reg_array[2][1].ACLR
rst => reg_array[2][2].ACLR
rst => reg_array[2][3].ACLR
rst => reg_array[2][4].ACLR
rst => reg_array[2][5].ACLR
rst => reg_array[2][6].ACLR
rst => reg_array[2][7].ACLR
rst => reg_array[2][8].ACLR
rst => reg_array[2][9].ACLR
rst => reg_array[2][10].ACLR
rst => reg_array[2][11].ACLR
rst => reg_array[2][12].ACLR
rst => reg_array[2][13].ACLR
rst => reg_array[2][14].ACLR
rst => reg_array[2][15].ACLR
rst => reg_array[3][0].ACLR
rst => reg_array[3][1].ACLR
rst => reg_array[3][2].ACLR
rst => reg_array[3][3].ACLR
rst => reg_array[3][4].ACLR
rst => reg_array[3][5].ACLR
rst => reg_array[3][6].ACLR
rst => reg_array[3][7].ACLR
rst => reg_array[3][8].ACLR
rst => reg_array[3][9].ACLR
rst => reg_array[3][10].ACLR
rst => reg_array[3][11].ACLR
rst => reg_array[3][12].ACLR
rst => reg_array[3][13].ACLR
rst => reg_array[3][14].ACLR
rst => reg_array[3][15].ACLR
rst => reg_array[4][0].ACLR
rst => reg_array[4][1].ACLR
rst => reg_array[4][2].ACLR
rst => reg_array[4][3].ACLR
rst => reg_array[4][4].ACLR
rst => reg_array[4][5].ACLR
rst => reg_array[4][6].ACLR
rst => reg_array[4][7].ACLR
rst => reg_array[4][8].ACLR
rst => reg_array[4][9].ACLR
rst => reg_array[4][10].ACLR
rst => reg_array[4][11].ACLR
rst => reg_array[4][12].ACLR
rst => reg_array[4][13].ACLR
rst => reg_array[4][14].ACLR
rst => reg_array[4][15].ACLR
rst => reg_array[5][0].ACLR
rst => reg_array[5][1].ACLR
rst => reg_array[5][2].ACLR
rst => reg_array[5][3].ACLR
rst => reg_array[5][4].ACLR
rst => reg_array[5][5].ACLR
rst => reg_array[5][6].ACLR
rst => reg_array[5][7].ACLR
rst => reg_array[5][8].ACLR
rst => reg_array[5][9].ACLR
rst => reg_array[5][10].ACLR
rst => reg_array[5][11].ACLR
rst => reg_array[5][12].ACLR
rst => reg_array[5][13].ACLR
rst => reg_array[5][14].ACLR
rst => reg_array[5][15].ACLR
rst => reg_array[6][0].ACLR
rst => reg_array[6][1].ACLR
rst => reg_array[6][2].ACLR
rst => reg_array[6][3].ACLR
rst => reg_array[6][4].ACLR
rst => reg_array[6][5].ACLR
rst => reg_array[6][6].ACLR
rst => reg_array[6][7].ACLR
rst => reg_array[6][8].ACLR
rst => reg_array[6][9].ACLR
rst => reg_array[6][10].ACLR
rst => reg_array[6][11].ACLR
rst => reg_array[6][12].ACLR
rst => reg_array[6][13].ACLR
rst => reg_array[6][14].ACLR
rst => reg_array[6][15].ACLR
rst => reg_array[7][0].ACLR
rst => reg_array[7][1].ACLR
rst => reg_array[7][2].ACLR
rst => reg_array[7][3].ACLR
rst => reg_array[7][4].ACLR
rst => reg_array[7][5].ACLR
rst => reg_array[7][6].ACLR
rst => reg_array[7][7].ACLR
rst => reg_array[7][8].ACLR
rst => reg_array[7][9].ACLR
rst => reg_array[7][10].ACLR
rst => reg_array[7][11].ACLR
rst => reg_array[7][12].ACLR
rst => reg_array[7][13].ACLR
rst => reg_array[7][14].ACLR
rst => reg_array[7][15].ACLR
reg_write_en => reg_array[0][0].ENA
reg_write_en => reg_array[7][15].ENA
reg_write_en => reg_array[7][14].ENA
reg_write_en => reg_array[7][13].ENA
reg_write_en => reg_array[7][12].ENA
reg_write_en => reg_array[7][11].ENA
reg_write_en => reg_array[7][10].ENA
reg_write_en => reg_array[7][9].ENA
reg_write_en => reg_array[7][8].ENA
reg_write_en => reg_array[7][7].ENA
reg_write_en => reg_array[7][6].ENA
reg_write_en => reg_array[7][5].ENA
reg_write_en => reg_array[7][4].ENA
reg_write_en => reg_array[7][3].ENA
reg_write_en => reg_array[7][2].ENA
reg_write_en => reg_array[7][1].ENA
reg_write_en => reg_array[7][0].ENA
reg_write_en => reg_array[6][15].ENA
reg_write_en => reg_array[6][14].ENA
reg_write_en => reg_array[6][13].ENA
reg_write_en => reg_array[6][12].ENA
reg_write_en => reg_array[6][11].ENA
reg_write_en => reg_array[6][10].ENA
reg_write_en => reg_array[6][9].ENA
reg_write_en => reg_array[6][8].ENA
reg_write_en => reg_array[6][7].ENA
reg_write_en => reg_array[6][6].ENA
reg_write_en => reg_array[6][5].ENA
reg_write_en => reg_array[6][4].ENA
reg_write_en => reg_array[6][3].ENA
reg_write_en => reg_array[6][2].ENA
reg_write_en => reg_array[6][1].ENA
reg_write_en => reg_array[6][0].ENA
reg_write_en => reg_array[5][15].ENA
reg_write_en => reg_array[5][14].ENA
reg_write_en => reg_array[5][13].ENA
reg_write_en => reg_array[5][12].ENA
reg_write_en => reg_array[5][11].ENA
reg_write_en => reg_array[5][10].ENA
reg_write_en => reg_array[5][9].ENA
reg_write_en => reg_array[5][8].ENA
reg_write_en => reg_array[5][7].ENA
reg_write_en => reg_array[5][6].ENA
reg_write_en => reg_array[5][5].ENA
reg_write_en => reg_array[5][4].ENA
reg_write_en => reg_array[5][3].ENA
reg_write_en => reg_array[5][2].ENA
reg_write_en => reg_array[5][1].ENA
reg_write_en => reg_array[5][0].ENA
reg_write_en => reg_array[4][15].ENA
reg_write_en => reg_array[4][14].ENA
reg_write_en => reg_array[4][13].ENA
reg_write_en => reg_array[4][12].ENA
reg_write_en => reg_array[4][11].ENA
reg_write_en => reg_array[4][10].ENA
reg_write_en => reg_array[4][9].ENA
reg_write_en => reg_array[4][8].ENA
reg_write_en => reg_array[4][7].ENA
reg_write_en => reg_array[4][6].ENA
reg_write_en => reg_array[4][5].ENA
reg_write_en => reg_array[4][4].ENA
reg_write_en => reg_array[4][3].ENA
reg_write_en => reg_array[4][2].ENA
reg_write_en => reg_array[4][1].ENA
reg_write_en => reg_array[4][0].ENA
reg_write_en => reg_array[3][15].ENA
reg_write_en => reg_array[3][14].ENA
reg_write_en => reg_array[3][13].ENA
reg_write_en => reg_array[3][12].ENA
reg_write_en => reg_array[3][11].ENA
reg_write_en => reg_array[3][10].ENA
reg_write_en => reg_array[3][9].ENA
reg_write_en => reg_array[3][8].ENA
reg_write_en => reg_array[3][7].ENA
reg_write_en => reg_array[3][6].ENA
reg_write_en => reg_array[3][5].ENA
reg_write_en => reg_array[3][4].ENA
reg_write_en => reg_array[3][3].ENA
reg_write_en => reg_array[3][2].ENA
reg_write_en => reg_array[3][1].ENA
reg_write_en => reg_array[3][0].ENA
reg_write_en => reg_array[2][15].ENA
reg_write_en => reg_array[2][14].ENA
reg_write_en => reg_array[2][13].ENA
reg_write_en => reg_array[2][12].ENA
reg_write_en => reg_array[2][11].ENA
reg_write_en => reg_array[2][10].ENA
reg_write_en => reg_array[2][9].ENA
reg_write_en => reg_array[2][8].ENA
reg_write_en => reg_array[2][7].ENA
reg_write_en => reg_array[2][6].ENA
reg_write_en => reg_array[2][5].ENA
reg_write_en => reg_array[2][4].ENA
reg_write_en => reg_array[2][3].ENA
reg_write_en => reg_array[2][2].ENA
reg_write_en => reg_array[2][1].ENA
reg_write_en => reg_array[2][0].ENA
reg_write_en => reg_array[1][15].ENA
reg_write_en => reg_array[1][14].ENA
reg_write_en => reg_array[1][13].ENA
reg_write_en => reg_array[1][12].ENA
reg_write_en => reg_array[1][11].ENA
reg_write_en => reg_array[1][10].ENA
reg_write_en => reg_array[1][9].ENA
reg_write_en => reg_array[1][8].ENA
reg_write_en => reg_array[1][7].ENA
reg_write_en => reg_array[1][6].ENA
reg_write_en => reg_array[1][5].ENA
reg_write_en => reg_array[1][4].ENA
reg_write_en => reg_array[1][3].ENA
reg_write_en => reg_array[1][2].ENA
reg_write_en => reg_array[1][1].ENA
reg_write_en => reg_array[1][0].ENA
reg_write_en => reg_array[0][15].ENA
reg_write_en => reg_array[0][14].ENA
reg_write_en => reg_array[0][13].ENA
reg_write_en => reg_array[0][12].ENA
reg_write_en => reg_array[0][11].ENA
reg_write_en => reg_array[0][10].ENA
reg_write_en => reg_array[0][9].ENA
reg_write_en => reg_array[0][8].ENA
reg_write_en => reg_array[0][7].ENA
reg_write_en => reg_array[0][6].ENA
reg_write_en => reg_array[0][5].ENA
reg_write_en => reg_array[0][4].ENA
reg_write_en => reg_array[0][3].ENA
reg_write_en => reg_array[0][2].ENA
reg_write_en => reg_array[0][1].ENA
reg_write_dest[0] => Decoder0.IN2
reg_write_dest[1] => Decoder0.IN1
reg_write_dest[2] => Decoder0.IN0
reg_write_data[0] => reg_array.DATAB
reg_write_data[0] => reg_array.DATAB
reg_write_data[0] => reg_array.DATAB
reg_write_data[0] => reg_array.DATAB
reg_write_data[0] => reg_array.DATAB
reg_write_data[0] => reg_array.DATAB
reg_write_data[0] => reg_array.DATAB
reg_write_data[0] => reg_array.DATAB
reg_write_data[1] => reg_array.DATAB
reg_write_data[1] => reg_array.DATAB
reg_write_data[1] => reg_array.DATAB
reg_write_data[1] => reg_array.DATAB
reg_write_data[1] => reg_array.DATAB
reg_write_data[1] => reg_array.DATAB
reg_write_data[1] => reg_array.DATAB
reg_write_data[1] => reg_array.DATAB
reg_write_data[2] => reg_array.DATAB
reg_write_data[2] => reg_array.DATAB
reg_write_data[2] => reg_array.DATAB
reg_write_data[2] => reg_array.DATAB
reg_write_data[2] => reg_array.DATAB
reg_write_data[2] => reg_array.DATAB
reg_write_data[2] => reg_array.DATAB
reg_write_data[2] => reg_array.DATAB
reg_write_data[3] => reg_array.DATAB
reg_write_data[3] => reg_array.DATAB
reg_write_data[3] => reg_array.DATAB
reg_write_data[3] => reg_array.DATAB
reg_write_data[3] => reg_array.DATAB
reg_write_data[3] => reg_array.DATAB
reg_write_data[3] => reg_array.DATAB
reg_write_data[3] => reg_array.DATAB
reg_write_data[4] => reg_array.DATAB
reg_write_data[4] => reg_array.DATAB
reg_write_data[4] => reg_array.DATAB
reg_write_data[4] => reg_array.DATAB
reg_write_data[4] => reg_array.DATAB
reg_write_data[4] => reg_array.DATAB
reg_write_data[4] => reg_array.DATAB
reg_write_data[4] => reg_array.DATAB
reg_write_data[5] => reg_array.DATAB
reg_write_data[5] => reg_array.DATAB
reg_write_data[5] => reg_array.DATAB
reg_write_data[5] => reg_array.DATAB
reg_write_data[5] => reg_array.DATAB
reg_write_data[5] => reg_array.DATAB
reg_write_data[5] => reg_array.DATAB
reg_write_data[5] => reg_array.DATAB
reg_write_data[6] => reg_array.DATAB
reg_write_data[6] => reg_array.DATAB
reg_write_data[6] => reg_array.DATAB
reg_write_data[6] => reg_array.DATAB
reg_write_data[6] => reg_array.DATAB
reg_write_data[6] => reg_array.DATAB
reg_write_data[6] => reg_array.DATAB
reg_write_data[6] => reg_array.DATAB
reg_write_data[7] => reg_array.DATAB
reg_write_data[7] => reg_array.DATAB
reg_write_data[7] => reg_array.DATAB
reg_write_data[7] => reg_array.DATAB
reg_write_data[7] => reg_array.DATAB
reg_write_data[7] => reg_array.DATAB
reg_write_data[7] => reg_array.DATAB
reg_write_data[7] => reg_array.DATAB
reg_write_data[8] => reg_array.DATAB
reg_write_data[8] => reg_array.DATAB
reg_write_data[8] => reg_array.DATAB
reg_write_data[8] => reg_array.DATAB
reg_write_data[8] => reg_array.DATAB
reg_write_data[8] => reg_array.DATAB
reg_write_data[8] => reg_array.DATAB
reg_write_data[8] => reg_array.DATAB
reg_write_data[9] => reg_array.DATAB
reg_write_data[9] => reg_array.DATAB
reg_write_data[9] => reg_array.DATAB
reg_write_data[9] => reg_array.DATAB
reg_write_data[9] => reg_array.DATAB
reg_write_data[9] => reg_array.DATAB
reg_write_data[9] => reg_array.DATAB
reg_write_data[9] => reg_array.DATAB
reg_write_data[10] => reg_array.DATAB
reg_write_data[10] => reg_array.DATAB
reg_write_data[10] => reg_array.DATAB
reg_write_data[10] => reg_array.DATAB
reg_write_data[10] => reg_array.DATAB
reg_write_data[10] => reg_array.DATAB
reg_write_data[10] => reg_array.DATAB
reg_write_data[10] => reg_array.DATAB
reg_write_data[11] => reg_array.DATAB
reg_write_data[11] => reg_array.DATAB
reg_write_data[11] => reg_array.DATAB
reg_write_data[11] => reg_array.DATAB
reg_write_data[11] => reg_array.DATAB
reg_write_data[11] => reg_array.DATAB
reg_write_data[11] => reg_array.DATAB
reg_write_data[11] => reg_array.DATAB
reg_write_data[12] => reg_array.DATAB
reg_write_data[12] => reg_array.DATAB
reg_write_data[12] => reg_array.DATAB
reg_write_data[12] => reg_array.DATAB
reg_write_data[12] => reg_array.DATAB
reg_write_data[12] => reg_array.DATAB
reg_write_data[12] => reg_array.DATAB
reg_write_data[12] => reg_array.DATAB
reg_write_data[13] => reg_array.DATAB
reg_write_data[13] => reg_array.DATAB
reg_write_data[13] => reg_array.DATAB
reg_write_data[13] => reg_array.DATAB
reg_write_data[13] => reg_array.DATAB
reg_write_data[13] => reg_array.DATAB
reg_write_data[13] => reg_array.DATAB
reg_write_data[13] => reg_array.DATAB
reg_write_data[14] => reg_array.DATAB
reg_write_data[14] => reg_array.DATAB
reg_write_data[14] => reg_array.DATAB
reg_write_data[14] => reg_array.DATAB
reg_write_data[14] => reg_array.DATAB
reg_write_data[14] => reg_array.DATAB
reg_write_data[14] => reg_array.DATAB
reg_write_data[14] => reg_array.DATAB
reg_write_data[15] => reg_array.DATAB
reg_write_data[15] => reg_array.DATAB
reg_write_data[15] => reg_array.DATAB
reg_write_data[15] => reg_array.DATAB
reg_write_data[15] => reg_array.DATAB
reg_write_data[15] => reg_array.DATAB
reg_write_data[15] => reg_array.DATAB
reg_write_data[15] => reg_array.DATAB
reg_read_addr_1[0] => Mux0.IN2
reg_read_addr_1[0] => Mux1.IN2
reg_read_addr_1[0] => Mux2.IN2
reg_read_addr_1[0] => Mux3.IN2
reg_read_addr_1[0] => Mux4.IN2
reg_read_addr_1[0] => Mux5.IN2
reg_read_addr_1[0] => Mux6.IN2
reg_read_addr_1[0] => Mux7.IN2
reg_read_addr_1[0] => Mux8.IN2
reg_read_addr_1[0] => Mux9.IN2
reg_read_addr_1[0] => Mux10.IN2
reg_read_addr_1[0] => Mux11.IN2
reg_read_addr_1[0] => Mux12.IN2
reg_read_addr_1[0] => Mux13.IN2
reg_read_addr_1[0] => Mux14.IN2
reg_read_addr_1[0] => Mux15.IN2
reg_read_addr_1[1] => Mux0.IN1
reg_read_addr_1[1] => Mux1.IN1
reg_read_addr_1[1] => Mux2.IN1
reg_read_addr_1[1] => Mux3.IN1
reg_read_addr_1[1] => Mux4.IN1
reg_read_addr_1[1] => Mux5.IN1
reg_read_addr_1[1] => Mux6.IN1
reg_read_addr_1[1] => Mux7.IN1
reg_read_addr_1[1] => Mux8.IN1
reg_read_addr_1[1] => Mux9.IN1
reg_read_addr_1[1] => Mux10.IN1
reg_read_addr_1[1] => Mux11.IN1
reg_read_addr_1[1] => Mux12.IN1
reg_read_addr_1[1] => Mux13.IN1
reg_read_addr_1[1] => Mux14.IN1
reg_read_addr_1[1] => Mux15.IN1
reg_read_addr_1[2] => Mux0.IN0
reg_read_addr_1[2] => Mux1.IN0
reg_read_addr_1[2] => Mux2.IN0
reg_read_addr_1[2] => Mux3.IN0
reg_read_addr_1[2] => Mux4.IN0
reg_read_addr_1[2] => Mux5.IN0
reg_read_addr_1[2] => Mux6.IN0
reg_read_addr_1[2] => Mux7.IN0
reg_read_addr_1[2] => Mux8.IN0
reg_read_addr_1[2] => Mux9.IN0
reg_read_addr_1[2] => Mux10.IN0
reg_read_addr_1[2] => Mux11.IN0
reg_read_addr_1[2] => Mux12.IN0
reg_read_addr_1[2] => Mux13.IN0
reg_read_addr_1[2] => Mux14.IN0
reg_read_addr_1[2] => Mux15.IN0
reg_read_data_1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_2[0] => Mux16.IN2
reg_read_addr_2[0] => Mux17.IN2
reg_read_addr_2[0] => Mux18.IN2
reg_read_addr_2[0] => Mux19.IN2
reg_read_addr_2[0] => Mux20.IN2
reg_read_addr_2[0] => Mux21.IN2
reg_read_addr_2[0] => Mux22.IN2
reg_read_addr_2[0] => Mux23.IN2
reg_read_addr_2[0] => Mux24.IN2
reg_read_addr_2[0] => Mux25.IN2
reg_read_addr_2[0] => Mux26.IN2
reg_read_addr_2[0] => Mux27.IN2
reg_read_addr_2[0] => Mux28.IN2
reg_read_addr_2[0] => Mux29.IN2
reg_read_addr_2[0] => Mux30.IN2
reg_read_addr_2[0] => Mux31.IN2
reg_read_addr_2[1] => Mux16.IN1
reg_read_addr_2[1] => Mux17.IN1
reg_read_addr_2[1] => Mux18.IN1
reg_read_addr_2[1] => Mux19.IN1
reg_read_addr_2[1] => Mux20.IN1
reg_read_addr_2[1] => Mux21.IN1
reg_read_addr_2[1] => Mux22.IN1
reg_read_addr_2[1] => Mux23.IN1
reg_read_addr_2[1] => Mux24.IN1
reg_read_addr_2[1] => Mux25.IN1
reg_read_addr_2[1] => Mux26.IN1
reg_read_addr_2[1] => Mux27.IN1
reg_read_addr_2[1] => Mux28.IN1
reg_read_addr_2[1] => Mux29.IN1
reg_read_addr_2[1] => Mux30.IN1
reg_read_addr_2[1] => Mux31.IN1
reg_read_addr_2[2] => Mux16.IN0
reg_read_addr_2[2] => Mux17.IN0
reg_read_addr_2[2] => Mux18.IN0
reg_read_addr_2[2] => Mux19.IN0
reg_read_addr_2[2] => Mux20.IN0
reg_read_addr_2[2] => Mux21.IN0
reg_read_addr_2[2] => Mux22.IN0
reg_read_addr_2[2] => Mux23.IN0
reg_read_addr_2[2] => Mux24.IN0
reg_read_addr_2[2] => Mux25.IN0
reg_read_addr_2[2] => Mux26.IN0
reg_read_addr_2[2] => Mux27.IN0
reg_read_addr_2[2] => Mux28.IN0
reg_read_addr_2[2] => Mux29.IN0
reg_read_addr_2[2] => Mux30.IN0
reg_read_addr_2[2] => Mux31.IN0
reg_read_data_2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|simple|alu_control_unit:aluconu
alu_control_unit_e => ALU_Cnt[0]~reg0.CLK
alu_control_unit_e => ALU_Cnt[1]~reg0.CLK
alu_control_unit_e => ALU_Cnt[2]~reg0.CLK
alu_control_unit_e => ALU_Cnt[3]~reg0.CLK
instruction_six[0] => Decoder0.IN5
instruction_six[1] => Decoder0.IN4
instruction_six[2] => Decoder0.IN3
instruction_six[3] => Decoder0.IN2
instruction_six[4] => Decoder0.IN1
instruction_six[5] => Decoder0.IN0
ALU_Cnt[0] <= ALU_Cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Cnt[1] <= ALU_Cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Cnt[2] <= ALU_Cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Cnt[3] <= ALU_Cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|alu:alu_0
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN0
opcode[0] => Equal2.IN3
opcode[0] => Equal3.IN1
opcode[0] => Equal4.IN3
opcode[0] => Equal5.IN3
opcode[0] => Equal6.IN2
opcode[0] => Equal7.IN3
opcode[0] => Equal8.IN1
opcode[0] => Equal9.IN3
opcode[0] => Equal10.IN2
opcode[0] => Equal12.IN1
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN3
opcode[1] => Equal2.IN0
opcode[1] => Equal3.IN0
opcode[1] => Equal4.IN2
opcode[1] => Equal5.IN1
opcode[1] => Equal6.IN1
opcode[1] => Equal7.IN2
opcode[1] => Equal8.IN3
opcode[1] => Equal9.IN1
opcode[1] => Equal10.IN1
opcode[1] => Equal12.IN3
opcode[2] => Equal0.IN1
opcode[2] => Equal1.IN2
opcode[2] => Equal2.IN2
opcode[2] => Equal3.IN3
opcode[2] => Equal4.IN0
opcode[2] => Equal5.IN0
opcode[2] => Equal6.IN0
opcode[2] => Equal7.IN1
opcode[2] => Equal8.IN2
opcode[2] => Equal9.IN2
opcode[2] => Equal10.IN3
opcode[2] => Equal12.IN0
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN1
opcode[3] => Equal2.IN1
opcode[3] => Equal3.IN2
opcode[3] => Equal4.IN1
opcode[3] => Equal5.IN2
opcode[3] => Equal6.IN3
opcode[3] => Equal7.IN0
opcode[3] => Equal8.IN0
opcode[3] => Equal9.IN0
opcode[3] => Equal10.IN0
opcode[3] => Equal12.IN2
d[0] => ShiftLeft0.IN20
d[0] => Mux0.IN18
d[0] => Mux1.IN18
d[0] => Mux2.IN18
d[0] => Mux3.IN18
d[0] => Mux4.IN18
d[0] => Mux5.IN18
d[0] => Mux6.IN18
d[0] => Mux7.IN18
d[0] => Mux8.IN18
d[0] => Mux9.IN18
d[0] => Mux10.IN18
d[0] => Mux11.IN18
d[0] => Mux12.IN18
d[0] => Mux13.IN18
d[0] => Mux14.IN18
d[0] => Mux15.IN18
d[0] => ShiftRight0.IN20
d[0] => Mux16.IN4
d[0] => Mux17.IN5
d[0] => Mux18.IN6
d[0] => Mux19.IN7
d[0] => Mux20.IN8
d[0] => Mux21.IN9
d[0] => Mux22.IN10
d[0] => Mux23.IN11
d[0] => Mux24.IN12
d[0] => Mux25.IN13
d[0] => Mux26.IN14
d[0] => Mux27.IN15
d[0] => Mux28.IN16
d[0] => Mux29.IN17
d[0] => Mux30.IN18
d[0] => Add3.IN8
d[0] => Add2.IN4
d[1] => ShiftLeft0.IN19
d[1] => Mux0.IN17
d[1] => Mux1.IN17
d[1] => Mux2.IN17
d[1] => Mux3.IN17
d[1] => Mux4.IN17
d[1] => Mux5.IN17
d[1] => Mux6.IN17
d[1] => Mux7.IN17
d[1] => Mux8.IN17
d[1] => Mux9.IN17
d[1] => Mux10.IN17
d[1] => Mux11.IN17
d[1] => Mux12.IN17
d[1] => Mux13.IN17
d[1] => Mux14.IN17
d[1] => Mux15.IN17
d[1] => ShiftRight0.IN19
d[1] => Mux16.IN3
d[1] => Mux17.IN4
d[1] => Mux18.IN5
d[1] => Mux19.IN6
d[1] => Mux20.IN7
d[1] => Mux21.IN8
d[1] => Mux22.IN9
d[1] => Mux23.IN10
d[1] => Mux24.IN11
d[1] => Mux25.IN12
d[1] => Mux26.IN13
d[1] => Mux27.IN14
d[1] => Mux28.IN15
d[1] => Mux29.IN16
d[1] => Mux30.IN17
d[1] => Add3.IN7
d[1] => Add2.IN3
d[2] => ShiftLeft0.IN18
d[2] => Mux0.IN16
d[2] => Mux1.IN16
d[2] => Mux2.IN16
d[2] => Mux3.IN16
d[2] => Mux4.IN16
d[2] => Mux5.IN16
d[2] => Mux6.IN16
d[2] => Mux7.IN16
d[2] => Mux8.IN16
d[2] => Mux9.IN16
d[2] => Mux10.IN16
d[2] => Mux11.IN16
d[2] => Mux12.IN16
d[2] => Mux13.IN16
d[2] => Mux14.IN16
d[2] => Mux15.IN16
d[2] => ShiftRight0.IN18
d[2] => Mux16.IN2
d[2] => Mux17.IN3
d[2] => Mux18.IN4
d[2] => Mux19.IN5
d[2] => Mux20.IN6
d[2] => Mux21.IN7
d[2] => Mux22.IN8
d[2] => Mux23.IN9
d[2] => Mux24.IN10
d[2] => Mux25.IN11
d[2] => Mux26.IN12
d[2] => Mux27.IN13
d[2] => Mux28.IN14
d[2] => Mux29.IN15
d[2] => Mux30.IN16
d[2] => Add3.IN6
d[2] => Add2.IN2
d[3] => ShiftLeft0.IN17
d[3] => Mux0.IN15
d[3] => Mux1.IN15
d[3] => Mux2.IN15
d[3] => Mux3.IN15
d[3] => Mux4.IN15
d[3] => Mux5.IN15
d[3] => Mux6.IN15
d[3] => Mux7.IN15
d[3] => Mux8.IN15
d[3] => Mux9.IN15
d[3] => Mux10.IN15
d[3] => Mux11.IN15
d[3] => Mux12.IN15
d[3] => Mux13.IN15
d[3] => Mux14.IN15
d[3] => Mux15.IN15
d[3] => ShiftRight0.IN17
d[3] => Mux16.IN1
d[3] => Mux17.IN2
d[3] => Mux18.IN3
d[3] => Mux19.IN4
d[3] => Mux20.IN5
d[3] => Mux21.IN6
d[3] => Mux22.IN7
d[3] => Mux23.IN8
d[3] => Mux24.IN9
d[3] => Mux25.IN10
d[3] => Mux26.IN11
d[3] => Mux27.IN12
d[3] => Mux28.IN13
d[3] => Mux29.IN14
d[3] => Mux30.IN15
d[3] => Add3.IN5
d[3] => Add2.IN1
alu_in_a[0] => Add0.IN16
alu_in_a[0] => alu_intermediate.IN0
alu_in_a[0] => alu_intermediate.IN0
alu_in_a[0] => alu_intermediate.IN0
alu_in_a[0] => alu_intermediate.DATAB
alu_in_a[0] => Add1.IN16
alu_in_a[1] => Add0.IN15
alu_in_a[1] => alu_intermediate.IN0
alu_in_a[1] => alu_intermediate.IN0
alu_in_a[1] => alu_intermediate.IN0
alu_in_a[1] => alu_intermediate.DATAB
alu_in_a[1] => Add1.IN15
alu_in_a[2] => Add0.IN14
alu_in_a[2] => alu_intermediate.IN0
alu_in_a[2] => alu_intermediate.IN0
alu_in_a[2] => alu_intermediate.IN0
alu_in_a[2] => alu_intermediate.DATAB
alu_in_a[2] => Add1.IN14
alu_in_a[3] => Add0.IN13
alu_in_a[3] => alu_intermediate.IN0
alu_in_a[3] => alu_intermediate.IN0
alu_in_a[3] => alu_intermediate.IN0
alu_in_a[3] => alu_intermediate.DATAB
alu_in_a[3] => Add1.IN13
alu_in_a[4] => Add0.IN12
alu_in_a[4] => alu_intermediate.IN0
alu_in_a[4] => alu_intermediate.IN0
alu_in_a[4] => alu_intermediate.IN0
alu_in_a[4] => alu_intermediate.DATAB
alu_in_a[4] => Add1.IN12
alu_in_a[5] => Add0.IN11
alu_in_a[5] => alu_intermediate.IN0
alu_in_a[5] => alu_intermediate.IN0
alu_in_a[5] => alu_intermediate.IN0
alu_in_a[5] => alu_intermediate.DATAB
alu_in_a[5] => Add1.IN11
alu_in_a[6] => Add0.IN10
alu_in_a[6] => alu_intermediate.IN0
alu_in_a[6] => alu_intermediate.IN0
alu_in_a[6] => alu_intermediate.IN0
alu_in_a[6] => alu_intermediate.DATAB
alu_in_a[6] => Add1.IN10
alu_in_a[7] => Add0.IN9
alu_in_a[7] => alu_intermediate.IN0
alu_in_a[7] => alu_intermediate.IN0
alu_in_a[7] => alu_intermediate.IN0
alu_in_a[7] => alu_intermediate.DATAB
alu_in_a[7] => Add1.IN9
alu_in_a[8] => Add0.IN8
alu_in_a[8] => alu_intermediate.IN0
alu_in_a[8] => alu_intermediate.IN0
alu_in_a[8] => alu_intermediate.IN0
alu_in_a[8] => alu_intermediate.DATAB
alu_in_a[8] => Add1.IN8
alu_in_a[9] => Add0.IN7
alu_in_a[9] => alu_intermediate.IN0
alu_in_a[9] => alu_intermediate.IN0
alu_in_a[9] => alu_intermediate.IN0
alu_in_a[9] => alu_intermediate.DATAB
alu_in_a[9] => Add1.IN7
alu_in_a[10] => Add0.IN6
alu_in_a[10] => alu_intermediate.IN0
alu_in_a[10] => alu_intermediate.IN0
alu_in_a[10] => alu_intermediate.IN0
alu_in_a[10] => alu_intermediate.DATAB
alu_in_a[10] => Add1.IN6
alu_in_a[11] => Add0.IN5
alu_in_a[11] => alu_intermediate.IN0
alu_in_a[11] => alu_intermediate.IN0
alu_in_a[11] => alu_intermediate.IN0
alu_in_a[11] => alu_intermediate.DATAB
alu_in_a[11] => Add1.IN5
alu_in_a[12] => Add0.IN4
alu_in_a[12] => alu_intermediate.IN0
alu_in_a[12] => alu_intermediate.IN0
alu_in_a[12] => alu_intermediate.IN0
alu_in_a[12] => alu_intermediate.DATAB
alu_in_a[12] => Add1.IN4
alu_in_a[13] => Add0.IN3
alu_in_a[13] => alu_intermediate.IN0
alu_in_a[13] => alu_intermediate.IN0
alu_in_a[13] => alu_intermediate.IN0
alu_in_a[13] => alu_intermediate.DATAB
alu_in_a[13] => Add1.IN3
alu_in_a[14] => Add0.IN2
alu_in_a[14] => alu_intermediate.IN0
alu_in_a[14] => alu_intermediate.IN0
alu_in_a[14] => alu_intermediate.IN0
alu_in_a[14] => alu_intermediate.DATAB
alu_in_a[14] => Add1.IN2
alu_in_a[15] => Add0.IN1
alu_in_a[15] => alu_intermediate.IN0
alu_in_a[15] => alu_intermediate.IN0
alu_in_a[15] => alu_intermediate.IN0
alu_in_a[15] => alu_intermediate.DATAB
alu_in_a[15] => V.IN0
alu_in_a[15] => Add1.IN1
alu_in_b[0] => Add0.IN31
alu_in_b[0] => Add1.IN31
alu_in_b[0] => alu_intermediate.IN1
alu_in_b[0] => alu_intermediate.IN1
alu_in_b[0] => alu_intermediate.IN1
alu_in_b[0] => ShiftLeft0.IN16
alu_in_b[0] => Mux0.IN14
alu_in_b[0] => Mux1.IN14
alu_in_b[0] => Mux2.IN14
alu_in_b[0] => Mux3.IN14
alu_in_b[0] => Mux4.IN14
alu_in_b[0] => Mux5.IN14
alu_in_b[0] => Mux6.IN14
alu_in_b[0] => Mux7.IN14
alu_in_b[0] => Mux8.IN14
alu_in_b[0] => Mux9.IN14
alu_in_b[0] => Mux10.IN14
alu_in_b[0] => Mux11.IN14
alu_in_b[0] => Mux12.IN14
alu_in_b[0] => Mux13.IN14
alu_in_b[0] => Mux14.IN14
alu_in_b[0] => Mux15.IN14
alu_in_b[0] => ShiftRight0.IN16
alu_in_b[0] => Mux30.IN14
alu_in_b[0] => Mux31.IN18
alu_in_b[0] => Mux32.IN18
alu_in_b[1] => Add0.IN30
alu_in_b[1] => Add1.IN30
alu_in_b[1] => alu_intermediate.IN1
alu_in_b[1] => alu_intermediate.IN1
alu_in_b[1] => alu_intermediate.IN1
alu_in_b[1] => ShiftLeft0.IN15
alu_in_b[1] => Mux0.IN13
alu_in_b[1] => Mux1.IN13
alu_in_b[1] => Mux2.IN13
alu_in_b[1] => Mux3.IN13
alu_in_b[1] => Mux4.IN13
alu_in_b[1] => Mux5.IN13
alu_in_b[1] => Mux6.IN13
alu_in_b[1] => Mux7.IN13
alu_in_b[1] => Mux8.IN13
alu_in_b[1] => Mux9.IN13
alu_in_b[1] => Mux10.IN13
alu_in_b[1] => Mux11.IN13
alu_in_b[1] => Mux12.IN13
alu_in_b[1] => Mux13.IN13
alu_in_b[1] => Mux14.IN13
alu_in_b[1] => Mux15.IN13
alu_in_b[1] => ShiftRight0.IN15
alu_in_b[1] => Mux29.IN13
alu_in_b[1] => Mux30.IN13
alu_in_b[1] => Mux31.IN17
alu_in_b[1] => Mux32.IN17
alu_in_b[2] => Add0.IN29
alu_in_b[2] => Add1.IN29
alu_in_b[2] => alu_intermediate.IN1
alu_in_b[2] => alu_intermediate.IN1
alu_in_b[2] => alu_intermediate.IN1
alu_in_b[2] => ShiftLeft0.IN14
alu_in_b[2] => Mux0.IN12
alu_in_b[2] => Mux1.IN12
alu_in_b[2] => Mux2.IN12
alu_in_b[2] => Mux3.IN12
alu_in_b[2] => Mux4.IN12
alu_in_b[2] => Mux5.IN12
alu_in_b[2] => Mux6.IN12
alu_in_b[2] => Mux7.IN12
alu_in_b[2] => Mux8.IN12
alu_in_b[2] => Mux9.IN12
alu_in_b[2] => Mux10.IN12
alu_in_b[2] => Mux11.IN12
alu_in_b[2] => Mux12.IN12
alu_in_b[2] => Mux13.IN12
alu_in_b[2] => Mux14.IN12
alu_in_b[2] => Mux15.IN12
alu_in_b[2] => ShiftRight0.IN14
alu_in_b[2] => Mux28.IN12
alu_in_b[2] => Mux29.IN12
alu_in_b[2] => Mux30.IN12
alu_in_b[2] => Mux31.IN16
alu_in_b[2] => Mux32.IN16
alu_in_b[3] => Add0.IN28
alu_in_b[3] => Add1.IN28
alu_in_b[3] => alu_intermediate.IN1
alu_in_b[3] => alu_intermediate.IN1
alu_in_b[3] => alu_intermediate.IN1
alu_in_b[3] => ShiftLeft0.IN13
alu_in_b[3] => Mux0.IN11
alu_in_b[3] => Mux1.IN11
alu_in_b[3] => Mux2.IN11
alu_in_b[3] => Mux3.IN11
alu_in_b[3] => Mux4.IN11
alu_in_b[3] => Mux5.IN11
alu_in_b[3] => Mux6.IN11
alu_in_b[3] => Mux7.IN11
alu_in_b[3] => Mux8.IN11
alu_in_b[3] => Mux9.IN11
alu_in_b[3] => Mux10.IN11
alu_in_b[3] => Mux11.IN11
alu_in_b[3] => Mux12.IN11
alu_in_b[3] => Mux13.IN11
alu_in_b[3] => Mux14.IN11
alu_in_b[3] => Mux15.IN11
alu_in_b[3] => ShiftRight0.IN13
alu_in_b[3] => Mux27.IN11
alu_in_b[3] => Mux28.IN11
alu_in_b[3] => Mux29.IN11
alu_in_b[3] => Mux30.IN11
alu_in_b[3] => Mux31.IN15
alu_in_b[3] => Mux32.IN15
alu_in_b[4] => Add0.IN27
alu_in_b[4] => Add1.IN27
alu_in_b[4] => alu_intermediate.IN1
alu_in_b[4] => alu_intermediate.IN1
alu_in_b[4] => alu_intermediate.IN1
alu_in_b[4] => ShiftLeft0.IN12
alu_in_b[4] => Mux0.IN10
alu_in_b[4] => Mux1.IN10
alu_in_b[4] => Mux2.IN10
alu_in_b[4] => Mux3.IN10
alu_in_b[4] => Mux4.IN10
alu_in_b[4] => Mux5.IN10
alu_in_b[4] => Mux6.IN10
alu_in_b[4] => Mux7.IN10
alu_in_b[4] => Mux8.IN10
alu_in_b[4] => Mux9.IN10
alu_in_b[4] => Mux10.IN10
alu_in_b[4] => Mux11.IN10
alu_in_b[4] => Mux12.IN10
alu_in_b[4] => Mux13.IN10
alu_in_b[4] => Mux14.IN10
alu_in_b[4] => Mux15.IN10
alu_in_b[4] => ShiftRight0.IN12
alu_in_b[4] => Mux26.IN10
alu_in_b[4] => Mux27.IN10
alu_in_b[4] => Mux28.IN10
alu_in_b[4] => Mux29.IN10
alu_in_b[4] => Mux30.IN10
alu_in_b[4] => Mux31.IN14
alu_in_b[4] => Mux32.IN14
alu_in_b[5] => Add0.IN26
alu_in_b[5] => Add1.IN26
alu_in_b[5] => alu_intermediate.IN1
alu_in_b[5] => alu_intermediate.IN1
alu_in_b[5] => alu_intermediate.IN1
alu_in_b[5] => ShiftLeft0.IN11
alu_in_b[5] => Mux0.IN9
alu_in_b[5] => Mux1.IN9
alu_in_b[5] => Mux2.IN9
alu_in_b[5] => Mux3.IN9
alu_in_b[5] => Mux4.IN9
alu_in_b[5] => Mux5.IN9
alu_in_b[5] => Mux6.IN9
alu_in_b[5] => Mux7.IN9
alu_in_b[5] => Mux8.IN9
alu_in_b[5] => Mux9.IN9
alu_in_b[5] => Mux10.IN9
alu_in_b[5] => Mux11.IN9
alu_in_b[5] => Mux12.IN9
alu_in_b[5] => Mux13.IN9
alu_in_b[5] => Mux14.IN9
alu_in_b[5] => Mux15.IN9
alu_in_b[5] => ShiftRight0.IN11
alu_in_b[5] => Mux25.IN9
alu_in_b[5] => Mux26.IN9
alu_in_b[5] => Mux27.IN9
alu_in_b[5] => Mux28.IN9
alu_in_b[5] => Mux29.IN9
alu_in_b[5] => Mux30.IN9
alu_in_b[5] => Mux31.IN13
alu_in_b[5] => Mux32.IN13
alu_in_b[6] => Add0.IN25
alu_in_b[6] => Add1.IN25
alu_in_b[6] => alu_intermediate.IN1
alu_in_b[6] => alu_intermediate.IN1
alu_in_b[6] => alu_intermediate.IN1
alu_in_b[6] => ShiftLeft0.IN10
alu_in_b[6] => Mux0.IN8
alu_in_b[6] => Mux1.IN8
alu_in_b[6] => Mux2.IN8
alu_in_b[6] => Mux3.IN8
alu_in_b[6] => Mux4.IN8
alu_in_b[6] => Mux5.IN8
alu_in_b[6] => Mux6.IN8
alu_in_b[6] => Mux7.IN8
alu_in_b[6] => Mux8.IN8
alu_in_b[6] => Mux9.IN8
alu_in_b[6] => Mux10.IN8
alu_in_b[6] => Mux11.IN8
alu_in_b[6] => Mux12.IN8
alu_in_b[6] => Mux13.IN8
alu_in_b[6] => Mux14.IN8
alu_in_b[6] => Mux15.IN8
alu_in_b[6] => ShiftRight0.IN10
alu_in_b[6] => Mux24.IN8
alu_in_b[6] => Mux25.IN8
alu_in_b[6] => Mux26.IN8
alu_in_b[6] => Mux27.IN8
alu_in_b[6] => Mux28.IN8
alu_in_b[6] => Mux29.IN8
alu_in_b[6] => Mux30.IN8
alu_in_b[6] => Mux31.IN12
alu_in_b[6] => Mux32.IN12
alu_in_b[7] => Add0.IN24
alu_in_b[7] => Add1.IN24
alu_in_b[7] => alu_intermediate.IN1
alu_in_b[7] => alu_intermediate.IN1
alu_in_b[7] => alu_intermediate.IN1
alu_in_b[7] => ShiftLeft0.IN9
alu_in_b[7] => Mux0.IN7
alu_in_b[7] => Mux1.IN7
alu_in_b[7] => Mux2.IN7
alu_in_b[7] => Mux3.IN7
alu_in_b[7] => Mux4.IN7
alu_in_b[7] => Mux5.IN7
alu_in_b[7] => Mux6.IN7
alu_in_b[7] => Mux7.IN7
alu_in_b[7] => Mux8.IN7
alu_in_b[7] => Mux9.IN7
alu_in_b[7] => Mux10.IN7
alu_in_b[7] => Mux11.IN7
alu_in_b[7] => Mux12.IN7
alu_in_b[7] => Mux13.IN7
alu_in_b[7] => Mux14.IN7
alu_in_b[7] => Mux15.IN7
alu_in_b[7] => ShiftRight0.IN9
alu_in_b[7] => Mux23.IN7
alu_in_b[7] => Mux24.IN7
alu_in_b[7] => Mux25.IN7
alu_in_b[7] => Mux26.IN7
alu_in_b[7] => Mux27.IN7
alu_in_b[7] => Mux28.IN7
alu_in_b[7] => Mux29.IN7
alu_in_b[7] => Mux30.IN7
alu_in_b[7] => Mux31.IN11
alu_in_b[7] => Mux32.IN11
alu_in_b[8] => Add0.IN23
alu_in_b[8] => Add1.IN23
alu_in_b[8] => alu_intermediate.IN1
alu_in_b[8] => alu_intermediate.IN1
alu_in_b[8] => alu_intermediate.IN1
alu_in_b[8] => ShiftLeft0.IN8
alu_in_b[8] => Mux0.IN6
alu_in_b[8] => Mux1.IN6
alu_in_b[8] => Mux2.IN6
alu_in_b[8] => Mux3.IN6
alu_in_b[8] => Mux4.IN6
alu_in_b[8] => Mux5.IN6
alu_in_b[8] => Mux6.IN6
alu_in_b[8] => Mux7.IN6
alu_in_b[8] => Mux8.IN6
alu_in_b[8] => Mux9.IN6
alu_in_b[8] => Mux10.IN6
alu_in_b[8] => Mux11.IN6
alu_in_b[8] => Mux12.IN6
alu_in_b[8] => Mux13.IN6
alu_in_b[8] => Mux14.IN6
alu_in_b[8] => Mux15.IN6
alu_in_b[8] => ShiftRight0.IN8
alu_in_b[8] => Mux22.IN6
alu_in_b[8] => Mux23.IN6
alu_in_b[8] => Mux24.IN6
alu_in_b[8] => Mux25.IN6
alu_in_b[8] => Mux26.IN6
alu_in_b[8] => Mux27.IN6
alu_in_b[8] => Mux28.IN6
alu_in_b[8] => Mux29.IN6
alu_in_b[8] => Mux30.IN6
alu_in_b[8] => Mux31.IN10
alu_in_b[8] => Mux32.IN10
alu_in_b[9] => Add0.IN22
alu_in_b[9] => Add1.IN22
alu_in_b[9] => alu_intermediate.IN1
alu_in_b[9] => alu_intermediate.IN1
alu_in_b[9] => alu_intermediate.IN1
alu_in_b[9] => ShiftLeft0.IN7
alu_in_b[9] => Mux0.IN5
alu_in_b[9] => Mux1.IN5
alu_in_b[9] => Mux2.IN5
alu_in_b[9] => Mux3.IN5
alu_in_b[9] => Mux4.IN5
alu_in_b[9] => Mux5.IN5
alu_in_b[9] => Mux6.IN5
alu_in_b[9] => Mux7.IN5
alu_in_b[9] => Mux8.IN5
alu_in_b[9] => Mux9.IN5
alu_in_b[9] => Mux10.IN5
alu_in_b[9] => Mux11.IN5
alu_in_b[9] => Mux12.IN5
alu_in_b[9] => Mux13.IN5
alu_in_b[9] => Mux14.IN5
alu_in_b[9] => Mux15.IN5
alu_in_b[9] => ShiftRight0.IN7
alu_in_b[9] => Mux21.IN5
alu_in_b[9] => Mux22.IN5
alu_in_b[9] => Mux23.IN5
alu_in_b[9] => Mux24.IN5
alu_in_b[9] => Mux25.IN5
alu_in_b[9] => Mux26.IN5
alu_in_b[9] => Mux27.IN5
alu_in_b[9] => Mux28.IN5
alu_in_b[9] => Mux29.IN5
alu_in_b[9] => Mux30.IN5
alu_in_b[9] => Mux31.IN9
alu_in_b[9] => Mux32.IN9
alu_in_b[10] => Add0.IN21
alu_in_b[10] => Add1.IN21
alu_in_b[10] => alu_intermediate.IN1
alu_in_b[10] => alu_intermediate.IN1
alu_in_b[10] => alu_intermediate.IN1
alu_in_b[10] => ShiftLeft0.IN6
alu_in_b[10] => Mux0.IN4
alu_in_b[10] => Mux1.IN4
alu_in_b[10] => Mux2.IN4
alu_in_b[10] => Mux3.IN4
alu_in_b[10] => Mux4.IN4
alu_in_b[10] => Mux5.IN4
alu_in_b[10] => Mux6.IN4
alu_in_b[10] => Mux7.IN4
alu_in_b[10] => Mux8.IN4
alu_in_b[10] => Mux9.IN4
alu_in_b[10] => Mux10.IN4
alu_in_b[10] => Mux11.IN4
alu_in_b[10] => Mux12.IN4
alu_in_b[10] => Mux13.IN4
alu_in_b[10] => Mux14.IN4
alu_in_b[10] => Mux15.IN4
alu_in_b[10] => ShiftRight0.IN6
alu_in_b[10] => Mux20.IN4
alu_in_b[10] => Mux21.IN4
alu_in_b[10] => Mux22.IN4
alu_in_b[10] => Mux23.IN4
alu_in_b[10] => Mux24.IN4
alu_in_b[10] => Mux25.IN4
alu_in_b[10] => Mux26.IN4
alu_in_b[10] => Mux27.IN4
alu_in_b[10] => Mux28.IN4
alu_in_b[10] => Mux29.IN4
alu_in_b[10] => Mux30.IN4
alu_in_b[10] => Mux31.IN8
alu_in_b[10] => Mux32.IN8
alu_in_b[11] => Add0.IN20
alu_in_b[11] => Add1.IN20
alu_in_b[11] => alu_intermediate.IN1
alu_in_b[11] => alu_intermediate.IN1
alu_in_b[11] => alu_intermediate.IN1
alu_in_b[11] => ShiftLeft0.IN5
alu_in_b[11] => Mux0.IN3
alu_in_b[11] => Mux1.IN3
alu_in_b[11] => Mux2.IN3
alu_in_b[11] => Mux3.IN3
alu_in_b[11] => Mux4.IN3
alu_in_b[11] => Mux5.IN3
alu_in_b[11] => Mux6.IN3
alu_in_b[11] => Mux7.IN3
alu_in_b[11] => Mux8.IN3
alu_in_b[11] => Mux9.IN3
alu_in_b[11] => Mux10.IN3
alu_in_b[11] => Mux11.IN3
alu_in_b[11] => Mux12.IN3
alu_in_b[11] => Mux13.IN3
alu_in_b[11] => Mux14.IN3
alu_in_b[11] => Mux15.IN3
alu_in_b[11] => ShiftRight0.IN5
alu_in_b[11] => Mux19.IN3
alu_in_b[11] => Mux20.IN3
alu_in_b[11] => Mux21.IN3
alu_in_b[11] => Mux22.IN3
alu_in_b[11] => Mux23.IN3
alu_in_b[11] => Mux24.IN3
alu_in_b[11] => Mux25.IN3
alu_in_b[11] => Mux26.IN3
alu_in_b[11] => Mux27.IN3
alu_in_b[11] => Mux28.IN3
alu_in_b[11] => Mux29.IN3
alu_in_b[11] => Mux30.IN3
alu_in_b[11] => Mux31.IN7
alu_in_b[11] => Mux32.IN7
alu_in_b[12] => Add0.IN19
alu_in_b[12] => Add1.IN19
alu_in_b[12] => alu_intermediate.IN1
alu_in_b[12] => alu_intermediate.IN1
alu_in_b[12] => alu_intermediate.IN1
alu_in_b[12] => ShiftLeft0.IN4
alu_in_b[12] => Mux0.IN2
alu_in_b[12] => Mux1.IN2
alu_in_b[12] => Mux2.IN2
alu_in_b[12] => Mux3.IN2
alu_in_b[12] => Mux4.IN2
alu_in_b[12] => Mux5.IN2
alu_in_b[12] => Mux6.IN2
alu_in_b[12] => Mux7.IN2
alu_in_b[12] => Mux8.IN2
alu_in_b[12] => Mux9.IN2
alu_in_b[12] => Mux10.IN2
alu_in_b[12] => Mux11.IN2
alu_in_b[12] => Mux12.IN2
alu_in_b[12] => Mux13.IN2
alu_in_b[12] => Mux14.IN2
alu_in_b[12] => Mux15.IN2
alu_in_b[12] => ShiftRight0.IN4
alu_in_b[12] => Mux18.IN2
alu_in_b[12] => Mux19.IN2
alu_in_b[12] => Mux20.IN2
alu_in_b[12] => Mux21.IN2
alu_in_b[12] => Mux22.IN2
alu_in_b[12] => Mux23.IN2
alu_in_b[12] => Mux24.IN2
alu_in_b[12] => Mux25.IN2
alu_in_b[12] => Mux26.IN2
alu_in_b[12] => Mux27.IN2
alu_in_b[12] => Mux28.IN2
alu_in_b[12] => Mux29.IN2
alu_in_b[12] => Mux30.IN2
alu_in_b[12] => Mux31.IN6
alu_in_b[12] => Mux32.IN6
alu_in_b[13] => Add0.IN18
alu_in_b[13] => Add1.IN18
alu_in_b[13] => alu_intermediate.IN1
alu_in_b[13] => alu_intermediate.IN1
alu_in_b[13] => alu_intermediate.IN1
alu_in_b[13] => ShiftLeft0.IN3
alu_in_b[13] => Mux0.IN1
alu_in_b[13] => Mux1.IN1
alu_in_b[13] => Mux2.IN1
alu_in_b[13] => Mux3.IN1
alu_in_b[13] => Mux4.IN1
alu_in_b[13] => Mux5.IN1
alu_in_b[13] => Mux6.IN1
alu_in_b[13] => Mux7.IN1
alu_in_b[13] => Mux8.IN1
alu_in_b[13] => Mux9.IN1
alu_in_b[13] => Mux10.IN1
alu_in_b[13] => Mux11.IN1
alu_in_b[13] => Mux12.IN1
alu_in_b[13] => Mux13.IN1
alu_in_b[13] => Mux14.IN1
alu_in_b[13] => Mux15.IN1
alu_in_b[13] => ShiftRight0.IN3
alu_in_b[13] => Mux17.IN1
alu_in_b[13] => Mux18.IN1
alu_in_b[13] => Mux19.IN1
alu_in_b[13] => Mux20.IN1
alu_in_b[13] => Mux21.IN1
alu_in_b[13] => Mux22.IN1
alu_in_b[13] => Mux23.IN1
alu_in_b[13] => Mux24.IN1
alu_in_b[13] => Mux25.IN1
alu_in_b[13] => Mux26.IN1
alu_in_b[13] => Mux27.IN1
alu_in_b[13] => Mux28.IN1
alu_in_b[13] => Mux29.IN1
alu_in_b[13] => Mux30.IN1
alu_in_b[13] => Mux31.IN5
alu_in_b[13] => Mux32.IN5
alu_in_b[14] => Add0.IN17
alu_in_b[14] => Add1.IN17
alu_in_b[14] => alu_intermediate.IN1
alu_in_b[14] => alu_intermediate.IN1
alu_in_b[14] => alu_intermediate.IN1
alu_in_b[14] => ShiftLeft0.IN2
alu_in_b[14] => Mux0.IN0
alu_in_b[14] => Mux1.IN0
alu_in_b[14] => Mux2.IN0
alu_in_b[14] => Mux3.IN0
alu_in_b[14] => Mux4.IN0
alu_in_b[14] => Mux5.IN0
alu_in_b[14] => Mux6.IN0
alu_in_b[14] => Mux7.IN0
alu_in_b[14] => Mux8.IN0
alu_in_b[14] => Mux9.IN0
alu_in_b[14] => Mux10.IN0
alu_in_b[14] => Mux11.IN0
alu_in_b[14] => Mux12.IN0
alu_in_b[14] => Mux13.IN0
alu_in_b[14] => Mux14.IN0
alu_in_b[14] => Mux15.IN0
alu_in_b[14] => ShiftRight0.IN2
alu_in_b[14] => Mux16.IN0
alu_in_b[14] => Mux17.IN0
alu_in_b[14] => Mux18.IN0
alu_in_b[14] => Mux19.IN0
alu_in_b[14] => Mux20.IN0
alu_in_b[14] => Mux21.IN0
alu_in_b[14] => Mux22.IN0
alu_in_b[14] => Mux23.IN0
alu_in_b[14] => Mux24.IN0
alu_in_b[14] => Mux25.IN0
alu_in_b[14] => Mux26.IN0
alu_in_b[14] => Mux27.IN0
alu_in_b[14] => Mux28.IN0
alu_in_b[14] => Mux29.IN0
alu_in_b[14] => Mux30.IN0
alu_in_b[14] => Mux31.IN4
alu_in_b[14] => Mux32.IN4
alu_in_b[15] => Mux16.IN5
alu_in_b[15] => Mux16.IN6
alu_in_b[15] => Mux16.IN7
alu_in_b[15] => Mux16.IN8
alu_in_b[15] => Mux16.IN9
alu_in_b[15] => Mux16.IN10
alu_in_b[15] => Mux16.IN11
alu_in_b[15] => Mux16.IN12
alu_in_b[15] => Mux16.IN13
alu_in_b[15] => Mux16.IN14
alu_in_b[15] => Mux16.IN15
alu_in_b[15] => Mux16.IN16
alu_in_b[15] => Mux16.IN17
alu_in_b[15] => Mux16.IN18
alu_in_b[15] => Mux17.IN6
alu_in_b[15] => Mux17.IN7
alu_in_b[15] => Mux17.IN8
alu_in_b[15] => Mux17.IN9
alu_in_b[15] => Mux17.IN10
alu_in_b[15] => Mux17.IN11
alu_in_b[15] => Mux17.IN12
alu_in_b[15] => Mux17.IN13
alu_in_b[15] => Mux17.IN14
alu_in_b[15] => Mux17.IN15
alu_in_b[15] => Mux17.IN16
alu_in_b[15] => Mux17.IN17
alu_in_b[15] => Mux17.IN18
alu_in_b[15] => Mux18.IN7
alu_in_b[15] => Mux18.IN8
alu_in_b[15] => Mux18.IN9
alu_in_b[15] => Mux18.IN10
alu_in_b[15] => Mux18.IN11
alu_in_b[15] => Mux18.IN12
alu_in_b[15] => Mux18.IN13
alu_in_b[15] => Mux18.IN14
alu_in_b[15] => Mux18.IN15
alu_in_b[15] => Mux18.IN16
alu_in_b[15] => Mux18.IN17
alu_in_b[15] => Mux18.IN18
alu_in_b[15] => Mux19.IN8
alu_in_b[15] => Mux19.IN9
alu_in_b[15] => Mux19.IN10
alu_in_b[15] => Mux19.IN11
alu_in_b[15] => Mux19.IN12
alu_in_b[15] => Mux19.IN13
alu_in_b[15] => Mux19.IN14
alu_in_b[15] => Mux19.IN15
alu_in_b[15] => Mux19.IN16
alu_in_b[15] => Mux19.IN17
alu_in_b[15] => Mux19.IN18
alu_in_b[15] => Mux20.IN9
alu_in_b[15] => Mux20.IN10
alu_in_b[15] => Mux20.IN11
alu_in_b[15] => Mux20.IN12
alu_in_b[15] => Mux20.IN13
alu_in_b[15] => Mux20.IN14
alu_in_b[15] => Mux20.IN15
alu_in_b[15] => Mux20.IN16
alu_in_b[15] => Mux20.IN17
alu_in_b[15] => Mux20.IN18
alu_in_b[15] => Mux21.IN10
alu_in_b[15] => Mux21.IN11
alu_in_b[15] => Mux21.IN12
alu_in_b[15] => Mux21.IN13
alu_in_b[15] => Mux21.IN14
alu_in_b[15] => Mux21.IN15
alu_in_b[15] => Mux21.IN16
alu_in_b[15] => Mux21.IN17
alu_in_b[15] => Mux21.IN18
alu_in_b[15] => Mux22.IN11
alu_in_b[15] => Mux22.IN12
alu_in_b[15] => Mux22.IN13
alu_in_b[15] => Mux22.IN14
alu_in_b[15] => Mux22.IN15
alu_in_b[15] => Mux22.IN16
alu_in_b[15] => Mux22.IN17
alu_in_b[15] => Mux22.IN18
alu_in_b[15] => Mux23.IN12
alu_in_b[15] => Mux23.IN13
alu_in_b[15] => Mux23.IN14
alu_in_b[15] => Mux23.IN15
alu_in_b[15] => Mux23.IN16
alu_in_b[15] => Mux23.IN17
alu_in_b[15] => Mux23.IN18
alu_in_b[15] => Mux24.IN13
alu_in_b[15] => Mux24.IN14
alu_in_b[15] => Mux24.IN15
alu_in_b[15] => Mux24.IN16
alu_in_b[15] => Mux24.IN17
alu_in_b[15] => Mux24.IN18
alu_in_b[15] => Mux25.IN14
alu_in_b[15] => Mux25.IN15
alu_in_b[15] => Mux25.IN16
alu_in_b[15] => Mux25.IN17
alu_in_b[15] => Mux25.IN18
alu_in_b[15] => Mux26.IN15
alu_in_b[15] => Mux26.IN16
alu_in_b[15] => Mux26.IN17
alu_in_b[15] => Mux26.IN18
alu_in_b[15] => Mux27.IN16
alu_in_b[15] => Mux27.IN17
alu_in_b[15] => Mux27.IN18
alu_in_b[15] => Mux28.IN17
alu_in_b[15] => Mux28.IN18
alu_in_b[15] => Mux29.IN18
alu_in_b[15] => Add0.IN32
alu_in_b[15] => Add1.IN32
alu_in_b[15] => alu_intermediate.IN1
alu_in_b[15] => alu_intermediate.IN1
alu_in_b[15] => alu_intermediate.IN1
alu_in_b[15] => ShiftLeft0.IN21
alu_in_b[15] => Mux0.IN19
alu_in_b[15] => Mux1.IN19
alu_in_b[15] => Mux2.IN19
alu_in_b[15] => Mux3.IN19
alu_in_b[15] => Mux4.IN19
alu_in_b[15] => Mux5.IN19
alu_in_b[15] => Mux6.IN19
alu_in_b[15] => Mux7.IN19
alu_in_b[15] => Mux8.IN19
alu_in_b[15] => Mux9.IN19
alu_in_b[15] => Mux10.IN19
alu_in_b[15] => Mux11.IN19
alu_in_b[15] => Mux12.IN19
alu_in_b[15] => Mux13.IN19
alu_in_b[15] => Mux14.IN19
alu_in_b[15] => Mux15.IN19
alu_in_b[15] => ShiftRight0.IN21
alu_in_b[15] => Mux16.IN19
alu_in_b[15] => Mux17.IN19
alu_in_b[15] => Mux18.IN19
alu_in_b[15] => Mux19.IN19
alu_in_b[15] => Mux20.IN19
alu_in_b[15] => Mux21.IN19
alu_in_b[15] => Mux22.IN19
alu_in_b[15] => Mux23.IN19
alu_in_b[15] => Mux24.IN19
alu_in_b[15] => Mux25.IN19
alu_in_b[15] => Mux26.IN19
alu_in_b[15] => Mux27.IN19
alu_in_b[15] => Mux28.IN19
alu_in_b[15] => Mux29.IN19
alu_in_b[15] => Mux30.IN19
alu_in_b[15] => V.IN1
alu_in_b[15] => Mux31.IN19
alu_in_b[15] => Mux32.IN19
alu_in_b[15] => alu_intermediate.DATAB
alu_in_b[15] => V.IN1
alu_out[0] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
S <= alu_intermediate.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE


|simple|ram01:inst_memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simple|ram01:inst_memory|altsyncram:altsyncram_component
wren_a => altsyncram_s3k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s3k1:auto_generated.data_a[0]
data_a[1] => altsyncram_s3k1:auto_generated.data_a[1]
data_a[2] => altsyncram_s3k1:auto_generated.data_a[2]
data_a[3] => altsyncram_s3k1:auto_generated.data_a[3]
data_a[4] => altsyncram_s3k1:auto_generated.data_a[4]
data_a[5] => altsyncram_s3k1:auto_generated.data_a[5]
data_a[6] => altsyncram_s3k1:auto_generated.data_a[6]
data_a[7] => altsyncram_s3k1:auto_generated.data_a[7]
data_a[8] => altsyncram_s3k1:auto_generated.data_a[8]
data_a[9] => altsyncram_s3k1:auto_generated.data_a[9]
data_a[10] => altsyncram_s3k1:auto_generated.data_a[10]
data_a[11] => altsyncram_s3k1:auto_generated.data_a[11]
data_a[12] => altsyncram_s3k1:auto_generated.data_a[12]
data_a[13] => altsyncram_s3k1:auto_generated.data_a[13]
data_a[14] => altsyncram_s3k1:auto_generated.data_a[14]
data_a[15] => altsyncram_s3k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s3k1:auto_generated.address_a[0]
address_a[1] => altsyncram_s3k1:auto_generated.address_a[1]
address_a[2] => altsyncram_s3k1:auto_generated.address_a[2]
address_a[3] => altsyncram_s3k1:auto_generated.address_a[3]
address_a[4] => altsyncram_s3k1:auto_generated.address_a[4]
address_a[5] => altsyncram_s3k1:auto_generated.address_a[5]
address_a[6] => altsyncram_s3k1:auto_generated.address_a[6]
address_a[7] => altsyncram_s3k1:auto_generated.address_a[7]
address_a[8] => altsyncram_s3k1:auto_generated.address_a[8]
address_a[9] => altsyncram_s3k1:auto_generated.address_a[9]
address_a[10] => altsyncram_s3k1:auto_generated.address_a[10]
address_a[11] => altsyncram_s3k1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s3k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s3k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s3k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s3k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s3k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s3k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s3k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s3k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s3k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_s3k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_s3k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_s3k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_s3k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_s3k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_s3k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_s3k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_s3k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simple|ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated
address_a[0] => altsyncram_qda2:altsyncram1.address_a[0]
address_a[1] => altsyncram_qda2:altsyncram1.address_a[1]
address_a[2] => altsyncram_qda2:altsyncram1.address_a[2]
address_a[3] => altsyncram_qda2:altsyncram1.address_a[3]
address_a[4] => altsyncram_qda2:altsyncram1.address_a[4]
address_a[5] => altsyncram_qda2:altsyncram1.address_a[5]
address_a[6] => altsyncram_qda2:altsyncram1.address_a[6]
address_a[7] => altsyncram_qda2:altsyncram1.address_a[7]
address_a[8] => altsyncram_qda2:altsyncram1.address_a[8]
address_a[9] => altsyncram_qda2:altsyncram1.address_a[9]
address_a[10] => altsyncram_qda2:altsyncram1.address_a[10]
address_a[11] => altsyncram_qda2:altsyncram1.address_a[11]
clock0 => altsyncram_qda2:altsyncram1.clock0
data_a[0] => altsyncram_qda2:altsyncram1.data_a[0]
data_a[1] => altsyncram_qda2:altsyncram1.data_a[1]
data_a[2] => altsyncram_qda2:altsyncram1.data_a[2]
data_a[3] => altsyncram_qda2:altsyncram1.data_a[3]
data_a[4] => altsyncram_qda2:altsyncram1.data_a[4]
data_a[5] => altsyncram_qda2:altsyncram1.data_a[5]
data_a[6] => altsyncram_qda2:altsyncram1.data_a[6]
data_a[7] => altsyncram_qda2:altsyncram1.data_a[7]
data_a[8] => altsyncram_qda2:altsyncram1.data_a[8]
data_a[9] => altsyncram_qda2:altsyncram1.data_a[9]
data_a[10] => altsyncram_qda2:altsyncram1.data_a[10]
data_a[11] => altsyncram_qda2:altsyncram1.data_a[11]
data_a[12] => altsyncram_qda2:altsyncram1.data_a[12]
data_a[13] => altsyncram_qda2:altsyncram1.data_a[13]
data_a[14] => altsyncram_qda2:altsyncram1.data_a[14]
data_a[15] => altsyncram_qda2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_qda2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qda2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qda2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qda2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_qda2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_qda2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_qda2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_qda2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_qda2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_qda2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_qda2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_qda2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_qda2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_qda2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_qda2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_qda2:altsyncram1.q_a[15]
wren_a => altsyncram_qda2:altsyncram1.wren_a


|simple|ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|altsyncram_qda2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simple|ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simple|ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simple|ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simple|ram01:inst_memory|altsyncram:altsyncram_component|altsyncram_s3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simple|ram02:data_memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simple|ram02:data_memory|altsyncram:altsyncram_component
wren_a => altsyncram_t3k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t3k1:auto_generated.data_a[0]
data_a[1] => altsyncram_t3k1:auto_generated.data_a[1]
data_a[2] => altsyncram_t3k1:auto_generated.data_a[2]
data_a[3] => altsyncram_t3k1:auto_generated.data_a[3]
data_a[4] => altsyncram_t3k1:auto_generated.data_a[4]
data_a[5] => altsyncram_t3k1:auto_generated.data_a[5]
data_a[6] => altsyncram_t3k1:auto_generated.data_a[6]
data_a[7] => altsyncram_t3k1:auto_generated.data_a[7]
data_a[8] => altsyncram_t3k1:auto_generated.data_a[8]
data_a[9] => altsyncram_t3k1:auto_generated.data_a[9]
data_a[10] => altsyncram_t3k1:auto_generated.data_a[10]
data_a[11] => altsyncram_t3k1:auto_generated.data_a[11]
data_a[12] => altsyncram_t3k1:auto_generated.data_a[12]
data_a[13] => altsyncram_t3k1:auto_generated.data_a[13]
data_a[14] => altsyncram_t3k1:auto_generated.data_a[14]
data_a[15] => altsyncram_t3k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t3k1:auto_generated.address_a[0]
address_a[1] => altsyncram_t3k1:auto_generated.address_a[1]
address_a[2] => altsyncram_t3k1:auto_generated.address_a[2]
address_a[3] => altsyncram_t3k1:auto_generated.address_a[3]
address_a[4] => altsyncram_t3k1:auto_generated.address_a[4]
address_a[5] => altsyncram_t3k1:auto_generated.address_a[5]
address_a[6] => altsyncram_t3k1:auto_generated.address_a[6]
address_a[7] => altsyncram_t3k1:auto_generated.address_a[7]
address_a[8] => altsyncram_t3k1:auto_generated.address_a[8]
address_a[9] => altsyncram_t3k1:auto_generated.address_a[9]
address_a[10] => altsyncram_t3k1:auto_generated.address_a[10]
address_a[11] => altsyncram_t3k1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t3k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t3k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t3k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t3k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t3k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t3k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t3k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t3k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t3k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t3k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t3k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t3k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t3k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t3k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t3k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t3k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t3k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simple|ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated
address_a[0] => altsyncram_rda2:altsyncram1.address_a[0]
address_a[1] => altsyncram_rda2:altsyncram1.address_a[1]
address_a[2] => altsyncram_rda2:altsyncram1.address_a[2]
address_a[3] => altsyncram_rda2:altsyncram1.address_a[3]
address_a[4] => altsyncram_rda2:altsyncram1.address_a[4]
address_a[5] => altsyncram_rda2:altsyncram1.address_a[5]
address_a[6] => altsyncram_rda2:altsyncram1.address_a[6]
address_a[7] => altsyncram_rda2:altsyncram1.address_a[7]
address_a[8] => altsyncram_rda2:altsyncram1.address_a[8]
address_a[9] => altsyncram_rda2:altsyncram1.address_a[9]
address_a[10] => altsyncram_rda2:altsyncram1.address_a[10]
address_a[11] => altsyncram_rda2:altsyncram1.address_a[11]
clock0 => altsyncram_rda2:altsyncram1.clock0
data_a[0] => altsyncram_rda2:altsyncram1.data_a[0]
data_a[1] => altsyncram_rda2:altsyncram1.data_a[1]
data_a[2] => altsyncram_rda2:altsyncram1.data_a[2]
data_a[3] => altsyncram_rda2:altsyncram1.data_a[3]
data_a[4] => altsyncram_rda2:altsyncram1.data_a[4]
data_a[5] => altsyncram_rda2:altsyncram1.data_a[5]
data_a[6] => altsyncram_rda2:altsyncram1.data_a[6]
data_a[7] => altsyncram_rda2:altsyncram1.data_a[7]
data_a[8] => altsyncram_rda2:altsyncram1.data_a[8]
data_a[9] => altsyncram_rda2:altsyncram1.data_a[9]
data_a[10] => altsyncram_rda2:altsyncram1.data_a[10]
data_a[11] => altsyncram_rda2:altsyncram1.data_a[11]
data_a[12] => altsyncram_rda2:altsyncram1.data_a[12]
data_a[13] => altsyncram_rda2:altsyncram1.data_a[13]
data_a[14] => altsyncram_rda2:altsyncram1.data_a[14]
data_a[15] => altsyncram_rda2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_rda2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_rda2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_rda2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_rda2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_rda2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_rda2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_rda2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_rda2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_rda2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_rda2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_rda2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_rda2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_rda2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_rda2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_rda2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_rda2:altsyncram1.q_a[15]
wren_a => altsyncram_rda2:altsyncram1.wren_a


|simple|ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|altsyncram_rda2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simple|ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simple|ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simple|ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simple|ram02:data_memory|altsyncram:altsyncram_component|altsyncram_t3k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simple|program_counter:pc_0
clock => pc_out[0]~reg0.CLK
clock => pc_out[1]~reg0.CLK
clock => pc_out[2]~reg0.CLK
clock => pc_out[3]~reg0.CLK
clock => pc_out[4]~reg0.CLK
clock => pc_out[5]~reg0.CLK
clock => pc_out[6]~reg0.CLK
clock => pc_out[7]~reg0.CLK
clock => pc_out[8]~reg0.CLK
clock => pc_out[9]~reg0.CLK
clock => pc_out[10]~reg0.CLK
clock => pc_out[11]~reg0.CLK
clock => pc_out[12]~reg0.CLK
clock => pc_out[13]~reg0.CLK
clock => pc_out[14]~reg0.CLK
clock => pc_out[15]~reg0.CLK
rst => pc_out[0]~reg0.ACLR
rst => pc_out[1]~reg0.ACLR
rst => pc_out[2]~reg0.ACLR
rst => pc_out[3]~reg0.ACLR
rst => pc_out[4]~reg0.ACLR
rst => pc_out[5]~reg0.ACLR
rst => pc_out[6]~reg0.ACLR
rst => pc_out[7]~reg0.ACLR
rst => pc_out[8]~reg0.ACLR
rst => pc_out[9]~reg0.ACLR
rst => pc_out[10]~reg0.ACLR
rst => pc_out[11]~reg0.ACLR
rst => pc_out[12]~reg0.ACLR
rst => pc_out[13]~reg0.ACLR
rst => pc_out[14]~reg0.ACLR
rst => pc_out[15]~reg0.ACLR
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_flag => pc_out.OUTPUTSELECT
j_addr[0] => Add0.IN32
j_addr[1] => Add0.IN31
j_addr[2] => Add0.IN30
j_addr[3] => Add0.IN29
j_addr[4] => Add0.IN28
j_addr[5] => Add0.IN27
j_addr[6] => Add0.IN26
j_addr[7] => Add0.IN25
j_addr[8] => Add0.IN24
j_addr[9] => Add0.IN23
j_addr[10] => Add0.IN22
j_addr[11] => Add0.IN21
j_addr[12] => Add0.IN20
j_addr[13] => Add0.IN19
j_addr[14] => Add0.IN18
j_addr[15] => Add0.IN17
phase[0] => Equal0.IN2
phase[1] => Equal0.IN1
phase[2] => Equal0.IN0
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|sign_extension:siex
d[0] => result[0].DATAIN
d[1] => result[1].DATAIN
d[2] => result[2].DATAIN
d[3] => result[3].DATAIN
d[4] => result[4].DATAIN
d[5] => result[5].DATAIN
d[6] => result[6].DATAIN
d[7] => result[7].DATAIN
d[7] => result[15].DATAIN
d[7] => result[14].DATAIN
d[7] => result[13].DATAIN
d[7] => result[12].DATAIN
d[7] => result[11].DATAIN
d[7] => result[10].DATAIN
d[7] => result[9].DATAIN
d[7] => result[8].DATAIN
result[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|simple|sign_ext_im:sign_ext_IM
d[0] => result[0].DATAIN
d[1] => result[1].DATAIN
d[2] => result[2].DATAIN
d[3] => ~NO_FANOUT~
d[4] => ~NO_FANOUT~
d[5] => ~NO_FANOUT~
d[6] => ~NO_FANOUT~
d[7] => ~NO_FANOUT~
d[8] => result[3].DATAIN
d[9] => result[4].DATAIN
d[10] => result[5].DATAIN
d[10] => result[15].DATAIN
d[10] => result[14].DATAIN
d[10] => result[13].DATAIN
d[10] => result[12].DATAIN
d[10] => result[11].DATAIN
d[10] => result[10].DATAIN
d[10] => result[9].DATAIN
d[10] => result[8].DATAIN
d[10] => result[7].DATAIN
d[10] => result[6].DATAIN
result[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= d[10].DB_MAX_OUTPUT_PORT_TYPE


|simple|multiplexer_16:m2_0
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_in_a[0] => mux_out.DATAB
mux_in_a[1] => mux_out.DATAB
mux_in_a[2] => mux_out.DATAB
mux_in_a[3] => mux_out.DATAB
mux_in_a[4] => mux_out.DATAB
mux_in_a[5] => mux_out.DATAB
mux_in_a[6] => mux_out.DATAB
mux_in_a[7] => mux_out.DATAB
mux_in_a[8] => mux_out.DATAB
mux_in_a[9] => mux_out.DATAB
mux_in_a[10] => mux_out.DATAB
mux_in_a[11] => mux_out.DATAB
mux_in_a[12] => mux_out.DATAB
mux_in_a[13] => mux_out.DATAB
mux_in_a[14] => mux_out.DATAB
mux_in_a[15] => mux_out.DATAB
mux_in_b[0] => mux_out.DATAA
mux_in_b[1] => mux_out.DATAA
mux_in_b[2] => mux_out.DATAA
mux_in_b[3] => mux_out.DATAA
mux_in_b[4] => mux_out.DATAA
mux_in_b[5] => mux_out.DATAA
mux_in_b[6] => mux_out.DATAA
mux_in_b[7] => mux_out.DATAA
mux_in_b[8] => mux_out.DATAA
mux_in_b[9] => mux_out.DATAA
mux_in_b[10] => mux_out.DATAA
mux_in_b[11] => mux_out.DATAA
mux_in_b[12] => mux_out.DATAA
mux_in_b[13] => mux_out.DATAA
mux_in_b[14] => mux_out.DATAA
mux_in_b[15] => mux_out.DATAA
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|simple|multiplexer_16:m3_0
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_in_a[0] => mux_out.DATAB
mux_in_a[1] => mux_out.DATAB
mux_in_a[2] => mux_out.DATAB
mux_in_a[3] => mux_out.DATAB
mux_in_a[4] => mux_out.DATAB
mux_in_a[5] => mux_out.DATAB
mux_in_a[6] => mux_out.DATAB
mux_in_a[7] => mux_out.DATAB
mux_in_a[8] => mux_out.DATAB
mux_in_a[9] => mux_out.DATAB
mux_in_a[10] => mux_out.DATAB
mux_in_a[11] => mux_out.DATAB
mux_in_a[12] => mux_out.DATAB
mux_in_a[13] => mux_out.DATAB
mux_in_a[14] => mux_out.DATAB
mux_in_a[15] => mux_out.DATAB
mux_in_b[0] => mux_out.DATAA
mux_in_b[1] => mux_out.DATAA
mux_in_b[2] => mux_out.DATAA
mux_in_b[3] => mux_out.DATAA
mux_in_b[4] => mux_out.DATAA
mux_in_b[5] => mux_out.DATAA
mux_in_b[6] => mux_out.DATAA
mux_in_b[7] => mux_out.DATAA
mux_in_b[8] => mux_out.DATAA
mux_in_b[9] => mux_out.DATAA
mux_in_b[10] => mux_out.DATAA
mux_in_b[11] => mux_out.DATAA
mux_in_b[12] => mux_out.DATAA
mux_in_b[13] => mux_out.DATAA
mux_in_b[14] => mux_out.DATAA
mux_in_b[15] => mux_out.DATAA
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|simple|multiplexer_16:m4_0
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_in_a[0] => mux_out.DATAB
mux_in_a[1] => mux_out.DATAB
mux_in_a[2] => mux_out.DATAB
mux_in_a[3] => mux_out.DATAB
mux_in_a[4] => mux_out.DATAB
mux_in_a[5] => mux_out.DATAB
mux_in_a[6] => mux_out.DATAB
mux_in_a[7] => mux_out.DATAB
mux_in_a[8] => mux_out.DATAB
mux_in_a[9] => mux_out.DATAB
mux_in_a[10] => mux_out.DATAB
mux_in_a[11] => mux_out.DATAB
mux_in_a[12] => mux_out.DATAB
mux_in_a[13] => mux_out.DATAB
mux_in_a[14] => mux_out.DATAB
mux_in_a[15] => mux_out.DATAB
mux_in_b[0] => mux_out.DATAA
mux_in_b[1] => mux_out.DATAA
mux_in_b[2] => mux_out.DATAA
mux_in_b[3] => mux_out.DATAA
mux_in_b[4] => mux_out.DATAA
mux_in_b[5] => mux_out.DATAA
mux_in_b[6] => mux_out.DATAA
mux_in_b[7] => mux_out.DATAA
mux_in_b[8] => mux_out.DATAA
mux_in_b[9] => mux_out.DATAA
mux_in_b[10] => mux_out.DATAA
mux_in_b[11] => mux_out.DATAA
mux_in_b[12] => mux_out.DATAA
mux_in_b[13] => mux_out.DATAA
mux_in_b[14] => mux_out.DATAA
mux_in_b[15] => mux_out.DATAA
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|simple|multiplexer_16:m5_0
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_in_a[0] => mux_out.DATAB
mux_in_a[1] => mux_out.DATAB
mux_in_a[2] => mux_out.DATAB
mux_in_a[3] => mux_out.DATAB
mux_in_a[4] => mux_out.DATAB
mux_in_a[5] => mux_out.DATAB
mux_in_a[6] => mux_out.DATAB
mux_in_a[7] => mux_out.DATAB
mux_in_a[8] => mux_out.DATAB
mux_in_a[9] => mux_out.DATAB
mux_in_a[10] => mux_out.DATAB
mux_in_a[11] => mux_out.DATAB
mux_in_a[12] => mux_out.DATAB
mux_in_a[13] => mux_out.DATAB
mux_in_a[14] => mux_out.DATAB
mux_in_a[15] => mux_out.DATAB
mux_in_b[0] => mux_out.DATAA
mux_in_b[1] => mux_out.DATAA
mux_in_b[2] => mux_out.DATAA
mux_in_b[3] => mux_out.DATAA
mux_in_b[4] => mux_out.DATAA
mux_in_b[5] => mux_out.DATAA
mux_in_b[6] => mux_out.DATAA
mux_in_b[7] => mux_out.DATAA
mux_in_b[8] => mux_out.DATAA
mux_in_b[9] => mux_out.DATAA
mux_in_b[10] => mux_out.DATAA
mux_in_b[11] => mux_out.DATAA
mux_in_b[12] => mux_out.DATAA
mux_in_b[13] => mux_out.DATAA
mux_in_b[14] => mux_out.DATAA
mux_in_b[15] => mux_out.DATAA
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|simple|multiplexer_16:m7_0
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_in_a[0] => mux_out.DATAB
mux_in_a[1] => mux_out.DATAB
mux_in_a[2] => mux_out.DATAB
mux_in_a[3] => mux_out.DATAB
mux_in_a[4] => mux_out.DATAB
mux_in_a[5] => mux_out.DATAB
mux_in_a[6] => mux_out.DATAB
mux_in_a[7] => mux_out.DATAB
mux_in_a[8] => mux_out.DATAB
mux_in_a[9] => mux_out.DATAB
mux_in_a[10] => mux_out.DATAB
mux_in_a[11] => mux_out.DATAB
mux_in_a[12] => mux_out.DATAB
mux_in_a[13] => mux_out.DATAB
mux_in_a[14] => mux_out.DATAB
mux_in_a[15] => mux_out.DATAB
mux_in_b[0] => mux_out.DATAA
mux_in_b[1] => mux_out.DATAA
mux_in_b[2] => mux_out.DATAA
mux_in_b[3] => mux_out.DATAA
mux_in_b[4] => mux_out.DATAA
mux_in_b[5] => mux_out.DATAA
mux_in_b[6] => mux_out.DATAA
mux_in_b[7] => mux_out.DATAA
mux_in_b[8] => mux_out.DATAA
mux_in_b[9] => mux_out.DATAA
mux_in_b[10] => mux_out.DATAA
mux_in_b[11] => mux_out.DATAA
mux_in_b[12] => mux_out.DATAA
mux_in_b[13] => mux_out.DATAA
mux_in_b[14] => mux_out.DATAA
mux_in_b[15] => mux_out.DATAA
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|simple|multiplexer_16:m8_0
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_in_a[0] => mux_out.DATAB
mux_in_a[1] => mux_out.DATAB
mux_in_a[2] => mux_out.DATAB
mux_in_a[3] => mux_out.DATAB
mux_in_a[4] => mux_out.DATAB
mux_in_a[5] => mux_out.DATAB
mux_in_a[6] => mux_out.DATAB
mux_in_a[7] => mux_out.DATAB
mux_in_a[8] => mux_out.DATAB
mux_in_a[9] => mux_out.DATAB
mux_in_a[10] => mux_out.DATAB
mux_in_a[11] => mux_out.DATAB
mux_in_a[12] => mux_out.DATAB
mux_in_a[13] => mux_out.DATAB
mux_in_a[14] => mux_out.DATAB
mux_in_a[15] => mux_out.DATAB
mux_in_b[0] => mux_out.DATAA
mux_in_b[1] => mux_out.DATAA
mux_in_b[2] => mux_out.DATAA
mux_in_b[3] => mux_out.DATAA
mux_in_b[4] => mux_out.DATAA
mux_in_b[5] => mux_out.DATAA
mux_in_b[6] => mux_out.DATAA
mux_in_b[7] => mux_out.DATAA
mux_in_b[8] => mux_out.DATAA
mux_in_b[9] => mux_out.DATAA
mux_in_b[10] => mux_out.DATAA
mux_in_b[11] => mux_out.DATAA
mux_in_b[12] => mux_out.DATAA
mux_in_b[13] => mux_out.DATAA
mux_in_b[14] => mux_out.DATAA
mux_in_b[15] => mux_out.DATAA
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|simple|multiplexer_16:m9_0
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_in_a[0] => mux_out.DATAB
mux_in_a[1] => mux_out.DATAB
mux_in_a[2] => mux_out.DATAB
mux_in_a[3] => mux_out.DATAB
mux_in_a[4] => mux_out.DATAB
mux_in_a[5] => mux_out.DATAB
mux_in_a[6] => mux_out.DATAB
mux_in_a[7] => mux_out.DATAB
mux_in_a[8] => mux_out.DATAB
mux_in_a[9] => mux_out.DATAB
mux_in_a[10] => mux_out.DATAB
mux_in_a[11] => mux_out.DATAB
mux_in_a[12] => mux_out.DATAB
mux_in_a[13] => mux_out.DATAB
mux_in_a[14] => mux_out.DATAB
mux_in_a[15] => mux_out.DATAB
mux_in_b[0] => mux_out.DATAA
mux_in_b[1] => mux_out.DATAA
mux_in_b[2] => mux_out.DATAA
mux_in_b[3] => mux_out.DATAA
mux_in_b[4] => mux_out.DATAA
mux_in_b[5] => mux_out.DATAA
mux_in_b[6] => mux_out.DATAA
mux_in_b[7] => mux_out.DATAA
mux_in_b[8] => mux_out.DATAA
mux_in_b[9] => mux_out.DATAA
mux_in_b[10] => mux_out.DATAA
mux_in_b[11] => mux_out.DATAA
mux_in_b[12] => mux_out.DATAA
mux_in_b[13] => mux_out.DATAA
mux_in_b[14] => mux_out.DATAA
mux_in_b[15] => mux_out.DATAA
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


|simple|multiplexer_16:m10_0
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_s => mux_out.OUTPUTSELECT
mux_in_a[0] => mux_out.DATAB
mux_in_a[1] => mux_out.DATAB
mux_in_a[2] => mux_out.DATAB
mux_in_a[3] => mux_out.DATAB
mux_in_a[4] => mux_out.DATAB
mux_in_a[5] => mux_out.DATAB
mux_in_a[6] => mux_out.DATAB
mux_in_a[7] => mux_out.DATAB
mux_in_a[8] => mux_out.DATAB
mux_in_a[9] => mux_out.DATAB
mux_in_a[10] => mux_out.DATAB
mux_in_a[11] => mux_out.DATAB
mux_in_a[12] => mux_out.DATAB
mux_in_a[13] => mux_out.DATAB
mux_in_a[14] => mux_out.DATAB
mux_in_a[15] => mux_out.DATAB
mux_in_b[0] => mux_out.DATAA
mux_in_b[1] => mux_out.DATAA
mux_in_b[2] => mux_out.DATAA
mux_in_b[3] => mux_out.DATAA
mux_in_b[4] => mux_out.DATAA
mux_in_b[5] => mux_out.DATAA
mux_in_b[6] => mux_out.DATAA
mux_in_b[7] => mux_out.DATAA
mux_in_b[8] => mux_out.DATAA
mux_in_b[9] => mux_out.DATAA
mux_in_b[10] => mux_out.DATAA
mux_in_b[11] => mux_out.DATAA
mux_in_b[12] => mux_out.DATAA
mux_in_b[13] => mux_out.DATAA
mux_in_b[14] => mux_out.DATAA
mux_in_b[15] => mux_out.DATAA
mux_out[0] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out.DB_MAX_OUTPUT_PORT_TYPE


