Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2427
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00023543863790109754
power__switching__total,0.000051306644309079275
power__leakage__total,0.0000012760974641423672
power__total,0.00028802137239836156
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2654287420539948
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26659841755466934
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11223927660530204
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.408554424077895
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.112239
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.753773
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2626106628708881
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26421970914598425
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6016652901751144
timing__setup__ws__corner:nom_slow_1p08V_125C,10.929904402023315
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.601665
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.990093
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2634142978299913
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26497160771067674
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28746356109152243
timing__setup__ws__corner:nom_typ_1p20V_25C,11.233538861526208
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.287464
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.749128
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2626106628708881
clock__skew__worst_setup,0.26421970914598425
timing__hold__ws,0.11223927660530204
timing__setup__ws,10.929904402023315
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112239
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.990093
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,655
design__instance__area__stdcell,10039.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.346875
design__instance__utilization__stdcell,0.346875
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,28
design__instance__area__class:inverter,170.554
design__instance__count__class:sequential_cell,58
design__instance__area__class:sequential_cell,2928.44
design__instance__count__class:multi_input_combinational_cell,414
design__instance__area__class:multi_input_combinational_cell,4329.16
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,125
design__instance__area__class:timing_repair_buffer,2126.48
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13941.3
design__violations,0
design__instance__count__class:clock_buffer,22
design__instance__area__class:clock_buffer,437.27
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,98
global_route__vias,4351
global_route__wirelength,23738
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,663
route__net__special,2
route__drc_errors__iter:0,151
route__wirelength__iter:0,15109
route__drc_errors__iter:1,18
route__wirelength__iter:1,14923
route__drc_errors__iter:2,23
route__wirelength__iter:2,14869
route__drc_errors__iter:3,0
route__wirelength__iter:3,14855
route__drc_errors,0
route__wirelength,14855
route__vias,3871
route__vias__singlecut,3871
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,352.965
design__instance__count__class:fill_cell,1772
design__instance__area__class:fill_cell,18902.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,23
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,23
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,23
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,23
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19977
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000232413
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000181577
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000421728
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000181577
design_powergrid__voltage__worst,0.000181577
design_powergrid__voltage__worst__net:VPWR,1.19977
design_powergrid__drop__worst,0.000232413
design_powergrid__drop__worst__net:VPWR,0.000232413
design_powergrid__voltage__worst__net:VGND,0.000181577
design_powergrid__drop__worst__net:VGND,0.000181577
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00004789999999999999878534662212103967249277047812938690185546875
ir__drop__worst,0.0002320000000000000013600232051658167620189487934112548828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
