#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa9e1d001a0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x7fa9e1d11900_0 .var "clk", 0 0;
v0x7fa9e1d11990_0 .net "read_data1", 63 0, L_0x7fa9e1d12340;  1 drivers
v0x7fa9e1d11a20_0 .net "read_data2", 63 0, L_0x7fa9e1d12930;  1 drivers
v0x7fa9e1d11ab0_0 .var "read_register1", 4 0;
v0x7fa9e1d11b40_0 .var "read_register2", 4 0;
v0x7fa9e1d11c10_0 .var "reg_write", 0 0;
v0x7fa9e1d11cc0_0 .var "write_data", 63 0;
v0x7fa9e1d11d70_0 .var "write_register", 4 0;
S_0x7fa9e1d00310 .scope module, "testreg" "regfile" 2 12, 3 1 0, S_0x7fa9e1d001a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write"
    .port_info 2 /INPUT 5 "read_register1"
    .port_info 3 /INPUT 5 "read_register2"
    .port_info 4 /INPUT 5 "write_register"
    .port_info 5 /INPUT 64 "write_data"
    .port_info 6 /OUTPUT 64 "read_data1"
    .port_info 7 /OUTPUT 64 "read_data2"
v0x7fa9e1d00600_0 .net *"_s0", 31 0, L_0x7fa9e1d11e20;  1 drivers
v0x7fa9e1d106c0_0 .net *"_s10", 6 0, L_0x7fa9e1d121b0;  1 drivers
L_0x100891098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa9e1d10760_0 .net *"_s13", 1 0, L_0x100891098;  1 drivers
L_0x1008910e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa9e1d10810_0 .net/2u *"_s14", 63 0, L_0x1008910e0;  1 drivers
v0x7fa9e1d108c0_0 .net *"_s18", 31 0, L_0x7fa9e1d124e0;  1 drivers
L_0x100891128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa9e1d109b0_0 .net *"_s21", 26 0, L_0x100891128;  1 drivers
L_0x100891170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa9e1d10a60_0 .net/2u *"_s22", 31 0, L_0x100891170;  1 drivers
v0x7fa9e1d10b10_0 .net *"_s24", 0 0, L_0x7fa9e1d12640;  1 drivers
v0x7fa9e1d10bb0_0 .net *"_s26", 63 0, L_0x7fa9e1d12760;  1 drivers
v0x7fa9e1d10cc0_0 .net *"_s28", 6 0, L_0x7fa9e1d12800;  1 drivers
L_0x100891008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa9e1d10d70_0 .net *"_s3", 26 0, L_0x100891008;  1 drivers
L_0x1008911b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa9e1d10e20_0 .net *"_s31", 1 0, L_0x1008911b8;  1 drivers
L_0x100891200 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa9e1d10ed0_0 .net/2u *"_s32", 63 0, L_0x100891200;  1 drivers
L_0x100891050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa9e1d10f80_0 .net/2u *"_s4", 31 0, L_0x100891050;  1 drivers
v0x7fa9e1d11030_0 .net *"_s6", 0 0, L_0x7fa9e1d11fd0;  1 drivers
v0x7fa9e1d110d0_0 .net *"_s8", 63 0, L_0x7fa9e1d120f0;  1 drivers
v0x7fa9e1d11180_0 .net "clk", 0 0, v0x7fa9e1d11900_0;  1 drivers
v0x7fa9e1d11310_0 .net "read_data1", 63 0, L_0x7fa9e1d12340;  alias, 1 drivers
v0x7fa9e1d113a0_0 .net "read_data2", 63 0, L_0x7fa9e1d12930;  alias, 1 drivers
v0x7fa9e1d11440_0 .net "read_register1", 4 0, v0x7fa9e1d11ab0_0;  1 drivers
v0x7fa9e1d114f0_0 .net "read_register2", 4 0, v0x7fa9e1d11b40_0;  1 drivers
v0x7fa9e1d115a0_0 .net "reg_write", 0 0, v0x7fa9e1d11c10_0;  1 drivers
v0x7fa9e1d11640 .array "register", 0 31, 63 0;
v0x7fa9e1d116e0_0 .net "write_data", 63 0, v0x7fa9e1d11cc0_0;  1 drivers
v0x7fa9e1d11790_0 .net "write_register", 4 0, v0x7fa9e1d11d70_0;  1 drivers
E_0x7fa9e1d005c0 .event posedge, v0x7fa9e1d11180_0;
L_0x7fa9e1d11e20 .concat [ 5 27 0 0], v0x7fa9e1d11ab0_0, L_0x100891008;
L_0x7fa9e1d11fd0 .cmp/ne 32, L_0x7fa9e1d11e20, L_0x100891050;
L_0x7fa9e1d120f0 .array/port v0x7fa9e1d11640, L_0x7fa9e1d121b0;
L_0x7fa9e1d121b0 .concat [ 5 2 0 0], v0x7fa9e1d11ab0_0, L_0x100891098;
L_0x7fa9e1d12340 .functor MUXZ 64, L_0x1008910e0, L_0x7fa9e1d120f0, L_0x7fa9e1d11fd0, C4<>;
L_0x7fa9e1d124e0 .concat [ 5 27 0 0], v0x7fa9e1d11b40_0, L_0x100891128;
L_0x7fa9e1d12640 .cmp/ne 32, L_0x7fa9e1d124e0, L_0x100891170;
L_0x7fa9e1d12760 .array/port v0x7fa9e1d11640, L_0x7fa9e1d12800;
L_0x7fa9e1d12800 .concat [ 5 2 0 0], v0x7fa9e1d11b40_0, L_0x1008911b8;
L_0x7fa9e1d12930 .functor MUXZ 64, L_0x100891200, L_0x7fa9e1d12760, L_0x7fa9e1d12640, C4<>;
    .scope S_0x7fa9e1d00310;
T_0 ;
    %wait E_0x7fa9e1d005c0;
    %load/vec4 v0x7fa9e1d115a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fa9e1d116e0_0;
    %load/vec4 v0x7fa9e1d11790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa9e1d11640, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa9e1d001a0;
T_1 ;
    %vpi_call 2 16 "$dumpfile", "regfile_test.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa9e1d00310 {0 0 0};
    %vpi_call 2 19 "$monitor", "%h, %h, %h, %h", &A<v0x7fa9e1d11640, 1>, &A<v0x7fa9e1d11640, 2>, v0x7fa9e1d11310_0, v0x7fa9e1d113a0_0 {0 0 0};
    %vpi_call 2 22 "$display", "register[1] register[2] read_data1  read_data2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa9e1d11ab0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fa9e1d11b40_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa9e1d11d70_0, 0;
    %pushi/vec4 5, 0, 64;
    %assign/vec4 v0x7fa9e1d11cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa9e1d11c10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa9e1d11c10_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa9e1d11ab0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fa9e1d11b40_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fa9e1d11d70_0, 0;
    %pushi/vec4 6, 0, 64;
    %assign/vec4 v0x7fa9e1d11cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa9e1d11c10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa9e1d11c10_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa9e1d11ab0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fa9e1d11b40_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa9e1d11d70_0, 0;
    %pushi/vec4 8, 0, 64;
    %assign/vec4 v0x7fa9e1d11cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa9e1d11c10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa9e1d11c10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa9e1d11ab0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fa9e1d11b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa9e1d11d70_0, 0;
    %pushi/vec4 8, 0, 64;
    %assign/vec4 v0x7fa9e1d11cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa9e1d11c10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa9e1d11c10_0, 0;
    %delay 10, 0;
    %delay 200, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fa9e1d001a0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa9e1d11900_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa9e1d11900_0, 0;
    %delay 5, 0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_test.v";
    "./regfile.v";
