
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_be/src/v/bp_be_calculator/bp_be_regfile.v Cov: 98.1% </h3>
<pre style="margin:0; padding:0 ">   1: /**</pre>
<pre style="margin:0; padding:0 ">   2:  *</pre>
<pre style="margin:0; padding:0 ">   3:  * Name:</pre>
<pre style="margin:0; padding:0 ">   4:  *   bp_be_regfile.v</pre>
<pre style="margin:0; padding:0 ">   5:  * </pre>
<pre style="margin:0; padding:0 ">   6:  * Description:</pre>
<pre style="margin:0; padding:0 ">   7:  *   Synchronous register file wrapper for integer and floating point RISC-V registers. Inlcudes</pre>
<pre style="margin:0; padding:0 ">   8:  *     logic to maintain the source register values during pipeline stalls.</pre>
<pre style="margin:0; padding:0 ">   9:  *</pre>
<pre style="margin:0; padding:0 ">  10:  * Notes:</pre>
<pre style="margin:0; padding:0 ">  11:  *   - Is it okay to continuously read on stalls? There's no switching, so energy may not </pre>
<pre style="margin:0; padding:0 ">  12:  *       be an issue.  An alternative would be to save the read data, but that's more flops / power</pre>
<pre style="margin:0; padding:0 ">  13:  *   - Should we read the regfile at all for x0? The memory will be a power of 2 size, so it comes </pre>
<pre style="margin:0; padding:0 ">  14:  *       down to if writing / reading x0 and then muxing is less power than checking x == 0 on input.</pre>
<pre style="margin:0; padding:0 ">  15:  */</pre>
<pre style="margin:0; padding:0 ">  16: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: module bp_be_regfile</pre>
<pre style="margin:0; padding:0 ">  18:  import bp_common_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  19:  import bp_common_aviary_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  20:  import bp_common_rv64_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  21:  #(parameter bp_cfg_e cfg_p = e_bp_inv_cfg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:     `declare_bp_proc_params(cfg_p)</pre>
<pre style="margin:0; padding:0 ">  23:    )</pre>
<pre style="margin:0; padding:0 ">  24:   (input                           clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:    , input                         reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27:    // Pipeline control signals</pre>
<pre style="margin:0; padding:0 ">  28:    , input                         issue_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:    , input                         dispatch_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30: </pre>
<pre style="margin:0; padding:0 ">  31:    // rd write bus</pre>
<pre style="margin:0; padding:0 ">  32:    , input                         rd_w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:    , input [reg_addr_width_p-1:0]  rd_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:    , input [dword_width_p-1:0]     rd_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35: </pre>
<pre style="margin:0; padding:0 ">  36:    // rs1 read bus</pre>
<pre style="margin:0; padding:0 ">  37:    , input                         rs1_r_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:    , input  [reg_addr_width_p-1:0] rs1_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:    , output [dword_width_p-1:0]    rs1_data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:    </pre>
<pre style="margin:0; padding:0 ">  41:    // rs2 read bus</pre>
<pre style="margin:0; padding:0 ">  42:    , input                         rs2_r_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:    , input  [reg_addr_width_p-1:0] rs2_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:    , output [dword_width_p-1:0]    rs2_data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:    );</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
<pre style="margin:0; padding:0 ">  47: // Intermediate connections</pre>
<pre style="margin:0; padding:0 ">  48: logic                        rs1_read_v     , rs2_read_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49: logic                        rs1_issue_v    , rs2_issue_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50: logic [dword_width_p-1:0]    rs1_reg_data   , rs2_reg_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51: logic [reg_addr_width_p-1:0] rs1_addr_r     , rs2_addr_r,      rd_addr_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52: logic [reg_addr_width_p-1:0] rs1_reread_addr, rs2_reread_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53: logic [dword_width_p-1:0]    rd_data_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54: </pre>
<pre style="margin:0; padding:0 ">  55: localparam rf_els_lp = 2**reg_addr_width_p;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56: bsg_mem_2r1w_sync </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:  #(.width_p(dword_width_p), .els_p(rf_els_lp))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:  rf</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:   (.clk_i(clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:    ,.reset_i(reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61: </pre>
<pre style="margin:0; padding:0 ">  62:    ,.w_v_i(rd_w_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:    ,.w_addr_i(rd_addr_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:    ,.w_data_i(rd_data_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65: </pre>
<pre style="margin:0; padding:0 ">  66:    ,.r0_v_i(rs1_read_v)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:    ,.r0_addr_i(rs1_reread_addr)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:    ,.r0_data_o(rs1_reg_data)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69: </pre>
<pre style="margin:0; padding:0 ">  70:    ,.r1_v_i(rs2_read_v)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:    ,.r1_addr_i(rs2_reread_addr)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:    ,.r1_data_o(rs2_reg_data)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:    );</pre>
<pre style="margin:0; padding:0 ">  74: </pre>
<pre style="margin:0; padding:0 ">  75: // Save the last issued register addresses</pre>
<pre style="margin:0; padding:0 ">  76: bsg_dff_reset_en </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:  #(.width_p(2*reg_addr_width_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:  rs1_addr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   (.clk_i(clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:    ,.reset_i(reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:    ,.en_i(rs1_issue_v | rs2_issue_v)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82: </pre>
<pre style="margin:0; padding:0 ">  83:    ,.data_i({rs1_addr_i, rs2_addr_i})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:    ,.data_o({rs1_addr_r, rs2_addr_r})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:    );</pre>
<pre style="margin:0; padding:0 ">  86: </pre>
<pre style="margin:0; padding:0 ">  87: logic zero_rs1_r, zero_rs2_r, fwd_rs1_r, fwd_rs2_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88: wire fwd_rs1  = rd_w_v_i & (rd_addr_i == rs1_reread_addr);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89: wire fwd_rs2  = rd_w_v_i & (rd_addr_i == rs2_reread_addr);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90: wire zero_rs1 = (rs1_reread_addr == '0);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91: wire zero_rs2 = (rs2_reread_addr == '0);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92: bsg_dff</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:  #(.width_p(4+dword_width_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:  rw_fwd_reg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   (.clk_i(clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:    ,.data_i({zero_rs1, zero_rs2, fwd_rs1, fwd_rs2, rd_data_i})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:    ,.data_o({zero_rs1_r, zero_rs2_r, fwd_rs1_r, fwd_rs2_r, rd_data_r})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:    );</pre>
<pre style="margin:0; padding:0 ">  99: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100: always_comb </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:     // Instruction has been issued, don't bother reading if the register data is not used</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:     rs1_issue_v = (issue_v_i & rs1_r_v_i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:     rs2_issue_v = (issue_v_i & rs2_r_v_i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:     // We need to read from the regfile if we have issued a new request, or if we have stalled</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     rs1_read_v = (rs1_issue_v | ~dispatch_v_i) & ~fwd_rs1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:     rs2_read_v = (rs2_issue_v | ~dispatch_v_i) & ~fwd_rs2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:   </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:     // If we have issued a new instruction, use input address to read, </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:     //   else use last request address to read</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:     rs1_reread_addr = rs1_issue_v ? rs1_addr_i : rs1_addr_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:     rs2_reread_addr = rs2_issue_v ? rs2_addr_i : rs2_addr_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114: end</pre>
<pre style="margin:0; padding:0 "> 115: </pre>
<pre style="margin:0; padding:0 "> 116: // RISC-V defines x0 as 0. Else, forward if we read/wrote, else pass out the register data</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117: assign rs1_data_o = zero_rs1_r ? '0 : fwd_rs1_r ? rd_data_r : rs1_reg_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118: assign rs2_data_o = zero_rs2_r ? '0 : fwd_rs2_r ? rd_data_r : rs2_reg_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120: endmodule </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122: </pre>
</body>
</html>
