initSidebarItems({"enum":[["CCRCFAILIE_A","Command CRC fail interrupt enable"]],"struct":[["CCRCFAILIE_R","Field `CCRCFAILIE` reader - Command CRC fail interrupt enable"],["CCRCFAILIE_W","Field `CCRCFAILIE` writer - Command CRC fail interrupt enable"],["CEATAENDIE_W","Field `CEATAENDIE` writer - CE-ATA command completion signal received interrupt enable"],["CMDACTIE_W","Field `CMDACTIE` writer - Command acting interrupt enable"],["CMDRENDIE_W","Field `CMDRENDIE` writer - Command response received interrupt enable"],["CMDSENTIE_W","Field `CMDSENTIE` writer - Command sent interrupt enable"],["CTIMEOUTIE_W","Field `CTIMEOUTIE` writer - Command timeout interrupt enable"],["DATAENDIE_W","Field `DATAENDIE` writer - Data end interrupt enable"],["DBCKENDIE_W","Field `DBCKENDIE` writer - Data block end interrupt enable"],["DCRCFAILIE_W","Field `DCRCFAILIE` writer - Data CRC fail interrupt enable"],["DTIMEOUTIE_W","Field `DTIMEOUTIE` writer - Data timeout interrupt enable"],["MASK_SPEC","mask register"],["R","Register `MASK` reader"],["RXACTIE_W","Field `RXACTIE` writer - Data receive acting interrupt enable"],["RXDAVLIE_W","Field `RXDAVLIE` writer - Data available in Rx FIFO interrupt enable"],["RXFIFOEIE_W","Field `RXFIFOEIE` writer - Rx FIFO empty interrupt enable"],["RXFIFOFIE_W","Field `RXFIFOFIE` writer - Rx FIFO full interrupt enable"],["RXFIFOHFIE_W","Field `RXFIFOHFIE` writer - Rx FIFO half full interrupt enable"],["RXOVERRIE_W","Field `RXOVERRIE` writer - Rx FIFO overrun error interrupt enable"],["SDIOITIE_W","Field `SDIOITIE` writer - SDIO mode interrupt received interrupt enable"],["STBITERRIE_W","Field `STBITERRIE` writer - Start bit error interrupt enable"],["TXACTIE_W","Field `TXACTIE` writer - Data transmit acting interrupt enable"],["TXDAVLIE_W","Field `TXDAVLIE` writer - Data available in Tx FIFO interrupt enable"],["TXFIFOEIE_W","Field `TXFIFOEIE` writer - Tx FIFO empty interrupt enable"],["TXFIFOFIE_W","Field `TXFIFOFIE` writer - Tx FIFO full interrupt enable"],["TXFIFOHEIE_W","Field `TXFIFOHEIE` writer - Tx FIFO half empty interrupt enable"],["TXUNDERRIE_W","Field `TXUNDERRIE` writer - Tx FIFO underrun error interrupt enable"],["W","Register `MASK` writer"]],"type":[["CEATAENDIE_A","CE-ATA command completion signal received interrupt enable"],["CEATAENDIE_R","Field `CEATAENDIE` reader - CE-ATA command completion signal received interrupt enable"],["CMDACTIE_A","Command acting interrupt enable"],["CMDACTIE_R","Field `CMDACTIE` reader - Command acting interrupt enable"],["CMDRENDIE_A","Command response received interrupt enable"],["CMDRENDIE_R","Field `CMDRENDIE` reader - Command response received interrupt enable"],["CMDSENTIE_A","Command sent interrupt enable"],["CMDSENTIE_R","Field `CMDSENTIE` reader - Command sent interrupt enable"],["CTIMEOUTIE_A","Command timeout interrupt enable"],["CTIMEOUTIE_R","Field `CTIMEOUTIE` reader - Command timeout interrupt enable"],["DATAENDIE_A","Data end interrupt enable"],["DATAENDIE_R","Field `DATAENDIE` reader - Data end interrupt enable"],["DBCKENDIE_A","Data block end interrupt enable"],["DBCKENDIE_R","Field `DBCKENDIE` reader - Data block end interrupt enable"],["DCRCFAILIE_A","Data CRC fail interrupt enable"],["DCRCFAILIE_R","Field `DCRCFAILIE` reader - Data CRC fail interrupt enable"],["DTIMEOUTIE_A","Data timeout interrupt enable"],["DTIMEOUTIE_R","Field `DTIMEOUTIE` reader - Data timeout interrupt enable"],["RXACTIE_A","Data receive acting interrupt enable"],["RXACTIE_R","Field `RXACTIE` reader - Data receive acting interrupt enable"],["RXDAVLIE_A","Data available in Rx FIFO interrupt enable"],["RXDAVLIE_R","Field `RXDAVLIE` reader - Data available in Rx FIFO interrupt enable"],["RXFIFOEIE_A","Rx FIFO empty interrupt enable"],["RXFIFOEIE_R","Field `RXFIFOEIE` reader - Rx FIFO empty interrupt enable"],["RXFIFOFIE_A","Rx FIFO full interrupt enable"],["RXFIFOFIE_R","Field `RXFIFOFIE` reader - Rx FIFO full interrupt enable"],["RXFIFOHFIE_A","Rx FIFO half full interrupt enable"],["RXFIFOHFIE_R","Field `RXFIFOHFIE` reader - Rx FIFO half full interrupt enable"],["RXOVERRIE_A","Rx FIFO overrun error interrupt enable"],["RXOVERRIE_R","Field `RXOVERRIE` reader - Rx FIFO overrun error interrupt enable"],["SDIOITIE_A","SDIO mode interrupt received interrupt enable"],["SDIOITIE_R","Field `SDIOITIE` reader - SDIO mode interrupt received interrupt enable"],["STBITERRIE_A","Start bit error interrupt enable"],["STBITERRIE_R","Field `STBITERRIE` reader - Start bit error interrupt enable"],["TXACTIE_A","Data transmit acting interrupt enable"],["TXACTIE_R","Field `TXACTIE` reader - Data transmit acting interrupt enable"],["TXDAVLIE_A","Data available in Tx FIFO interrupt enable"],["TXDAVLIE_R","Field `TXDAVLIE` reader - Data available in Tx FIFO interrupt enable"],["TXFIFOEIE_A","Tx FIFO empty interrupt enable"],["TXFIFOEIE_R","Field `TXFIFOEIE` reader - Tx FIFO empty interrupt enable"],["TXFIFOFIE_A","Tx FIFO full interrupt enable"],["TXFIFOFIE_R","Field `TXFIFOFIE` reader - Tx FIFO full interrupt enable"],["TXFIFOHEIE_A","Tx FIFO half empty interrupt enable"],["TXFIFOHEIE_R","Field `TXFIFOHEIE` reader - Tx FIFO half empty interrupt enable"],["TXUNDERRIE_A","Tx FIFO underrun error interrupt enable"],["TXUNDERRIE_R","Field `TXUNDERRIE` reader - Tx FIFO underrun error interrupt enable"]]});