{
  "design": {
    "design_info": {
      "boundary_crc": "0xABEFD9E6E7F6B479",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../dma.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "vio_0": "",
      "jtag_axi_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "axi_smc": "",
      "rst_sys_clock_100M": "",
      "axi_bram_ctrl_1": "",
      "dma_controller_0": "",
      "system_ila_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "24",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0"
      },
      "jtag_axi_0": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "ip_revision": "18",
        "xci_name": "design_1_jtag_axi_0_0",
        "xci_path": "ip\\design_1_jtag_axi_0_0\\design_1_jtag_axi_0_0.xci",
        "inst_hier_path": "jtag_axi_0",
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_0\\design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "21",
        "xci_name": "design_1_axi_smc_0",
        "xci_path": "ip\\design_1_axi_smc_0\\design_1_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "rst_sys_clock_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "design_1_rst_sys_clock_100M_0",
        "xci_path": "ip\\design_1_rst_sys_clock_100M_0\\design_1_rst_sys_clock_100M_0.xci",
        "inst_hier_path": "rst_sys_clock_100M"
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "design_1_axi_bram_ctrl_1_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_1_0\\design_1_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "dma_controller_0": {
        "vlnv": "xilinx.com:module_ref:dma_controller:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_dma_controller_0_0",
        "xci_path": "ip\\design_1_dma_controller_0_0\\design_1_dma_controller_0_0.xci",
        "inst_hier_path": "dma_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dma_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "bram_addr_b": {
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "bram_wrdata_b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_en_b": {
            "direction": "I"
          },
          "bram_we_b": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "bram_rddata_b": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "addrb": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dinb": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "doutb": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "enb": {
            "direction": "O"
          },
          "rstb": {
            "direction": "O"
          },
          "web": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "15",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip\\design_1_system_ila_0_0\\design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_bram_ctrl_1/S_AXI",
          "system_ila_0/SLOT_0_AXI"
        ]
      },
      "jtag_axi_0_M_AXI": {
        "interface_ports": [
          "jtag_axi_0/M_AXI",
          "axi_smc/S00_AXI"
        ]
      }
    },
    "nets": {
      "axi_bram_ctrl_1_bram_addr_a": {
        "ports": [
          "axi_bram_ctrl_1/bram_addr_a",
          "dma_controller_0/bram_addr_b"
        ]
      },
      "axi_bram_ctrl_1_bram_clk_a": {
        "ports": [
          "axi_bram_ctrl_1/bram_clk_a",
          "blk_mem_gen_0/clkb",
          "dma_controller_0/clk"
        ]
      },
      "axi_bram_ctrl_1_bram_en_a": {
        "ports": [
          "axi_bram_ctrl_1/bram_en_a",
          "dma_controller_0/bram_en_b"
        ]
      },
      "axi_bram_ctrl_1_bram_rst_a": {
        "ports": [
          "axi_bram_ctrl_1/bram_rst_a",
          "dma_controller_0/reset"
        ]
      },
      "axi_bram_ctrl_1_bram_we_a": {
        "ports": [
          "axi_bram_ctrl_1/bram_we_a",
          "dma_controller_0/bram_we_b"
        ]
      },
      "axi_bram_ctrl_1_bram_wrdata_a": {
        "ports": [
          "axi_bram_ctrl_1/bram_wrdata_a",
          "dma_controller_0/bram_wrdata_b"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "dma_controller_0/doutb"
        ]
      },
      "clk_0_1": {
        "ports": [
          "sys_clock",
          "vio_0/clk",
          "jtag_axi_0/aclk",
          "axi_smc/aclk",
          "rst_sys_clock_100M/slowest_sync_clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "system_ila_0/clk"
        ]
      },
      "dma_controller_0_addrb": {
        "ports": [
          "dma_controller_0/addrb",
          "blk_mem_gen_0/addrb"
        ]
      },
      "dma_controller_0_bram_rddata_b": {
        "ports": [
          "dma_controller_0/bram_rddata_b",
          "axi_bram_ctrl_1/bram_rddata_a"
        ]
      },
      "dma_controller_0_dinb": {
        "ports": [
          "dma_controller_0/dinb",
          "blk_mem_gen_0/dinb"
        ]
      },
      "dma_controller_0_enb": {
        "ports": [
          "dma_controller_0/enb",
          "blk_mem_gen_0/enb"
        ]
      },
      "dma_controller_0_rstb": {
        "ports": [
          "dma_controller_0/rstb",
          "blk_mem_gen_0/rstb"
        ]
      },
      "dma_controller_0_web": {
        "ports": [
          "dma_controller_0/web",
          "blk_mem_gen_0/web"
        ]
      },
      "rst_sys_clock_100M_peripheral_aresetn": {
        "ports": [
          "rst_sys_clock_100M/peripheral_aresetn",
          "jtag_axi_0/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_smc/aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "rst_sys_clock_100M/ext_reset_in",
          "system_ila_0/resetn"
        ]
      }
    },
    "addressing": {
      "/jtag_axi_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}