verilog work "../source/asic_core.v"
verilog work "../testbench/asic_core_tb.v"
verilog work "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
