{
    "versionMajor": "0",
    "versionMinor": "0",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "design_1_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "sd_card",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "true"
        },
        "embedded": {
            "value": "true",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "true"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "true"
        }
    },
    "board": {
        "name": "avnet.com:ultra96v2:1.2",
        "vendor": "avnet.com",
        "part": "xczu3eg-sbva484-1-i",
        "boardPart": "avnet.com:ultra96v2:part0:1.2",
        "imageFileHdpi": "ultra96v2_top.jpg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "zynquplus:xczu3eg:sbva484:-1:i",
            "part": {
                "name": "xczu3eg-sbva484-1-i",
                "architecture": "zynquplus",
                "device": "xczu3eg",
                "package": "sbva484",
                "speedGrade": "-1",
                "tempGrade": "i"
            },
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "drBDName": "design_1.bd",
                "numComputeUnits": "60"
            }
        }
    ],
    "files": [
        {
            "name": "ULTRA96v2_DPU_CUSTOM.hpfm",
            "type": "HPFM"
        },
        {
            "name": "prj\/rebuild.tcl",
            "type": "REBUILD_TCL"
        },
        {
            "name": "prj\/platform_project.srcs\/sources_1\/bd\/design_1\/design_1.bd",
            "type": "TOP_BD"
        },
        {
            "name": "iprepo",
            "type": "IP_REPO_PATH"
        },
        {
            "name": "ipcache",
            "type": "IP_CACHE_DIR"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        }
    ],
    "vendor": "xilinx",
    "boardId": "board",
    "name": "name",
    "uniqueName": "xilinx:board:name:0.0",
    "fpgaPart": "zynquplus",
    "fpgaDevice": "xczu3eg",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "false",
    "hardwareEmuPlatform": "false",
    "maxAXIMMManagers": "62",
    "maxAXIMMSubordinates": "33",
    "maxInterrupts": "0",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2022.1",
    "generatedChangeList": "3526262",
    "generatedIpChangeList": "3524634",
    "generatedTimestamp": "Fri Nov 28 15:37:59 2025",
    "idCode": "04a42093",
    "resources": [
        {
            "type": "BRAM",
            "count": "216"
        },
        {
            "type": "DSP",
            "count": "360"
        },
        {
            "type": "LUT",
            "count": "70560"
        },
        {
            "type": "FF",
            "count": "141120"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "1200.000000",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "period": ".833333",
            "status": "reserved"
        },
        {
            "default": "true",
            "name": "PL 0",
            "origName": "clk_wiz_0_clk_out1",
            "id": "0",
            "frequency": "150.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "6.666667",
            "normalizedPeriod": "8.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 1",
            "origName": "clk_wiz_0_clk_out2",
            "id": "1",
            "frequency": "300.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "3.333333",
            "normalizedPeriod": "4.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 2",
            "origName": "clk_wiz_0_clk_out3",
            "id": "2",
            "frequency": "75.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "13.333333",
            "normalizedPeriod": "16.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 3",
            "origName": "clk_wiz_0_clk_out4",
            "id": "3",
            "frequency": "100.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "10.000000",
            "normalizedPeriod": "12.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 4",
            "origName": "clk_wiz_0_clk_out5",
            "id": "4",
            "frequency": "200.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "5.000000",
            "normalizedPeriod": "6.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 5",
            "origName": "clk_wiz_0_clk_out6",
            "id": "5",
            "frequency": "400.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "2.500000",
            "normalizedPeriod": "3.000000",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 6",
            "origName": "clk_wiz_0_clk_out7",
            "id": "6",
            "frequency": "600.000000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "1.666667",
            "normalizedPeriod": "2.000000",
            "status": "fixed"
        }
    ],
    "ipParameters": [
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'axi_interconnect_hpc0_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+2)",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'axi_interconnect_hpc0_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "S02_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S02_AXI'])>0"
        },
        {
            "name": "S02_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S02_AXI'])>0"
        },
        {
            "name": "S03_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S03_AXI'])>0"
        },
        {
            "name": "S03_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S03_AXI'])>0"
        },
        {
            "name": "S04_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S04_AXI'])>0"
        },
        {
            "name": "S04_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S04_AXI'])>0"
        },
        {
            "name": "S05_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S05_AXI'])>0"
        },
        {
            "name": "S05_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S05_AXI'])>0"
        },
        {
            "name": "S06_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S06_AXI'])>0"
        },
        {
            "name": "S06_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S06_AXI'])>0"
        },
        {
            "name": "S07_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S07_AXI'])>0"
        },
        {
            "name": "S07_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S07_AXI'])>0"
        },
        {
            "name": "S08_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S08_AXI'])>0"
        },
        {
            "name": "S08_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S08_AXI'])>0"
        },
        {
            "name": "S09_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S09_AXI'])>0"
        },
        {
            "name": "S09_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S09_AXI'])>0"
        },
        {
            "name": "S10_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S10_AXI'])>0"
        },
        {
            "name": "S10_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S10_AXI'])>0"
        },
        {
            "name": "S11_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S11_AXI'])>0"
        },
        {
            "name": "S11_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S11_AXI'])>0"
        },
        {
            "name": "S12_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S12_AXI'])>0"
        },
        {
            "name": "S12_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S12_AXI'])>0"
        },
        {
            "name": "S13_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S13_AXI'])>0"
        },
        {
            "name": "S13_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S13_AXI'])>0"
        },
        {
            "name": "S14_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S14_AXI'])>0"
        },
        {
            "name": "S14_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S14_AXI'])>0"
        },
        {
            "name": "S15_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S15_AXI'])>0"
        },
        {
            "name": "S15_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_hpc0_S15_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'interconnect_axifull_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'interconnect_axifull_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "S01_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S01_AXI'])>0"
        },
        {
            "name": "S01_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S01_AXI'])>0"
        },
        {
            "name": "S02_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S02_AXI'])>0"
        },
        {
            "name": "S02_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S02_AXI'])>0"
        },
        {
            "name": "S03_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S03_AXI'])>0"
        },
        {
            "name": "S03_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S03_AXI'])>0"
        },
        {
            "name": "S04_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S04_AXI'])>0"
        },
        {
            "name": "S04_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S04_AXI'])>0"
        },
        {
            "name": "S05_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S05_AXI'])>0"
        },
        {
            "name": "S05_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S05_AXI'])>0"
        },
        {
            "name": "S06_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S06_AXI'])>0"
        },
        {
            "name": "S06_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S06_AXI'])>0"
        },
        {
            "name": "S07_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S07_AXI'])>0"
        },
        {
            "name": "S07_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S07_AXI'])>0"
        },
        {
            "name": "S08_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S08_AXI'])>0"
        },
        {
            "name": "S08_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S08_AXI'])>0"
        },
        {
            "name": "S09_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S09_AXI'])>0"
        },
        {
            "name": "S09_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S09_AXI'])>0"
        },
        {
            "name": "S10_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S10_AXI'])>0"
        },
        {
            "name": "S10_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S10_AXI'])>0"
        },
        {
            "name": "S11_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S11_AXI'])>0"
        },
        {
            "name": "S11_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S11_AXI'])>0"
        },
        {
            "name": "S12_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S12_AXI'])>0"
        },
        {
            "name": "S12_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S12_AXI'])>0"
        },
        {
            "name": "S13_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S13_AXI'])>0"
        },
        {
            "name": "S13_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S13_AXI'])>0"
        },
        {
            "name": "S14_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S14_AXI'])>0"
        },
        {
            "name": "S14_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S14_AXI'])>0"
        },
        {
            "name": "S15_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S15_AXI'])>0"
        },
        {
            "name": "S15_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axifull_S15_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'interconnect_axilite_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'interconnect_axilite_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+3)",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M30_AXI'])>0"
        },
        {
            "name": "M31_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M31_AXI'])>0"
        },
        {
            "name": "M32_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M32_AXI'])>0"
        },
        {
            "name": "M33_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M33_AXI'])>0"
        },
        {
            "name": "M34_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M34_AXI'])>0"
        },
        {
            "name": "M35_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M35_AXI'])>0"
        },
        {
            "name": "M36_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M36_AXI'])>0"
        },
        {
            "name": "M37_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M37_AXI'])>0"
        },
        {
            "name": "M38_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M38_AXI'])>0"
        },
        {
            "name": "M39_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M39_AXI'])>0"
        },
        {
            "name": "M40_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M40_AXI'])>0"
        },
        {
            "name": "M41_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M41_AXI'])>0"
        },
        {
            "name": "M42_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M42_AXI'])>0"
        },
        {
            "name": "M43_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M43_AXI'])>0"
        },
        {
            "name": "M44_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M44_AXI'])>0"
        },
        {
            "name": "M45_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M45_AXI'])>0"
        },
        {
            "name": "M46_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M46_AXI'])>0"
        },
        {
            "name": "M47_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M47_AXI'])>0"
        },
        {
            "name": "M48_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M48_AXI'])>0"
        },
        {
            "name": "M49_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M49_AXI'])>0"
        },
        {
            "name": "M50_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M50_AXI'])>0"
        },
        {
            "name": "M51_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M51_AXI'])>0"
        },
        {
            "name": "M52_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M52_AXI'])>0"
        },
        {
            "name": "M53_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M53_AXI'])>0"
        },
        {
            "name": "M54_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M54_AXI'])>0"
        },
        {
            "name": "M55_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M55_AXI'])>0"
        },
        {
            "name": "M56_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M56_AXI'])>0"
        },
        {
            "name": "M57_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M57_AXI'])>0"
        },
        {
            "name": "M58_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M58_AXI'])>0"
        },
        {
            "name": "M59_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M59_AXI'])>0"
        },
        {
            "name": "M60_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M60_AXI'])>0"
        },
        {
            "name": "M61_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M61_AXI'])>0"
        },
        {
            "name": "M62_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M62_AXI'])>0"
        },
        {
            "name": "M63_HAS_REGSLICE",
            "value": "1",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_M63_AXI'])>0"
        },
        {
            "name": "PSU__USE__M_AXI_GP1",
            "value": "1",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_M_AXI_HPM1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP1",
            "value": "1",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HPC1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP2",
            "value": "1",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HP0_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP3",
            "value": "1",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HP1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP4",
            "value": "1",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HP2_FPD'])>0"
        }
    ],
    "busInterfaces": [
        {
            "name": "axi_interconnect_hpc0_S02_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S02_AXI",
            "clockRef": "axi_interconnect_hpc0_S02_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S03_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S03_AXI",
            "clockRef": "axi_interconnect_hpc0_S03_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S04_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S04_AXI",
            "clockRef": "axi_interconnect_hpc0_S04_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S05_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S05_AXI",
            "clockRef": "axi_interconnect_hpc0_S05_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S06_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S06_AXI",
            "clockRef": "axi_interconnect_hpc0_S06_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S07_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S07_AXI",
            "clockRef": "axi_interconnect_hpc0_S07_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S08_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S08_AXI",
            "clockRef": "axi_interconnect_hpc0_S08_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S09_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S09_AXI",
            "clockRef": "axi_interconnect_hpc0_S09_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S10_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S10_AXI",
            "clockRef": "axi_interconnect_hpc0_S10_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S11_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S11_AXI",
            "clockRef": "axi_interconnect_hpc0_S11_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S12_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S12_AXI",
            "clockRef": "axi_interconnect_hpc0_S12_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S13_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S13_AXI",
            "clockRef": "axi_interconnect_hpc0_S13_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S14_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S14_AXI",
            "clockRef": "axi_interconnect_hpc0_S14_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "axi_interconnect_hpc0_S15_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S15_AXI",
            "clockRef": "axi_interconnect_hpc0_S15_ACLK",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HPC0_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S01_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S01_AXI",
            "clockRef": "interconnect_axifull_S01_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S02_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S02_AXI",
            "clockRef": "interconnect_axifull_S02_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S03_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S03_AXI",
            "clockRef": "interconnect_axifull_S03_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S04_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S04_AXI",
            "clockRef": "interconnect_axifull_S04_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S05_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S05_AXI",
            "clockRef": "interconnect_axifull_S05_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S06_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S06_AXI",
            "clockRef": "interconnect_axifull_S06_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S07_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S07_AXI",
            "clockRef": "interconnect_axifull_S07_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S08_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S08_AXI",
            "clockRef": "interconnect_axifull_S08_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S09_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S09_AXI",
            "clockRef": "interconnect_axifull_S09_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S10_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S10_AXI",
            "clockRef": "interconnect_axifull_S10_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S11_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S11_AXI",
            "clockRef": "interconnect_axifull_S11_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S12_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S12_AXI",
            "clockRef": "interconnect_axifull_S12_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S13_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S13_AXI",
            "clockRef": "interconnect_axifull_S13_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S14_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S14_AXI",
            "clockRef": "interconnect_axifull_S14_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axifull_S15_AXI",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S15_AXI",
            "clockRef": "interconnect_axifull_S15_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "HP3_DDR_LOW"
        },
        {
            "name": "interconnect_axilite_M03_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "interconnect_axilite_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M04_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "interconnect_axilite_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M05_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "interconnect_axilite_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M06_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "interconnect_axilite_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M07_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "interconnect_axilite_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M08_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "interconnect_axilite_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M09_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "interconnect_axilite_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M10_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "interconnect_axilite_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M11_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "interconnect_axilite_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M12_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "interconnect_axilite_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M13_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "interconnect_axilite_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M14_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "interconnect_axilite_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M15_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "interconnect_axilite_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M16_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "interconnect_axilite_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M17_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "interconnect_axilite_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M18_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "interconnect_axilite_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M19_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "interconnect_axilite_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M20_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "interconnect_axilite_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M21_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "interconnect_axilite_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M22_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "interconnect_axilite_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M23_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "interconnect_axilite_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M24_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "interconnect_axilite_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M25_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "interconnect_axilite_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M26_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "interconnect_axilite_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M27_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "interconnect_axilite_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M28_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "interconnect_axilite_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M29_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "interconnect_axilite_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M30_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "interconnect_axilite_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M31_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M31_AXI",
            "clockRef": "interconnect_axilite_M31_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M32_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M32_AXI",
            "clockRef": "interconnect_axilite_M32_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M33_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M33_AXI",
            "clockRef": "interconnect_axilite_M33_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M34_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M34_AXI",
            "clockRef": "interconnect_axilite_M34_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M35_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M35_AXI",
            "clockRef": "interconnect_axilite_M35_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M36_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M36_AXI",
            "clockRef": "interconnect_axilite_M36_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M37_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M37_AXI",
            "clockRef": "interconnect_axilite_M37_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M38_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M38_AXI",
            "clockRef": "interconnect_axilite_M38_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M39_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M39_AXI",
            "clockRef": "interconnect_axilite_M39_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M40_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M40_AXI",
            "clockRef": "interconnect_axilite_M40_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M41_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M41_AXI",
            "clockRef": "interconnect_axilite_M41_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M42_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M42_AXI",
            "clockRef": "interconnect_axilite_M42_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M43_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M43_AXI",
            "clockRef": "interconnect_axilite_M43_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M44_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M44_AXI",
            "clockRef": "interconnect_axilite_M44_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M45_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M45_AXI",
            "clockRef": "interconnect_axilite_M45_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M46_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M46_AXI",
            "clockRef": "interconnect_axilite_M46_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M47_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M47_AXI",
            "clockRef": "interconnect_axilite_M47_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M48_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M48_AXI",
            "clockRef": "interconnect_axilite_M48_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M49_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M49_AXI",
            "clockRef": "interconnect_axilite_M49_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M50_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M50_AXI",
            "clockRef": "interconnect_axilite_M50_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M51_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M51_AXI",
            "clockRef": "interconnect_axilite_M51_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M52_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M52_AXI",
            "clockRef": "interconnect_axilite_M52_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M53_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M53_AXI",
            "clockRef": "interconnect_axilite_M53_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M54_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M54_AXI",
            "clockRef": "interconnect_axilite_M54_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M55_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M55_AXI",
            "clockRef": "interconnect_axilite_M55_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M56_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M56_AXI",
            "clockRef": "interconnect_axilite_M56_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M57_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M57_AXI",
            "clockRef": "interconnect_axilite_M57_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M58_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M58_AXI",
            "clockRef": "interconnect_axilite_M58_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M59_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M59_AXI",
            "clockRef": "interconnect_axilite_M59_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M60_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M60_AXI",
            "clockRef": "interconnect_axilite_M60_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M61_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M61_AXI",
            "clockRef": "interconnect_axilite_M61_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M62_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M62_AXI",
            "clockRef": "interconnect_axilite_M62_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M63_AXI",
            "mode": "master",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M63_AXI",
            "clockRef": "interconnect_axilite_M63_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ps_e_M_AXI_HPM1_FPD",
            "mode": "master",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "M_AXI_HPM1_FPD",
            "clockRef": "ps_e_maxihpm1_fpd_aclk",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ps_e_S_AXI_HPC1_FPD",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HPC1_FPD",
            "clockRef": "ps_e_saxihpc1_fpd_aclk",
            "memPort": "S_AXI_HPC",
            "spTag": "HPC1",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HPC1_DDR_LOW"
        },
        {
            "name": "ps_e_S_AXI_HP0_FPD",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP0_FPD",
            "clockRef": "ps_e_saxihp0_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP0",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HP0_DDR_LOW"
        },
        {
            "name": "ps_e_S_AXI_HP1_FPD",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP1_FPD",
            "clockRef": "ps_e_saxihp1_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP1",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HP1_DDR_LOW"
        },
        {
            "name": "ps_e_S_AXI_HP2_FPD",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP2_FPD",
            "clockRef": "ps_e_saxihp2_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP2",
            "dataWidth": "128",
            "numIdBits": "0",
            "addressSegment": "HP2_DDR_LOW"
        },
        {
            "name": "clk_wiz_0_clk_out1",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out2",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out3",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out4",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out5",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out6",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out7",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S02_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S03_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S04_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S05_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S06_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S07_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S08_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S09_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S10_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S11_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S12_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S13_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S14_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S15_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S01_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S02_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S03_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S04_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S05_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S06_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S07_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S08_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S09_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S10_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S11_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S12_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S13_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S14_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S15_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M03_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M04_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M05_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M06_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M07_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M08_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M09_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M10_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M11_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M12_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M13_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M14_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M15_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M16_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M17_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M18_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M19_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M20_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M21_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M22_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M23_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M24_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M25_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M26_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M27_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M28_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M29_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M30_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M31_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M31_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M32_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M32_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M33_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M33_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M34_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M34_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M35_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M35_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M36_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M36_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M37_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M37_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M38_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M38_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M39_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M39_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M40_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M40_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M41_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M41_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M42_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M42_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M43_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M43_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M44_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M44_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M45_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M45_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M46_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M46_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M47_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M47_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M48_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M48_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M49_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M49_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M50_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M50_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M51_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M51_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M52_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M52_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M53_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M53_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M54_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M54_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M55_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M55_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M56_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M56_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M57_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M57_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M58_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M58_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M59_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M59_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M60_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M60_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M61_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M61_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M62_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M62_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M63_ACLK",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M63_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ps_e_maxihpm1_fpd_aclk",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "maxihpm1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ps_e_saxihpc1_fpd_aclk",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihpc1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ps_e_saxihp0_fpd_aclk",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp0_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ps_e_saxihp1_fpd_aclk",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ps_e_saxihp2_fpd_aclk",
            "mode": "slave",
            "instRef": "ps_e",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp2_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_0_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out4",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_4_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_4",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_4_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_4",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_4_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_4",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out5",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_5_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_5",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_5_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_5",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_5_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_5",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out6",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_6_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_6",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_6_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_6",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_6_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_6",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out7",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S02_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S02_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S03_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S03_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S04_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S04_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S05_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S05_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S06_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S06_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S07_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S07_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S08_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S08_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S09_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S09_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S10_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S10_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S11_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S11_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S12_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S12_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S13_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S13_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S14_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S14_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_hpc0_S15_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_hpc0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S15_ARESETN",
            "clockRef": "axi_interconnect_hpc0_S15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S01_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S01_ARESETN",
            "clockRef": "interconnect_axifull_S01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S02_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S02_ARESETN",
            "clockRef": "interconnect_axifull_S02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S03_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S03_ARESETN",
            "clockRef": "interconnect_axifull_S03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S04_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S04_ARESETN",
            "clockRef": "interconnect_axifull_S04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S05_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S05_ARESETN",
            "clockRef": "interconnect_axifull_S05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S06_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S06_ARESETN",
            "clockRef": "interconnect_axifull_S06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S07_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S07_ARESETN",
            "clockRef": "interconnect_axifull_S07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S08_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S08_ARESETN",
            "clockRef": "interconnect_axifull_S08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S09_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S09_ARESETN",
            "clockRef": "interconnect_axifull_S09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S10_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S10_ARESETN",
            "clockRef": "interconnect_axifull_S10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S11_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S11_ARESETN",
            "clockRef": "interconnect_axifull_S11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S12_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S12_ARESETN",
            "clockRef": "interconnect_axifull_S12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S13_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S13_ARESETN",
            "clockRef": "interconnect_axifull_S13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S14_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S14_ARESETN",
            "clockRef": "interconnect_axifull_S14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axifull_S15_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axifull",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S15_ARESETN",
            "clockRef": "interconnect_axifull_S15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M03_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "interconnect_axilite_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M04_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "interconnect_axilite_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M05_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "interconnect_axilite_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M06_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "interconnect_axilite_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M07_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "interconnect_axilite_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M08_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "interconnect_axilite_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M09_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "interconnect_axilite_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M10_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "interconnect_axilite_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M11_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "interconnect_axilite_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M12_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "interconnect_axilite_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M13_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "interconnect_axilite_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M14_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "interconnect_axilite_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M15_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "interconnect_axilite_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M16_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "interconnect_axilite_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M17_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "interconnect_axilite_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M18_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "interconnect_axilite_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M19_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "interconnect_axilite_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M20_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "interconnect_axilite_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M21_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "interconnect_axilite_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M22_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "interconnect_axilite_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M23_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "interconnect_axilite_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M24_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "interconnect_axilite_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M25_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "interconnect_axilite_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M26_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "interconnect_axilite_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M27_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "interconnect_axilite_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M28_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "interconnect_axilite_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M29_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "interconnect_axilite_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M30_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "interconnect_axilite_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M31_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M31_ARESETN",
            "clockRef": "interconnect_axilite_M31_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M32_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M32_ARESETN",
            "clockRef": "interconnect_axilite_M32_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M33_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M33_ARESETN",
            "clockRef": "interconnect_axilite_M33_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M34_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M34_ARESETN",
            "clockRef": "interconnect_axilite_M34_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M35_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M35_ARESETN",
            "clockRef": "interconnect_axilite_M35_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M36_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M36_ARESETN",
            "clockRef": "interconnect_axilite_M36_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M37_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M37_ARESETN",
            "clockRef": "interconnect_axilite_M37_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M38_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M38_ARESETN",
            "clockRef": "interconnect_axilite_M38_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M39_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M39_ARESETN",
            "clockRef": "interconnect_axilite_M39_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M40_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M40_ARESETN",
            "clockRef": "interconnect_axilite_M40_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M41_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M41_ARESETN",
            "clockRef": "interconnect_axilite_M41_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M42_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M42_ARESETN",
            "clockRef": "interconnect_axilite_M42_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M43_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M43_ARESETN",
            "clockRef": "interconnect_axilite_M43_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M44_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M44_ARESETN",
            "clockRef": "interconnect_axilite_M44_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M45_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M45_ARESETN",
            "clockRef": "interconnect_axilite_M45_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M46_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M46_ARESETN",
            "clockRef": "interconnect_axilite_M46_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M47_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M47_ARESETN",
            "clockRef": "interconnect_axilite_M47_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M48_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M48_ARESETN",
            "clockRef": "interconnect_axilite_M48_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M49_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M49_ARESETN",
            "clockRef": "interconnect_axilite_M49_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M50_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M50_ARESETN",
            "clockRef": "interconnect_axilite_M50_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M51_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M51_ARESETN",
            "clockRef": "interconnect_axilite_M51_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M52_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M52_ARESETN",
            "clockRef": "interconnect_axilite_M52_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M53_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M53_ARESETN",
            "clockRef": "interconnect_axilite_M53_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M54_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M54_ARESETN",
            "clockRef": "interconnect_axilite_M54_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M55_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M55_ARESETN",
            "clockRef": "interconnect_axilite_M55_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M56_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M56_ARESETN",
            "clockRef": "interconnect_axilite_M56_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M57_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M57_ARESETN",
            "clockRef": "interconnect_axilite_M57_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M58_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M58_ARESETN",
            "clockRef": "interconnect_axilite_M58_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M59_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M59_ARESETN",
            "clockRef": "interconnect_axilite_M59_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M60_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M60_ARESETN",
            "clockRef": "interconnect_axilite_M60_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M61_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M61_ARESETN",
            "clockRef": "interconnect_axilite_M61_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M62_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M62_ARESETN",
            "clockRef": "interconnect_axilite_M62_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "interconnect_axilite_M63_ARESETN",
            "mode": "slave",
            "instRef": "interconnect_axilite",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M63_ARESETN",
            "clockRef": "interconnect_axilite_M63_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        }
    ]
}

