{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 23:19:28 2018 " "Info: Processing started: Tue May 22 23:19:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ea03 -c ea03 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ea03 -c ea03 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst10~latch " "Warning: Node \"inst10~latch\" is a latch" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -8 1520 1584 72 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3~latch " "Warning: Node \"inst3~latch\" is a latch" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50MHz " "Info: Assuming node \"CLK_50MHz\" is an undefined clock" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 944 -392 -224 960 "CLK_50MHz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "En " "Info: Assuming node \"En\" is an undefined clock" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 688 528 696 704 "En" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "En" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 704 528 696 720 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 48 96 688 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 408 456 688 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst31\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst31\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst31\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50MHz memory newlcd:inst31\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_5l71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst31\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 135.63 MHz 7.373 ns Internal " "Info: Clock \"CLK_50MHz\" has Internal fmax of 135.63 MHz between source memory \"newlcd:inst31\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_5l71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst31\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]\" (period= 7.373 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.146 ns + Longest memory register " "Info: + Longest memory to register delay is 7.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst31\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_5l71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y31; Fanout = 8; MEM Node = 'newlcd:inst31\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_5l71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5l71.tdf" "" { Text "C:/altera/91sp2/quartus/ea03/db/altsyncram_5l71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst31\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_5l71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y31 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y31; Fanout = 3; MEM Node = 'newlcd:inst31\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_5l71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_5l71.tdf" "" { Text "C:/altera/91sp2/quartus/ea03/db/altsyncram_5l71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.398 ns) 4.573 ns newlcd:inst31\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X34_Y31_N28 9 " "Info: 3: + IC(1.182 ns) + CELL(0.398 ns) = 4.573 ns; Loc. = LCCOMB_X34_Y31_N28; Fanout = 9; COMB Node = 'newlcd:inst31\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4] newlcd:inst31|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 4.995 ns newlcd:inst31\|LCD_Display:inst\|Next_Char\[1\]~4 4 COMB LCCOMB_X34_Y31_N20 5 " "Info: 4: + IC(0.272 ns) + CELL(0.150 ns) = 4.995 ns; Loc. = LCCOMB_X34_Y31_N20; Fanout = 5; COMB Node = 'newlcd:inst31\|LCD_Display:inst\|Next_Char\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { newlcd:inst31|LCD_Display:inst|Equal0~0 newlcd:inst31|LCD_Display:inst|Next_Char[1]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.437 ns) 5.717 ns newlcd:inst31\|LCD_Display:inst\|Selector6~2 5 COMB LCCOMB_X34_Y31_N4 3 " "Info: 5: + IC(0.285 ns) + CELL(0.437 ns) = 5.717 ns; Loc. = LCCOMB_X34_Y31_N4; Fanout = 3; COMB Node = 'newlcd:inst31\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { newlcd:inst31|LCD_Display:inst|Next_Char[1]~4 newlcd:inst31|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 6.239 ns newlcd:inst31\|LCD_Display:inst\|Selector7~1 6 COMB LCCOMB_X34_Y31_N6 1 " "Info: 6: + IC(0.251 ns) + CELL(0.271 ns) = 6.239 ns; Loc. = LCCOMB_X34_Y31_N6; Fanout = 1; COMB Node = 'newlcd:inst31\|LCD_Display:inst\|Selector7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { newlcd:inst31|LCD_Display:inst|Selector6~2 newlcd:inst31|LCD_Display:inst|Selector7~1 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.150 ns) 7.062 ns newlcd:inst31\|LCD_Display:inst\|Selector7~2 7 COMB LCCOMB_X30_Y31_N16 1 " "Info: 7: + IC(0.673 ns) + CELL(0.150 ns) = 7.062 ns; Loc. = LCCOMB_X30_Y31_N16; Fanout = 1; COMB Node = 'newlcd:inst31\|LCD_Display:inst\|Selector7~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { newlcd:inst31|LCD_Display:inst|Selector7~1 newlcd:inst31|LCD_Display:inst|Selector7~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.146 ns newlcd:inst31\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 8 REG LCFF_X30_Y31_N17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 7.146 ns; Loc. = LCFF_X30_Y31_N17; Fanout = 2; REG Node = 'newlcd:inst31\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst31|LCD_Display:inst|Selector7~2 newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.483 ns ( 62.73 % ) " "Info: Total cell delay = 4.483 ns ( 62.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.663 ns ( 37.27 % ) " "Info: Total interconnect delay = 2.663 ns ( 37.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4] newlcd:inst31|LCD_Display:inst|Equal0~0 newlcd:inst31|LCD_Display:inst|Next_Char[1]~4 newlcd:inst31|LCD_Display:inst|Selector6~2 newlcd:inst31|LCD_Display:inst|Selector7~1 newlcd:inst31|LCD_Display:inst|Selector7~2 newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.146 ns" { newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4] {} newlcd:inst31|LCD_Display:inst|Equal0~0 {} newlcd:inst31|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst31|LCD_Display:inst|Selector6~2 {} newlcd:inst31|LCD_Display:inst|Selector7~1 {} newlcd:inst31|LCD_Display:inst|Selector7~2 {} newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.182ns 0.272ns 0.285ns 0.251ns 0.673ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.437ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.054 ns - Smallest " "Info: - Smallest clock skew is -0.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 6.581 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50MHz\" to destination register is 6.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 944 -392 -224 960 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.787 ns) 3.282 ns newlcd:inst31\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X34_Y21_N13 2 " "Info: 2: + IC(1.496 ns) + CELL(0.787 ns) = 3.282 ns; Loc. = LCFF_X34_Y21_N13; Fanout = 2; REG Node = 'newlcd:inst31\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.000 ns) 5.019 ns newlcd:inst31\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G10 44 " "Info: 3: + IC(1.737 ns) + CELL(0.000 ns) = 5.019 ns; Loc. = CLKCTRL_G10; Fanout = 44; COMB Node = 'newlcd:inst31\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 6.581 ns newlcd:inst31\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 4 REG LCFF_X30_Y31_N17 2 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 6.581 ns; Loc. = LCFF_X30_Y31_N17; Fanout = 2; REG Node = 'newlcd:inst31\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.30 % ) " "Info: Total cell delay = 2.323 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.258 ns ( 64.70 % ) " "Info: Total interconnect delay = 4.258 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst31|LCD_Display:inst|CLK_400HZ {} newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.496ns 1.737ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 6.635 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_50MHz\" to source memory is 6.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 944 -392 -224 960 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.787 ns) 3.282 ns newlcd:inst31\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X34_Y21_N13 2 " "Info: 2: + IC(1.496 ns) + CELL(0.787 ns) = 3.282 ns; Loc. = LCFF_X34_Y21_N13; Fanout = 2; REG Node = 'newlcd:inst31\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.000 ns) 5.019 ns newlcd:inst31\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G10 44 " "Info: 3: + IC(1.737 ns) + CELL(0.000 ns) = 5.019 ns; Loc. = CLKCTRL_G10; Fanout = 44; COMB Node = 'newlcd:inst31\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.661 ns) 6.635 ns newlcd:inst31\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_5l71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y31 8 " "Info: 4: + IC(0.955 ns) + CELL(0.661 ns) = 6.635 ns; Loc. = M4K_X26_Y31; Fanout = 8; MEM Node = 'newlcd:inst31\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_5l71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5l71.tdf" "" { Text "C:/altera/91sp2/quartus/ea03/db/altsyncram_5l71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 36.88 % ) " "Info: Total cell delay = 2.447 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.188 ns ( 63.12 % ) " "Info: Total interconnect delay = 4.188 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst31|LCD_Display:inst|CLK_400HZ {} newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.496ns 1.737ns 0.955ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst31|LCD_Display:inst|CLK_400HZ {} newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.496ns 1.737ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst31|LCD_Display:inst|CLK_400HZ {} newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.496ns 1.737ns 0.955ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5l71.tdf" "" { Text "C:/altera/91sp2/quartus/ea03/db/altsyncram_5l71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4] newlcd:inst31|LCD_Display:inst|Equal0~0 newlcd:inst31|LCD_Display:inst|Next_Char[1]~4 newlcd:inst31|LCD_Display:inst|Selector6~2 newlcd:inst31|LCD_Display:inst|Selector7~1 newlcd:inst31|LCD_Display:inst|Selector7~2 newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.146 ns" { newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|q_a[4] {} newlcd:inst31|LCD_Display:inst|Equal0~0 {} newlcd:inst31|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst31|LCD_Display:inst|Selector6~2 {} newlcd:inst31|LCD_Display:inst|Selector7~1 {} newlcd:inst31|LCD_Display:inst|Selector7~2 {} newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.182ns 0.272ns 0.285ns 0.251ns 0.673ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.437ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst31|LCD_Display:inst|CLK_400HZ {} newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst31|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.496ns 1.737ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst31|LCD_Display:inst|CLK_400HZ {} newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst31|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_5l71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.496ns 1.737ns 0.955ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "En register register 74195:inst\|15 74195:inst\|16 450.05 MHz Internal " "Info: Clock \"En\" Internal fmax is restricted to 450.05 MHz between source register \"74195:inst\|15\" and destination register \"74195:inst\|16\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.569 ns + Longest register register " "Info: + Longest register to register delay is 0.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst\|15 1 REG LCFF_X35_Y31_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y31_N29; Fanout = 6; REG Node = '74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.150 ns) 0.485 ns 74195:inst\|24~0 2 COMB LCCOMB_X35_Y31_N0 1 " "Info: 2: + IC(0.335 ns) + CELL(0.150 ns) = 0.485 ns; Loc. = LCCOMB_X35_Y31_N0; Fanout = 1; COMB Node = '74195:inst\|24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { 74195:inst|15 74195:inst|24~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 504 568 296 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.569 ns 74195:inst\|16 3 REG LCFF_X35_Y31_N1 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.569 ns; Loc. = LCFF_X35_Y31_N1; Fanout = 7; REG Node = '74195:inst\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst|24~0 74195:inst|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 41.12 % ) " "Info: Total cell delay = 0.234 ns ( 41.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.335 ns ( 58.88 % ) " "Info: Total interconnect delay = 0.335 ns ( 58.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { 74195:inst|15 74195:inst|24~0 74195:inst|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.569 ns" { 74195:inst|15 {} 74195:inst|24~0 {} 74195:inst|16 {} } { 0.000ns 0.335ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "En destination 4.403 ns + Shortest register " "Info: + Shortest clock path from clock \"En\" to destination register is 4.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns En 1 CLK PIN_AD12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 2; CLK Node = 'En'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 688 528 696 704 "En" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.150 ns) 1.994 ns inst8 2 COMB LCCOMB_X32_Y2_N0 1 " "Info: 2: + IC(0.994 ns) + CELL(0.150 ns) = 1.994 ns; Loc. = LCCOMB_X32_Y2_N0; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { En inst8 } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 48 96 688 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.000 ns) 2.855 ns inst8~clkctrl 3 COMB CLKCTRL_G15 4 " "Info: 3: + IC(0.861 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 48 96 688 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 4.403 ns 74195:inst\|16 4 REG LCFF_X35_Y31_N1 7 " "Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 4.403 ns; Loc. = LCFF_X35_Y31_N1; Fanout = 7; REG Node = '74195:inst\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { inst8~clkctrl 74195:inst|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 34.91 % ) " "Info: Total cell delay = 1.537 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.866 ns ( 65.09 % ) " "Info: Total interconnect delay = 2.866 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { En inst8 inst8~clkctrl 74195:inst|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { En {} En~combout {} inst8 {} inst8~clkctrl {} 74195:inst|16 {} } { 0.000ns 0.000ns 0.994ns 0.861ns 1.011ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "En source 4.403 ns - Longest register " "Info: - Longest clock path from clock \"En\" to source register is 4.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns En 1 CLK PIN_AD12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 2; CLK Node = 'En'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 688 528 696 704 "En" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.150 ns) 1.994 ns inst8 2 COMB LCCOMB_X32_Y2_N0 1 " "Info: 2: + IC(0.994 ns) + CELL(0.150 ns) = 1.994 ns; Loc. = LCCOMB_X32_Y2_N0; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { En inst8 } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 48 96 688 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.000 ns) 2.855 ns inst8~clkctrl 3 COMB CLKCTRL_G15 4 " "Info: 3: + IC(0.861 ns) + CELL(0.000 ns) = 2.855 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 48 96 688 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 4.403 ns 74195:inst\|15 4 REG LCFF_X35_Y31_N29 6 " "Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 4.403 ns; Loc. = LCFF_X35_Y31_N29; Fanout = 6; REG Node = '74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { inst8~clkctrl 74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 34.91 % ) " "Info: Total cell delay = 1.537 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.866 ns ( 65.09 % ) " "Info: Total interconnect delay = 2.866 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { En inst8 inst8~clkctrl 74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { En {} En~combout {} inst8 {} inst8~clkctrl {} 74195:inst|15 {} } { 0.000ns 0.000ns 0.994ns 0.861ns 1.011ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { En inst8 inst8~clkctrl 74195:inst|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { En {} En~combout {} inst8 {} inst8~clkctrl {} 74195:inst|16 {} } { 0.000ns 0.000ns 0.994ns 0.861ns 1.011ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { En inst8 inst8~clkctrl 74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { En {} En~combout {} inst8 {} inst8~clkctrl {} 74195:inst|15 {} } { 0.000ns 0.000ns 0.994ns 0.861ns 1.011ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { 74195:inst|15 74195:inst|24~0 74195:inst|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.569 ns" { 74195:inst|15 {} 74195:inst|24~0 {} 74195:inst|16 {} } { 0.000ns 0.335ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { En inst8 inst8~clkctrl 74195:inst|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { En {} En~combout {} inst8 {} inst8~clkctrl {} 74195:inst|16 {} } { 0.000ns 0.000ns 0.994ns 0.861ns 1.011ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { En inst8 inst8~clkctrl 74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { En {} En~combout {} inst8 {} inst8~clkctrl {} 74195:inst|15 {} } { 0.000ns 0.000ns 0.994ns 0.861ns 1.011ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 74195:inst|16 {} } {  } {  } "" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74195:inst1\|15 register inst3~_emulated 177.21 MHz 5.643 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 177.21 MHz between source register \"74195:inst1\|15\" and destination register \"inst3~_emulated\" (period= 5.643 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.404 ns + Longest register register " "Info: + Longest register to register delay is 2.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst1\|15 1 REG LCFF_X34_Y31_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y31_N13; Fanout = 6; REG Node = '74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.275 ns) 0.787 ns 7483:inst2\|43~0 2 COMB LCCOMB_X34_Y31_N8 2 " "Info: 2: + IC(0.512 ns) + CELL(0.275 ns) = 0.787 ns; Loc. = LCCOMB_X34_Y31_N8; Fanout = 2; COMB Node = '7483:inst2\|43~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { 74195:inst1|15 7483:inst2|43~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.150 ns) 1.376 ns inst3~3 3 COMB LCCOMB_X35_Y31_N30 1 " "Info: 3: + IC(0.439 ns) + CELL(0.150 ns) = 1.376 ns; Loc. = LCCOMB_X35_Y31_N30; Fanout = 1; COMB Node = 'inst3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { 7483:inst2|43~0 inst3~3 } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 1.787 ns inst3~4 4 COMB LCCOMB_X35_Y31_N16 1 " "Info: 4: + IC(0.261 ns) + CELL(0.150 ns) = 1.787 ns; Loc. = LCCOMB_X35_Y31_N16; Fanout = 1; COMB Node = 'inst3~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { inst3~3 inst3~4 } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 2.320 ns inst3~data_lut 5 COMB LCCOMB_X35_Y31_N8 1 " "Info: 5: + IC(0.258 ns) + CELL(0.275 ns) = 2.320 ns; Loc. = LCCOMB_X35_Y31_N8; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { inst3~4 inst3~data_lut } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.404 ns inst3~_emulated 6 REG LCFF_X35_Y31_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.404 ns; Loc. = LCFF_X35_Y31_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.934 ns ( 38.85 % ) " "Info: Total cell delay = 0.934 ns ( 38.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.470 ns ( 61.15 % ) " "Info: Total interconnect delay = 1.470 ns ( 61.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { 74195:inst1|15 7483:inst2|43~0 inst3~3 inst3~4 inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.404 ns" { 74195:inst1|15 {} 7483:inst2|43~0 {} inst3~3 {} inst3~4 {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.512ns 0.439ns 0.261ns 0.258ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.025 ns - Smallest " "Info: - Smallest clock skew is -3.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.658 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 704 528 696 720 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns CLK~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 704 528 696 720 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.658 ns inst3~_emulated 3 REG LCFF_X35_Y31_N9 1 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X35_Y31_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLK CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.683 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 5.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 704 528 696 720 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.271 ns) 3.173 ns inst9 2 COMB LCCOMB_X32_Y2_N4 1 " "Info: 2: + IC(1.903 ns) + CELL(0.271 ns) = 3.173 ns; Loc. = LCCOMB_X32_Y2_N4; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { CLK inst9 } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 408 456 688 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.000 ns) 4.136 ns inst9~clkctrl 3 COMB CLKCTRL_G12 4 " "Info: 3: + IC(0.963 ns) + CELL(0.000 ns) = 4.136 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 408 456 688 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 5.683 ns 74195:inst1\|15 4 REG LCFF_X34_Y31_N13 6 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 5.683 ns; Loc. = LCFF_X34_Y31_N13; Fanout = 6; REG Node = '74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { inst9~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 31.80 % ) " "Info: Total cell delay = 1.807 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.876 ns ( 68.20 % ) " "Info: Total interconnect delay = 3.876 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { CLK inst9 inst9~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} 74195:inst1|15 {} } { 0.000ns 0.000ns 1.903ns 0.963ns 1.010ns } { 0.000ns 0.999ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLK CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { CLK inst9 inst9~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} 74195:inst1|15 {} } { 0.000ns 0.000ns 1.903ns 0.963ns 1.010ns } { 0.000ns 0.999ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { 74195:inst1|15 7483:inst2|43~0 inst3~3 inst3~4 inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.404 ns" { 74195:inst1|15 {} 7483:inst2|43~0 {} inst3~3 {} inst3~4 {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.512ns 0.439ns 0.261ns 0.258ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLK CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { CLK inst9 inst9~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} 74195:inst1|15 {} } { 0.000ns 0.000ns 1.903ns 0.963ns 1.010ns } { 0.000ns 0.999ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst3~_emulated CLEARDFF CLK 6.068 ns register " "Info: tsu for register \"inst3~_emulated\" (data pin = \"CLEARDFF\", clock pin = \"CLK\") is 6.068 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.762 ns + Longest pin register " "Info: + Longest pin to register delay is 8.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLEARDFF 1 PIN PIN_G16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G16; Fanout = 4; PIN Node = 'CLEARDFF'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEARDFF } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 608 1272 1440 624 "CLEARDFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.626 ns) + CELL(0.150 ns) 6.586 ns inst11~head_lut 2 COMB LCCOMB_X36_Y31_N18 3 " "Info: 2: + IC(5.626 ns) + CELL(0.150 ns) = 6.586 ns; Loc. = LCCOMB_X36_Y31_N18; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { CLEARDFF inst11~head_lut } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 120 1520 1584 200 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.420 ns) 7.457 ns inst3~1 3 COMB LCCOMB_X35_Y31_N26 2 " "Info: 3: + IC(0.451 ns) + CELL(0.420 ns) = 7.457 ns; Loc. = LCCOMB_X35_Y31_N26; Fanout = 2; COMB Node = 'inst3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { inst11~head_lut inst3~1 } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.420 ns) 8.145 ns inst3~4 4 COMB LCCOMB_X35_Y31_N16 1 " "Info: 4: + IC(0.268 ns) + CELL(0.420 ns) = 8.145 ns; Loc. = LCCOMB_X35_Y31_N16; Fanout = 1; COMB Node = 'inst3~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst3~1 inst3~4 } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 8.678 ns inst3~data_lut 5 COMB LCCOMB_X35_Y31_N8 1 " "Info: 5: + IC(0.258 ns) + CELL(0.275 ns) = 8.678 ns; Loc. = LCCOMB_X35_Y31_N8; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { inst3~4 inst3~data_lut } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.762 ns inst3~_emulated 6 REG LCFF_X35_Y31_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 8.762 ns; Loc. = LCFF_X35_Y31_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 24.64 % ) " "Info: Total cell delay = 2.159 ns ( 24.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.603 ns ( 75.36 % ) " "Info: Total interconnect delay = 6.603 ns ( 75.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.762 ns" { CLEARDFF inst11~head_lut inst3~1 inst3~4 inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.762 ns" { CLEARDFF {} CLEARDFF~combout {} inst11~head_lut {} inst3~1 {} inst3~4 {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 5.626ns 0.451ns 0.268ns 0.258ns 0.000ns } { 0.000ns 0.810ns 0.150ns 0.420ns 0.420ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 704 528 696 720 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns CLK~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 704 528 696 720 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.658 ns inst3~_emulated 3 REG LCFF_X35_Y31_N9 1 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X35_Y31_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -288 600 664 -208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLK CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.762 ns" { CLEARDFF inst11~head_lut inst3~1 inst3~4 inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.762 ns" { CLEARDFF {} CLEARDFF~combout {} inst11~head_lut {} inst3~1 {} inst3~4 {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 5.626ns 0.451ns 0.268ns 0.258ns 0.000ns } { 0.000ns 0.810ns 0.150ns 0.420ns 0.420ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLK CLK~clkctrl inst3~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK oSEG\[4\] 74195:inst1\|15 13.877 ns register " "Info: tco from clock \"CLK\" to destination pin \"oSEG\[4\]\" through register \"74195:inst1\|15\" is 13.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.683 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 704 528 696 720 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.271 ns) 3.173 ns inst9 2 COMB LCCOMB_X32_Y2_N4 1 " "Info: 2: + IC(1.903 ns) + CELL(0.271 ns) = 3.173 ns; Loc. = LCCOMB_X32_Y2_N4; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { CLK inst9 } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 408 456 688 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.000 ns) 4.136 ns inst9~clkctrl 3 COMB CLKCTRL_G12 4 " "Info: 3: + IC(0.963 ns) + CELL(0.000 ns) = 4.136 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 624 408 456 688 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 5.683 ns 74195:inst1\|15 4 REG LCFF_X34_Y31_N13 6 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 5.683 ns; Loc. = LCFF_X34_Y31_N13; Fanout = 6; REG Node = '74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { inst9~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 31.80 % ) " "Info: Total cell delay = 1.807 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.876 ns ( 68.20 % ) " "Info: Total interconnect delay = 3.876 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { CLK inst9 inst9~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} 74195:inst1|15 {} } { 0.000ns 0.000ns 1.903ns 0.963ns 1.010ns } { 0.000ns 0.999ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.944 ns + Longest register pin " "Info: + Longest register to pin delay is 7.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74195:inst1\|15 1 REG LCFF_X34_Y31_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y31_N13; Fanout = 6; REG Node = '74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.275 ns) 0.787 ns 7483:inst2\|43~0 2 COMB LCCOMB_X34_Y31_N8 2 " "Info: 2: + IC(0.512 ns) + CELL(0.275 ns) = 0.787 ns; Loc. = LCCOMB_X34_Y31_N8; Fanout = 2; COMB Node = '7483:inst2\|43~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { 74195:inst1|15 7483:inst2|43~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.150 ns) 1.619 ns 7483:inst2\|43 3 COMB LCCOMB_X35_Y31_N28 8 " "Info: 3: + IC(0.682 ns) + CELL(0.150 ns) = 1.619 ns; Loc. = LCCOMB_X35_Y31_N28; Fanout = 8; COMB Node = '7483:inst2\|43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { 7483:inst2|43~0 7483:inst2|43 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.754 ns) + CELL(0.150 ns) 4.523 ns SEG7_LUT:inst32\|WideOr2~0 4 COMB LCCOMB_X1_Y31_N12 1 " "Info: 4: + IC(2.754 ns) + CELL(0.150 ns) = 4.523 ns; Loc. = LCCOMB_X1_Y31_N12; Fanout = 1; COMB Node = 'SEG7_LUT:inst32\|WideOr2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { 7483:inst2|43 SEG7_LUT:inst32|WideOr2~0 } "NODE_NAME" } } { "seg7_lut.v" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/seg7_lut.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(2.672 ns) 7.944 ns oSEG\[4\] 5 PIN PIN_E1 0 " "Info: 5: + IC(0.749 ns) + CELL(2.672 ns) = 7.944 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'oSEG\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { SEG7_LUT:inst32|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 976 872 1048 992 "oSEG\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.247 ns ( 40.87 % ) " "Info: Total cell delay = 3.247 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.697 ns ( 59.13 % ) " "Info: Total interconnect delay = 4.697 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { 74195:inst1|15 7483:inst2|43~0 7483:inst2|43 SEG7_LUT:inst32|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { 74195:inst1|15 {} 7483:inst2|43~0 {} 7483:inst2|43 {} SEG7_LUT:inst32|WideOr2~0 {} oSEG[4] {} } { 0.000ns 0.512ns 0.682ns 2.754ns 0.749ns } { 0.000ns 0.275ns 0.150ns 0.150ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { CLK inst9 inst9~clkctrl 74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} 74195:inst1|15 {} } { 0.000ns 0.000ns 1.903ns 0.963ns 1.010ns } { 0.000ns 0.999ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { 74195:inst1|15 7483:inst2|43~0 7483:inst2|43 SEG7_LUT:inst32|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { 74195:inst1|15 {} 7483:inst2|43~0 {} 7483:inst2|43 {} SEG7_LUT:inst32|WideOr2~0 {} oSEG[4] {} } { 0.000ns 0.512ns 0.682ns 2.754ns 0.749ns } { 0.000ns 0.275ns 0.150ns 0.150ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a/s oSEG\[4\] 14.038 ns Longest " "Info: Longest tpd from source pin \"a/s\" to destination pin \"oSEG\[4\]\" is 14.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns a/s 1 PIN PIN_C15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C15; Fanout = 6; PIN Node = 'a/s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a/s } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 512 504 672 528 "a/s" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.603 ns) + CELL(0.438 ns) 6.881 ns 7483:inst2\|43~0 2 COMB LCCOMB_X34_Y31_N8 2 " "Info: 2: + IC(5.603 ns) + CELL(0.438 ns) = 6.881 ns; Loc. = LCCOMB_X34_Y31_N8; Fanout = 2; COMB Node = '7483:inst2\|43~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.041 ns" { a/s 7483:inst2|43~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.150 ns) 7.713 ns 7483:inst2\|43 3 COMB LCCOMB_X35_Y31_N28 8 " "Info: 3: + IC(0.682 ns) + CELL(0.150 ns) = 7.713 ns; Loc. = LCCOMB_X35_Y31_N28; Fanout = 8; COMB Node = '7483:inst2\|43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { 7483:inst2|43~0 7483:inst2|43 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.754 ns) + CELL(0.150 ns) 10.617 ns SEG7_LUT:inst32\|WideOr2~0 4 COMB LCCOMB_X1_Y31_N12 1 " "Info: 4: + IC(2.754 ns) + CELL(0.150 ns) = 10.617 ns; Loc. = LCCOMB_X1_Y31_N12; Fanout = 1; COMB Node = 'SEG7_LUT:inst32\|WideOr2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { 7483:inst2|43 SEG7_LUT:inst32|WideOr2~0 } "NODE_NAME" } } { "seg7_lut.v" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/seg7_lut.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(2.672 ns) 14.038 ns oSEG\[4\] 5 PIN PIN_E1 0 " "Info: 5: + IC(0.749 ns) + CELL(2.672 ns) = 14.038 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'oSEG\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { SEG7_LUT:inst32|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 976 872 1048 992 "oSEG\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.250 ns ( 30.27 % ) " "Info: Total cell delay = 4.250 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.788 ns ( 69.73 % ) " "Info: Total interconnect delay = 9.788 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.038 ns" { a/s 7483:inst2|43~0 7483:inst2|43 SEG7_LUT:inst32|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.038 ns" { a/s {} a/s~combout {} 7483:inst2|43~0 {} 7483:inst2|43 {} SEG7_LUT:inst32|WideOr2~0 {} oSEG[4] {} } { 0.000ns 0.000ns 5.603ns 0.682ns 2.754ns 0.749ns } { 0.000ns 0.840ns 0.438ns 0.150ns 0.150ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "newlcd:inst31\|LCD_Display:inst\|CHAR_COUNT\[2\] RESET CLK_50MHz 3.270 ns register " "Info: th for register \"newlcd:inst31\|LCD_Display:inst\|CHAR_COUNT\[2\]\" (data pin = \"RESET\", clock pin = \"CLK_50MHz\") is 3.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 6.581 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHz\" to destination register is 6.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { 944 -392 -224 960 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.787 ns) 3.282 ns newlcd:inst31\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X34_Y21_N13 2 " "Info: 2: + IC(1.496 ns) + CELL(0.787 ns) = 3.282 ns; Loc. = LCFF_X34_Y21_N13; Fanout = 2; REG Node = 'newlcd:inst31\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.000 ns) 5.019 ns newlcd:inst31\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G10 44 " "Info: 3: + IC(1.737 ns) + CELL(0.000 ns) = 5.019 ns; Loc. = CLKCTRL_G10; Fanout = 44; COMB Node = 'newlcd:inst31\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 6.581 ns newlcd:inst31\|LCD_Display:inst\|CHAR_COUNT\[2\] 4 REG LCFF_X29_Y31_N29 6 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 6.581 ns; Loc. = LCFF_X29_Y31_N29; Fanout = 6; REG Node = 'newlcd:inst31\|LCD_Display:inst\|CHAR_COUNT\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.30 % ) " "Info: Total cell delay = 2.323 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.258 ns ( 64.70 % ) " "Info: Total interconnect delay = 4.258 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst31|LCD_Display:inst|CLK_400HZ {} newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] {} } { 0.000ns 0.000ns 1.496ns 1.737ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.577 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESET 1 PIN PIN_N2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 15; PIN Node = 'RESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "../ea03.bdf" "" { Schematic "C:/altera/91sp2/quartus/ea03.bdf" { { -304 -216 -200 -136 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.660 ns) 3.577 ns newlcd:inst31\|LCD_Display:inst\|CHAR_COUNT\[2\] 2 REG LCFF_X29_Y31_N29 6 " "Info: 2: + IC(1.918 ns) + CELL(0.660 ns) = 3.577 ns; Loc. = LCFF_X29_Y31_N29; Fanout = 6; REG Node = 'newlcd:inst31\|LCD_Display:inst\|CHAR_COUNT\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { RESET newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 46.38 % ) " "Info: Total cell delay = 1.659 ns ( 46.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.918 ns ( 53.62 % ) " "Info: Total interconnect delay = 1.918 ns ( 53.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { RESET newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { RESET {} RESET~combout {} newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] {} } { 0.000ns 0.000ns 1.918ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { CLK_50MHz newlcd:inst31|LCD_Display:inst|CLK_400HZ newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst31|LCD_Display:inst|CLK_400HZ {} newlcd:inst31|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] {} } { 0.000ns 0.000ns 1.496ns 1.737ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { RESET newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.577 ns" { RESET {} RESET~combout {} newlcd:inst31|LCD_Display:inst|CHAR_COUNT[2] {} } { 0.000ns 0.000ns 1.918ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 23:19:29 2018 " "Info: Processing ended: Tue May 22 23:19:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
