{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659702488500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659702488515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 05 15:28:08 2022 " "Processing started: Fri Aug 05 15:28:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659702488515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659702488515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659702488515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659702488850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659702488850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-one " "Found design unit 1: RAM-one" {  } { { "RAM.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659702496105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-one " "Found design unit 1: Decoder-one" {  } { { "Decoder.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/Decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659702496105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registernbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registernbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterNbits-one " "Found design unit 1: RegisterNbits-one" {  } { { "RegisterNbits.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/RegisterNbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterNbits " "Found entity 1: RegisterNbits" {  } { { "RegisterNbits.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/RegisterNbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659702496105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxnbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxnbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxNbits-one " "Found design unit 1: MuxNbits-one" {  } { { "MuxNbits.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/MuxNbits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxNbits " "Found entity 1: MuxNbits" {  } { { "MuxNbits.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/MuxNbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659702496105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenOR-one " "Found design unit 1: GenOR-one" {  } { { "GenOR.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/GenOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenOR " "Found entity 1: GenOR" {  } { { "GenOR.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/GenOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659702496105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659702496105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659702496136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Dec " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Dec\"" {  } { { "RAM.vhd" "Dec" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/RAM.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659702496147 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s Decoder.vhd(22) " "VHDL Process Statement warning at Decoder.vhd(22): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/Decoder.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659702496147 "|RAM|Decoder:Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterNbits RegisterNbits:\\RegGen:0:REG " "Elaborating entity \"RegisterNbits\" for hierarchy \"RegisterNbits:\\RegGen:0:REG\"" {  } { { "RAM.vhd" "\\RegGen:0:REG" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/RAM.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659702496147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenOR GenOR:\\ORGen:0:ORGate4 " "Elaborating entity \"GenOR\" for hierarchy \"GenOR:\\ORGen:0:ORGate4\"" {  } { { "RAM.vhd" "\\ORGen:0:ORGate4" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/RAM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659702496147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659702496451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659702496725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659702496725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "RAM.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex5 - ALU and Memory/Memory - Synthesis - Quartus/RAM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659702496759 "|RAM|addr[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659702496759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659702496759 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659702496759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659702496759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659702496759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659702496771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 05 15:28:16 2022 " "Processing ended: Fri Aug 05 15:28:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659702496771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659702496771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659702496771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659702496771 ""}
