// Seed: 1192739015
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input uwire id_4
);
  wire id_6;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output tri   id_1,
    output tri   id_2,
    output uwire id_3
);
  assign id_1 = (id_0 - id_0);
  logic id_5;
  ;
  always begin : LABEL_0
    fork
      id_5 = -1;
      @(posedge id_0 or posedge -1) @(posedge id_5);
      `define pp_6 0
    join
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_0
  );
  wire id_7;
endmodule
