#//////////////////////////////////////////////////////////////////////////////////#
#//           Company: Centre for Hardware Security, TalTech (ESTONIA)           //#
#//        Engineer: Zain Ul Abidenen & Prof. Samuel Nascimento Pagliarini       //#
#//        Genus script to synthesize multiple files for obfuscate design        //#
#//                   Project Name: Obfuscation-based ASIC design                //#
#//                           Create Date: 2021-04-05 12:42:07                   //#
#//////////////////////////////////////////////////////////////////////////////////#
# instance (N223_OBUF_inst_i_3) LUT4 configured with 'h0000
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
# instance (N223_OBUF_inst_i_3) LUT4 configured with 'hFFFF
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
# instance (N223_OBUF_inst_i_4) LUT4 configured with 'h0000
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
# instance (N223_OBUF_inst_i_4) LUT4 configured with 'hFFFF
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
# instance (N223_OBUF_inst_i_6) LUT4 configured with 'h0000
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[15]/Q]
# instance (N223_OBUF_inst_i_6) LUT4 configured with 'hFFFF
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_6/config_lut_mask_reg[15]/Q]
# instance (N329_OBUF_inst_i_10) LUT2 configured with 'h0
set_logic_zero [get_pins N329_OBUF_inst_i_10/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_10/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_10/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_10/config_lut_mask_reg[3]/Q]
# instance (N329_OBUF_inst_i_10) LUT2 configured with 'hF
set_logic_one [get_pins N329_OBUF_inst_i_10/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_10/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_10/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_10/config_lut_mask_reg[3]/Q]
# instance (N329_OBUF_inst_i_11) LUT2 configured with 'h0
set_logic_zero [get_pins N329_OBUF_inst_i_11/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_11/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_11/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_11/config_lut_mask_reg[3]/Q]
# instance (N329_OBUF_inst_i_11) LUT2 configured with 'hF
set_logic_one [get_pins N329_OBUF_inst_i_11/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_11/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_11/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_11/config_lut_mask_reg[3]/Q]
# instance (N329_OBUF_inst_i_12) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_12) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_2) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_2) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_3) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_3) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_8) LUT2 configured with 'h0
set_logic_zero [get_pins N329_OBUF_inst_i_8/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_8/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_8/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_8/config_lut_mask_reg[3]/Q]
# instance (N329_OBUF_inst_i_8) LUT2 configured with 'hF
set_logic_one [get_pins N329_OBUF_inst_i_8/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_8/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_8/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_8/config_lut_mask_reg[3]/Q]
# instance (N329_OBUF_inst_i_9) LUT2 configured with 'h0
set_logic_zero [get_pins N329_OBUF_inst_i_9/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_9/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_9/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_9/config_lut_mask_reg[3]/Q]
# instance (N329_OBUF_inst_i_9) LUT2 configured with 'hF
set_logic_one [get_pins N329_OBUF_inst_i_9/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_9/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_9/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_9/config_lut_mask_reg[3]/Q]
# instance (N370_OBUF_inst_i_10) LUT4 configured with 'h0000
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[15]/Q]
# instance (N370_OBUF_inst_i_10) LUT4 configured with 'hFFFF
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_10/config_lut_mask_reg[15]/Q]
# instance (N370_OBUF_inst_i_11) LUT4 configured with 'h0000
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[15]/Q]
# instance (N370_OBUF_inst_i_11) LUT4 configured with 'hFFFF
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_11/config_lut_mask_reg[15]/Q]
# instance (N370_OBUF_inst_i_12) LUT4 configured with 'h0000
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[15]/Q]
# instance (N370_OBUF_inst_i_12) LUT4 configured with 'hFFFF
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_12/config_lut_mask_reg[15]/Q]
# instance (N370_OBUF_inst_i_13) LUT3 configured with 'h00
set_logic_zero [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[7]/Q]
# instance (N370_OBUF_inst_i_13) LUT3 configured with 'hFF
set_logic_one [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_13/config_lut_mask_reg[7]/Q]
# instance (N370_OBUF_inst_i_14) LUT4 configured with 'h0000
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[15]/Q]
# instance (N370_OBUF_inst_i_14) LUT4 configured with 'hFFFF
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_14/config_lut_mask_reg[15]/Q]
# instance (N370_OBUF_inst_i_3) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_3) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_4) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_4) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_5) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_5) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_7) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_7) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_9) LUT3 configured with 'h00
set_logic_zero [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[7]/Q]
# instance (N370_OBUF_inst_i_9) LUT3 configured with 'hFF
set_logic_one [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_9/config_lut_mask_reg[7]/Q]
# instance (N421_OBUF_inst_i_1) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_1) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_10) LUT3 configured with 'h00
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[7]/Q]
# instance (N421_OBUF_inst_i_10) LUT3 configured with 'hFF
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[7]/Q]
# instance (N421_OBUF_inst_i_11) LUT2 configured with 'h0
set_logic_zero [get_pins N421_OBUF_inst_i_11/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_11/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_11/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_11/config_lut_mask_reg[3]/Q]
# instance (N421_OBUF_inst_i_11) LUT2 configured with 'hF
set_logic_one [get_pins N421_OBUF_inst_i_11/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_11/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_11/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_11/config_lut_mask_reg[3]/Q]
# instance (N421_OBUF_inst_i_12) LUT4 configured with 'h0000
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[15]/Q]
# instance (N421_OBUF_inst_i_12) LUT4 configured with 'hFFFF
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_12/config_lut_mask_reg[15]/Q]
# instance (N421_OBUF_inst_i_13) LUT3 configured with 'h00
set_logic_zero [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[7]/Q]
# instance (N421_OBUF_inst_i_13) LUT3 configured with 'hFF
set_logic_one [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_13/config_lut_mask_reg[7]/Q]
# instance (N421_OBUF_inst_i_14) LUT2 configured with 'h0
set_logic_zero [get_pins N421_OBUF_inst_i_14/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_14/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_14/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_14/config_lut_mask_reg[3]/Q]
# instance (N421_OBUF_inst_i_14) LUT2 configured with 'hF
set_logic_one [get_pins N421_OBUF_inst_i_14/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_14/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_14/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_14/config_lut_mask_reg[3]/Q]
# instance (N421_OBUF_inst_i_15) LUT5 configured with 'h00000000
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_15) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_15/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_16) LUT5 configured with 'h00000000
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_16) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_16/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_17) LUT2 configured with 'h0
set_logic_zero [get_pins N421_OBUF_inst_i_17/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_17/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_17/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_17/config_lut_mask_reg[3]/Q]
# instance (N421_OBUF_inst_i_17) LUT2 configured with 'hF
set_logic_one [get_pins N421_OBUF_inst_i_17/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_17/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_17/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_17/config_lut_mask_reg[3]/Q]
# instance (N421_OBUF_inst_i_2) LUT5 configured with 'h00000000
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_2) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_2/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_3) LUT5 configured with 'h00000000
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_3) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_4) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_4) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_5) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_5) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_6) LUT5 configured with 'h00000000
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_6) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_6/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_7) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_7) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_8) LUT5 configured with 'h00000000
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_8) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_8/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_9) LUT5 configured with 'h00000000
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[31]/Q]
# instance (N421_OBUF_inst_i_9) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_9/config_lut_mask_reg[31]/Q]
# instance (N430_OBUF_inst_i_1) LUT2 configured with 'h0
set_logic_zero [get_pins N430_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N430_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N430_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N430_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
# instance (N430_OBUF_inst_i_1) LUT2 configured with 'hF
set_logic_one [get_pins N430_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N430_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N430_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N430_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
# instance (N431_OBUF_inst_i_1) LUT5 configured with 'h00000000
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
# instance (N431_OBUF_inst_i_1) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
# instance (N431_OBUF_inst_i_2) LUT3 configured with 'h00
set_logic_zero [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
# instance (N431_OBUF_inst_i_2) LUT3 configured with 'hFF
set_logic_one [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
# instance (N431_OBUF_inst_i_3) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N431_OBUF_inst_i_3) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N431_OBUF_inst_i_4) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N431_OBUF_inst_i_4) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N431_OBUF_inst_i_5) LUT2 configured with 'h0
set_logic_zero [get_pins N431_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
# instance (N431_OBUF_inst_i_5) LUT2 configured with 'hF
set_logic_one [get_pins N431_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
# instance (N432_OBUF_inst_i_1) LUT6 configured with 'h0000000000000000
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[63]/Q]
# instance (N432_OBUF_inst_i_1) LUT6 configured with 'hFFFFFFFFFFFFFFFF
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[63]/Q]
# instance (N432_OBUF_inst_i_2) LUT3 configured with 'h00
set_logic_zero [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
# instance (N432_OBUF_inst_i_2) LUT3 configured with 'hFF
set_logic_one [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
# instance (N432_OBUF_inst_i_3) LUT5 configured with 'h00000000
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
# instance (N432_OBUF_inst_i_3) LUT5 configured with 'hFFFFFFFF
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
