
Oscar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e58  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bd0  08006008  08006008  00016008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000018  08008bd8  08008bd8  00018bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008bf0  08008bf0  00018bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000084  20000000  08008bf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  7 .bss          00003348  20000084  20000084  00020084  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200033cc  200033cc  00020084  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001040d  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000014d5  00000000  00000000  000304c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000480  00000000  00000000  00031998  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000428  00000000  00000000  00031e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000022d1  00000000  00000000  00032240  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000c5aa  00000000  00000000  00034511  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00040abb  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000087f0  00000000  00000000  00040b38  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000030  00000000  00000000  00049518  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000001ed  00000000  00000000  00049328  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000084 	.word	0x20000084
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005ff0 	.word	0x08005ff0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000088 	.word	0x20000088
 80001ec:	08005ff0 	.word	0x08005ff0

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f092 0f00 	teq	r2, #0
 80004da:	bf14      	ite	ne
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e720      	b.n	8000334 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aedc 	beq.w	80002e2 <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6c1      	b.n	80002e2 <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2iz>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac8:	d215      	bcs.n	8000af6 <__aeabi_d2iz+0x36>
 8000aca:	d511      	bpl.n	8000af0 <__aeabi_d2iz+0x30>
 8000acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad4:	d912      	bls.n	8000afc <__aeabi_d2iz+0x3c>
 8000ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	bf18      	it	ne
 8000aec:	4240      	negne	r0, r0
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afa:	d105      	bne.n	8000b08 <__aeabi_d2iz+0x48>
 8000afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	bf08      	it	eq
 8000b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_d2f>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b18:	bf24      	itt	cs
 8000b1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b22:	d90d      	bls.n	8000b40 <__aeabi_d2f+0x30>
 8000b24:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b30:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b38:	bf08      	it	eq
 8000b3a:	f020 0001 	biceq.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b44:	d121      	bne.n	8000b8a <__aeabi_d2f+0x7a>
 8000b46:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4a:	bfbc      	itt	lt
 8000b4c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	4770      	bxlt	lr
 8000b52:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5a:	f1c2 0218 	rsb	r2, r2, #24
 8000b5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b66:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6a:	bf18      	it	ne
 8000b6c:	f040 0001 	orrne.w	r0, r0, #1
 8000b70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b7c:	ea40 000c 	orr.w	r0, r0, ip
 8000b80:	fa23 f302 	lsr.w	r3, r3, r2
 8000b84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b88:	e7cc      	b.n	8000b24 <__aeabi_d2f+0x14>
 8000b8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8e:	d107      	bne.n	8000ba0 <__aeabi_d2f+0x90>
 8000b90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b94:	bf1e      	ittt	ne
 8000b96:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b9e:	4770      	bxne	lr
 8000ba0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <TM_DMA_ClearFlag>:
void TM_DMA_ClearFlags(DMA_Stream_TypeDef* DMA_Stream) {
	/* Clear all flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
}

void TM_DMA_ClearFlag(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
	uint32_t location;
	uint32_t stream_number;

	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a18      	ldr	r2, [pc, #96]	; (8000c20 <TM_DMA_ClearFlag+0x70>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d80a      	bhi.n	8000bd8 <TM_DMA_ClearFlag+0x28>
		location = (uint32_t)&DMA1->LIFCR;
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <TM_DMA_ClearFlag+0x74>)
 8000bc4:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <TM_DMA_ClearFlag+0x78>)
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a17      	ldr	r2, [pc, #92]	; (8000c2c <TM_DMA_ClearFlag+0x7c>)
 8000bce:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd2:	091b      	lsrs	r3, r3, #4
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	e009      	b.n	8000bec <TM_DMA_ClearFlag+0x3c>
	} else {
		location = (uint32_t)&DMA2->LIFCR;
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <TM_DMA_ClearFlag+0x80>)
 8000bda:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <TM_DMA_ClearFlag+0x84>)
 8000be0:	4413      	add	r3, r2
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <TM_DMA_ClearFlag+0x7c>)
 8000be4:	fba2 2303 	umull	r2, r3, r2, r3
 8000be8:	091b      	lsrs	r3, r3, #4
 8000bea:	60bb      	str	r3, [r7, #8]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	d905      	bls.n	8000bfe <TM_DMA_ClearFlag+0x4e>
		/* High registers for DMA clear */
		location += 4;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3304      	adds	r3, #4
 8000bf6:	60fb      	str	r3, [r7, #12]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	3b04      	subs	r3, #4
 8000bfc:	60bb      	str	r3, [r7, #8]
	}
	
	/* Clear flags */
	*(__IO uint32_t *)location = (flag & DMA_FLAG_ALL) << DMA_Flags_Bit_Pos[stream_number];
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	683a      	ldr	r2, [r7, #0]
 8000c02:	f002 023d 	and.w	r2, r2, #61	; 0x3d
 8000c06:	480c      	ldr	r0, [pc, #48]	; (8000c38 <TM_DMA_ClearFlag+0x88>)
 8000c08:	68b9      	ldr	r1, [r7, #8]
 8000c0a:	4401      	add	r1, r0
 8000c0c:	7809      	ldrb	r1, [r1, #0]
 8000c0e:	408a      	lsls	r2, r1
 8000c10:	601a      	str	r2, [r3, #0]
}
 8000c12:	bf00      	nop
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	4002640f 	.word	0x4002640f
 8000c24:	40026008 	.word	0x40026008
 8000c28:	bffd9ff0 	.word	0xbffd9ff0
 8000c2c:	aaaaaaab 	.word	0xaaaaaaab
 8000c30:	40026408 	.word	0x40026408
 8000c34:	bffd9bf0 	.word	0xbffd9bf0
 8000c38:	080060c0 	.word	0x080060c0

08000c3c <TM_DMA_GetFlags>:

uint32_t TM_DMA_GetFlags(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000c3c:	b480      	push	{r7}
 8000c3e:	b087      	sub	sp, #28
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
	uint32_t stream_number = 0;
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
	uint32_t location = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
	uint32_t flags = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
	
	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a1b      	ldr	r2, [pc, #108]	; (8000cc4 <TM_DMA_GetFlags+0x88>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d80a      	bhi.n	8000c70 <TM_DMA_GetFlags+0x34>
		location = (uint32_t)&DMA1->LISR;
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <TM_DMA_GetFlags+0x8c>)
 8000c5c:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	4b1a      	ldr	r3, [pc, #104]	; (8000ccc <TM_DMA_GetFlags+0x90>)
 8000c62:	4413      	add	r3, r2
 8000c64:	4a1a      	ldr	r2, [pc, #104]	; (8000cd0 <TM_DMA_GetFlags+0x94>)
 8000c66:	fba2 2303 	umull	r2, r3, r2, r3
 8000c6a:	091b      	lsrs	r3, r3, #4
 8000c6c:	617b      	str	r3, [r7, #20]
 8000c6e:	e009      	b.n	8000c84 <TM_DMA_GetFlags+0x48>
	} else {
		location = (uint32_t)&DMA2->LISR;
 8000c70:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <TM_DMA_GetFlags+0x98>)
 8000c72:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <TM_DMA_GetFlags+0x9c>)
 8000c78:	4413      	add	r3, r2
 8000c7a:	4a15      	ldr	r2, [pc, #84]	; (8000cd0 <TM_DMA_GetFlags+0x94>)
 8000c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c80:	091b      	lsrs	r3, r3, #4
 8000c82:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	2b03      	cmp	r3, #3
 8000c88:	d905      	bls.n	8000c96 <TM_DMA_GetFlags+0x5a>
		/* High registers for DMA clear */
		location += 4;
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	613b      	str	r3, [r7, #16]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	3b04      	subs	r3, #4
 8000c94:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register value */
	flags =   *(__IO uint32_t *)location;
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	60fb      	str	r3, [r7, #12]
	flags >>= DMA_Flags_Bit_Pos[stream_number];
 8000c9c:	4a0f      	ldr	r2, [pc, #60]	; (8000cdc <TM_DMA_GetFlags+0xa0>)
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	40d3      	lsrs	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
	flags &=  DMA_FLAG_ALL;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8000cb2:	60fb      	str	r3, [r7, #12]
	
	/* Return value */
	return flags;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	371c      	adds	r7, #28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	4002640f 	.word	0x4002640f
 8000cc8:	40026000 	.word	0x40026000
 8000ccc:	bffd9ff0 	.word	0xbffd9ff0
 8000cd0:	aaaaaaab 	.word	0xaaaaaaab
 8000cd4:	40026400 	.word	0x40026400
 8000cd8:	bffd9bf0 	.word	0xbffd9bf0
 8000cdc:	080060c0 	.word	0x080060c0

08000ce0 <TM_DMA_TransferCompleteHandler>:

/*****************************************************************/
/*                 DMA INTERRUPT USER CALLBACKS                  */
/*****************************************************************/
//** DW FIXME - removed __weak from following definitions (declared in attributes.h, but causing issues)
void TM_DMA_TransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferCompleteHandler could be implemented in the user file
	*/
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <TM_DMA_HalfTransferCompleteHandler>:

void TM_DMA_HalfTransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_HalfTransferCompleteHandler could be implemented in the user file
	*/
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <TM_DMA_TransferErrorHandler>:

void TM_DMA_TransferErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferErrorHandler could be implemented in the user file
	*/
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <TM_DMA_DirectModeErrorHandler>:

void TM_DMA_DirectModeErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_DirectModeErrorHandler could be implemented in the user file
	*/
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <TM_DMA_FIFOErrorHandler>:

void TM_DMA_FIFOErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_FIFOErrorHandler could be implemented in the user file
	*/
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <TM_DMA_INT_ProcessInterrupt>:
}*/

/*****************************************************************/
/*                    DMA INTERNAL FUNCTIONS                     */
/*****************************************************************/
static void TM_DMA_INT_ProcessInterrupt(DMA_Stream_TypeDef* DMA_Stream) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
	/* Get DMA interrupt status flags */
	uint16_t flags = TM_DMA_GetFlags(DMA_Stream, DMA_FLAG_ALL);
 8000d4c:	213d      	movs	r1, #61	; 0x3d
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ff74 	bl	8000c3c <TM_DMA_GetFlags>
 8000d54:	4603      	mov	r3, r0
 8000d56:	81fb      	strh	r3, [r7, #14]
	
	/* Clear flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
 8000d58:	213d      	movs	r1, #61	; 0x3d
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff ff28 	bl	8000bb0 <TM_DMA_ClearFlag>
	
	/* Call user callback function */
	
	/* Check transfer complete flag */
	if ((flags & DMA_FLAG_TCIF) && (DMA_Stream->CR & DMA_SxCR_TCIE)) {
 8000d60:	89fb      	ldrh	r3, [r7, #14]
 8000d62:	f003 0320 	and.w	r3, r3, #32
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d008      	beq.n	8000d7c <TM_DMA_INT_ProcessInterrupt+0x38>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0310 	and.w	r3, r3, #16
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d002      	beq.n	8000d7c <TM_DMA_INT_ProcessInterrupt+0x38>
		TM_DMA_TransferCompleteHandler(DMA_Stream);
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f7ff ffb2 	bl	8000ce0 <TM_DMA_TransferCompleteHandler>
	}
	/* Check half-transfer complete flag */
	if ((flags & DMA_FLAG_HTIF) && (DMA_Stream->CR & DMA_SxCR_HTIE)) {
 8000d7c:	89fb      	ldrh	r3, [r7, #14]
 8000d7e:	f003 0310 	and.w	r3, r3, #16
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d008      	beq.n	8000d98 <TM_DMA_INT_ProcessInterrupt+0x54>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 0308 	and.w	r3, r3, #8
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d002      	beq.n	8000d98 <TM_DMA_INT_ProcessInterrupt+0x54>
		TM_DMA_HalfTransferCompleteHandler(DMA_Stream);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ffae 	bl	8000cf4 <TM_DMA_HalfTransferCompleteHandler>
	}
	/* Check transfer error flag */
	if ((flags & DMA_FLAG_TEIF) && (DMA_Stream->CR & DMA_SxCR_TEIE)) {
 8000d98:	89fb      	ldrh	r3, [r7, #14]
 8000d9a:	f003 0308 	and.w	r3, r3, #8
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d008      	beq.n	8000db4 <TM_DMA_INT_ProcessInterrupt+0x70>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0304 	and.w	r3, r3, #4
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d002      	beq.n	8000db4 <TM_DMA_INT_ProcessInterrupt+0x70>
		TM_DMA_TransferErrorHandler(DMA_Stream);
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f7ff ffaa 	bl	8000d08 <TM_DMA_TransferErrorHandler>
	}
	/* Check direct error flag */
	if ((flags & DMA_FLAG_DMEIF) && (DMA_Stream->CR & DMA_SxCR_DMEIE)) {
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d008      	beq.n	8000dd0 <TM_DMA_INT_ProcessInterrupt+0x8c>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d002      	beq.n	8000dd0 <TM_DMA_INT_ProcessInterrupt+0x8c>
		TM_DMA_DirectModeErrorHandler(DMA_Stream);
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff ffa6 	bl	8000d1c <TM_DMA_DirectModeErrorHandler>
	}
	/* Check FIFO error flag */
	if ((flags & DMA_FLAG_FEIF) && (DMA_Stream->FCR & DMA_SxFCR_FEIE)) {
 8000dd0:	89fb      	ldrh	r3, [r7, #14]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d008      	beq.n	8000dec <TM_DMA_INT_ProcessInterrupt+0xa8>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d002      	beq.n	8000dec <TM_DMA_INT_ProcessInterrupt+0xa8>
		TM_DMA_FIFOErrorHandler(DMA_Stream);
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff ffa2 	bl	8000d30 <TM_DMA_FIFOErrorHandler>
	}
}
 8000dec:	bf00      	nop
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <DMA1_Stream0_IRQHandler>:

/* Handle all DMA interrupt handlers possible */
#ifndef DMA1_STREAM0_DISABLE_IRQHANDLER
void DMA1_Stream0_IRQHandler(void) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream0);
 8000df8:	4802      	ldr	r0, [pc, #8]	; (8000e04 <DMA1_Stream0_IRQHandler+0x10>)
 8000dfa:	f7ff ffa3 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40026010 	.word	0x40026010

08000e08 <DMA1_Stream1_IRQHandler>:
#endif
#ifndef DMA1_STREAM1_DISABLE_IRQHANDLER
void DMA1_Stream1_IRQHandler(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream1);
 8000e0c:	4802      	ldr	r0, [pc, #8]	; (8000e18 <DMA1_Stream1_IRQHandler+0x10>)
 8000e0e:	f7ff ff99 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40026028 	.word	0x40026028

08000e1c <DMA1_Stream2_IRQHandler>:
#endif
#ifndef DMA1_STREAM2_DISABLE_IRQHANDLER
void DMA1_Stream2_IRQHandler(void) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream2);
 8000e20:	4802      	ldr	r0, [pc, #8]	; (8000e2c <DMA1_Stream2_IRQHandler+0x10>)
 8000e22:	f7ff ff8f 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40026040 	.word	0x40026040

08000e30 <DMA1_Stream3_IRQHandler>:
#endif
#ifndef DMA1_STREAM3_DISABLE_IRQHANDLER
void DMA1_Stream3_IRQHandler(void) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream3);
 8000e34:	4802      	ldr	r0, [pc, #8]	; (8000e40 <DMA1_Stream3_IRQHandler+0x10>)
 8000e36:	f7ff ff85 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40026058 	.word	0x40026058

08000e44 <DMA1_Stream4_IRQHandler>:
#endif
#ifndef DMA1_STREAM4_DISABLE_IRQHANDLER
void DMA1_Stream4_IRQHandler(void) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream4);
 8000e48:	4802      	ldr	r0, [pc, #8]	; (8000e54 <DMA1_Stream4_IRQHandler+0x10>)
 8000e4a:	f7ff ff7b 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40026070 	.word	0x40026070

08000e58 <DMA1_Stream5_IRQHandler>:
#endif
#ifndef DMA1_STREAM5_DISABLE_IRQHANDLER
void DMA1_Stream5_IRQHandler(void) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream5);
 8000e5c:	4802      	ldr	r0, [pc, #8]	; (8000e68 <DMA1_Stream5_IRQHandler+0x10>)
 8000e5e:	f7ff ff71 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40026088 	.word	0x40026088

08000e6c <DMA1_Stream6_IRQHandler>:
#endif
#ifndef DMA1_STREAM6_DISABLE_IRQHANDLER
void DMA1_Stream6_IRQHandler(void) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream6);
 8000e70:	4802      	ldr	r0, [pc, #8]	; (8000e7c <DMA1_Stream6_IRQHandler+0x10>)
 8000e72:	f7ff ff67 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	400260a0 	.word	0x400260a0

08000e80 <DMA1_Stream7_IRQHandler>:
#endif
#ifndef DMA1_STREAM7_DISABLE_IRQHANDLER
void DMA1_Stream7_IRQHandler(void) {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream7);
 8000e84:	4802      	ldr	r0, [pc, #8]	; (8000e90 <DMA1_Stream7_IRQHandler+0x10>)
 8000e86:	f7ff ff5d 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	400260b8 	.word	0x400260b8

08000e94 <DMA2_Stream0_IRQHandler>:
#endif
#ifndef DMA2_STREAM0_DISABLE_IRQHANDLER
void DMA2_Stream0_IRQHandler(void) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream0);
 8000e98:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <DMA2_Stream0_IRQHandler+0x10>)
 8000e9a:	f7ff ff53 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40026410 	.word	0x40026410

08000ea8 <DMA2_Stream1_IRQHandler>:
#endif
#ifndef DMA2_STREAM1_DISABLE_IRQHANDLER
void DMA2_Stream1_IRQHandler(void) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream1);
 8000eac:	4802      	ldr	r0, [pc, #8]	; (8000eb8 <DMA2_Stream1_IRQHandler+0x10>)
 8000eae:	f7ff ff49 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40026428 	.word	0x40026428

08000ebc <DMA2_Stream2_IRQHandler>:
#endif
#ifndef DMA2_STREAM2_DISABLE_IRQHANDLER
void DMA2_Stream2_IRQHandler(void) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream2);
 8000ec0:	4802      	ldr	r0, [pc, #8]	; (8000ecc <DMA2_Stream2_IRQHandler+0x10>)
 8000ec2:	f7ff ff3f 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40026440 	.word	0x40026440

08000ed0 <DMA2_Stream3_IRQHandler>:
#endif
#ifndef DMA2_STREAM3_DISABLE_IRQHANDLER
void DMA2_Stream3_IRQHandler(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream3);
 8000ed4:	4802      	ldr	r0, [pc, #8]	; (8000ee0 <DMA2_Stream3_IRQHandler+0x10>)
 8000ed6:	f7ff ff35 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40026458 	.word	0x40026458

08000ee4 <DMA2_Stream4_IRQHandler>:
#endif
#ifndef DMA2_STREAM4_DISABLE_IRQHANDLER
void DMA2_Stream4_IRQHandler(void) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream4);
 8000ee8:	4802      	ldr	r0, [pc, #8]	; (8000ef4 <DMA2_Stream4_IRQHandler+0x10>)
 8000eea:	f7ff ff2b 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40026470 	.word	0x40026470

08000ef8 <DMA2_Stream5_IRQHandler>:
#endif
#ifndef DMA2_STREAM5_DISABLE_IRQHANDLER
void DMA2_Stream5_IRQHandler(void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream5);
 8000efc:	4802      	ldr	r0, [pc, #8]	; (8000f08 <DMA2_Stream5_IRQHandler+0x10>)
 8000efe:	f7ff ff21 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40026488 	.word	0x40026488

08000f0c <DMA2_Stream6_IRQHandler>:
#endif
#ifndef DMA2_STREAM6_DISABLE_IRQHANDLER
void DMA2_Stream6_IRQHandler(void) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream6);
 8000f10:	4802      	ldr	r0, [pc, #8]	; (8000f1c <DMA2_Stream6_IRQHandler+0x10>)
 8000f12:	f7ff ff17 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	400264a0 	.word	0x400264a0

08000f20 <DMA2_Stream7_IRQHandler>:
#endif
#ifndef DMA2_STREAM7_DISABLE_IRQHANDLER
void DMA2_Stream7_IRQHandler(void) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream7);
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <DMA2_Stream7_IRQHandler+0x10>)
 8000f26:	f7ff ff0d 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	400264b8 	.word	0x400264b8

08000f34 <_ZN3Lcd4InitEv>:
#include "lcd.h"


void Lcd::Init(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b0fa      	sub	sp, #488	; 0x1e8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	6018      	str	r0, [r3, #0]

	// Force reset
	LCD_RST_RESET;
 8000f3e:	4ae5      	ldr	r2, [pc, #916]	; (80012d4 <_ZN3Lcd4InitEv+0x3a0>)
 8000f40:	4be4      	ldr	r3, [pc, #912]	; (80012d4 <_ZN3Lcd4InitEv+0x3a0>)
 8000f42:	8b5b      	ldrh	r3, [r3, #26]
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	8353      	strh	r3, [r2, #26]
	Delay(20000);
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	f644 6120 	movw	r1, #20000	; 0x4e20
 8000f54:	6818      	ldr	r0, [r3, #0]
 8000f56:	f000 fba5 	bl	80016a4 <_ZN3Lcd5DelayEm>
	LCD_RST_SET;
 8000f5a:	4ade      	ldr	r2, [pc, #888]	; (80012d4 <_ZN3Lcd4InitEv+0x3a0>)
 8000f5c:	4bdd      	ldr	r3, [pc, #884]	; (80012d4 <_ZN3Lcd4InitEv+0x3a0>)
 8000f5e:	8b1b      	ldrh	r3, [r3, #24]
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	8313      	strh	r3, [r2, #24]
	Delay(20000);
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	f644 6120 	movw	r1, #20000	; 0x4e20
 8000f70:	6818      	ldr	r0, [r3, #0]
 8000f72:	f000 fb97 	bl	80016a4 <_ZN3Lcd5DelayEm>

	// Software reset
	Command(ILI9341_RESET);
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	2101      	movs	r1, #1
 8000f7a:	6818      	ldr	r0, [r3, #0]
 8000f7c:	f000 fbaa 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Delay(50000);
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	f24c 3150 	movw	r1, #50000	; 0xc350
 8000f86:	6818      	ldr	r0, [r3, #0]
 8000f88:	f000 fb8c 	bl	80016a4 <_ZN3Lcd5DelayEm>

	CommandData(CDARGS {ILI9341_POWERA, 0x39, 0x2C, 0x00, 0x34, 0x02});
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	4ad1      	ldr	r2, [pc, #836]	; (80012d8 <_ZN3Lcd4InitEv+0x3a4>)
 8000f92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f96:	e883 0003 	stmia.w	r3, {r0, r1}
 8000f9a:	f107 031c 	add.w	r3, r7, #28
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 fec2 	bl	8001d28 <_ZNSaIhEC1Ev>
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	f107 0214 	add.w	r2, r7, #20
 8000fac:	f107 0008 	add.w	r0, r7, #8
 8000fb0:	ca06      	ldmia	r2, {r1, r2}
 8000fb2:	f000 fefa 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000fb6:	f107 0208 	add.w	r2, r7, #8
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	6818      	ldr	r0, [r3, #0]
 8000fc0:	f000 fb24 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 ff0f 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 8000fce:	f107 031c 	add.w	r3, r7, #28
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 feb4 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWERB, 0x00, 0xC1, 0x30});
 8000fd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fdc:	4abf      	ldr	r2, [pc, #764]	; (80012dc <_ZN3Lcd4InitEv+0x3a8>)
 8000fde:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fe2:	e883 0003 	stmia.w	r3, {r0, r1}
 8000fe6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 fe9c 	bl	8001d28 <_ZNSaIhEC1Ev>
 8000ff0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ff4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000ff8:	f107 0020 	add.w	r0, r7, #32
 8000ffc:	ca06      	ldmia	r2, {r1, r2}
 8000ffe:	f000 fed4 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001002:	f107 0220 	add.w	r2, r7, #32
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	4611      	mov	r1, r2
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	f000 fafe 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001010:	f107 0320 	add.w	r3, r7, #32
 8001014:	4618      	mov	r0, r3
 8001016:	f000 fee9 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 800101a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800101e:	4618      	mov	r0, r3
 8001020:	f000 fe8e 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCA, 0x85, 0x00, 0x78});		// default is  0x85, 0x00, 0x78
 8001024:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001028:	4aad      	ldr	r2, [pc, #692]	; (80012e0 <_ZN3Lcd4InitEv+0x3ac>)
 800102a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800102e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001032:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fe76 	bl	8001d28 <_ZNSaIhEC1Ev>
 800103c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001040:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001044:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001048:	ca06      	ldmia	r2, {r1, r2}
 800104a:	f000 feae 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800104e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4611      	mov	r1, r2
 8001056:	6818      	ldr	r0, [r3, #0]
 8001058:	f000 fad8 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800105c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001060:	4618      	mov	r0, r3
 8001062:	f000 fec3 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 8001066:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800106a:	4618      	mov	r0, r3
 800106c:	f000 fe68 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCB, 0x00,	0x00});				// default is  0x66, 0x00
 8001070:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001074:	4a9b      	ldr	r2, [pc, #620]	; (80012e4 <_ZN3Lcd4InitEv+0x3b0>)
 8001076:	e892 0003 	ldmia.w	r2, {r0, r1}
 800107a:	e883 0003 	stmia.w	r3, {r0, r1}
 800107e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001082:	4618      	mov	r0, r3
 8001084:	f000 fe50 	bl	8001d28 <_ZNSaIhEC1Ev>
 8001088:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800108c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001090:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001094:	ca06      	ldmia	r2, {r1, r2}
 8001096:	f000 fe88 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800109a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	4611      	mov	r1, r2
 80010a2:	6818      	ldr	r0, [r3, #0]
 80010a4:	f000 fab2 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80010a8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 fe9d 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 80010b2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fe42 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER_SEQ, 0x64, 0x03, 0x12, 0x81});		// default is 0x55 0x01 0x23 0x01
 80010bc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010c0:	4a89      	ldr	r2, [pc, #548]	; (80012e8 <_ZN3Lcd4InitEv+0x3b4>)
 80010c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010c6:	e883 0003 	stmia.w	r3, {r0, r1}
 80010ca:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 fe2a 	bl	8001d28 <_ZNSaIhEC1Ev>
 80010d4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010d8:	f107 0274 	add.w	r2, r7, #116	; 0x74
 80010dc:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80010e0:	ca06      	ldmia	r2, {r1, r2}
 80010e2:	f000 fe62 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80010e6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	4611      	mov	r1, r2
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	f000 fa8c 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80010f4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010f8:	4618      	mov	r0, r3
 80010fa:	f000 fe77 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 80010fe:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001102:	4618      	mov	r0, r3
 8001104:	f000 fe1c 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PRC, 0x20});					// 0x20: DDVDH = 2xVCI  (Pump ratio control)
 8001108:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800110c:	4a77      	ldr	r2, [pc, #476]	; (80012ec <_ZN3Lcd4InitEv+0x3b8>)
 800110e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001112:	e883 0003 	stmia.w	r3, {r0, r1}
 8001116:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fe04 	bl	8001d28 <_ZNSaIhEC1Ev>
 8001120:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001124:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001128:	f107 0080 	add.w	r0, r7, #128	; 0x80
 800112c:	ca06      	ldmia	r2, {r1, r2}
 800112e:	f000 fe3c 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001132:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4611      	mov	r1, r2
 800113a:	6818      	ldr	r0, [r3, #0]
 800113c:	f000 fa66 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001140:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001144:	4618      	mov	r0, r3
 8001146:	f000 fe51 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 800114a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800114e:	4618      	mov	r0, r3
 8001150:	f000 fdf6 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER1,	0x23});					// 0x23: GVDD level = 4.6V (reference level for VCOM level and grayscale voltage level)
 8001154:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001158:	4a65      	ldr	r2, [pc, #404]	; (80012f0 <_ZN3Lcd4InitEv+0x3bc>)
 800115a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800115e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001162:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001166:	4618      	mov	r0, r3
 8001168:	f000 fdde 	bl	8001d28 <_ZNSaIhEC1Ev>
 800116c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001170:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001174:	f107 0098 	add.w	r0, r7, #152	; 0x98
 8001178:	ca06      	ldmia	r2, {r1, r2}
 800117a:	f000 fe16 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800117e:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4611      	mov	r1, r2
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	f000 fa40 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800118c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001190:	4618      	mov	r0, r3
 8001192:	f000 fe2b 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 8001196:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800119a:	4618      	mov	r0, r3
 800119c:	f000 fdd0 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER2,	0x10});					// Appears to be invalid - should be 0b000 - 0b011
 80011a0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80011a4:	4a53      	ldr	r2, [pc, #332]	; (80012f4 <_ZN3Lcd4InitEv+0x3c0>)
 80011a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011aa:	e883 0003 	stmia.w	r3, {r0, r1}
 80011ae:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 fdb8 	bl	8001d28 <_ZNSaIhEC1Ev>
 80011b8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011bc:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 80011c0:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 80011c4:	ca06      	ldmia	r2, {r1, r2}
 80011c6:	f000 fdf0 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80011ca:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	4611      	mov	r1, r2
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	f000 fa1a 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80011d8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80011dc:	4618      	mov	r0, r3
 80011de:	f000 fe05 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 80011e2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 fdaa 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM1, 0x3E, 0x28});			// 0x3E: VCOMH = 4.250V; 0x28: VCOML = 3.700V
 80011ec:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80011f0:	4a41      	ldr	r2, [pc, #260]	; (80012f8 <_ZN3Lcd4InitEv+0x3c4>)
 80011f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80011fa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 fd92 	bl	8001d28 <_ZNSaIhEC1Ev>
 8001204:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001208:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 800120c:	f107 00c8 	add.w	r0, r7, #200	; 0xc8
 8001210:	ca06      	ldmia	r2, {r1, r2}
 8001212:	f000 fdca 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001216:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	4611      	mov	r1, r2
 800121e:	6818      	ldr	r0, [r3, #0]
 8001220:	f000 f9f4 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001224:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001228:	4618      	mov	r0, r3
 800122a:	f000 fddf 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 800122e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fd84 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM2, 0x86});					// 0x86: VCOM offset voltage = VMH - 58 VML  58;
 8001238:	4a30      	ldr	r2, [pc, #192]	; (80012fc <_ZN3Lcd4InitEv+0x3c8>)
 800123a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800123e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001242:	e883 0003 	stmia.w	r3, {r0, r1}
 8001246:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800124a:	4618      	mov	r0, r3
 800124c:	f000 fd6c 	bl	8001d28 <_ZNSaIhEC1Ev>
 8001250:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001254:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 8001258:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 800125c:	ca06      	ldmia	r2, {r1, r2}
 800125e:	f000 fda4 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001262:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	4611      	mov	r1, r2
 800126a:	6818      	ldr	r0, [r3, #0]
 800126c:	f000 f9ce 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001270:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001274:	4618      	mov	r0, r3
 8001276:	f000 fdb9 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 800127a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800127e:	4618      	mov	r0, r3
 8001280:	f000 fd5e 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_MAC, 0x48});					// Memory access control: MX = Column Address Order, RGB-BGR Order control
 8001284:	4a1e      	ldr	r2, [pc, #120]	; (8001300 <_ZN3Lcd4InitEv+0x3cc>)
 8001286:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800128a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800128e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001292:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fd46 	bl	8001d28 <_ZNSaIhEC1Ev>
 800129c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80012a0:	f107 00f8 	add.w	r0, r7, #248	; 0xf8
 80012a4:	f507 7282 	add.w	r2, r7, #260	; 0x104
 80012a8:	ca06      	ldmia	r2, {r1, r2}
 80012aa:	f000 fd7e 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80012ae:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	4611      	mov	r1, r2
 80012b6:	6818      	ldr	r0, [r3, #0]
 80012b8:	f000 f9a8 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80012bc:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fd93 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 80012c6:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fd38 	bl	8001d40 <_ZNSaIhED1Ev>
 80012d0:	e018      	b.n	8001304 <_ZN3Lcd4InitEv+0x3d0>
 80012d2:	bf00      	nop
 80012d4:	40020c00 	.word	0x40020c00
 80012d8:	08006008 	.word	0x08006008
 80012dc:	08006010 	.word	0x08006010
 80012e0:	08006018 	.word	0x08006018
 80012e4:	08006020 	.word	0x08006020
 80012e8:	08006028 	.word	0x08006028
 80012ec:	08006030 	.word	0x08006030
 80012f0:	08006038 	.word	0x08006038
 80012f4:	08006040 	.word	0x08006040
 80012f8:	08006048 	.word	0x08006048
 80012fc:	08006050 	.word	0x08006050
 8001300:	08006058 	.word	0x08006058
	CommandData(CDARGS {ILI9341_PIXEL_FORMAT, 0x55});			// 16 bit format
 8001304:	4ab7      	ldr	r2, [pc, #732]	; (80015e4 <_ZN3Lcd4InitEv+0x6b0>)
 8001306:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 800130a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800130e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001312:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fd06 	bl	8001d28 <_ZNSaIhEC1Ev>
 800131c:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001320:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8001324:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8001328:	ca06      	ldmia	r2, {r1, r2}
 800132a:	f000 fd3e 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800132e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	4611      	mov	r1, r2
 8001336:	6818      	ldr	r0, [r3, #0]
 8001338:	f000 f968 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800133c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fd53 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 8001346:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800134a:	4618      	mov	r0, r3
 800134c:	f000 fcf8 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_FRC, 0x00, 0x18});
 8001350:	4aa5      	ldr	r2, [pc, #660]	; (80015e8 <_ZN3Lcd4InitEv+0x6b4>)
 8001352:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8001356:	e892 0003 	ldmia.w	r2, {r0, r1}
 800135a:	e883 0003 	stmia.w	r3, {r0, r1}
 800135e:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fce0 	bl	8001d28 <_ZNSaIhEC1Ev>
 8001368:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800136c:	f507 7094 	add.w	r0, r7, #296	; 0x128
 8001370:	f507 729a 	add.w	r2, r7, #308	; 0x134
 8001374:	ca06      	ldmia	r2, {r1, r2}
 8001376:	f000 fd18 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800137a:	f507 7294 	add.w	r2, r7, #296	; 0x128
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	4611      	mov	r1, r2
 8001382:	6818      	ldr	r0, [r3, #0]
 8001384:	f000 f942 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001388:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800138c:	4618      	mov	r0, r3
 800138e:	f000 fd2d 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 8001392:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001396:	4618      	mov	r0, r3
 8001398:	f000 fcd2 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DFC, 0x08, 0x82, 0x27});
 800139c:	4a93      	ldr	r2, [pc, #588]	; (80015ec <_ZN3Lcd4InitEv+0x6b8>)
 800139e:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 80013a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013a6:	e883 0003 	stmia.w	r3, {r0, r1}
 80013aa:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 fcba 	bl	8001d28 <_ZNSaIhEC1Ev>
 80013b4:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80013b8:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 80013bc:	f507 72a6 	add.w	r2, r7, #332	; 0x14c
 80013c0:	ca06      	ldmia	r2, {r1, r2}
 80013c2:	f000 fcf2 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80013c6:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	4611      	mov	r1, r2
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	f000 f91c 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80013d4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fd07 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 80013de:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fcac 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_3GAMMA_EN, 0x00});
 80013e8:	4a81      	ldr	r2, [pc, #516]	; (80015f0 <_ZN3Lcd4InitEv+0x6bc>)
 80013ea:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 80013ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013f2:	e883 0003 	stmia.w	r3, {r0, r1}
 80013f6:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 80013fa:	4618      	mov	r0, r3
 80013fc:	f000 fc94 	bl	8001d28 <_ZNSaIhEC1Ev>
 8001400:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001404:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 8001408:	f507 72b2 	add.w	r2, r7, #356	; 0x164
 800140c:	ca06      	ldmia	r2, {r1, r2}
 800140e:	f000 fccc 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001412:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	4611      	mov	r1, r2
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	f000 f8f6 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001420:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fce1 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 800142a:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800142e:	4618      	mov	r0, r3
 8001430:	f000 fc86 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_COLUMN_ADDR, 0x00, 0x00, 0x00, 0xEF});
 8001434:	4a6f      	ldr	r2, [pc, #444]	; (80015f4 <_ZN3Lcd4InitEv+0x6c0>)
 8001436:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800143a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800143e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001442:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001446:	4618      	mov	r0, r3
 8001448:	f000 fc6e 	bl	8001d28 <_ZNSaIhEC1Ev>
 800144c:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001450:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 8001454:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 8001458:	ca06      	ldmia	r2, {r1, r2}
 800145a:	f000 fca6 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800145e:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	4611      	mov	r1, r2
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f000 f8d0 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800146c:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001470:	4618      	mov	r0, r3
 8001472:	f000 fcbb 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 8001476:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fc60 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PAGE_ADDR, 0x00, 0x00, 0x01, 0x3F});
 8001480:	4a5d      	ldr	r2, [pc, #372]	; (80015f8 <_ZN3Lcd4InitEv+0x6c4>)
 8001482:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001486:	e892 0003 	ldmia.w	r2, {r0, r1}
 800148a:	e883 0003 	stmia.w	r3, {r0, r1}
 800148e:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8001492:	4618      	mov	r0, r3
 8001494:	f000 fc48 	bl	8001d28 <_ZNSaIhEC1Ev>
 8001498:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 800149c:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 80014a0:	f507 72ca 	add.w	r2, r7, #404	; 0x194
 80014a4:	ca06      	ldmia	r2, {r1, r2}
 80014a6:	f000 fc80 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80014aa:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	4611      	mov	r1, r2
 80014b2:	6818      	ldr	r0, [r3, #0]
 80014b4:	f000 f8aa 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80014b8:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 fc95 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 80014c2:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 fc3a 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_GAMMA, 0x01});
 80014cc:	4a4b      	ldr	r2, [pc, #300]	; (80015fc <_ZN3Lcd4InitEv+0x6c8>)
 80014ce:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 80014d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014d6:	e883 0003 	stmia.w	r3, {r0, r1}
 80014da:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 fc22 	bl	8001d28 <_ZNSaIhEC1Ev>
 80014e4:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80014e8:	f507 70d0 	add.w	r0, r7, #416	; 0x1a0
 80014ec:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 80014f0:	ca06      	ldmia	r2, {r1, r2}
 80014f2:	f000 fc5a 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80014f6:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80014fa:	1d3b      	adds	r3, r7, #4
 80014fc:	4611      	mov	r1, r2
 80014fe:	6818      	ldr	r0, [r3, #0]
 8001500:	f000 f884 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001504:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001508:	4618      	mov	r0, r3
 800150a:	f000 fc6f 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 800150e:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8001512:	4618      	mov	r0, r3
 8001514:	f000 fc14 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PGAMMA,	0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1, 0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00});
 8001518:	4a39      	ldr	r2, [pc, #228]	; (8001600 <_ZN3Lcd4InitEv+0x6cc>)
 800151a:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 800151e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001522:	e883 0003 	stmia.w	r3, {r0, r1}
 8001526:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800152a:	4618      	mov	r0, r3
 800152c:	f000 fbfc 	bl	8001d28 <_ZNSaIhEC1Ev>
 8001530:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001534:	f507 70dc 	add.w	r0, r7, #440	; 0x1b8
 8001538:	f507 72e2 	add.w	r2, r7, #452	; 0x1c4
 800153c:	ca06      	ldmia	r2, {r1, r2}
 800153e:	f000 fc34 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001542:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	4611      	mov	r1, r2
 800154a:	6818      	ldr	r0, [r3, #0]
 800154c:	f000 f85e 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001550:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001554:	4618      	mov	r0, r3
 8001556:	f000 fc49 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 800155a:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800155e:	4618      	mov	r0, r3
 8001560:	f000 fbee 	bl	8001d40 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_NGAMMA, 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1, 0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F});
 8001564:	4a27      	ldr	r2, [pc, #156]	; (8001604 <_ZN3Lcd4InitEv+0x6d0>)
 8001566:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800156a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800156e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001572:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8001576:	4618      	mov	r0, r3
 8001578:	f000 fbd6 	bl	8001d28 <_ZNSaIhEC1Ev>
 800157c:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8001580:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 8001584:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 8001588:	ca06      	ldmia	r2, {r1, r2}
 800158a:	f000 fc0e 	bl	8001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800158e:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	4611      	mov	r1, r2
 8001596:	6818      	ldr	r0, [r3, #0]
 8001598:	f000 f838 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800159c:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f000 fc23 	bl	8001dec <_ZNSt6vectorIhSaIhEED1Ev>
 80015a6:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 fbc8 	bl	8001d40 <_ZNSaIhED1Ev>
	Command(ILI9341_SLEEP_MODE);
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	2111      	movs	r1, #17
 80015b4:	6818      	ldr	r0, [r3, #0]
 80015b6:	f000 f88d 	bl	80016d4 <_ZN3Lcd7CommandEh>

	Delay(1000000);
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	4912      	ldr	r1, [pc, #72]	; (8001608 <_ZN3Lcd4InitEv+0x6d4>)
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f000 f870 	bl	80016a4 <_ZN3Lcd5DelayEm>

	Command(ILI9341_DISPLAY_ON);
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	2129      	movs	r1, #41	; 0x29
 80015c8:	6818      	ldr	r0, [r3, #0]
 80015ca:	f000 f883 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Command(ILI9341_GRAM);
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	212c      	movs	r1, #44	; 0x2c
 80015d2:	6818      	ldr	r0, [r3, #0]
 80015d4:	f000 f87e 	bl	80016d4 <_ZN3Lcd7CommandEh>
};
 80015d8:	bf00      	nop
 80015da:	f507 77f4 	add.w	r7, r7, #488	; 0x1e8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	08006060 	.word	0x08006060
 80015e8:	08006068 	.word	0x08006068
 80015ec:	08006070 	.word	0x08006070
 80015f0:	08006078 	.word	0x08006078
 80015f4:	08006080 	.word	0x08006080
 80015f8:	08006088 	.word	0x08006088
 80015fc:	08006090 	.word	0x08006090
 8001600:	08006098 	.word	0x08006098
 8001604:	080060a0 	.word	0x080060a0
 8001608:	000f4240 	.word	0x000f4240

0800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>:

void Lcd::CommandData(CDARGS cmds) {
 800160c:	b590      	push	{r4, r7, lr}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
	Command(cmds[0]);
 8001616:	2100      	movs	r1, #0
 8001618:	6838      	ldr	r0, [r7, #0]
 800161a:	f000 fc02 	bl	8001e22 <_ZNSt6vectorIhSaIhEEixEj>
 800161e:	4603      	mov	r3, r0
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 f855 	bl	80016d4 <_ZN3Lcd7CommandEh>

	LCD_DCX_SET;
 800162a:	4a1c      	ldr	r2, [pc, #112]	; (800169c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 800162c:	4b1b      	ldr	r3, [pc, #108]	; (800169c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 800162e:	8b1b      	ldrh	r3, [r3, #24]
 8001630:	b29b      	uxth	r3, r3
 8001632:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001636:	b29b      	uxth	r3, r3
 8001638:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 800163a:	4a19      	ldr	r2, [pc, #100]	; (80016a0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 800163c:	4b18      	ldr	r3, [pc, #96]	; (80016a0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 800163e:	8b5b      	ldrh	r3, [r3, #26]
 8001640:	b29b      	uxth	r3, r3
 8001642:	f043 0304 	orr.w	r3, r3, #4
 8001646:	b29b      	uxth	r3, r3
 8001648:	8353      	strh	r3, [r2, #26]

	for (uint8_t i = 1; i < cmds.size(); ++i)
 800164a:	2301      	movs	r3, #1
 800164c:	73fb      	strb	r3, [r7, #15]
 800164e:	7bfc      	ldrb	r4, [r7, #15]
 8001650:	6838      	ldr	r0, [r7, #0]
 8001652:	f000 fbf5 	bl	8001e40 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8001656:	4603      	mov	r3, r0
 8001658:	429c      	cmp	r4, r3
 800165a:	bf34      	ite	cc
 800165c:	2301      	movcc	r3, #1
 800165e:	2300      	movcs	r3, #0
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00e      	beq.n	8001684 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x78>
		SPISendByte(cmds[i]);
 8001666:	7bfb      	ldrb	r3, [r7, #15]
 8001668:	4619      	mov	r1, r3
 800166a:	6838      	ldr	r0, [r7, #0]
 800166c:	f000 fbd9 	bl	8001e22 <_ZNSt6vectorIhSaIhEEixEj>
 8001670:	4603      	mov	r3, r0
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	4619      	mov	r1, r3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 faee 	bl	8001c58 <_ZN3Lcd11SPISendByteEh>
	for (uint8_t i = 1; i < cmds.size(); ++i)
 800167c:	7bfb      	ldrb	r3, [r7, #15]
 800167e:	3301      	adds	r3, #1
 8001680:	73fb      	strb	r3, [r7, #15]
 8001682:	e7e4      	b.n	800164e <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x42>

	LCD_CS_SET;
 8001684:	4a06      	ldr	r2, [pc, #24]	; (80016a0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8001688:	8b1b      	ldrh	r3, [r3, #24]
 800168a:	b29b      	uxth	r3, r3
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	b29b      	uxth	r3, r3
 8001692:	8313      	strh	r3, [r2, #24]
}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	bd90      	pop	{r4, r7, pc}
 800169c:	40020c00 	.word	0x40020c00
 80016a0:	40020800 	.word	0x40020800

080016a4 <_ZN3Lcd5DelayEm>:

void Lcd::Delay(volatile uint32_t delay) {
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
	for (; delay != 0; delay--);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	bf14      	ite	ne
 80016b4:	2301      	movne	r3, #1
 80016b6:	2300      	moveq	r3, #0
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d003      	beq.n	80016c6 <_ZN3Lcd5DelayEm+0x22>
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	3b01      	subs	r3, #1
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	e7f3      	b.n	80016ae <_ZN3Lcd5DelayEm+0xa>
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
	...

080016d4 <_ZN3Lcd7CommandEh>:

void Lcd::Command(uint8_t data) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	70fb      	strb	r3, [r7, #3]
	LCD_DCX_RESET;
 80016e0:	4a10      	ldr	r2, [pc, #64]	; (8001724 <_ZN3Lcd7CommandEh+0x50>)
 80016e2:	4b10      	ldr	r3, [pc, #64]	; (8001724 <_ZN3Lcd7CommandEh+0x50>)
 80016e4:	8b5b      	ldrh	r3, [r3, #26]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	8353      	strh	r3, [r2, #26]
	LCD_CS_RESET;
 80016f0:	4a0d      	ldr	r2, [pc, #52]	; (8001728 <_ZN3Lcd7CommandEh+0x54>)
 80016f2:	4b0d      	ldr	r3, [pc, #52]	; (8001728 <_ZN3Lcd7CommandEh+0x54>)
 80016f4:	8b5b      	ldrh	r3, [r3, #26]
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 8001700:	78fb      	ldrb	r3, [r7, #3]
 8001702:	4619      	mov	r1, r3
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f000 faa7 	bl	8001c58 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 800170a:	4a07      	ldr	r2, [pc, #28]	; (8001728 <_ZN3Lcd7CommandEh+0x54>)
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <_ZN3Lcd7CommandEh+0x54>)
 800170e:	8b1b      	ldrh	r3, [r3, #24]
 8001710:	b29b      	uxth	r3, r3
 8001712:	f043 0304 	orr.w	r3, r3, #4
 8001716:	b29b      	uxth	r3, r3
 8001718:	8313      	strh	r3, [r2, #24]
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40020c00 	.word	0x40020c00
 8001728:	40020800 	.word	0x40020800

0800172c <_ZN3Lcd4DataEh>:

//	Send data - use overloads to allow 16 and 32 bit sends
void Lcd::Data(uint8_t data) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	70fb      	strb	r3, [r7, #3]
	LCD_DCX_SET;
 8001738:	4a10      	ldr	r2, [pc, #64]	; (800177c <_ZN3Lcd4DataEh+0x50>)
 800173a:	4b10      	ldr	r3, [pc, #64]	; (800177c <_ZN3Lcd4DataEh+0x50>)
 800173c:	8b1b      	ldrh	r3, [r3, #24]
 800173e:	b29b      	uxth	r3, r3
 8001740:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001744:	b29b      	uxth	r3, r3
 8001746:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 8001748:	4a0d      	ldr	r2, [pc, #52]	; (8001780 <_ZN3Lcd4DataEh+0x54>)
 800174a:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <_ZN3Lcd4DataEh+0x54>)
 800174c:	8b5b      	ldrh	r3, [r3, #26]
 800174e:	b29b      	uxth	r3, r3
 8001750:	f043 0304 	orr.w	r3, r3, #4
 8001754:	b29b      	uxth	r3, r3
 8001756:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 8001758:	78fb      	ldrb	r3, [r7, #3]
 800175a:	4619      	mov	r1, r3
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f000 fa7b 	bl	8001c58 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 8001762:	4a07      	ldr	r2, [pc, #28]	; (8001780 <_ZN3Lcd4DataEh+0x54>)
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <_ZN3Lcd4DataEh+0x54>)
 8001766:	8b1b      	ldrh	r3, [r3, #24]
 8001768:	b29b      	uxth	r3, r3
 800176a:	f043 0304 	orr.w	r3, r3, #4
 800176e:	b29b      	uxth	r3, r3
 8001770:	8313      	strh	r3, [r2, #24]
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40020c00 	.word	0x40020c00
 8001780:	40020800 	.word	0x40020800

08001784 <_ZN3Lcd7Data16bEt>:

void Lcd::Data16b(uint16_t data) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	807b      	strh	r3, [r7, #2]
	LCD_DCX_SET;
 8001790:	4a14      	ldr	r2, [pc, #80]	; (80017e4 <_ZN3Lcd7Data16bEt+0x60>)
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <_ZN3Lcd7Data16bEt+0x60>)
 8001794:	8b1b      	ldrh	r3, [r3, #24]
 8001796:	b29b      	uxth	r3, r3
 8001798:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800179c:	b29b      	uxth	r3, r3
 800179e:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 80017a0:	4a11      	ldr	r2, [pc, #68]	; (80017e8 <_ZN3Lcd7Data16bEt+0x64>)
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <_ZN3Lcd7Data16bEt+0x64>)
 80017a4:	8b5b      	ldrh	r3, [r3, #26]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	f043 0304 	orr.w	r3, r3, #4
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	8353      	strh	r3, [r2, #26]
	SPISendByte(data >> 8);
 80017b0:	887b      	ldrh	r3, [r7, #2]
 80017b2:	121b      	asrs	r3, r3, #8
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	4619      	mov	r1, r3
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f000 fa4d 	bl	8001c58 <_ZN3Lcd11SPISendByteEh>
	SPISendByte(data & 0xFF);
 80017be:	887b      	ldrh	r3, [r7, #2]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	4619      	mov	r1, r3
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 fa47 	bl	8001c58 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 80017ca:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <_ZN3Lcd7Data16bEt+0x64>)
 80017cc:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <_ZN3Lcd7Data16bEt+0x64>)
 80017ce:	8b1b      	ldrh	r3, [r3, #24]
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	f043 0304 	orr.w	r3, r3, #4
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	8313      	strh	r3, [r2, #24]
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40020c00 	.word	0x40020c00
 80017e8:	40020800 	.word	0x40020800

080017ec <_ZN3Lcd17SetCursorPositionEtttt>:

void Lcd::SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	4608      	mov	r0, r1
 80017f6:	4611      	mov	r1, r2
 80017f8:	461a      	mov	r2, r3
 80017fa:	4603      	mov	r3, r0
 80017fc:	817b      	strh	r3, [r7, #10]
 80017fe:	460b      	mov	r3, r1
 8001800:	813b      	strh	r3, [r7, #8]
 8001802:	4613      	mov	r3, r2
 8001804:	80fb      	strh	r3, [r7, #6]
	Command(ILI9341_COLUMN_ADDR);
 8001806:	212a      	movs	r1, #42	; 0x2a
 8001808:	68f8      	ldr	r0, [r7, #12]
 800180a:	f7ff ff63 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Data16b(x1);
 800180e:	897b      	ldrh	r3, [r7, #10]
 8001810:	4619      	mov	r1, r3
 8001812:	68f8      	ldr	r0, [r7, #12]
 8001814:	f7ff ffb6 	bl	8001784 <_ZN3Lcd7Data16bEt>
	Data16b(x2);
 8001818:	88fb      	ldrh	r3, [r7, #6]
 800181a:	4619      	mov	r1, r3
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	f7ff ffb1 	bl	8001784 <_ZN3Lcd7Data16bEt>

	Command(ILI9341_PAGE_ADDR);
 8001822:	212b      	movs	r1, #43	; 0x2b
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	f7ff ff55 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Data16b(y1);
 800182a:	893b      	ldrh	r3, [r7, #8]
 800182c:	4619      	mov	r1, r3
 800182e:	68f8      	ldr	r0, [r7, #12]
 8001830:	f7ff ffa8 	bl	8001784 <_ZN3Lcd7Data16bEt>
	Data16b(y2);
 8001834:	8b3b      	ldrh	r3, [r7, #24]
 8001836:	4619      	mov	r1, r3
 8001838:	68f8      	ldr	r0, [r7, #12]
 800183a:	f7ff ffa3 	bl	8001784 <_ZN3Lcd7Data16bEt>

}
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <_ZN3Lcd6RotateE17LCD_Orientation_t>:


void Lcd::Rotate(LCD_Orientation_t o) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	70fb      	strb	r3, [r7, #3]
	Command(ILI9341_MAC);
 8001854:	2136      	movs	r1, #54	; 0x36
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ff3c 	bl	80016d4 <_ZN3Lcd7CommandEh>
	switch (o) {
 800185c:	78fb      	ldrb	r3, [r7, #3]
 800185e:	2b03      	cmp	r3, #3
 8001860:	d81a      	bhi.n	8001898 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x50>
 8001862:	a201      	add	r2, pc, #4	; (adr r2, 8001868 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x20>)
 8001864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001868:	08001879 	.word	0x08001879
 800186c:	08001881 	.word	0x08001881
 8001870:	08001889 	.word	0x08001889
 8001874:	08001891 	.word	0x08001891
		case LCD_Portrait :				Data(0x58);
 8001878:	2158      	movs	r1, #88	; 0x58
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff ff56 	bl	800172c <_ZN3Lcd4DataEh>
		case LCD_Portrait_Flipped : 	Data(0x88);
 8001880:	2188      	movs	r1, #136	; 0x88
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff ff52 	bl	800172c <_ZN3Lcd4DataEh>
		case LCD_Landscape : 			Data(0x28);
 8001888:	2128      	movs	r1, #40	; 0x28
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7ff ff4e 	bl	800172c <_ZN3Lcd4DataEh>
		case LCD_Landscape_Flipped :	Data(0xE8);
 8001890:	21e8      	movs	r1, #232	; 0xe8
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ff4a 	bl	800172c <_ZN3Lcd4DataEh>
	}

	orientation = o;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	78fa      	ldrb	r2, [r7, #3]
 800189c:	701a      	strb	r2, [r3, #0]
	if (o == LCD_Portrait || o == LCD_Portrait_Flipped) {
 800189e:	78fb      	ldrb	r3, [r7, #3]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <_ZN3Lcd6RotateE17LCD_Orientation_t+0x62>
 80018a4:	78fb      	ldrb	r3, [r7, #3]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d107      	bne.n	80018ba <_ZN3Lcd6RotateE17LCD_Orientation_t+0x72>
		width = 240;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	22f0      	movs	r2, #240	; 0xf0
 80018ae:	805a      	strh	r2, [r3, #2]
		height = 320;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018b6:	809a      	strh	r2, [r3, #4]
 80018b8:	e006      	b.n	80018c8 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x80>
	} else {
		width = 320;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018c0:	805a      	strh	r2, [r3, #2]
		height = 240;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	22f0      	movs	r2, #240	; 0xf0
 80018c6:	809a      	strh	r2, [r3, #4]
	}
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <_ZN3Lcd10ScreenFillERKt>:

void Lcd::ScreenFill(const uint16_t& colour) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af02      	add	r7, sp, #8
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
	ColourFill(0, 0, width - 1, height - 1, colour);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	885b      	ldrh	r3, [r3, #2]
 80018de:	3b01      	subs	r3, #1
 80018e0:	b299      	uxth	r1, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	889b      	ldrh	r3, [r3, #4]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	9201      	str	r2, [sp, #4]
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	460b      	mov	r3, r1
 80018f2:	2200      	movs	r2, #0
 80018f4:	2100      	movs	r1, #0
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 f804 	bl	8001904 <_ZN3Lcd10ColourFillEttttRKt>
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <_ZN3Lcd10ColourFillEttttRKt>:

void Lcd::ColourFill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint16_t& colour) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af02      	add	r7, sp, #8
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	4608      	mov	r0, r1
 800190e:	4611      	mov	r1, r2
 8001910:	461a      	mov	r2, r3
 8001912:	4603      	mov	r3, r0
 8001914:	817b      	strh	r3, [r7, #10]
 8001916:	460b      	mov	r3, r1
 8001918:	813b      	strh	r3, [r7, #8]
 800191a:	4613      	mov	r3, r2
 800191c:	80fb      	strh	r3, [r7, #6]

	SetCursorPosition(x0, y0, x1, y1);
 800191e:	88f8      	ldrh	r0, [r7, #6]
 8001920:	893a      	ldrh	r2, [r7, #8]
 8001922:	8979      	ldrh	r1, [r7, #10]
 8001924:	8c3b      	ldrh	r3, [r7, #32]
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	4603      	mov	r3, r0
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f7ff ff5e 	bl	80017ec <_ZN3Lcd17SetCursorPositionEtttt>

	Command(ILI9341_GRAM);
 8001930:	212c      	movs	r1, #44	; 0x2c
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f7ff fece 	bl	80016d4 <_ZN3Lcd7CommandEh>

	uint32_t pixelCount = (x1 - x0 + 1) * (y1 - y0 + 1);
 8001938:	88fa      	ldrh	r2, [r7, #6]
 800193a:	897b      	ldrh	r3, [r7, #10]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	3301      	adds	r3, #1
 8001940:	8c39      	ldrh	r1, [r7, #32]
 8001942:	893a      	ldrh	r2, [r7, #8]
 8001944:	1a8a      	subs	r2, r1, r2
 8001946:	3201      	adds	r2, #1
 8001948:	fb02 f303 	mul.w	r3, r2, r3
 800194c:	617b      	str	r3, [r7, #20]

	LCD_CS_RESET;
 800194e:	4a3b      	ldr	r2, [pc, #236]	; (8001a3c <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8001950:	4b3a      	ldr	r3, [pc, #232]	; (8001a3c <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8001952:	8b5b      	ldrh	r3, [r3, #26]
 8001954:	b29b      	uxth	r3, r3
 8001956:	f043 0304 	orr.w	r3, r3, #4
 800195a:	b29b      	uxth	r3, r3
 800195c:	8353      	strh	r3, [r2, #26]
	LCD_DCX_SET;
 800195e:	4a38      	ldr	r2, [pc, #224]	; (8001a40 <_ZN3Lcd10ColourFillEttttRKt+0x13c>)
 8001960:	4b37      	ldr	r3, [pc, #220]	; (8001a40 <_ZN3Lcd10ColourFillEttttRKt+0x13c>)
 8001962:	8b1b      	ldrh	r3, [r3, #24]
 8001964:	b29b      	uxth	r3, r3
 8001966:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800196a:	b29b      	uxth	r3, r3
 800196c:	8313      	strh	r3, [r2, #24]

	SPISetDataSize(SPIDataSize_16b);			// 16-bit SPI mode
 800196e:	2101      	movs	r1, #1
 8001970:	68f8      	ldr	r0, [r7, #12]
 8001972:	f000 f93f 	bl	8001bf4 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>

	// Send first 65535 bytes, SPI must be in 16-bit Mode
	SPI_DMA_SendHalfWord(colour, (pixelCount > 0xFFFF) ? 0xFFFF : pixelCount);
 8001976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001978:	8819      	ldrh	r1, [r3, #0]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001980:	4293      	cmp	r3, r2
 8001982:	bf28      	it	cs
 8001984:	4613      	movcs	r3, r2
 8001986:	b29b      	uxth	r3, r3
 8001988:	461a      	mov	r2, r3
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f000 f98a 	bl	8001ca4 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>

	while (SPI_DMA_Working);
 8001990:	4b2c      	ldr	r3, [pc, #176]	; (8001a44 <_ZN3Lcd10ColourFillEttttRKt+0x140>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d111      	bne.n	80019bc <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 8001998:	4b2b      	ldr	r3, [pc, #172]	; (8001a48 <_ZN3Lcd10ColourFillEttttRKt+0x144>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10d      	bne.n	80019bc <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 80019a0:	4b2a      	ldr	r3, [pc, #168]	; (8001a4c <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 80019a2:	891b      	ldrh	r3, [r3, #8]
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d006      	beq.n	80019bc <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 80019ae:	4b27      	ldr	r3, [pc, #156]	; (8001a4c <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 80019b0:	891b      	ldrh	r3, [r3, #8]
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <_ZN3Lcd10ColourFillEttttRKt+0xbc>
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <_ZN3Lcd10ColourFillEttttRKt+0xbe>
 80019c0:	2300      	movs	r3, #0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d000      	beq.n	80019c8 <_ZN3Lcd10ColourFillEttttRKt+0xc4>
 80019c6:	e7e3      	b.n	8001990 <_ZN3Lcd10ColourFillEttttRKt+0x8c>

	// Check if there is more data to send
	if (pixelCount > 0xFFFF) {
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ce:	d325      	bcc.n	8001a1c <_ZN3Lcd10ColourFillEttttRKt+0x118>
		SPI_DMA_SendHalfWord(colour, pixelCount - 0xFFFF);		// Send remaining data
 80019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d2:	8819      	ldrh	r1, [r3, #0]
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	3301      	adds	r3, #1
 80019da:	b29b      	uxth	r3, r3
 80019dc:	461a      	mov	r2, r3
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f000 f960 	bl	8001ca4 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>

		while (SPI_DMA_Working);
 80019e4:	4b17      	ldr	r3, [pc, #92]	; (8001a44 <_ZN3Lcd10ColourFillEttttRKt+0x140>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d111      	bne.n	8001a10 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 80019ec:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <_ZN3Lcd10ColourFillEttttRKt+0x144>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d10d      	bne.n	8001a10 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 80019f4:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 80019f6:	891b      	ldrh	r3, [r3, #8]
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d006      	beq.n	8001a10 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 8001a02:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 8001a04:	891b      	ldrh	r3, [r3, #8]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <_ZN3Lcd10ColourFillEttttRKt+0x110>
 8001a10:	2301      	movs	r3, #1
 8001a12:	e000      	b.n	8001a16 <_ZN3Lcd10ColourFillEttttRKt+0x112>
 8001a14:	2300      	movs	r3, #0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d000      	beq.n	8001a1c <_ZN3Lcd10ColourFillEttttRKt+0x118>
 8001a1a:	e7e3      	b.n	80019e4 <_ZN3Lcd10ColourFillEttttRKt+0xe0>
	}

	LCD_CS_SET;
 8001a1c:	4a07      	ldr	r2, [pc, #28]	; (8001a3c <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8001a1e:	4b07      	ldr	r3, [pc, #28]	; (8001a3c <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8001a20:	8b1b      	ldrh	r3, [r3, #24]
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	f043 0304 	orr.w	r3, r3, #4
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	8313      	strh	r3, [r2, #24]

	SPISetDataSize(SPIDataSize_8b);				// 8 bit SPI Mode
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	68f8      	ldr	r0, [r7, #12]
 8001a30:	f000 f8e0 	bl	8001bf4 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>
}
 8001a34:	bf00      	nop
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40020800 	.word	0x40020800
 8001a40:	40020c00 	.word	0x40020c00
 8001a44:	40026488 	.word	0x40026488
 8001a48:	400264a0 	.word	0x400264a0
 8001a4c:	40015000 	.word	0x40015000

08001a50 <_ZN3Lcd9DrawPixelEttRKt>:

	LCD_CS_SET;
	SPISetDataSize(SPIDataSize_8b);				// 8 bit SPI Mode
}

void Lcd::DrawPixel(uint16_t x, uint16_t y, const uint16_t& colour) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af02      	add	r7, sp, #8
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	607b      	str	r3, [r7, #4]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	817b      	strh	r3, [r7, #10]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	813b      	strh	r3, [r7, #8]
	SetCursorPosition(x, y, x, y);
 8001a62:	8978      	ldrh	r0, [r7, #10]
 8001a64:	893a      	ldrh	r2, [r7, #8]
 8001a66:	8979      	ldrh	r1, [r7, #10]
 8001a68:	893b      	ldrh	r3, [r7, #8]
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f7ff febc 	bl	80017ec <_ZN3Lcd17SetCursorPositionEtttt>

	Command(ILI9341_GRAM);
 8001a74:	212c      	movs	r1, #44	; 0x2c
 8001a76:	68f8      	ldr	r0, [r7, #12]
 8001a78:	f7ff fe2c 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Data16b(colour);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	881b      	ldrh	r3, [r3, #0]
 8001a80:	4619      	mov	r1, r3
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f7ff fe7e 	bl	8001784 <_ZN3Lcd7Data16bEt>

}
 8001a88:	bf00      	nop
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_ZN3Lcd8DrawLineEttttRKm>:


void Lcd::DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint32_t& colour) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	; 0x28
 8001a94:	af02      	add	r7, sp, #8
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	4608      	mov	r0, r1
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	817b      	strh	r3, [r7, #10]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	813b      	strh	r3, [r7, #8]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	80fb      	strh	r3, [r7, #6]

	int16_t dx, dy, err;
	uint16_t tmp;

	// Check lines are not too long
	if (x0 >= width)	x0 = width - 1;
 8001aaa:	897b      	ldrh	r3, [r7, #10]
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	8852      	ldrh	r2, [r2, #2]
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	db03      	blt.n	8001abc <_ZN3Lcd8DrawLineEttttRKm+0x2c>
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	885b      	ldrh	r3, [r3, #2]
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	817b      	strh	r3, [r7, #10]
	if (x1 >= width)	x1 = width - 1;
 8001abc:	88fb      	ldrh	r3, [r7, #6]
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	8852      	ldrh	r2, [r2, #2]
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	db03      	blt.n	8001ace <_ZN3Lcd8DrawLineEttttRKm+0x3e>
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	885b      	ldrh	r3, [r3, #2]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	80fb      	strh	r3, [r7, #6]
	if (y0 >= height)	y0 = height - 1;
 8001ace:	893b      	ldrh	r3, [r7, #8]
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	8892      	ldrh	r2, [r2, #4]
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	db03      	blt.n	8001ae0 <_ZN3Lcd8DrawLineEttttRKm+0x50>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	889b      	ldrh	r3, [r3, #4]
 8001adc:	3b01      	subs	r3, #1
 8001ade:	813b      	strh	r3, [r7, #8]
	if (y1 >= height)	y1 = height - 1;
 8001ae0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	8892      	ldrh	r2, [r2, #4]
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	db03      	blt.n	8001af2 <_ZN3Lcd8DrawLineEttttRKm+0x62>
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	889b      	ldrh	r3, [r3, #4]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	853b      	strh	r3, [r7, #40]	; 0x28


	// Flip co-ordinates if wrong way round
	if (x0 > x1) {
 8001af2:	897a      	ldrh	r2, [r7, #10]
 8001af4:	88fb      	ldrh	r3, [r7, #6]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	dd05      	ble.n	8001b06 <_ZN3Lcd8DrawLineEttttRKm+0x76>
		tmp = x0; x0 = x1; x1 = tmp;
 8001afa:	897b      	ldrh	r3, [r7, #10]
 8001afc:	83bb      	strh	r3, [r7, #28]
 8001afe:	88fb      	ldrh	r3, [r7, #6]
 8001b00:	817b      	strh	r3, [r7, #10]
 8001b02:	8bbb      	ldrh	r3, [r7, #28]
 8001b04:	80fb      	strh	r3, [r7, #6]
	}
	if (y0 > y1) {
 8001b06:	893a      	ldrh	r2, [r7, #8]
 8001b08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	dd05      	ble.n	8001b1a <_ZN3Lcd8DrawLineEttttRKm+0x8a>
		tmp = y0; y0 = y1; y1 = tmp;
 8001b0e:	893b      	ldrh	r3, [r7, #8]
 8001b10:	83bb      	strh	r3, [r7, #28]
 8001b12:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b14:	813b      	strh	r3, [r7, #8]
 8001b16:	8bbb      	ldrh	r3, [r7, #28]
 8001b18:	853b      	strh	r3, [r7, #40]	; 0x28
	}

	dx = x1 - x0;
 8001b1a:	88fa      	ldrh	r2, [r7, #6]
 8001b1c:	897b      	ldrh	r3, [r7, #10]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	837b      	strh	r3, [r7, #26]
	dy = y1 - y0;
 8001b24:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001b26:	893b      	ldrh	r3, [r7, #8]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	833b      	strh	r3, [r7, #24]

	// Vertical or horizontal line
	if (dx == 0 || dy == 0) {
 8001b2e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <_ZN3Lcd8DrawLineEttttRKm+0xae>
 8001b36:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d110      	bne.n	8001b60 <_ZN3Lcd8DrawLineEttttRKm+0xd0>
		ColourFill(x0, y0, x1, y1, colour);
 8001b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	82bb      	strh	r3, [r7, #20]
 8001b46:	88f8      	ldrh	r0, [r7, #6]
 8001b48:	893a      	ldrh	r2, [r7, #8]
 8001b4a:	8979      	ldrh	r1, [r7, #10]
 8001b4c:	f107 0314 	add.w	r3, r7, #20
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	4603      	mov	r3, r0
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f7ff fed3 	bl	8001904 <_ZN3Lcd10ColourFillEttttRKt>
		return;
 8001b5e:	e046      	b.n	8001bee <_ZN3Lcd8DrawLineEttttRKm+0x15e>
	}

	err = ((dx > dy) ? dx : -dy) / 2;
 8001b60:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001b64:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	dd06      	ble.n	8001b7a <_ZN3Lcd8DrawLineEttttRKm+0xea>
 8001b6c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001b70:	0fda      	lsrs	r2, r3, #31
 8001b72:	4413      	add	r3, r2
 8001b74:	105b      	asrs	r3, r3, #1
 8001b76:	b21b      	sxth	r3, r3
 8001b78:	e006      	b.n	8001b88 <_ZN3Lcd8DrawLineEttttRKm+0xf8>
 8001b7a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001b7e:	425b      	negs	r3, r3
 8001b80:	0fda      	lsrs	r2, r3, #31
 8001b82:	4413      	add	r3, r2
 8001b84:	105b      	asrs	r3, r3, #1
 8001b86:	b21b      	sxth	r3, r3
 8001b88:	83fb      	strh	r3, [r7, #30]

	while (1) {
		DrawPixel(x0, y0, colour);
 8001b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	82fb      	strh	r3, [r7, #22]
 8001b92:	f107 0316 	add.w	r3, r7, #22
 8001b96:	893a      	ldrh	r2, [r7, #8]
 8001b98:	8979      	ldrh	r1, [r7, #10]
 8001b9a:	68f8      	ldr	r0, [r7, #12]
 8001b9c:	f7ff ff58 	bl	8001a50 <_ZN3Lcd9DrawPixelEttRKt>
		if (x0 == x1 && y0 == y1) {
 8001ba0:	897a      	ldrh	r2, [r7, #10]
 8001ba2:	88fb      	ldrh	r3, [r7, #6]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d103      	bne.n	8001bb0 <_ZN3Lcd8DrawLineEttttRKm+0x120>
 8001ba8:	893a      	ldrh	r2, [r7, #8]
 8001baa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d01d      	beq.n	8001bec <_ZN3Lcd8DrawLineEttttRKm+0x15c>
			break;
		}

		// Work out whether to increment the x, y or both according to the slope
		if (err > -dx) {
 8001bb0:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001bb4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001bb8:	425b      	negs	r3, r3
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	dd07      	ble.n	8001bce <_ZN3Lcd8DrawLineEttttRKm+0x13e>
			err -= dy;
 8001bbe:	8bfa      	ldrh	r2, [r7, #30]
 8001bc0:	8b3b      	ldrh	r3, [r7, #24]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	83fb      	strh	r3, [r7, #30]
			x0 += 1;
 8001bc8:	897b      	ldrh	r3, [r7, #10]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	817b      	strh	r3, [r7, #10]
		}
		if (err < dy) {
 8001bce:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001bd2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	dad7      	bge.n	8001b8a <_ZN3Lcd8DrawLineEttttRKm+0xfa>
			err += dx;
 8001bda:	8bfa      	ldrh	r2, [r7, #30]
 8001bdc:	8b7b      	ldrh	r3, [r7, #26]
 8001bde:	4413      	add	r3, r2
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	83fb      	strh	r3, [r7, #30]
			y0 += 1;
 8001be4:	893b      	ldrh	r3, [r7, #8]
 8001be6:	3301      	adds	r3, #1
 8001be8:	813b      	strh	r3, [r7, #8]
		DrawPixel(x0, y0, colour);
 8001bea:	e7ce      	b.n	8001b8a <_ZN3Lcd8DrawLineEttttRKm+0xfa>
			break;
 8001bec:	bf00      	nop
		}
	}
}
 8001bee:	3720      	adds	r7, #32
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>:

	// Set new character position
	charPosX += font->Width;
}*/

void Lcd::SPISetDataSize(SPIDataSize_t Mode) {
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	70fb      	strb	r3, [r7, #3]

	SPI5->CR1 &= ~SPI_CR1_SPE;						// Disable SPI
 8001c00:	4a14      	ldr	r2, [pc, #80]	; (8001c54 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c02:	4b14      	ldr	r3, [pc, #80]	; (8001c54 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c04:	881b      	ldrh	r3, [r3, #0]
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	8013      	strh	r3, [r2, #0]

	if (Mode == SPIDataSize_16b) {
 8001c10:	78fb      	ldrb	r3, [r7, #3]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d108      	bne.n	8001c28 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x34>
		SPI5->CR1 |= SPI_CR1_DFF;					// Data frame format: 0: 8-bit data frame format; 1: 16-bit data frame format
 8001c16:	4a0f      	ldr	r2, [pc, #60]	; (8001c54 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c18:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	8013      	strh	r3, [r2, #0]
 8001c26:	e007      	b.n	8001c38 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x44>
	} else {
		SPI5->CR1 &= ~SPI_CR1_DFF;
 8001c28:	4a0a      	ldr	r2, [pc, #40]	; (8001c54 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c2c:	881b      	ldrh	r3, [r3, #0]
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	8013      	strh	r3, [r2, #0]
	}

	SPI5->CR1 |= SPI_CR1_SPE;						// Re-enable SPI
 8001c38:	4a06      	ldr	r2, [pc, #24]	; (8001c54 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c3c:	881b      	ldrh	r3, [r3, #0]
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	8013      	strh	r3, [r2, #0]
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	40015000 	.word	0x40015000

08001c58 <_ZN3Lcd11SPISendByteEh>:

inline void Lcd::SPISendByte(uint8_t data) {
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	70fb      	strb	r3, [r7, #3]
//	while (SPI_Working);	// Wait for previous transmissions to complete if DMA TX enabled for SPI

	SPI5->DR = data;		// Fill output buffer with data
 8001c64:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001c66:	78fa      	ldrb	r2, [r7, #3]
 8001c68:	b292      	uxth	r2, r2
 8001c6a:	819a      	strh	r2, [r3, #12]

	while (SPI_Working);	// Wait for transmission to complete
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001c6e:	891b      	ldrh	r3, [r3, #8]
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d006      	beq.n	8001c88 <_ZN3Lcd11SPISendByteEh+0x30>
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001c7c:	891b      	ldrh	r3, [r3, #8]
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <_ZN3Lcd11SPISendByteEh+0x34>
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e000      	b.n	8001c8e <_ZN3Lcd11SPISendByteEh+0x36>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d000      	beq.n	8001c94 <_ZN3Lcd11SPISendByteEh+0x3c>
 8001c92:	e7eb      	b.n	8001c6c <_ZN3Lcd11SPISendByteEh+0x14>
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	40015000 	.word	0x40015000

08001ca4 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>:

bool Lcd::SPI_DMA_SendHalfWord(uint16_t value, uint16_t count) {
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	807b      	strh	r3, [r7, #2]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	803b      	strh	r3, [r7, #0]

	if (DMA2_Stream6->NDTR)							// Check number of data items to transfer is zero (ie stream is free)
 8001cb4:	4b19      	ldr	r3, [pc, #100]	; (8001d1c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	bf14      	ite	ne
 8001cbc:	2301      	movne	r3, #1
 8001cbe:	2300      	moveq	r3, #0
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x26>
		return false;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e022      	b.n	8001d10 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x6c>

	DMAint16 = value;								// data to transfer - use class property so does not go out of scope
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	887a      	ldrh	r2, [r7, #2]
 8001cce:	80da      	strh	r2, [r3, #6]

	// Clear DMA Stream 6 flags using high interrupt flag clear register
	DMA2->HIFCR = DMA_HIFCR_CFEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTCIF6;
 8001cd0:	4b13      	ldr	r3, [pc, #76]	; (8001d20 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x7c>)
 8001cd2:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001cd6:	60da      	str	r2, [r3, #12]

	DMA2_Stream6->CR &= ~DMA_SxCR_MINC;				// Memory not in increment mode
 8001cd8:	4a10      	ldr	r2, [pc, #64]	; (8001d1c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001cda:	4b10      	ldr	r3, [pc, #64]	; (8001d1c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ce2:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->NDTR = count;						// Number of data items to transfer
 8001ce4:	4a0d      	ldr	r2, [pc, #52]	; (8001d1c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001ce6:	883b      	ldrh	r3, [r7, #0]
 8001ce8:	6053      	str	r3, [r2, #4]
	DMA2_Stream6->M0AR = (uint32_t) &DMAint16;		// DMA_InitStruct.DMA_Memory0BaseAddr;
 8001cea:	4a0c      	ldr	r2, [pc, #48]	; (8001d1c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3306      	adds	r3, #6
 8001cf0:	60d3      	str	r3, [r2, #12]
	DMA2_Stream6->CR |= DMA_SxCR_EN;				// Enable DMA transfer stream
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	; (8001d1c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001cf4:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6013      	str	r3, [r2, #0]

	SPI5->CR2 |= SPI_CR2_TXDMAEN;					// Enable SPI TX DMA
 8001cfe:	4a09      	ldr	r2, [pc, #36]	; (8001d24 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x80>)
 8001d00:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x80>)
 8001d02:	889b      	ldrh	r3, [r3, #4]
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	f043 0302 	orr.w	r3, r3, #2
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	8093      	strh	r3, [r2, #4]

	return true;
 8001d0e:	2301      	movs	r3, #1
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	400264a0 	.word	0x400264a0
 8001d20:	40026400 	.word	0x40026400
 8001d24:	40015000 	.word	0x40015000

08001d28 <_ZNSaIhEC1Ev>:
      typedef true_type propagate_on_container_move_assignment;

      typedef true_type is_always_equal;
#endif

      allocator() throw() { }
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 f895 	bl	8001e60 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <_ZNSaIhED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f894 	bl	8001e76 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_ZNKSt16initializer_listIhE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <_ZNKSt16initializer_listIhE4sizeEv>:
      size() const noexcept { return _M_len; }
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <_ZNKSt16initializer_listIhE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff ffe1 	bl	8001d58 <_ZNKSt16initializer_listIhE5beginEv>
 8001d96:	4604      	mov	r4, r0
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7ff ffe9 	bl	8001d70 <_ZNKSt16initializer_listIhE4sizeEv>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	4423      	add	r3, r4
 8001da2:	4618      	mov	r0, r3
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd90      	pop	{r4, r7, pc}

08001daa <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>:
       *  initializer_list @a __l.
       *
       *  This will call the element type's copy constructor N times
       *  (where N is @a __l.size()) and do no memory reallocation.
       */
      vector(initializer_list<value_type> __l,
 8001daa:	b5b0      	push	{r4, r5, r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	60f8      	str	r0, [r7, #12]
 8001db2:	1d38      	adds	r0, r7, #4
 8001db4:	e880 0006 	stmia.w	r0, {r1, r2}
 8001db8:	603b      	str	r3, [r7, #0]
	     const allocator_type& __a = allocator_type())
      : _Base(__a)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6839      	ldr	r1, [r7, #0]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f000 f870 	bl	8001ea4 <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>
      {
	_M_range_initialize(__l.begin(), __l.end(),
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff ffc6 	bl	8001d58 <_ZNKSt16initializer_listIhE5beginEv>
 8001dcc:	4604      	mov	r4, r0
 8001dce:	1d3b      	adds	r3, r7, #4
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ffd9 	bl	8001d88 <_ZNKSt16initializer_listIhE3endEv>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	462b      	mov	r3, r5
 8001dda:	4621      	mov	r1, r4
 8001ddc:	68f8      	ldr	r0, [r7, #12]
 8001dde:	f000 f889 	bl	8001ef4 <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>
			    random_access_iterator_tag());
      }
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bdb0      	pop	{r4, r5, r7, pc}

08001dec <_ZNSt6vectorIhSaIhEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8001dec:	b5b0      	push	{r4, r5, r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681c      	ldr	r4, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 f8a6 	bl	8001f50 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001e04:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001e06:	461a      	mov	r2, r3
 8001e08:	4629      	mov	r1, r5
 8001e0a:	4620      	mov	r0, r4
 8001e0c:	f000 f8ab 	bl	8001f66 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 f855 	bl	8001ec2 <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bdb0      	pop	{r4, r5, r7, pc}

08001e22 <_ZNSt6vectorIhSaIhEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	6039      	str	r1, [r7, #0]
      { return *(this->_M_impl._M_start + __n); }
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	4413      	add	r3, r2
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <_ZNKSt6vectorIhSaIhEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	4618      	mov	r0, r3
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001e76:	b480      	push	{r7}
 8001e78:	b083      	sub	sp, #12
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4618      	mov	r0, r3
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
      struct _Vector_impl 
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7ff ff53 	bl	8001d40 <_ZNSaIhED1Ev>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6839      	ldr	r1, [r7, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 f865 	bl	8001f82 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b082      	sub	sp, #8
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6819      	ldr	r1, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	1ad3      	subs	r3, r2, r3
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8001eda:	461a      	mov	r2, r3
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f000 f867 	bl	8001fb0 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
		      - this->_M_impl._M_start); }
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ffd1 	bl	8001e8c <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4618      	mov	r0, r3
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>:
	}

      // Called by the second initialize_dispatch above
      template<typename _ForwardIterator>
        void
        _M_range_initialize(_ForwardIterator __first,
 8001ef4:	b590      	push	{r4, r7, lr}
 8001ef6:	b087      	sub	sp, #28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
 8001f00:	703b      	strb	r3, [r7, #0]
			    _ForwardIterator __last, std::forward_iterator_tag)
        {
	  const size_type __n = std::distance(__first, __last);
 8001f02:	6879      	ldr	r1, [r7, #4]
 8001f04:	68b8      	ldr	r0, [r7, #8]
 8001f06:	f000 f866 	bl	8001fd6 <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	617b      	str	r3, [r7, #20]
	  this->_M_impl._M_start = this->_M_allocate(__n);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6979      	ldr	r1, [r7, #20]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f000 f873 	bl	8001ffe <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	441a      	add	r2, r3
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	609a      	str	r2, [r3, #8]
	  this->_M_impl._M_finish =
	    std::__uninitialized_copy_a(__first, __last,
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681c      	ldr	r4, [r3, #0]
					this->_M_impl._M_start,
					_M_get_Tp_allocator());
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f000 f80d 	bl	8001f50 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001f36:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8001f38:	4622      	mov	r2, r4
 8001f3a:	6879      	ldr	r1, [r7, #4]
 8001f3c:	68b8      	ldr	r0, [r7, #8]
 8001f3e:	f000 f872 	bl	8002026 <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>
 8001f42:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	605a      	str	r2, [r3, #4]
	}
 8001f48:	bf00      	nop
 8001f4a:	371c      	adds	r7, #28
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd90      	pop	{r4, r7, pc}

08001f50 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b084      	sub	sp, #16
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	60f8      	str	r0, [r7, #12]
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8001f72:	68b9      	ldr	r1, [r7, #8]
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f000 f867 	bl	8002048 <_ZSt8_DestroyIPhEvT_S1_>
    }
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b082      	sub	sp, #8
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_start(), _M_finish(), _M_end_of_storage()
 8001f8c:	6839      	ldr	r1, [r7, #0]
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f867 	bl	8002062 <_ZNSaIhEC1ERKS_>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	609a      	str	r2, [r3, #8]
	{ }
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
	if (__p)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d005      	beq.n	8001fce <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	68b9      	ldr	r1, [r7, #8]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f000 f858 	bl	800207e <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 8001fce:	bf00      	nop
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  For random access iterators, this uses their @c + and @c - operations
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8001fd6:	b5b0      	push	{r4, r5, r7, lr}
 8001fd8:	b084      	sub	sp, #16
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
 8001fde:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8001fe0:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f000 f859 	bl	800209c <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
 8001fea:	462a      	mov	r2, r5
 8001fec:	6839      	ldr	r1, [r7, #0]
 8001fee:	4620      	mov	r0, r4
 8001ff0:	f000 f85e 	bl	80020b0 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8001ff4:	4603      	mov	r3, r0
    }
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bdb0      	pop	{r4, r5, r7, pc}

08001ffe <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d006      	beq.n	800201c <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x1e>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6839      	ldr	r1, [r7, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f000 f85b 	bl	80020ce <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>
 8002018:	4603      	mov	r3, r0
 800201a:	e000      	b.n	800201e <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x20>
 800201c:	2300      	movs	r3, #0
      }
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8002026:	b580      	push	{r7, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	607a      	str	r2, [r7, #4]
 8002032:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	68b9      	ldr	r1, [r7, #8]
 8002038:	68f8      	ldr	r0, [r7, #12]
 800203a:	f000 f857 	bl	80020ec <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>
 800203e:	4603      	mov	r3, r0
 8002040:	4618      	mov	r0, r3
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <_ZSt8_DestroyIPhEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
 8002052:	6839      	ldr	r1, [r7, #0]
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 f85b 	bl	8002110 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <_ZNSaIhEC1ERKS_>:
      allocator(const allocator& __a) throw()
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 800206c:	6839      	ldr	r1, [r7, #0]
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 f859 	bl	8002126 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800207e:	b580      	push	{r7, lr}
 8002080:	b084      	sub	sp, #16
 8002082:	af00      	add	r7, sp, #0
 8002084:	60f8      	str	r0, [r7, #12]
 8002086:	60b9      	str	r1, [r7, #8]
 8002088:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	68b9      	ldr	r1, [r7, #8]
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	f000 f855 	bl	800213e <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 8002094:	bf00      	nop
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  This function is not a part of the C++ standard but is syntactic
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 80020a4:	4618      	mov	r0, r3
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	1ad3      	subs	r3, r2, r3
    }
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
 80020d6:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80020d8:	2200      	movs	r2, #0
 80020da:	6839      	ldr	r1, [r7, #0]
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f000 f83b 	bl	8002158 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4618      	mov	r0, r3
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80020f8:	2301      	movs	r3, #1
 80020fa:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	68b9      	ldr	r1, [r7, #8]
 8002100:	68f8      	ldr	r0, [r7, #12]
 8002102:	f000 f845 	bl	8002190 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>
 8002106:	4603      	mov	r3, r0
    }
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	6039      	str	r1, [r7, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 800213e:	b580      	push	{r7, lr}
 8002140:	b084      	sub	sp, #16
 8002142:	af00      	add	r7, sp, #0
 8002144:	60f8      	str	r0, [r7, #12]
 8002146:	60b9      	str	r1, [r7, #8]
 8002148:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 800214a:	68b8      	ldr	r0, [r7, #8]
 800214c:	f001 fbac 	bl	80038a8 <_ZdlPv>
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>:
      allocate(size_type __n, const void* = 0)
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f000 f823 	bl	80021b0 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 800216a:	4602      	mov	r2, r0
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	429a      	cmp	r2, r3
 8002170:	bf34      	ite	cc
 8002172:	2301      	movcc	r3, #1
 8002174:	2300      	movcs	r3, #0
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800217c:	f001 fbb0 	bl	80038e0 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002180:	68b8      	ldr	r0, [r7, #8]
 8002182:	f001 fb93 	bl	80038ac <_Znwj>
 8002186:	4603      	mov	r3, r0
      }
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	68b9      	ldr	r1, [r7, #8]
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 f811 	bl	80021c8 <_ZSt4copyIPKhPhET0_T_S4_S3_>
 80021a6:	4603      	mov	r3, r0
 80021a8:	4618      	mov	r0, r3
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 80021b8:	f04f 33ff 	mov.w	r3, #4294967295
 80021bc:	4618      	mov	r0, r3
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <_ZSt4copyIPKhPhET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80021c8:	b590      	push	{r4, r7, lr}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 80021d4:	68f8      	ldr	r0, [r7, #12]
 80021d6:	f000 f80f 	bl	80021f8 <_ZSt12__miter_baseIPKhET_S2_>
 80021da:	4604      	mov	r4, r0
 80021dc:	68b8      	ldr	r0, [r7, #8]
 80021de:	f000 f80b 	bl	80021f8 <_ZSt12__miter_baseIPKhET_S2_>
 80021e2:	4603      	mov	r3, r0
	       __result));
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	4619      	mov	r1, r3
 80021e8:	4620      	mov	r0, r4
 80021ea:	f000 f810 	bl	800220e <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
 80021ee:	4603      	mov	r3, r0
    }
 80021f0:	4618      	mov	r0, r3
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd90      	pop	{r4, r7, pc}

080021f8 <_ZSt12__miter_baseIPKhET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4618      	mov	r0, r3
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800220e:	b5b0      	push	{r4, r5, r7, lr}
 8002210:	b084      	sub	sp, #16
 8002212:	af00      	add	r7, sp, #0
 8002214:	60f8      	str	r0, [r7, #12]
 8002216:	60b9      	str	r1, [r7, #8]
 8002218:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f000 f813 	bl	8002246 <_ZSt12__niter_baseIPKhET_S2_>
 8002220:	4604      	mov	r4, r0
 8002222:	68b8      	ldr	r0, [r7, #8]
 8002224:	f000 f80f 	bl	8002246 <_ZSt12__niter_baseIPKhET_S2_>
 8002228:	4605      	mov	r5, r0
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f816 	bl	800225c <_ZSt12__niter_baseIPhET_S1_>
 8002230:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8002232:	461a      	mov	r2, r3
 8002234:	4629      	mov	r1, r5
 8002236:	4620      	mov	r0, r4
 8002238:	f000 f81b 	bl	8002272 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>
 800223c:	4603      	mov	r3, r0
    }
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bdb0      	pop	{r4, r5, r7, pc}

08002246 <_ZSt12__niter_baseIPKhET_S2_>:
    __niter_base(_Iterator __it)
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
    { return __it; }
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4618      	mov	r0, r3
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <_ZSt12__niter_baseIPhET_S1_>:
    __niter_base(_Iterator __it)
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4618      	mov	r0, r3
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8002272:	b580      	push	{r7, lr}
 8002274:	b086      	sub	sp, #24
 8002276:	af00      	add	r7, sp, #0
 8002278:	60f8      	str	r0, [r7, #12]
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	607a      	str	r2, [r7, #4]
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 800227e:	2301      	movs	r3, #1
 8002280:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	68b9      	ldr	r1, [r7, #8]
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	f000 f805 	bl	8002296 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 800228c:	4603      	mov	r3, r0
    }
 800228e:	4618      	mov	r0, r3
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8002296:	b580      	push	{r7, lr}
 8002298:	b086      	sub	sp, #24
 800229a:	af00      	add	r7, sp, #0
 800229c:	60f8      	str	r0, [r7, #12]
 800229e:	60b9      	str	r1, [r7, #8]
 80022a0:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80022a2:	68ba      	ldr	r2, [r7, #8]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	461a      	mov	r2, r3
 80022b4:	68f9      	ldr	r1, [r7, #12]
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f003 fd5e 	bl	8005d78 <memmove>
	  return __result + _Num;
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	4413      	add	r3, r2
	}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
	...

080022cc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80022d6:	4909      	ldr	r1, [pc, #36]	; (80022fc <NVIC_EnableIRQ+0x30>)
 80022d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022dc:	095b      	lsrs	r3, r3, #5
 80022de:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80022e2:	f002 021f 	and.w	r2, r2, #31
 80022e6:	2001      	movs	r0, #1
 80022e8:	fa00 f202 	lsl.w	r2, r0, r2
 80022ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	e000e100 	.word	0xe000e100

08002300 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	6039      	str	r1, [r7, #0]
 800230a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800230c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002310:	2b00      	cmp	r3, #0
 8002312:	da0b      	bge.n	800232c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002314:	490d      	ldr	r1, [pc, #52]	; (800234c <NVIC_SetPriority+0x4c>)
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	f003 030f 	and.w	r3, r3, #15
 800231c:	3b04      	subs	r3, #4
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	0112      	lsls	r2, r2, #4
 8002324:	b2d2      	uxtb	r2, r2
 8002326:	440b      	add	r3, r1
 8002328:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800232a:	e009      	b.n	8002340 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800232c:	4908      	ldr	r1, [pc, #32]	; (8002350 <NVIC_SetPriority+0x50>)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	b2d2      	uxtb	r2, r2
 8002336:	0112      	lsls	r2, r2, #4
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	440b      	add	r3, r1
 800233c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	e000ed00 	.word	0xe000ed00
 8002350:	e000e100 	.word	0xe000e100

08002354 <_Z15InitLCDHardwarev>:

	// See page 83 of manual for other possible performance boost options: instruction cache enable (ICEN) and data cache enable (DCEN)
}

void InitLCDHardware(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
	//	Enable GPIO and SPI clocks
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;			// reset and clock control - advanced high performance bus - GPIO port C
 8002358:	4a5f      	ldr	r2, [pc, #380]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 800235a:	4b5f      	ldr	r3, [pc, #380]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	f043 0304 	orr.w	r3, r3, #4
 8002362:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;			// reset and clock control - advanced high performance bus - GPIO port D
 8002364:	4a5c      	ldr	r2, [pc, #368]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 8002366:	4b5c      	ldr	r3, [pc, #368]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	f043 0308 	orr.w	r3, r3, #8
 800236e:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;			// reset and clock control - advanced high performance bus - GPIO port F
 8002370:	4a59      	ldr	r2, [pc, #356]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 8002372:	4b59      	ldr	r3, [pc, #356]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	f043 0320 	orr.w	r3, r3, #32
 800237a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SPI5EN;
 800237c:	4a56      	ldr	r2, [pc, #344]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 800237e:	4b56      	ldr	r3, [pc, #344]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002382:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002386:	6453      	str	r3, [r2, #68]	; 0x44

	// Init WRX (Write execution control) pin PD13
	GPIOD->MODER |= GPIO_MODER_MODER13_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002388:	4a54      	ldr	r2, [pc, #336]	; (80024dc <_Z15InitLCDHardwarev+0x188>)
 800238a:	4b54      	ldr	r3, [pc, #336]	; (80024dc <_Z15InitLCDHardwarev+0x188>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002392:	6013      	str	r3, [r2, #0]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13_0;	// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002394:	4a51      	ldr	r2, [pc, #324]	; (80024dc <_Z15InitLCDHardwarev+0x188>)
 8002396:	4b51      	ldr	r3, [pc, #324]	; (80024dc <_Z15InitLCDHardwarev+0x188>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800239e:	6093      	str	r3, [r2, #8]

	// Init CS pin PC2
	GPIOC->MODER |= GPIO_MODER_MODER2_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80023a0:	4a4f      	ldr	r2, [pc, #316]	; (80024e0 <_Z15InitLCDHardwarev+0x18c>)
 80023a2:	4b4f      	ldr	r3, [pc, #316]	; (80024e0 <_Z15InitLCDHardwarev+0x18c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f043 0310 	orr.w	r3, r3, #16
 80023aa:	6013      	str	r3, [r2, #0]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR2_0;		// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 80023ac:	4a4c      	ldr	r2, [pc, #304]	; (80024e0 <_Z15InitLCDHardwarev+0x18c>)
 80023ae:	4b4c      	ldr	r3, [pc, #304]	; (80024e0 <_Z15InitLCDHardwarev+0x18c>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f043 0310 	orr.w	r3, r3, #16
 80023b6:	6093      	str	r3, [r2, #8]

	// Init RESET pin PD12
	GPIOD->MODER |= GPIO_MODER_MODER12_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80023b8:	4a48      	ldr	r2, [pc, #288]	; (80024dc <_Z15InitLCDHardwarev+0x188>)
 80023ba:	4b48      	ldr	r3, [pc, #288]	; (80024dc <_Z15InitLCDHardwarev+0x188>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023c2:	6013      	str	r3, [r2, #0]
	GPIOD->PUPDR |= GPIO_PUPDR_PUPDR12_0;			// Pull up - 00: No pull-up, pull-down; 01 Pull-up; 10 Pull-down; 11 Reserved
 80023c4:	4a45      	ldr	r2, [pc, #276]	; (80024dc <_Z15InitLCDHardwarev+0x188>)
 80023c6:	4b45      	ldr	r3, [pc, #276]	; (80024dc <_Z15InitLCDHardwarev+0x188>)
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023ce:	60d3      	str	r3, [r2, #12]

	// Setup SPI pins -  PF7: SPI5_SCK;  PF8: SPI5_MISO;  PF9: SPI5_MOSI [all alternate function AF5 for SPI5]
	GPIOF->MODER |= GPIO_MODER_MODER7_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80023d0:	4a44      	ldr	r2, [pc, #272]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 80023d2:	4b44      	ldr	r3, [pc, #272]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023da:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR7;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 80023dc:	4a41      	ldr	r2, [pc, #260]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 80023de:	4b41      	ldr	r3, [pc, #260]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023e6:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[0] |= 0b0101 << 28;					// 0b0101 = Alternate Function 5 (SPI5); 28 is position of Pin 7
 80023e8:	4a3e      	ldr	r2, [pc, #248]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 80023ea:	4b3e      	ldr	r3, [pc, #248]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 80023f2:	6213      	str	r3, [r2, #32]

	GPIOF->MODER |= GPIO_MODER_MODER8_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80023f4:	4a3b      	ldr	r2, [pc, #236]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 80023f6:	4b3b      	ldr	r3, [pc, #236]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023fe:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002400:	4a38      	ldr	r2, [pc, #224]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 8002402:	4b38      	ldr	r3, [pc, #224]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800240a:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 0;					// 0b0101 = Alternate Function 5 (SPI5); 0 is position of Pin 8
 800240c:	4a35      	ldr	r2, [pc, #212]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 800240e:	4b35      	ldr	r3, [pc, #212]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 8002410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002412:	f043 0305 	orr.w	r3, r3, #5
 8002416:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOF->MODER |= GPIO_MODER_MODER9_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002418:	4a32      	ldr	r2, [pc, #200]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 800241a:	4b32      	ldr	r3, [pc, #200]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002422:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002424:	4a2f      	ldr	r2, [pc, #188]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 8002426:	4b2f      	ldr	r3, [pc, #188]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 800242e:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 4;					// 0b0101 = Alternate Function 5 (SPI5); 4 is position of Pin 9
 8002430:	4a2c      	ldr	r2, [pc, #176]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 8002432:	4b2c      	ldr	r3, [pc, #176]	; (80024e4 <_Z15InitLCDHardwarev+0x190>)
 8002434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002436:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800243a:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure SPI
	SPI5->CR1 |= SPI_CR1_SSM;						// Software slave management: When SSM bit is set, NSS pin input is replaced with the value from the SSI bit
 800243c:	4a2a      	ldr	r2, [pc, #168]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 800243e:	4b2a      	ldr	r3, [pc, #168]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	b29b      	uxth	r3, r3
 8002444:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002448:	b29b      	uxth	r3, r3
 800244a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_SSI;						// Internal slave select
 800244c:	4a26      	ldr	r2, [pc, #152]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 800244e:	4b26      	ldr	r3, [pc, #152]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	b29b      	uxth	r3, r3
 8002454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002458:	b29b      	uxth	r3, r3
 800245a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_BR_0;						// Baud rate control prescaler: 0b001: fPCLK/4; 0b100: fPCLK/32
 800245c:	4a22      	ldr	r2, [pc, #136]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 800245e:	4b22      	ldr	r3, [pc, #136]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	b29b      	uxth	r3, r3
 8002464:	f043 0308 	orr.w	r3, r3, #8
 8002468:	b29b      	uxth	r3, r3
 800246a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_MSTR;						// Master selection
 800246c:	4a1e      	ldr	r2, [pc, #120]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 800246e:	4b1e      	ldr	r3, [pc, #120]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	b29b      	uxth	r3, r3
 8002474:	f043 0304 	orr.w	r3, r3, #4
 8002478:	b29b      	uxth	r3, r3
 800247a:	8013      	strh	r3, [r2, #0]

	SPI5->CR1 |= SPI_CR1_SPE;						// Enable SPI
 800247c:	4a1a      	ldr	r2, [pc, #104]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 800247e:	4b1a      	ldr	r3, [pc, #104]	; (80024e8 <_Z15InitLCDHardwarev+0x194>)
 8002480:	881b      	ldrh	r3, [r3, #0]
 8002482:	b29b      	uxth	r3, r3
 8002484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002488:	b29b      	uxth	r3, r3
 800248a:	8013      	strh	r3, [r2, #0]

	// Configure DMA
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 800248c:	4a12      	ldr	r2, [pc, #72]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 800248e:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <_Z15InitLCDHardwarev+0x184>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002496:	6313      	str	r3, [r2, #48]	; 0x30

	// Initialise TX stream
	DMA2_Stream6->CR |= DMA_SxCR_CHSEL;				// 0b111 is channel 7
 8002498:	4a14      	ldr	r2, [pc, #80]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 800249a:	4b14      	ldr	r3, [pc, #80]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 80024a2:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 80024a4:	4a11      	ldr	r2, [pc, #68]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 80024a6:	4b11      	ldr	r3, [pc, #68]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80024ae:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 80024b0:	4a0e      	ldr	r2, [pc, #56]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 80024b2:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024ba:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_DIR_0;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 80024bc:	4a0b      	ldr	r2, [pc, #44]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 80024be:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024c6:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->PAR = (uint32_t) &(SPI5->DR);		// Configure the peripheral data register address
 80024c8:	4b08      	ldr	r3, [pc, #32]	; (80024ec <_Z15InitLCDHardwarev+0x198>)
 80024ca:	4a09      	ldr	r2, [pc, #36]	; (80024f0 <_Z15InitLCDHardwarev+0x19c>)
 80024cc:	609a      	str	r2, [r3, #8]
	#define SPI5_DMA_RX_STREAM    DMA2_Stream5
	#define SPI5_DMA_RX_CHANNEL   DMA_Channel_7
	#endif
*/

}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40020c00 	.word	0x40020c00
 80024e0:	40020800 	.word	0x40020800
 80024e4:	40021400 	.word	0x40021400
 80024e8:	40015000 	.word	0x40015000
 80024ec:	400264a0 	.word	0x400264a0
 80024f0:	4001500c 	.word	0x4001500c

080024f4 <_Z7InitADCv>:

#define ADC_BUFFER_LENGTH 8
volatile uint16_t ADC_array[ADC_BUFFER_LENGTH];

void InitADC(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
	//	Setup Timer 2 to trigger ADC
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;				// Enable Timer 2 clock
 80024f8:	4a78      	ldr	r2, [pc, #480]	; (80026dc <_Z7InitADCv+0x1e8>)
 80024fa:	4b78      	ldr	r3, [pc, #480]	; (80026dc <_Z7InitADCv+0x1e8>)
 80024fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fe:	f043 0301 	orr.w	r3, r3, #1
 8002502:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->CR2 |= TIM_CR2_MMS_2;						// 100: Compare - OC1REF signal is used as trigger output (TRGO)
 8002504:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002508:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800250c:	889b      	ldrh	r3, [r3, #4]
 800250e:	b29b      	uxth	r3, r3
 8002510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002514:	b29b      	uxth	r3, r3
 8002516:	8093      	strh	r3, [r2, #4]
	TIM2->PSC = 20 - 1;								// Prescaler
 8002518:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800251c:	2213      	movs	r2, #19
 800251e:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM2->ARR = 100 - 1;							// Auto-reload register (ie reset counter) divided by 100
 8002520:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002524:	2263      	movs	r2, #99	; 0x63
 8002526:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 50 - 1;							// Capture and compare - ie when counter hits this number PWM high
 8002528:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800252c:	2231      	movs	r2, #49	; 0x31
 800252e:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCER |= TIM_CCER_CC1E;					// Capture/Compare 1 output enable
 8002530:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002534:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002538:	8c1b      	ldrh	r3, [r3, #32]
 800253a:	b29b      	uxth	r3, r3
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	b29b      	uxth	r3, r3
 8002542:	8413      	strh	r3, [r2, #32]
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 |TIM_CCMR1_OC1M_2;		// 110 PWM Mode 1
 8002544:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800254c:	8b1b      	ldrh	r3, [r3, #24]
 800254e:	b29b      	uxth	r3, r3
 8002550:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002554:	b29b      	uxth	r3, r3
 8002556:	8313      	strh	r3, [r2, #24]
	TIM2->CR1 |= TIM_CR1_CEN;
 8002558:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800255c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	b29b      	uxth	r3, r3
 800256a:	8013      	strh	r3, [r2, #0]

	// Enable ADC1 and GPIO clock sources
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800256c:	4a5b      	ldr	r2, [pc, #364]	; (80026dc <_Z7InitADCv+0x1e8>)
 800256e:	4b5b      	ldr	r3, [pc, #364]	; (80026dc <_Z7InitADCv+0x1e8>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8002578:	4a58      	ldr	r2, [pc, #352]	; (80026dc <_Z7InitADCv+0x1e8>)
 800257a:	4b58      	ldr	r3, [pc, #352]	; (80026dc <_Z7InitADCv+0x1e8>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f043 0304 	orr.w	r3, r3, #4
 8002582:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8002584:	4a55      	ldr	r2, [pc, #340]	; (80026dc <_Z7InitADCv+0x1e8>)
 8002586:	4b55      	ldr	r3, [pc, #340]	; (80026dc <_Z7InitADCv+0x1e8>)
 8002588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800258e:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable ADC - PC3: ADC123_IN13; PA5: ADC12_IN5;
	GPIOC->MODER |= GPIO_MODER_MODER3;				// Set PC3 to Analog mode (0b11)
 8002590:	4a53      	ldr	r2, [pc, #332]	; (80026e0 <_Z7InitADCv+0x1ec>)
 8002592:	4b53      	ldr	r3, [pc, #332]	; (80026e0 <_Z7InitADCv+0x1ec>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800259a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5;				// Set PA5 to Analog mode (0b11)
 800259c:	4a51      	ldr	r2, [pc, #324]	; (80026e4 <_Z7InitADCv+0x1f0>)
 800259e:	4b51      	ldr	r3, [pc, #324]	; (80026e4 <_Z7InitADCv+0x1f0>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80025a6:	6013      	str	r3, [r2, #0]

	ADC1->CR1 |= ADC_CR1_SCAN;						// Activate scan mode
 80025a8:	4a4f      	ldr	r2, [pc, #316]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025aa:	4b4f      	ldr	r3, [pc, #316]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025b2:	6053      	str	r3, [r2, #4]
	//ADC1->SQR1 = (ADC_BUFFER_LENGTH - 1) << 20;	// Number of conversions in sequence
	ADC1->SQR1 = (2 - 1) << 20;						// Number of conversions in sequence (limit to two for now as we are getting multiple samples to average)
 80025b4:	4b4c      	ldr	r3, [pc, #304]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025b6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80025ba:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR3 |= 13 << 0;							// Set IN13  1st conversion in sequence
 80025bc:	4a4a      	ldr	r2, [pc, #296]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025be:	4b4a      	ldr	r3, [pc, #296]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c2:	f043 030d 	orr.w	r3, r3, #13
 80025c6:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 |= 5 << 5;							// Set IN5  2nd conversion in sequence
 80025c8:	4a47      	ldr	r2, [pc, #284]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025ca:	4b47      	ldr	r3, [pc, #284]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ce:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80025d2:	6353      	str	r3, [r2, #52]	; 0x34

	// Set to 56 cycles (0b11) sampling speed (SMPR2 Left shift speed 3 x ADC_INx up to input 9; use SMPR1 from 0 for ADC_IN10+)
	// 000: 3 cycles; 001: 15 cycles; 010: 28 cycles; 011: 56 cycles; 100: 84 cycles; 101: 112 cycles; 110: 144 cycles; 111: 480 cycles
	ADC1->SMPR1 |= 0b110 << 9;						// Set speed of IN13
 80025d4:	4a44      	ldr	r2, [pc, #272]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025d6:	4b44      	ldr	r3, [pc, #272]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80025de:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR2 |= 0b110 << 15;						// Set speed of IN5
 80025e0:	4a41      	ldr	r2, [pc, #260]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025e2:	4b41      	ldr	r3, [pc, #260]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80025ea:	6113      	str	r3, [r2, #16]

	ADC1->CR2 |= ADC_CR2_EOCS;						// Trigger interrupt on end of each individual conversion
 80025ec:	4a3e      	ldr	r2, [pc, #248]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025ee:	4b3e      	ldr	r3, [pc, #248]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025f6:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTEN_0;					// ADC hardware trigger 00: Trigger detection disabled; 01: Trigger detection on the rising edge; 10: Trigger detection on the falling edge; 11: Trigger detection on both the rising and falling edges
 80025f8:	4a3b      	ldr	r2, [pc, #236]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025fa:	4b3b      	ldr	r3, [pc, #236]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002602:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;	// ADC External trigger: 0110 = TIM2_TRGO event
 8002604:	4a38      	ldr	r2, [pc, #224]	; (80026e8 <_Z7InitADCv+0x1f4>)
 8002606:	4b38      	ldr	r3, [pc, #224]	; (80026e8 <_Z7InitADCv+0x1f4>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 800260e:	6093      	str	r3, [r2, #8]

	// Enable DMA - DMA2, Channel 0, Stream 0  = ADC1 (Manual p207)
	ADC1->CR2 |= ADC_CR2_DMA;						// Enable DMA Mode on ADC1
 8002610:	4a35      	ldr	r2, [pc, #212]	; (80026e8 <_Z7InitADCv+0x1f4>)
 8002612:	4b35      	ldr	r3, [pc, #212]	; (80026e8 <_Z7InitADCv+0x1f4>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800261a:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_DDS;						// DMA requests are issued as long as data are converted and DMA=1
 800261c:	4a32      	ldr	r2, [pc, #200]	; (80026e8 <_Z7InitADCv+0x1f4>)
 800261e:	4b32      	ldr	r3, [pc, #200]	; (80026e8 <_Z7InitADCv+0x1f4>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002626:	6093      	str	r3, [r2, #8]
	RCC->AHB1ENR|= RCC_AHB1ENR_DMA2EN;
 8002628:	4a2c      	ldr	r2, [pc, #176]	; (80026dc <_Z7InitADCv+0x1e8>)
 800262a:	4b2c      	ldr	r3, [pc, #176]	; (80026dc <_Z7InitADCv+0x1e8>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002632:	6313      	str	r3, [r2, #48]	; 0x30

	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// 00 = Peripheral-to-memory
 8002634:	4a2d      	ldr	r2, [pc, #180]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002636:	4b2d      	ldr	r3, [pc, #180]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800263e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PL_1;				// Priority: 00 = low; 01 = Medium; 10 = High; 11 = Very High
 8002640:	4a2a      	ldr	r2, [pc, #168]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002642:	4b2a      	ldr	r3, [pc, #168]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800264a:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 800264c:	4a27      	ldr	r2, [pc, #156]	; (80026ec <_Z7InitADCv+0x1f8>)
 800264e:	4b27      	ldr	r3, [pc, #156]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002656:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8002658:	4a24      	ldr	r2, [pc, #144]	; (80026ec <_Z7InitADCv+0x1f8>)
 800265a:	4b24      	ldr	r3, [pc, #144]	; (80026ec <_Z7InitADCv+0x1f8>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002662:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_PINC;				// Peripheral not in increment mode
 8002664:	4a21      	ldr	r2, [pc, #132]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002666:	4b21      	ldr	r3, [pc, #132]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800266e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MINC;				// Memory in increment mode
 8002670:	4a1e      	ldr	r2, [pc, #120]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002672:	4b1e      	ldr	r3, [pc, #120]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800267a:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_CIRC;				// circular mode to keep refilling buffer
 800267c:	4a1b      	ldr	r2, [pc, #108]	; (80026ec <_Z7InitADCv+0x1f8>)
 800267e:	4b1b      	ldr	r3, [pc, #108]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002686:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 8002688:	4a18      	ldr	r2, [pc, #96]	; (80026ec <_Z7InitADCv+0x1f8>)
 800268a:	4b18      	ldr	r3, [pc, #96]	; (80026ec <_Z7InitADCv+0x1f8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002692:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->NDTR |= ADC_BUFFER_LENGTH;		// Number of data items to transfer (ie size of ADC buffer)
 8002694:	4a15      	ldr	r2, [pc, #84]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002696:	4b15      	ldr	r3, [pc, #84]	; (80026ec <_Z7InitADCv+0x1f8>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f043 0308 	orr.w	r3, r3, #8
 800269e:	6053      	str	r3, [r2, #4]
	DMA2_Stream0->PAR = (uint32_t)(&(ADC1->DR));	// Configure the peripheral data register address
 80026a0:	4b12      	ldr	r3, [pc, #72]	; (80026ec <_Z7InitADCv+0x1f8>)
 80026a2:	4a13      	ldr	r2, [pc, #76]	; (80026f0 <_Z7InitADCv+0x1fc>)
 80026a4:	609a      	str	r2, [r3, #8]
	DMA2_Stream0->M0AR = (uint32_t)(ADC_array);		// Configure the memory address (note that M1AR is used for double-buffer mode)
 80026a6:	4b11      	ldr	r3, [pc, #68]	; (80026ec <_Z7InitADCv+0x1f8>)
 80026a8:	4a12      	ldr	r2, [pc, #72]	; (80026f4 <_Z7InitADCv+0x200>)
 80026aa:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL;			// channel select to 0 for ADC1
 80026ac:	4a0f      	ldr	r2, [pc, #60]	; (80026ec <_Z7InitADCv+0x1f8>)
 80026ae:	4b0f      	ldr	r3, [pc, #60]	; (80026ec <_Z7InitADCv+0x1f8>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80026b6:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->CR |= DMA_SxCR_EN;				// Enable DMA2
 80026b8:	4a0c      	ldr	r2, [pc, #48]	; (80026ec <_Z7InitADCv+0x1f8>)
 80026ba:	4b0c      	ldr	r3, [pc, #48]	; (80026ec <_Z7InitADCv+0x1f8>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f043 0301 	orr.w	r3, r3, #1
 80026c2:	6013      	str	r3, [r2, #0]
	ADC1->CR2 |= ADC_CR2_ADON;						// Activate ADC
 80026c4:	4a08      	ldr	r2, [pc, #32]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80026c6:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <_Z7InitADCv+0x1f4>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f043 0301 	orr.w	r3, r3, #1
 80026ce:	6093      	str	r3, [r2, #8]

}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40023800 	.word	0x40023800
 80026e0:	40020800 	.word	0x40020800
 80026e4:	40020000 	.word	0x40020000
 80026e8:	40012000 	.word	0x40012000
 80026ec:	40026410 	.word	0x40026410
 80026f0:	4001204c 	.word	0x4001204c
 80026f4:	200000a0 	.word	0x200000a0

080026f8 <_Z21InitSampleAcquisitionv>:

void InitSampleAcquisition()
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
	//	Setup Timer 3 on an interrupt to trigger sample acquisition
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;				// Enable Timer 3
 80026fc:	4a16      	ldr	r2, [pc, #88]	; (8002758 <_Z21InitSampleAcquisitionv+0x60>)
 80026fe:	4b16      	ldr	r3, [pc, #88]	; (8002758 <_Z21InitSampleAcquisitionv+0x60>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	f043 0302 	orr.w	r3, r3, #2
 8002706:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->PSC = 1000;								// Set prescaler to fire at sample rate - this is divided by 4 to match the APB2 prescaler
 8002708:	4b14      	ldr	r3, [pc, #80]	; (800275c <_Z21InitSampleAcquisitionv+0x64>)
 800270a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800270e:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->ARR = 30; 								// Set maximum count value (auto reload register) - set to system clock / sampling rate
 8002710:	4b12      	ldr	r3, [pc, #72]	; (800275c <_Z21InitSampleAcquisitionv+0x64>)
 8002712:	221e      	movs	r2, #30
 8002714:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->DIER |= TIM_DIER_UIE;						//  DMA/interrupt enable register
 8002716:	4a11      	ldr	r2, [pc, #68]	; (800275c <_Z21InitSampleAcquisitionv+0x64>)
 8002718:	4b10      	ldr	r3, [pc, #64]	; (800275c <_Z21InitSampleAcquisitionv+0x64>)
 800271a:	899b      	ldrh	r3, [r3, #12]
 800271c:	b29b      	uxth	r3, r3
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	b29b      	uxth	r3, r3
 8002724:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM3_IRQn);
 8002726:	201d      	movs	r0, #29
 8002728:	f7ff fdd0 	bl	80022cc <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM3_IRQn, 0);
 800272c:	2100      	movs	r1, #0
 800272e:	201d      	movs	r0, #29
 8002730:	f7ff fde6 	bl	8002300 <NVIC_SetPriority>

	TIM3->CR1 |= TIM_CR1_CEN;
 8002734:	4a09      	ldr	r2, [pc, #36]	; (800275c <_Z21InitSampleAcquisitionv+0x64>)
 8002736:	4b09      	ldr	r3, [pc, #36]	; (800275c <_Z21InitSampleAcquisitionv+0x64>)
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	b29b      	uxth	r3, r3
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	b29b      	uxth	r3, r3
 8002742:	8013      	strh	r3, [r2, #0]
	TIM3->EGR |= TIM_EGR_UG;						//  Re-initializes counter and generates update of registers
 8002744:	4a05      	ldr	r2, [pc, #20]	; (800275c <_Z21InitSampleAcquisitionv+0x64>)
 8002746:	4b05      	ldr	r3, [pc, #20]	; (800275c <_Z21InitSampleAcquisitionv+0x64>)
 8002748:	8a9b      	ldrh	r3, [r3, #20]
 800274a:	b29b      	uxth	r3, r3
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	b29b      	uxth	r3, r3
 8002752:	8293      	strh	r3, [r2, #20]
}
 8002754:	bf00      	nop
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40023800 	.word	0x40023800
 800275c:	40000400 	.word	0x40000400

08002760 <_Z17InitCoverageTimerv>:

#define CP_ON		TIM4->EGR |= TIM_EGR_UG;TIM4->CR1 |= TIM_CR1_CEN;coverageTimer=0;
#define CP_OFF		TIM4->CR1 &= ~TIM_CR1_CEN;
#define CP_CAP		TIM4->CR1 &= ~TIM_CR1_CEN;coverageTotal = (coverageTimer * 65536) + TIM4->CNT;
void InitCoverageTimer()
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
	//	Setup Timer to count clock cycles for coverage profiling
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;				// Enable Timer
 8002764:	4a0e      	ldr	r2, [pc, #56]	; (80027a0 <_Z17InitCoverageTimerv+0x40>)
 8002766:	4b0e      	ldr	r3, [pc, #56]	; (80027a0 <_Z17InitCoverageTimerv+0x40>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	f043 0304 	orr.w	r3, r3, #4
 800276e:	6413      	str	r3, [r2, #64]	; 0x40
	TIM4->PSC = 10;
 8002770:	4b0c      	ldr	r3, [pc, #48]	; (80027a4 <_Z17InitCoverageTimerv+0x44>)
 8002772:	220a      	movs	r2, #10
 8002774:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM4->ARR = 65535;
 8002776:	4b0b      	ldr	r3, [pc, #44]	; (80027a4 <_Z17InitCoverageTimerv+0x44>)
 8002778:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800277c:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->DIER |= TIM_DIER_UIE;						//  DMA/interrupt enable register
 800277e:	4a09      	ldr	r2, [pc, #36]	; (80027a4 <_Z17InitCoverageTimerv+0x44>)
 8002780:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <_Z17InitCoverageTimerv+0x44>)
 8002782:	899b      	ldrh	r3, [r3, #12]
 8002784:	b29b      	uxth	r3, r3
 8002786:	f043 0301 	orr.w	r3, r3, #1
 800278a:	b29b      	uxth	r3, r3
 800278c:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM4_IRQn);
 800278e:	201e      	movs	r0, #30
 8002790:	f7ff fd9c 	bl	80022cc <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM4_IRQn, 0);
 8002794:	2100      	movs	r1, #0
 8002796:	201e      	movs	r0, #30
 8002798:	f7ff fdb2 	bl	8002300 <NVIC_SetPriority>

}
 800279c:	bf00      	nop
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40000800 	.word	0x40000800

080027a8 <_ZN3LcdC1Ev>:
	uint8_t Height;   /*!< Font height in pixels */
	const uint16_t *data; /*!< Pointer to data font data array */
} FontDef_t;


class Lcd {
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	701a      	strb	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	22f0      	movs	r2, #240	; 0xf0
 80027ba:	805a      	strh	r2, [r3, #2]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80027c2:	809a      	strh	r2, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a0d      	ldr	r2, [pc, #52]	; (80027fc <_ZN3LcdC1Ev+0x54>)
 80027c8:	3308      	adds	r3, #8
 80027ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027ce:	e883 0003 	stmia.w	r3, {r0, r1}
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a0a      	ldr	r2, [pc, #40]	; (8002800 <_ZN3LcdC1Ev+0x58>)
 80027d6:	3310      	adds	r3, #16
 80027d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027dc:	e883 0003 	stmia.w	r3, {r0, r1}
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a08      	ldr	r2, [pc, #32]	; (8002804 <_ZN3LcdC1Ev+0x5c>)
 80027e4:	3318      	adds	r3, #24
 80027e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027ea:	e883 0003 	stmia.w	r3, {r0, r1}
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4618      	mov	r0, r3
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	080060a8 	.word	0x080060a8
 8002800:	080060b0 	.word	0x080060b0
 8002804:	080060b8 	.word	0x080060b8

08002808 <TIM3_IRQHandler>:


//	Interrupts: Use extern C to allow linker to find ISR
extern "C"
{
	void TIM3_IRQHandler(void) {
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0

		TIM3->SR &= ~TIM_SR_UIF;					// clear UIF flag
 800280e:	4a91      	ldr	r2, [pc, #580]	; (8002a54 <TIM3_IRQHandler+0x24c>)
 8002810:	4b90      	ldr	r3, [pc, #576]	; (8002a54 <TIM3_IRQHandler+0x24c>)
 8002812:	8a1b      	ldrh	r3, [r3, #16]
 8002814:	b29b      	uxth	r3, r3
 8002816:	f023 0301 	bic.w	r3, r3, #1
 800281a:	b29b      	uxth	r3, r3
 800281c:	8213      	strh	r3, [r2, #16]

		if (FFTMode) {
 800281e:	4b8e      	ldr	r3, [pc, #568]	; (8002a58 <TIM3_IRQHandler+0x250>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	b2db      	uxtb	r3, r3
 8002824:	2b00      	cmp	r3, #0
 8002826:	d056      	beq.n	80028d6 <TIM3_IRQHandler+0xce>


			if (capturePos == FFTSAMPLES) {
 8002828:	4b8c      	ldr	r3, [pc, #560]	; (8002a5c <TIM3_IRQHandler+0x254>)
 800282a:	881b      	ldrh	r3, [r3, #0]
 800282c:	b29b      	uxth	r3, r3
 800282e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002832:	bf0c      	ite	eq
 8002834:	2301      	moveq	r3, #1
 8002836:	2300      	movne	r3, #0
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d009      	beq.n	8002852 <TIM3_IRQHandler+0x4a>
				dataAvailable[captureBufferNumber] = true;
 800283e:	4b88      	ldr	r3, [pc, #544]	; (8002a60 <TIM3_IRQHandler+0x258>)
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	461a      	mov	r2, r3
 8002846:	4b87      	ldr	r3, [pc, #540]	; (8002a64 <TIM3_IRQHandler+0x25c>)
 8002848:	2101      	movs	r1, #1
 800284a:	5499      	strb	r1, [r3, r2]
				capturing = false;
 800284c:	4b86      	ldr	r3, [pc, #536]	; (8002a68 <TIM3_IRQHandler+0x260>)
 800284e:	2200      	movs	r2, #0
 8002850:	701a      	strb	r2, [r3, #0]
			}

			if (capturing) {
 8002852:	4b85      	ldr	r3, [pc, #532]	; (8002a68 <TIM3_IRQHandler+0x260>)
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 81e1 	beq.w	8002c20 <TIM3_IRQHandler+0x418>

				// For FFT Mode we want a value between +- 2047
				adcA = 2047 - ((float)(ADC_array[0] + ADC_array[2] + ADC_array[4] + ADC_array[6]) / 4);
 800285e:	4b83      	ldr	r3, [pc, #524]	; (8002a6c <TIM3_IRQHandler+0x264>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	b29b      	uxth	r3, r3
 8002864:	461a      	mov	r2, r3
 8002866:	4b81      	ldr	r3, [pc, #516]	; (8002a6c <TIM3_IRQHandler+0x264>)
 8002868:	889b      	ldrh	r3, [r3, #4]
 800286a:	b29b      	uxth	r3, r3
 800286c:	4413      	add	r3, r2
 800286e:	4a7f      	ldr	r2, [pc, #508]	; (8002a6c <TIM3_IRQHandler+0x264>)
 8002870:	8912      	ldrh	r2, [r2, #8]
 8002872:	b292      	uxth	r2, r2
 8002874:	4413      	add	r3, r2
 8002876:	4a7d      	ldr	r2, [pc, #500]	; (8002a6c <TIM3_IRQHandler+0x264>)
 8002878:	8992      	ldrh	r2, [r2, #12]
 800287a:	b292      	uxth	r2, r2
 800287c:	4413      	add	r3, r2
 800287e:	ee07 3a90 	vmov	s15, r3
 8002882:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002886:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800288a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800288e:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8002a70 <TIM3_IRQHandler+0x268>
 8002892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002896:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800289a:	edc7 7a01 	vstr	s15, [r7, #4]
 800289e:	88bb      	ldrh	r3, [r7, #4]
 80028a0:	b21a      	sxth	r2, r3
 80028a2:	4b74      	ldr	r3, [pc, #464]	; (8002a74 <TIM3_IRQHandler+0x26c>)
 80028a4:	801a      	strh	r2, [r3, #0]

				candSin[capturePos] = adcA;
 80028a6:	4b74      	ldr	r3, [pc, #464]	; (8002a78 <TIM3_IRQHandler+0x270>)
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	4b6c      	ldr	r3, [pc, #432]	; (8002a5c <TIM3_IRQHandler+0x254>)
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	4a6f      	ldr	r2, [pc, #444]	; (8002a74 <TIM3_IRQHandler+0x26c>)
 80028b6:	8812      	ldrh	r2, [r2, #0]
 80028b8:	b212      	sxth	r2, r2
 80028ba:	ee07 2a90 	vmov	s15, r2
 80028be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028c2:	edc3 7a00 	vstr	s15, [r3]
				capturePos ++;
 80028c6:	4b65      	ldr	r3, [pc, #404]	; (8002a5c <TIM3_IRQHandler+0x254>)
 80028c8:	881b      	ldrh	r3, [r3, #0]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	3301      	adds	r3, #1
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	4b62      	ldr	r3, [pc, #392]	; (8002a5c <TIM3_IRQHandler+0x254>)
 80028d2:	801a      	strh	r2, [r3, #0]
			if (capturing)	(*captureSamples)++;
			else 			bufferSamples++;

			oldAdcA = adcA;
		}
	}
 80028d4:	e1a4      	b.n	8002c20 <TIM3_IRQHandler+0x418>
			adcA = (((float)(ADC_array[0] + ADC_array[2] + ADC_array[4] + ADC_array[6]) / 4) / 4096 * 240) - VertOffsetA;
 80028d6:	4b65      	ldr	r3, [pc, #404]	; (8002a6c <TIM3_IRQHandler+0x264>)
 80028d8:	881b      	ldrh	r3, [r3, #0]
 80028da:	b29b      	uxth	r3, r3
 80028dc:	461a      	mov	r2, r3
 80028de:	4b63      	ldr	r3, [pc, #396]	; (8002a6c <TIM3_IRQHandler+0x264>)
 80028e0:	889b      	ldrh	r3, [r3, #4]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	4413      	add	r3, r2
 80028e6:	4a61      	ldr	r2, [pc, #388]	; (8002a6c <TIM3_IRQHandler+0x264>)
 80028e8:	8912      	ldrh	r2, [r2, #8]
 80028ea:	b292      	uxth	r2, r2
 80028ec:	4413      	add	r3, r2
 80028ee:	4a5f      	ldr	r2, [pc, #380]	; (8002a6c <TIM3_IRQHandler+0x264>)
 80028f0:	8992      	ldrh	r2, [r2, #12]
 80028f2:	b292      	uxth	r2, r2
 80028f4:	4413      	add	r3, r2
 80028f6:	ee07 3a90 	vmov	s15, r3
 80028fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028fe:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002902:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002906:	eddf 6a5d 	vldr	s13, [pc, #372]	; 8002a7c <TIM3_IRQHandler+0x274>
 800290a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800290e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8002a80 <TIM3_IRQHandler+0x278>
 8002912:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002916:	4b5b      	ldr	r3, [pc, #364]	; (8002a84 <TIM3_IRQHandler+0x27c>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	ee07 3a90 	vmov	s15, r3
 800291e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002922:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002926:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800292a:	edc7 7a01 	vstr	s15, [r7, #4]
 800292e:	88bb      	ldrh	r3, [r7, #4]
 8002930:	b21a      	sxth	r2, r3
 8002932:	4b50      	ldr	r3, [pc, #320]	; (8002a74 <TIM3_IRQHandler+0x26c>)
 8002934:	801a      	strh	r2, [r3, #0]
			adcB = (((float)(ADC_array[1] + ADC_array[3] + ADC_array[5] + ADC_array[7]) / 4) / 4096 * 240) - VertOffsetB;
 8002936:	4b4d      	ldr	r3, [pc, #308]	; (8002a6c <TIM3_IRQHandler+0x264>)
 8002938:	885b      	ldrh	r3, [r3, #2]
 800293a:	b29b      	uxth	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	4b4b      	ldr	r3, [pc, #300]	; (8002a6c <TIM3_IRQHandler+0x264>)
 8002940:	88db      	ldrh	r3, [r3, #6]
 8002942:	b29b      	uxth	r3, r3
 8002944:	4413      	add	r3, r2
 8002946:	4a49      	ldr	r2, [pc, #292]	; (8002a6c <TIM3_IRQHandler+0x264>)
 8002948:	8952      	ldrh	r2, [r2, #10]
 800294a:	b292      	uxth	r2, r2
 800294c:	4413      	add	r3, r2
 800294e:	4a47      	ldr	r2, [pc, #284]	; (8002a6c <TIM3_IRQHandler+0x264>)
 8002950:	89d2      	ldrh	r2, [r2, #14]
 8002952:	b292      	uxth	r2, r2
 8002954:	4413      	add	r3, r2
 8002956:	ee07 3a90 	vmov	s15, r3
 800295a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800295e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002962:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002966:	eddf 6a45 	vldr	s13, [pc, #276]	; 8002a7c <TIM3_IRQHandler+0x274>
 800296a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800296e:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8002a80 <TIM3_IRQHandler+0x278>
 8002972:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002976:	4b44      	ldr	r3, [pc, #272]	; (8002a88 <TIM3_IRQHandler+0x280>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	ee07 3a90 	vmov	s15, r3
 800297e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002982:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002986:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800298a:	edc7 7a01 	vstr	s15, [r7, #4]
 800298e:	88bb      	ldrh	r3, [r7, #4]
 8002990:	b21a      	sxth	r2, r3
 8002992:	4b3e      	ldr	r3, [pc, #248]	; (8002a8c <TIM3_IRQHandler+0x284>)
 8002994:	801a      	strh	r2, [r3, #0]
			if (!capturing && (!drawing || captureBufferNumber != drawBufferNumber) && (oscFree || (bufferSamples > trigger.x && oldAdcA < trigger.y && adcA >= trigger.y))) {
 8002996:	4b34      	ldr	r3, [pc, #208]	; (8002a68 <TIM3_IRQHandler+0x260>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	b2db      	uxtb	r3, r3
 800299c:	f083 0301 	eor.w	r3, r3, #1
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d02e      	beq.n	8002a04 <TIM3_IRQHandler+0x1fc>
 80029a6:	4b3a      	ldr	r3, [pc, #232]	; (8002a90 <TIM3_IRQHandler+0x288>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	f083 0301 	eor.w	r3, r3, #1
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d107      	bne.n	80029c6 <TIM3_IRQHandler+0x1be>
 80029b6:	4b2a      	ldr	r3, [pc, #168]	; (8002a60 <TIM3_IRQHandler+0x258>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	4b35      	ldr	r3, [pc, #212]	; (8002a94 <TIM3_IRQHandler+0x28c>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d01e      	beq.n	8002a04 <TIM3_IRQHandler+0x1fc>
 80029c6:	4b34      	ldr	r3, [pc, #208]	; (8002a98 <TIM3_IRQHandler+0x290>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d117      	bne.n	8002a00 <TIM3_IRQHandler+0x1f8>
 80029d0:	4b32      	ldr	r3, [pc, #200]	; (8002a9c <TIM3_IRQHandler+0x294>)
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	461a      	mov	r2, r3
 80029d8:	4b31      	ldr	r3, [pc, #196]	; (8002aa0 <TIM3_IRQHandler+0x298>)
 80029da:	881b      	ldrh	r3, [r3, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	dd11      	ble.n	8002a04 <TIM3_IRQHandler+0x1fc>
 80029e0:	4b30      	ldr	r3, [pc, #192]	; (8002aa4 <TIM3_IRQHandler+0x29c>)
 80029e2:	881b      	ldrh	r3, [r3, #0]
 80029e4:	b21b      	sxth	r3, r3
 80029e6:	461a      	mov	r2, r3
 80029e8:	4b2d      	ldr	r3, [pc, #180]	; (8002aa0 <TIM3_IRQHandler+0x298>)
 80029ea:	885b      	ldrh	r3, [r3, #2]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	da09      	bge.n	8002a04 <TIM3_IRQHandler+0x1fc>
 80029f0:	4b20      	ldr	r3, [pc, #128]	; (8002a74 <TIM3_IRQHandler+0x26c>)
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	b21b      	sxth	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	4b29      	ldr	r3, [pc, #164]	; (8002aa0 <TIM3_IRQHandler+0x298>)
 80029fa:	885b      	ldrh	r3, [r3, #2]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	db01      	blt.n	8002a04 <TIM3_IRQHandler+0x1fc>
 8002a00:	2301      	movs	r3, #1
 8002a02:	e000      	b.n	8002a06 <TIM3_IRQHandler+0x1fe>
 8002a04:	2300      	movs	r3, #0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 808b 	beq.w	8002b22 <TIM3_IRQHandler+0x31a>
				capturing = true;
 8002a0c:	4b16      	ldr	r3, [pc, #88]	; (8002a68 <TIM3_IRQHandler+0x260>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	701a      	strb	r2, [r3, #0]
				captureSamples = captureBufferNumber == 0 ? &captureSamples0 : &captureSamples1;	// holds the number of drawable samples in the current buffer
 8002a12:	4b13      	ldr	r3, [pc, #76]	; (8002a60 <TIM3_IRQHandler+0x258>)
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <TIM3_IRQHandler+0x218>
 8002a1c:	4b22      	ldr	r3, [pc, #136]	; (8002aa8 <TIM3_IRQHandler+0x2a0>)
 8002a1e:	e000      	b.n	8002a22 <TIM3_IRQHandler+0x21a>
 8002a20:	4b22      	ldr	r3, [pc, #136]	; (8002aac <TIM3_IRQHandler+0x2a4>)
 8002a22:	4a23      	ldr	r2, [pc, #140]	; (8002ab0 <TIM3_IRQHandler+0x2a8>)
 8002a24:	6013      	str	r3, [r2, #0]
				if (oscFree) {
 8002a26:	4b1c      	ldr	r3, [pc, #112]	; (8002a98 <TIM3_IRQHandler+0x290>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d043      	beq.n	8002ab8 <TIM3_IRQHandler+0x2b0>
					capturePos = 0;
 8002a30:	4b0a      	ldr	r3, [pc, #40]	; (8002a5c <TIM3_IRQHandler+0x254>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	801a      	strh	r2, [r3, #0]
					drawOffset[captureBufferNumber] = 0;
 8002a36:	4b0a      	ldr	r3, [pc, #40]	; (8002a60 <TIM3_IRQHandler+0x258>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	4b1d      	ldr	r3, [pc, #116]	; (8002ab4 <TIM3_IRQHandler+0x2ac>)
 8002a40:	2100      	movs	r1, #0
 8002a42:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					*captureSamples = -1;
 8002a46:	4b1a      	ldr	r3, [pc, #104]	; (8002ab0 <TIM3_IRQHandler+0x2a8>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a4e:	801a      	strh	r2, [r3, #0]
 8002a50:	e067      	b.n	8002b22 <TIM3_IRQHandler+0x31a>
 8002a52:	bf00      	nop
 8002a54:	40000400 	.word	0x40000400
 8002a58:	20000002 	.word	0x20000002
 8002a5c:	20001ac8 	.word	0x20001ac8
 8002a60:	20001add 	.word	0x20001add
 8002a64:	20001ae8 	.word	0x20001ae8
 8002a68:	20001ad0 	.word	0x20001ad0
 8002a6c:	200000a0 	.word	0x200000a0
 8002a70:	44ffe000 	.word	0x44ffe000
 8002a74:	200010b0 	.word	0x200010b0
 8002a78:	20002aec 	.word	0x20002aec
 8002a7c:	45800000 	.word	0x45800000
 8002a80:	43700000 	.word	0x43700000
 8002a84:	20000000 	.word	0x20000000
 8002a88:	20000001 	.word	0x20000001
 8002a8c:	200010b4 	.word	0x200010b4
 8002a90:	20001adc 	.word	0x20001adc
 8002a94:	20001ade 	.word	0x20001ade
 8002a98:	20003314 	.word	0x20003314
 8002a9c:	20001ae0 	.word	0x20001ae0
 8002aa0:	20000004 	.word	0x20000004
 8002aa4:	200010b2 	.word	0x200010b2
 8002aa8:	20001ad8 	.word	0x20001ad8
 8002aac:	20001ada 	.word	0x20001ada
 8002ab0:	20001ad4 	.word	0x20001ad4
 8002ab4:	20001ae4 	.word	0x20001ae4
					drawOffset[captureBufferNumber] = capturePos - trigger.x;
 8002ab8:	4b5c      	ldr	r3, [pc, #368]	; (8002c2c <TIM3_IRQHandler+0x424>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4b5b      	ldr	r3, [pc, #364]	; (8002c30 <TIM3_IRQHandler+0x428>)
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	4b5b      	ldr	r3, [pc, #364]	; (8002c34 <TIM3_IRQHandler+0x42c>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	b21a      	sxth	r2, r3
 8002ad0:	4b59      	ldr	r3, [pc, #356]	; (8002c38 <TIM3_IRQHandler+0x430>)
 8002ad2:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
					if (drawOffset[captureBufferNumber] < 0)	drawOffset[captureBufferNumber] += OSCWIDTH;
 8002ad6:	4b55      	ldr	r3, [pc, #340]	; (8002c2c <TIM3_IRQHandler+0x424>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	461a      	mov	r2, r3
 8002ade:	4b56      	ldr	r3, [pc, #344]	; (8002c38 <TIM3_IRQHandler+0x430>)
 8002ae0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ae4:	b21b      	sxth	r3, r3
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	0bdb      	lsrs	r3, r3, #15
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d010      	beq.n	8002b12 <TIM3_IRQHandler+0x30a>
 8002af0:	4b4e      	ldr	r3, [pc, #312]	; (8002c2c <TIM3_IRQHandler+0x424>)
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	461a      	mov	r2, r3
 8002af8:	4619      	mov	r1, r3
 8002afa:	4b4f      	ldr	r3, [pc, #316]	; (8002c38 <TIM3_IRQHandler+0x430>)
 8002afc:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002b00:	b21b      	sxth	r3, r3
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	b219      	sxth	r1, r3
 8002b0c:	4b4a      	ldr	r3, [pc, #296]	; (8002c38 <TIM3_IRQHandler+0x430>)
 8002b0e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					*captureSamples = trigger.x - 1;			// used to check if a sample is ready to be drawn
 8002b12:	4b4a      	ldr	r3, [pc, #296]	; (8002c3c <TIM3_IRQHandler+0x434>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a47      	ldr	r2, [pc, #284]	; (8002c34 <TIM3_IRQHandler+0x42c>)
 8002b18:	8812      	ldrh	r2, [r2, #0]
 8002b1a:	3a01      	subs	r2, #1
 8002b1c:	b292      	uxth	r2, r2
 8002b1e:	b212      	sxth	r2, r2
 8002b20:	801a      	strh	r2, [r3, #0]
			if (capturing && *captureSamples == OSCWIDTH - 1) {
 8002b22:	4b47      	ldr	r3, [pc, #284]	; (8002c40 <TIM3_IRQHandler+0x438>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d009      	beq.n	8002b40 <TIM3_IRQHandler+0x338>
 8002b2c:	4b43      	ldr	r3, [pc, #268]	; (8002c3c <TIM3_IRQHandler+0x434>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	b21b      	sxth	r3, r3
 8002b34:	f240 123f 	movw	r2, #319	; 0x13f
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d101      	bne.n	8002b40 <TIM3_IRQHandler+0x338>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <TIM3_IRQHandler+0x33a>
 8002b40:	2300      	movs	r3, #0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d024      	beq.n	8002b90 <TIM3_IRQHandler+0x388>
				captureBufferNumber = captureBufferNumber == 1 ? 0 : 1;
 8002b46:	4b39      	ldr	r3, [pc, #228]	; (8002c2c <TIM3_IRQHandler+0x424>)
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	bf14      	ite	ne
 8002b50:	2301      	movne	r3, #1
 8002b52:	2300      	moveq	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	461a      	mov	r2, r3
 8002b58:	4b34      	ldr	r3, [pc, #208]	; (8002c2c <TIM3_IRQHandler+0x424>)
 8002b5a:	701a      	strb	r2, [r3, #0]
				captureABuffer = captureBufferNumber == 0 ? ChannelA0 : ChannelA1;
 8002b5c:	4b33      	ldr	r3, [pc, #204]	; (8002c2c <TIM3_IRQHandler+0x424>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <TIM3_IRQHandler+0x362>
 8002b66:	4b37      	ldr	r3, [pc, #220]	; (8002c44 <TIM3_IRQHandler+0x43c>)
 8002b68:	e000      	b.n	8002b6c <TIM3_IRQHandler+0x364>
 8002b6a:	4b37      	ldr	r3, [pc, #220]	; (8002c48 <TIM3_IRQHandler+0x440>)
 8002b6c:	4a37      	ldr	r2, [pc, #220]	; (8002c4c <TIM3_IRQHandler+0x444>)
 8002b6e:	6013      	str	r3, [r2, #0]
				captureBBuffer = captureBufferNumber == 0 ? ChannelB0 : ChannelB1;
 8002b70:	4b2e      	ldr	r3, [pc, #184]	; (8002c2c <TIM3_IRQHandler+0x424>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <TIM3_IRQHandler+0x376>
 8002b7a:	4b35      	ldr	r3, [pc, #212]	; (8002c50 <TIM3_IRQHandler+0x448>)
 8002b7c:	e000      	b.n	8002b80 <TIM3_IRQHandler+0x378>
 8002b7e:	4b35      	ldr	r3, [pc, #212]	; (8002c54 <TIM3_IRQHandler+0x44c>)
 8002b80:	4a35      	ldr	r2, [pc, #212]	; (8002c58 <TIM3_IRQHandler+0x450>)
 8002b82:	6013      	str	r3, [r2, #0]
				bufferSamples = 0;			// used to hold the number of samples captured since switching buffers to ensure triggered mode works correctly
 8002b84:	4b35      	ldr	r3, [pc, #212]	; (8002c5c <TIM3_IRQHandler+0x454>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	801a      	strh	r2, [r3, #0]
				capturing = false;
 8002b8a:	4b2d      	ldr	r3, [pc, #180]	; (8002c40 <TIM3_IRQHandler+0x438>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
			captureABuffer[capturePos] = adcA;
 8002b90:	4b2e      	ldr	r3, [pc, #184]	; (8002c4c <TIM3_IRQHandler+0x444>)
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	4b26      	ldr	r3, [pc, #152]	; (8002c30 <TIM3_IRQHandler+0x428>)
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	4413      	add	r3, r2
 8002b9e:	4a30      	ldr	r2, [pc, #192]	; (8002c60 <TIM3_IRQHandler+0x458>)
 8002ba0:	8812      	ldrh	r2, [r2, #0]
 8002ba2:	b212      	sxth	r2, r2
 8002ba4:	801a      	strh	r2, [r3, #0]
			captureBBuffer[capturePos] = adcB;
 8002ba6:	4b2c      	ldr	r3, [pc, #176]	; (8002c58 <TIM3_IRQHandler+0x450>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	4b21      	ldr	r3, [pc, #132]	; (8002c30 <TIM3_IRQHandler+0x428>)
 8002bac:	881b      	ldrh	r3, [r3, #0]
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	4413      	add	r3, r2
 8002bb4:	4a2b      	ldr	r2, [pc, #172]	; (8002c64 <TIM3_IRQHandler+0x45c>)
 8002bb6:	8812      	ldrh	r2, [r2, #0]
 8002bb8:	b212      	sxth	r2, r2
 8002bba:	801a      	strh	r2, [r3, #0]
			if (capturePos == OSCWIDTH - 1)		capturePos = 0;
 8002bbc:	4b1c      	ldr	r3, [pc, #112]	; (8002c30 <TIM3_IRQHandler+0x428>)
 8002bbe:	881b      	ldrh	r3, [r3, #0]
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	f240 123f 	movw	r2, #319	; 0x13f
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	bf0c      	ite	eq
 8002bca:	2301      	moveq	r3, #1
 8002bcc:	2300      	movne	r3, #0
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <TIM3_IRQHandler+0x3d4>
 8002bd4:	4b16      	ldr	r3, [pc, #88]	; (8002c30 <TIM3_IRQHandler+0x428>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	801a      	strh	r2, [r3, #0]
 8002bda:	e006      	b.n	8002bea <TIM3_IRQHandler+0x3e2>
			else								capturePos++;
 8002bdc:	4b14      	ldr	r3, [pc, #80]	; (8002c30 <TIM3_IRQHandler+0x428>)
 8002bde:	881b      	ldrh	r3, [r3, #0]
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	3301      	adds	r3, #1
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	4b12      	ldr	r3, [pc, #72]	; (8002c30 <TIM3_IRQHandler+0x428>)
 8002be8:	801a      	strh	r2, [r3, #0]
			if (capturing)	(*captureSamples)++;
 8002bea:	4b15      	ldr	r3, [pc, #84]	; (8002c40 <TIM3_IRQHandler+0x438>)
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d009      	beq.n	8002c08 <TIM3_IRQHandler+0x400>
 8002bf4:	4b11      	ldr	r3, [pc, #68]	; (8002c3c <TIM3_IRQHandler+0x434>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	881a      	ldrh	r2, [r3, #0]
 8002bfa:	b212      	sxth	r2, r2
 8002bfc:	b292      	uxth	r2, r2
 8002bfe:	3201      	adds	r2, #1
 8002c00:	b292      	uxth	r2, r2
 8002c02:	b212      	sxth	r2, r2
 8002c04:	801a      	strh	r2, [r3, #0]
 8002c06:	e006      	b.n	8002c16 <TIM3_IRQHandler+0x40e>
			else 			bufferSamples++;
 8002c08:	4b14      	ldr	r3, [pc, #80]	; (8002c5c <TIM3_IRQHandler+0x454>)
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	3301      	adds	r3, #1
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <TIM3_IRQHandler+0x454>)
 8002c14:	801a      	strh	r2, [r3, #0]
			oldAdcA = adcA;
 8002c16:	4b12      	ldr	r3, [pc, #72]	; (8002c60 <TIM3_IRQHandler+0x458>)
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	b21a      	sxth	r2, r3
 8002c1c:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <TIM3_IRQHandler+0x460>)
 8002c1e:	801a      	strh	r2, [r3, #0]
	}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	20001add 	.word	0x20001add
 8002c30:	20001ac8 	.word	0x20001ac8
 8002c34:	20000004 	.word	0x20000004
 8002c38:	20001ae4 	.word	0x20001ae4
 8002c3c:	20001ad4 	.word	0x20001ad4
 8002c40:	20001ad0 	.word	0x20001ad0
 8002c44:	200010b8 	.word	0x200010b8
 8002c48:	20001338 	.word	0x20001338
 8002c4c:	20001ab8 	.word	0x20001ab8
 8002c50:	200015b8 	.word	0x200015b8
 8002c54:	20001838 	.word	0x20001838
 8002c58:	20001abc 	.word	0x20001abc
 8002c5c:	20001ae0 	.word	0x20001ae0
 8002c60:	200010b0 	.word	0x200010b0
 8002c64:	200010b4 	.word	0x200010b4
 8002c68:	200010b2 	.word	0x200010b2

08002c6c <TIM4_IRQHandler>:

	//	Coverage timer
	void TIM4_IRQHandler(void) {
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
		TIM4->SR &= ~TIM_SR_UIF;					// clear UIF flag
 8002c70:	4a08      	ldr	r2, [pc, #32]	; (8002c94 <TIM4_IRQHandler+0x28>)
 8002c72:	4b08      	ldr	r3, [pc, #32]	; (8002c94 <TIM4_IRQHandler+0x28>)
 8002c74:	8a1b      	ldrh	r3, [r3, #16]
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	f023 0301 	bic.w	r3, r3, #1
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	8213      	strh	r3, [r2, #16]
		coverageTimer ++;
 8002c80:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <TIM4_IRQHandler+0x2c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	3301      	adds	r3, #1
 8002c86:	4a04      	ldr	r2, [pc, #16]	; (8002c98 <TIM4_IRQHandler+0x2c>)
 8002c88:	6013      	str	r3, [r2, #0]
	}
 8002c8a:	bf00      	nop
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr
 8002c94:	40000800 	.word	0x40000800
 8002c98:	200032f0 	.word	0x200032f0
 8002c9c:	00000000 	.word	0x00000000

08002ca0 <_Z11GenerateLUTv>:
}

// Generate Sine LUT
void GenerateLUT(void) {
 8002ca0:	b590      	push	{r4, r7, lr}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
	for (int s = 0; s < LUTSIZE; s++){
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	607b      	str	r3, [r7, #4]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cb0:	da32      	bge.n	8002d18 <_Z11GenerateLUTv+0x78>
		SineLUT[s] = sin(s * 2.0f * M_PI / LUTSIZE);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	ee07 3a90 	vmov	s15, r3
 8002cb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cbc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cc0:	ee17 0a90 	vmov	r0, s15
 8002cc4:	f7fd fbf8 	bl	80004b8 <__aeabi_f2d>
 8002cc8:	a317      	add	r3, pc, #92	; (adr r3, 8002d28 <_Z11GenerateLUTv+0x88>)
 8002cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cce:	f7fd fc47 	bl	8000560 <__aeabi_dmul>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	460c      	mov	r4, r1
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	4621      	mov	r1, r4
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	4b10      	ldr	r3, [pc, #64]	; (8002d20 <_Z11GenerateLUTv+0x80>)
 8002ce0:	f7fd fd68 	bl	80007b4 <__aeabi_ddiv>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	460c      	mov	r4, r1
 8002ce8:	ec44 3b17 	vmov	d7, r3, r4
 8002cec:	eeb0 0a47 	vmov.f32	s0, s14
 8002cf0:	eef0 0a67 	vmov.f32	s1, s15
 8002cf4:	f000 ff88 	bl	8003c08 <sin>
 8002cf8:	ec54 3b10 	vmov	r3, r4, d0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	4621      	mov	r1, r4
 8002d00:	f7fd ff06 	bl	8000b10 <__aeabi_d2f>
 8002d04:	4601      	mov	r1, r0
 8002d06:	4a07      	ldr	r2, [pc, #28]	; (8002d24 <_Z11GenerateLUTv+0x84>)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	6019      	str	r1, [r3, #0]
	for (int s = 0; s < LUTSIZE; s++){
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3301      	adds	r3, #1
 8002d14:	607b      	str	r3, [r7, #4]
 8002d16:	e7c8      	b.n	8002caa <_Z11GenerateLUTv+0xa>
	}
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd90      	pop	{r4, r7, pc}
 8002d20:	40900000 	.word	0x40900000
 8002d24:	200000b0 	.word	0x200000b0
 8002d28:	54442d18 	.word	0x54442d18
 8002d2c:	400921fb 	.word	0x400921fb

08002d30 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8002d30:	b590      	push	{r4, r7, lr}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f7fd fbab 	bl	8000494 <__aeabi_i2d>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	460c      	mov	r4, r1
 8002d42:	ec44 3b10 	vmov	d0, r3, r4
 8002d46:	f000 ff17 	bl	8003b78 <round>
 8002d4a:	eeb0 7a40 	vmov.f32	s14, s0
 8002d4e:	eef0 7a60 	vmov.f32	s15, s1
 8002d52:	eeb0 0a47 	vmov.f32	s0, s14
 8002d56:	eef0 0a67 	vmov.f32	s1, s15
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd90      	pop	{r4, r7, pc}

08002d60 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8002d60:	b5b0      	push	{r4, r5, r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	ed87 0a01 	vstr	s0, [r7, #4]
 8002d6a:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7fd fba3 	bl	80004b8 <__aeabi_f2d>
 8002d72:	4604      	mov	r4, r0
 8002d74:	460d      	mov	r5, r1
 8002d76:	6838      	ldr	r0, [r7, #0]
 8002d78:	f7fd fb8c 	bl	8000494 <__aeabi_i2d>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	460b      	mov	r3, r1
 8002d80:	ec43 2b11 	vmov	d1, r2, r3
 8002d84:	ec45 4b10 	vmov	d0, r4, r5
 8002d88:	f000 ff86 	bl	8003c98 <pow>
 8002d8c:	eeb0 7a40 	vmov.f32	s14, s0
 8002d90:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002d94:	eeb0 0a47 	vmov.f32	s0, s14
 8002d98:	eef0 0a67 	vmov.f32	s1, s15
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002da4 <_Z3FFTPVf>:




// Fast fourier transform
void FFT(volatile float candSin[]) {
 8002da4:	b5b0      	push	{r4, r5, r7, lr}
 8002da6:	b0a0      	sub	sp, #128	; 0x80
 8002da8:	af02      	add	r7, sp, #8
 8002daa:	6078      	str	r0, [r7, #4]

	constexpr int bits = log2(FFTSAMPLES);
 8002dac:	2309      	movs	r3, #9
 8002dae:	65fb      	str	r3, [r7, #92]	; 0x5c
	int br = 0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	65bb      	str	r3, [r7, #88]	; 0x58

*/
	//CP_ON

	// Bit reverse samples
	for (int i = 0; i < FFTSAMPLES; i++) {
 8002db4:	2300      	movs	r3, #0
 8002db6:	677b      	str	r3, [r7, #116]	; 0x74
 8002db8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dbe:	da24      	bge.n	8002e0a <_Z3FFTPVf+0x66>
		// assembly bit reverses i and then rotates right to correct bit length
		asm("rbit %[result], %[value]\n\t"
			"ror %[result], %[shift]"
			: [result] "=r" (br) : [value] "r" (i), [shift] "r" (32 - bits));
 8002dc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dc2:	2217      	movs	r2, #23
 8002dc4:	fa93 f3a3 	rbit	r3, r3
 8002dc8:	fa63 f302 	ror.w	r3, r3, r2
 8002dcc:	65bb      	str	r3, [r7, #88]	; 0x58

		if (br > i) {
 8002dce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002dd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	dd15      	ble.n	8002e02 <_Z3FFTPVf+0x5e>
			// bit reverse samples
			float temp = candSin[i];
 8002dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	4413      	add	r3, r2
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	657b      	str	r3, [r7, #84]	; 0x54
			candSin[i] = candSin[br];
 8002de2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002dec:	0092      	lsls	r2, r2, #2
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	440a      	add	r2, r1
 8002df2:	6812      	ldr	r2, [r2, #0]
 8002df4:	601a      	str	r2, [r3, #0]
			candSin[br] = temp;
 8002df6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e00:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < FFTSAMPLES; i++) {
 8002e02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e04:	3301      	adds	r3, #1
 8002e06:	677b      	str	r3, [r7, #116]	; 0x74
 8002e08:	e7d6      	b.n	8002db8 <_Z3FFTPVf+0x14>
		}
	}


	// Step through each column in the butterfly diagram
	int node = 1;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	673b      	str	r3, [r7, #112]	; 0x70
	while (node < FFTSAMPLES) {
 8002e0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e14:	f280 80ec 	bge.w	8002ff0 <_Z3FFTPVf+0x24c>

		if (node == 1) {
 8002e18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d142      	bne.n	8002ea4 <_Z3FFTPVf+0x100>
			// for the first loop the sine and cosine values will be 1 and 0 in all cases, simplifying the logic
			for (int p1 = 0; p1 < FFTSAMPLES; p1 += 2) {
 8002e1e:	2300      	movs	r3, #0
 8002e20:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e28:	f280 80de 	bge.w	8002fe8 <_Z3FFTPVf+0x244>
				int p2 = p1 + node;
 8002e2c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002e2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e30:	4413      	add	r3, r2
 8002e32:	653b      	str	r3, [r7, #80]	; 0x50

				float sinP2 = candSin[p2];
 8002e34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	64fb      	str	r3, [r7, #76]	; 0x4c

				candSin[p2] = candSin[p1] - sinP2;
 8002e40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	4413      	add	r3, r2
 8002e48:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002e4a:	0092      	lsls	r2, r2, #2
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	440a      	add	r2, r1
 8002e50:	ed92 7a00 	vldr	s14, [r2]
 8002e54:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002e58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e5c:	edc3 7a00 	vstr	s15, [r3]
				candCos[p2] = 0;
 8002e60:	4aa2      	ldr	r2, [pc, #648]	; (80030ec <_Z3FFTPVf+0x348>)
 8002e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	4413      	add	r3, r2
 8002e68:	f04f 0200 	mov.w	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]
				candSin[p1] = candSin[p1] + sinP2;
 8002e6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	4413      	add	r3, r2
 8002e76:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002e78:	0092      	lsls	r2, r2, #2
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	440a      	add	r2, r1
 8002e7e:	ed92 7a00 	vldr	s14, [r2]
 8002e82:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e8a:	edc3 7a00 	vstr	s15, [r3]
				candCos[p1] = 0;
 8002e8e:	4a97      	ldr	r2, [pc, #604]	; (80030ec <_Z3FFTPVf+0x348>)
 8002e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	f04f 0200 	mov.w	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]
			for (int p1 = 0; p1 < FFTSAMPLES; p1 += 2) {
 8002e9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e9e:	3302      	adds	r3, #2
 8002ea0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ea2:	e7be      	b.n	8002e22 <_Z3FFTPVf+0x7e>
			}
		} else {
			// Step through each value of the W function
			for (int Wx = 0; Wx < node; Wx++) {
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	66bb      	str	r3, [r7, #104]	; 0x68
 8002ea8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002eaa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002eac:	429a      	cmp	r2, r3
 8002eae:	f280 809b 	bge.w	8002fe8 <_Z3FFTPVf+0x244>
				// Use Sine LUT to generate sine and cosine values faster
				int b = std::round(Wx * LUTSIZE / (2 * node));
 8002eb2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002eb4:	029a      	lsls	r2, r3, #10
 8002eb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff ff36 	bl	8002d30 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8002ec4:	ec54 3b10 	vmov	r3, r4, d0
 8002ec8:	4618      	mov	r0, r3
 8002eca:	4621      	mov	r1, r4
 8002ecc:	f7fd fdf8 	bl	8000ac0 <__aeabi_d2iz>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	64bb      	str	r3, [r7, #72]	; 0x48
				float s = SineLUT[b];
 8002ed4:	4a86      	ldr	r2, [pc, #536]	; (80030f0 <_Z3FFTPVf+0x34c>)
 8002ed6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	647b      	str	r3, [r7, #68]	; 0x44
				float c = SineLUT[b + LUTSIZE / 4 % LUTSIZE];
 8002ee0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ee2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002ee6:	4a82      	ldr	r2, [pc, #520]	; (80030f0 <_Z3FFTPVf+0x34c>)
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4413      	add	r3, r2
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	643b      	str	r3, [r7, #64]	; 0x40

				// replace pairs of nodes with updated values
				for (int p1 = Wx; p1 < FFTSAMPLES; p1 += node * 2) {
 8002ef0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ef2:	667b      	str	r3, [r7, #100]	; 0x64
 8002ef4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ef6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002efa:	da71      	bge.n	8002fe0 <_Z3FFTPVf+0x23c>
					int p2 = p1 + node;
 8002efc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002efe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f00:	4413      	add	r3, r2
 8002f02:	63fb      	str	r3, [r7, #60]	; 0x3c

					float sinP1 = candSin[p1];
 8002f04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	63bb      	str	r3, [r7, #56]	; 0x38
					float cosP1 = candCos[p1];
 8002f10:	4a76      	ldr	r2, [pc, #472]	; (80030ec <_Z3FFTPVf+0x348>)
 8002f12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	637b      	str	r3, [r7, #52]	; 0x34
					float sinP2 = candSin[p2];
 8002f1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	4413      	add	r3, r2
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	633b      	str	r3, [r7, #48]	; 0x30
					float cosP2 = candCos[p2];
 8002f28:	4a70      	ldr	r2, [pc, #448]	; (80030ec <_Z3FFTPVf+0x348>)
 8002f2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	4413      	add	r3, r2
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	62fb      	str	r3, [r7, #44]	; 0x2c

					float t1 = c * sinP2 - s * cosP2;
 8002f34:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f38:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002f3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f40:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002f44:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002f48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f50:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
					float t2 = c * cosP2 + s * sinP2;
 8002f54:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f58:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002f5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f60:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002f64:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002f68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f70:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

					candSin[p2] = sinP1 - t1;
 8002f74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002f80:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002f84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f88:	edc3 7a00 	vstr	s15, [r3]
					candCos[p2] = cosP1 - t2;
 8002f8c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002f90:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002f94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f98:	4a54      	ldr	r2, [pc, #336]	; (80030ec <_Z3FFTPVf+0x348>)
 8002f9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	edc3 7a00 	vstr	s15, [r3]
					candSin[p1] = sinP1 + t1;
 8002fa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	4413      	add	r3, r2
 8002fac:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002fb0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002fb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fb8:	edc3 7a00 	vstr	s15, [r3]
					candCos[p1] = cosP1 + t2;
 8002fbc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002fc0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002fc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc8:	4a48      	ldr	r2, [pc, #288]	; (80030ec <_Z3FFTPVf+0x348>)
 8002fca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4413      	add	r3, r2
 8002fd0:	edc3 7a00 	vstr	s15, [r3]
				for (int p1 = Wx; p1 < FFTSAMPLES; p1 += node * 2) {
 8002fd4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002fda:	4413      	add	r3, r2
 8002fdc:	667b      	str	r3, [r7, #100]	; 0x64
 8002fde:	e789      	b.n	8002ef4 <_Z3FFTPVf+0x150>
			for (int Wx = 0; Wx < node; Wx++) {
 8002fe0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	66bb      	str	r3, [r7, #104]	; 0x68
 8002fe6:	e75f      	b.n	8002ea8 <_Z3FFTPVf+0x104>
				}
			}
		}
		node = node * 2;
 8002fe8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	673b      	str	r3, [r7, #112]	; 0x70
	while (node < FFTSAMPLES) {
 8002fee:	e70e      	b.n	8002e0e <_Z3FFTPVf+0x6a>
	}

	// Combine sine and cosines to get amplitudes
	constexpr int width = OSCWIDTH / (FFTSAMPLES / 2);
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	623b      	str	r3, [r7, #32]
	for (int i = 1; i <= FFTSAMPLES / 2; i++) {
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	663b      	str	r3, [r7, #96]	; 0x60
 8002ff8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ffe:	dc70      	bgt.n	80030e2 <_Z3FFTPVf+0x33e>

		int left = (i - 1) * width;
 8003000:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003002:	3b01      	subs	r3, #1
 8003004:	61fb      	str	r3, [r7, #28]

		float x = std::sqrt(std::pow(candSin[i], 2) + std::pow(candCos[i], 2));
 8003006:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	4413      	add	r3, r2
 800300e:	edd3 7a00 	vldr	s15, [r3]
 8003012:	2002      	movs	r0, #2
 8003014:	eeb0 0a67 	vmov.f32	s0, s15
 8003018:	f7ff fea2 	bl	8002d60 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800301c:	ec55 4b10 	vmov	r4, r5, d0
 8003020:	4a32      	ldr	r2, [pc, #200]	; (80030ec <_Z3FFTPVf+0x348>)
 8003022:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	4413      	add	r3, r2
 8003028:	edd3 7a00 	vldr	s15, [r3]
 800302c:	2002      	movs	r0, #2
 800302e:	eeb0 0a67 	vmov.f32	s0, s15
 8003032:	f7ff fe95 	bl	8002d60 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8003036:	ec53 2b10 	vmov	r2, r3, d0
 800303a:	4620      	mov	r0, r4
 800303c:	4629      	mov	r1, r5
 800303e:	f7fd f8dd 	bl	80001fc <__adddf3>
 8003042:	4603      	mov	r3, r0
 8003044:	460c      	mov	r4, r1
 8003046:	ec44 3b17 	vmov	d7, r3, r4
 800304a:	eeb0 0a47 	vmov.f32	s0, s14
 800304e:	eef0 0a67 	vmov.f32	s1, s15
 8003052:	f000 ff99 	bl	8003f88 <sqrt>
 8003056:	ec54 3b10 	vmov	r3, r4, d0
 800305a:	4618      	mov	r0, r3
 800305c:	4621      	mov	r1, r4
 800305e:	f7fd fd57 	bl	8000b10 <__aeabi_d2f>
 8003062:	4603      	mov	r3, r0
 8003064:	61bb      	str	r3, [r7, #24]
		//float x = QuickHypotenuse(candSin[i], candCos[i]);

		int top = 239 * (1 - (x / (512 * FFTSAMPLES)));
 8003066:	ed97 7a06 	vldr	s14, [r7, #24]
 800306a:	eddf 6a22 	vldr	s13, [pc, #136]	; 80030f4 <_Z3FFTPVf+0x350>
 800306e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003072:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003076:	ee77 7a67 	vsub.f32	s15, s14, s15
 800307a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80030f8 <_Z3FFTPVf+0x354>
 800307e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003082:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003086:	ee17 3a90 	vmov	r3, s15
 800308a:	617b      	str	r3, [r7, #20]
		int x1 = left + width;
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	3301      	adds	r3, #1
 8003090:	613b      	str	r3, [r7, #16]

		lcd.ColourFill(left, top, x1, 239, LCD_BLUE);
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	b299      	uxth	r1, r3
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	b29a      	uxth	r2, r3
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	b298      	uxth	r0, r3
 800309e:	231f      	movs	r3, #31
 80030a0:	81bb      	strh	r3, [r7, #12]
 80030a2:	f107 030c 	add.w	r3, r7, #12
 80030a6:	9301      	str	r3, [sp, #4]
 80030a8:	23ef      	movs	r3, #239	; 0xef
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	4603      	mov	r3, r0
 80030ae:	4813      	ldr	r0, [pc, #76]	; (80030fc <_Z3FFTPVf+0x358>)
 80030b0:	f7fe fc28 	bl	8001904 <_ZN3Lcd10ColourFillEttttRKt>
		lcd.ColourFill(left, 0, x1, top - 1, LCD_BLACK);
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	b299      	uxth	r1, r3
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	b298      	uxth	r0, r3
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3b01      	subs	r3, #1
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2200      	movs	r2, #0
 80030c6:	81fa      	strh	r2, [r7, #14]
 80030c8:	f107 020e 	add.w	r2, r7, #14
 80030cc:	9201      	str	r2, [sp, #4]
 80030ce:	9300      	str	r3, [sp, #0]
 80030d0:	4603      	mov	r3, r0
 80030d2:	2200      	movs	r2, #0
 80030d4:	4809      	ldr	r0, [pc, #36]	; (80030fc <_Z3FFTPVf+0x358>)
 80030d6:	f7fe fc15 	bl	8001904 <_ZN3Lcd10ColourFillEttttRKt>
	for (int i = 1; i <= FFTSAMPLES / 2; i++) {
 80030da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80030dc:	3301      	adds	r3, #1
 80030de:	663b      	str	r3, [r7, #96]	; 0x60
 80030e0:	e78a      	b.n	8002ff8 <_Z3FFTPVf+0x254>

	}
	//CP_CAP

}
 80030e2:	bf00      	nop
 80030e4:	3778      	adds	r7, #120	; 0x78
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bdb0      	pop	{r4, r5, r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20002af0 	.word	0x20002af0
 80030f0:	200000b0 	.word	0x200000b0
 80030f4:	48800000 	.word	0x48800000
 80030f8:	436f0000 	.word	0x436f0000
 80030fc:	200032f4 	.word	0x200032f4

08003100 <main>:


int main(void) {
 8003100:	b590      	push	{r4, r7, lr}
 8003102:	b08d      	sub	sp, #52	; 0x34
 8003104:	af02      	add	r7, sp, #8
	SystemInit();				// Activates floating point coprocessor and resets clock
 8003106:	f000 faa1 	bl	800364c <SystemInit>
//	SystemClock_Config();		// Configure the clock and PLL - NB Currently done in SystemInit but will need updating for production board
	SystemCoreClockUpdate();	// Update SystemCoreClock (system clock frequency) derived from settings of oscillators, prescalers and PLL
 800310a:	f000 fad5 	bl	80036b8 <SystemCoreClockUpdate>
	InitCoverageTimer();		// Timer 4 only activated/deactivated when CP_ON/CP_CAP macros are used
 800310e:	f7ff fb27 	bl	8002760 <_Z17InitCoverageTimerv>
	InitLCDHardware();
 8003112:	f7ff f91f 	bl	8002354 <_Z15InitLCDHardwarev>
	InitADC();
 8003116:	f7ff f9ed 	bl	80024f4 <_Z7InitADCv>
	GenerateLUT();				// Generate Sine LUT used for FFT
 800311a:	f7ff fdc1 	bl	8002ca0 <_Z11GenerateLUTv>
	lcd.Init();					// Initialize ILI9341 LCD
 800311e:	4865      	ldr	r0, [pc, #404]	; (80032b4 <main+0x1b4>)
 8003120:	f7fd ff08 	bl	8000f34 <_ZN3Lcd4InitEv>
	lcd.Rotate(LCD_Landscape_Flipped);
 8003124:	2103      	movs	r1, #3
 8003126:	4863      	ldr	r0, [pc, #396]	; (80032b4 <main+0x1b4>)
 8003128:	f7fe fb8e 	bl	8001848 <_ZN3Lcd6RotateE17LCD_Orientation_t>
	lcd.ScreenFill(LCD_BLACK);
 800312c:	2300      	movs	r3, #0
 800312e:	80fb      	strh	r3, [r7, #6]
 8003130:	1dbb      	adds	r3, r7, #6
 8003132:	4619      	mov	r1, r3
 8003134:	485f      	ldr	r0, [pc, #380]	; (80032b4 <main+0x1b4>)
 8003136:	f7fe fbcb 	bl	80018d0 <_ZN3Lcd10ScreenFillERKt>

	// Test code
	//lcd.DrawString(60, 150, "Hello", &lcd.Font_Small, LCD_WHITE, LCD_BLUE);
	//lcd.DrawLine(0, 0, 120, 40, LCD_RED);

	captureABuffer = ChannelA0;
 800313a:	4b5f      	ldr	r3, [pc, #380]	; (80032b8 <main+0x1b8>)
 800313c:	4a5f      	ldr	r2, [pc, #380]	; (80032bc <main+0x1bc>)
 800313e:	601a      	str	r2, [r3, #0]
	captureBBuffer = ChannelB0;
 8003140:	4b5f      	ldr	r3, [pc, #380]	; (80032c0 <main+0x1c0>)
 8003142:	4a60      	ldr	r2, [pc, #384]	; (80032c4 <main+0x1c4>)
 8003144:	601a      	str	r2, [r3, #0]
	InitSampleAcquisition();
 8003146:	f7ff fad7 	bl	80026f8 <_Z21InitSampleAcquisitionv>

	while (1) {
		// Fourier Transform
		if (FFTMode) {
 800314a:	4b5f      	ldr	r3, [pc, #380]	; (80032c8 <main+0x1c8>)
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	d05c      	beq.n	800320e <main+0x10e>
			if (!capturing && (!dataAvailable[0] || !dataAvailable[1])) {
 8003154:	4b5d      	ldr	r3, [pc, #372]	; (80032cc <main+0x1cc>)
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	b2db      	uxtb	r3, r3
 800315a:	f083 0301 	eor.w	r3, r3, #1
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d011      	beq.n	8003188 <main+0x88>
 8003164:	4b5a      	ldr	r3, [pc, #360]	; (80032d0 <main+0x1d0>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	b2db      	uxtb	r3, r3
 800316a:	f083 0301 	eor.w	r3, r3, #1
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	d107      	bne.n	8003184 <main+0x84>
 8003174:	4b56      	ldr	r3, [pc, #344]	; (80032d0 <main+0x1d0>)
 8003176:	785b      	ldrb	r3, [r3, #1]
 8003178:	b2db      	uxtb	r3, r3
 800317a:	f083 0301 	eor.w	r3, r3, #1
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <main+0x88>
 8003184:	2301      	movs	r3, #1
 8003186:	e000      	b.n	800318a <main+0x8a>
 8003188:	2300      	movs	r3, #0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d01a      	beq.n	80031c4 <main+0xc4>
				capturing = true;
 800318e:	4b4f      	ldr	r3, [pc, #316]	; (80032cc <main+0x1cc>)
 8003190:	2201      	movs	r2, #1
 8003192:	701a      	strb	r2, [r3, #0]
				capturePos = 0;
 8003194:	4b4f      	ldr	r3, [pc, #316]	; (80032d4 <main+0x1d4>)
 8003196:	2200      	movs	r2, #0
 8003198:	801a      	strh	r2, [r3, #0]
				captureBufferNumber = dataAvailable[0] ? 1 : 0;
 800319a:	4b4d      	ldr	r3, [pc, #308]	; (80032d0 <main+0x1d0>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <main+0xa8>
 80031a4:	2201      	movs	r2, #1
 80031a6:	e000      	b.n	80031aa <main+0xaa>
 80031a8:	2200      	movs	r2, #0
 80031aa:	4b4b      	ldr	r3, [pc, #300]	; (80032d8 <main+0x1d8>)
 80031ac:	701a      	strb	r2, [r3, #0]
				candSin = captureBufferNumber == 0 ? candSin0 : candSin1;
 80031ae:	4b4a      	ldr	r3, [pc, #296]	; (80032d8 <main+0x1d8>)
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <main+0xbc>
 80031b8:	4b48      	ldr	r3, [pc, #288]	; (80032dc <main+0x1dc>)
 80031ba:	e000      	b.n	80031be <main+0xbe>
 80031bc:	4b48      	ldr	r3, [pc, #288]	; (80032e0 <main+0x1e0>)
 80031be:	4a49      	ldr	r2, [pc, #292]	; (80032e4 <main+0x1e4>)
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	e7c2      	b.n	800314a <main+0x4a>
			} else {
				// select correct draw buffer based on whether buffer 0 or 1 contains data
				if (dataAvailable[0])		drawBufferNumber = 0;
 80031c4:	4b42      	ldr	r3, [pc, #264]	; (80032d0 <main+0x1d0>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <main+0xd6>
 80031ce:	4b46      	ldr	r3, [pc, #280]	; (80032e8 <main+0x1e8>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]
 80031d4:	e008      	b.n	80031e8 <main+0xe8>
				else if (dataAvailable[1])	drawBufferNumber = 1;
 80031d6:	4b3e      	ldr	r3, [pc, #248]	; (80032d0 <main+0x1d0>)
 80031d8:	785b      	ldrb	r3, [r3, #1]
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 8193 	beq.w	8003508 <main+0x408>
 80031e2:	4b41      	ldr	r3, [pc, #260]	; (80032e8 <main+0x1e8>)
 80031e4:	2201      	movs	r2, #1
 80031e6:	701a      	strb	r2, [r3, #0]
				else continue;

				//lcd.ScreenFill(LCD_BLACK);

				FFT(drawBufferNumber == 0 ? candSin0 : candSin1);
 80031e8:	4b3f      	ldr	r3, [pc, #252]	; (80032e8 <main+0x1e8>)
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <main+0xf6>
 80031f2:	4b3a      	ldr	r3, [pc, #232]	; (80032dc <main+0x1dc>)
 80031f4:	e000      	b.n	80031f8 <main+0xf8>
 80031f6:	4b3a      	ldr	r3, [pc, #232]	; (80032e0 <main+0x1e0>)
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7ff fdd3 	bl	8002da4 <_Z3FFTPVf>
				dataAvailable[drawBufferNumber] = false;
 80031fe:	4b3a      	ldr	r3, [pc, #232]	; (80032e8 <main+0x1e8>)
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	b2db      	uxtb	r3, r3
 8003204:	461a      	mov	r2, r3
 8003206:	4b32      	ldr	r3, [pc, #200]	; (80032d0 <main+0x1d0>)
 8003208:	2100      	movs	r1, #0
 800320a:	5499      	strb	r1, [r3, r2]
 800320c:	e79d      	b.n	800314a <main+0x4a>

		} else {
			// Oscilloscope mode

			// check if we should start drawing
			if (!drawing && capturing) {
 800320e:	4b37      	ldr	r3, [pc, #220]	; (80032ec <main+0x1ec>)
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	b2db      	uxtb	r3, r3
 8003214:	f083 0301 	eor.w	r3, r3, #1
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d006      	beq.n	800322c <main+0x12c>
 800321e:	4b2b      	ldr	r3, [pc, #172]	; (80032cc <main+0x1cc>)
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <main+0x12c>
 8003228:	2301      	movs	r3, #1
 800322a:	e000      	b.n	800322e <main+0x12e>
 800322c:	2300      	movs	r3, #0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d01e      	beq.n	8003270 <main+0x170>
				drawBufferNumber = captureBufferNumber;
 8003232:	4b29      	ldr	r3, [pc, #164]	; (80032d8 <main+0x1d8>)
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	b2da      	uxtb	r2, r3
 8003238:	4b2b      	ldr	r3, [pc, #172]	; (80032e8 <main+0x1e8>)
 800323a:	701a      	strb	r2, [r3, #0]
				drawing = true;
 800323c:	4b2b      	ldr	r3, [pc, #172]	; (80032ec <main+0x1ec>)
 800323e:	2201      	movs	r2, #1
 8003240:	701a      	strb	r2, [r3, #0]
				drawPos = 0;
 8003242:	4b2b      	ldr	r3, [pc, #172]	; (80032f0 <main+0x1f0>)
 8003244:	2200      	movs	r2, #0
 8003246:	801a      	strh	r2, [r3, #0]

				// Get a pointer to the current draw buffer
				drawABuffer = drawBufferNumber == 0 ? ChannelA0 : ChannelA1;
 8003248:	4b27      	ldr	r3, [pc, #156]	; (80032e8 <main+0x1e8>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <main+0x156>
 8003252:	4b1a      	ldr	r3, [pc, #104]	; (80032bc <main+0x1bc>)
 8003254:	e000      	b.n	8003258 <main+0x158>
 8003256:	4b27      	ldr	r3, [pc, #156]	; (80032f4 <main+0x1f4>)
 8003258:	4a27      	ldr	r2, [pc, #156]	; (80032f8 <main+0x1f8>)
 800325a:	6013      	str	r3, [r2, #0]
				drawBBuffer = drawBufferNumber == 0 ? ChannelB0 : ChannelB1;
 800325c:	4b22      	ldr	r3, [pc, #136]	; (80032e8 <main+0x1e8>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <main+0x16a>
 8003266:	4b17      	ldr	r3, [pc, #92]	; (80032c4 <main+0x1c4>)
 8003268:	e000      	b.n	800326c <main+0x16c>
 800326a:	4b24      	ldr	r3, [pc, #144]	; (80032fc <main+0x1fc>)
 800326c:	4a24      	ldr	r2, [pc, #144]	; (8003300 <main+0x200>)
 800326e:	6013      	str	r3, [r2, #0]
			}

			// Check if drawing and that the sample capture is at or ahead of the draw position
			if (drawing && (drawBufferNumber != captureBufferNumber || (captureBufferNumber == 0 ? captureSamples0 : captureSamples1) >= drawPos)) {
 8003270:	4b1e      	ldr	r3, [pc, #120]	; (80032ec <main+0x1ec>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d048      	beq.n	800330c <main+0x20c>
 800327a:	4b1b      	ldr	r3, [pc, #108]	; (80032e8 <main+0x1e8>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	b2da      	uxtb	r2, r3
 8003280:	4b15      	ldr	r3, [pc, #84]	; (80032d8 <main+0x1d8>)
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	b2db      	uxtb	r3, r3
 8003286:	429a      	cmp	r2, r3
 8003288:	d112      	bne.n	80032b0 <main+0x1b0>
 800328a:	4b13      	ldr	r3, [pc, #76]	; (80032d8 <main+0x1d8>)
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b00      	cmp	r3, #0
 8003292:	d104      	bne.n	800329e <main+0x19e>
 8003294:	4b1b      	ldr	r3, [pc, #108]	; (8003304 <main+0x204>)
 8003296:	881b      	ldrh	r3, [r3, #0]
 8003298:	b21b      	sxth	r3, r3
 800329a:	461a      	mov	r2, r3
 800329c:	e003      	b.n	80032a6 <main+0x1a6>
 800329e:	4b1a      	ldr	r3, [pc, #104]	; (8003308 <main+0x208>)
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	b21b      	sxth	r3, r3
 80032a4:	461a      	mov	r2, r3
 80032a6:	4b12      	ldr	r3, [pc, #72]	; (80032f0 <main+0x1f0>)
 80032a8:	881b      	ldrh	r3, [r3, #0]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	429a      	cmp	r2, r3
 80032ae:	db2d      	blt.n	800330c <main+0x20c>
 80032b0:	2301      	movs	r3, #1
 80032b2:	e02c      	b.n	800330e <main+0x20e>
 80032b4:	200032f4 	.word	0x200032f4
 80032b8:	20001ab8 	.word	0x20001ab8
 80032bc:	200010b8 	.word	0x200010b8
 80032c0:	20001abc 	.word	0x20001abc
 80032c4:	200015b8 	.word	0x200015b8
 80032c8:	20000002 	.word	0x20000002
 80032cc:	20001ad0 	.word	0x20001ad0
 80032d0:	20001ae8 	.word	0x20001ae8
 80032d4:	20001ac8 	.word	0x20001ac8
 80032d8:	20001add 	.word	0x20001add
 80032dc:	20001aec 	.word	0x20001aec
 80032e0:	200022ec 	.word	0x200022ec
 80032e4:	20002aec 	.word	0x20002aec
 80032e8:	20001ade 	.word	0x20001ade
 80032ec:	20001adc 	.word	0x20001adc
 80032f0:	20001aca 	.word	0x20001aca
 80032f4:	20001338 	.word	0x20001338
 80032f8:	20001ac0 	.word	0x20001ac0
 80032fc:	20001838 	.word	0x20001838
 8003300:	20001ac4 	.word	0x20001ac4
 8003304:	20001ad8 	.word	0x20001ad8
 8003308:	20001ada 	.word	0x20001ada
 800330c:	2300      	movs	r3, #0
 800330e:	2b00      	cmp	r3, #0
 8003310:	f43f af1b 	beq.w	800314a <main+0x4a>

				// Calculate offset between capture and drawing positions to display correct sample
				uint16_t calculatedOffset = (drawOffset[drawBufferNumber] + drawPos) % OSCWIDTH;
 8003314:	4b7d      	ldr	r3, [pc, #500]	; (800350c <main+0x40c>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	b2db      	uxtb	r3, r3
 800331a:	461a      	mov	r2, r3
 800331c:	4b7c      	ldr	r3, [pc, #496]	; (8003510 <main+0x410>)
 800331e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003322:	b21b      	sxth	r3, r3
 8003324:	461a      	mov	r2, r3
 8003326:	4b7b      	ldr	r3, [pc, #492]	; (8003514 <main+0x414>)
 8003328:	881b      	ldrh	r3, [r3, #0]
 800332a:	b29b      	uxth	r3, r3
 800332c:	441a      	add	r2, r3
 800332e:	4b7a      	ldr	r3, [pc, #488]	; (8003518 <main+0x418>)
 8003330:	fb83 1302 	smull	r1, r3, r3, r2
 8003334:	11d9      	asrs	r1, r3, #7
 8003336:	17d3      	asrs	r3, r2, #31
 8003338:	1ac9      	subs	r1, r1, r3
 800333a:	460b      	mov	r3, r1
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	019b      	lsls	r3, r3, #6
 8003342:	1ad1      	subs	r1, r2, r3
 8003344:	460b      	mov	r3, r1
 8003346:	84fb      	strh	r3, [r7, #38]	; 0x26

				// Set previous pixel to current pixel if starting a new screen
				if (drawPos == 0) {
 8003348:	4b72      	ldr	r3, [pc, #456]	; (8003514 <main+0x414>)
 800334a:	881b      	ldrh	r3, [r3, #0]
 800334c:	b29b      	uxth	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	bf0c      	ite	eq
 8003352:	2301      	moveq	r3, #1
 8003354:	2300      	movne	r3, #0
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	d013      	beq.n	8003384 <main+0x284>
					prevAPixel = drawABuffer[calculatedOffset];
 800335c:	4b6f      	ldr	r3, [pc, #444]	; (800351c <main+0x41c>)
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	4413      	add	r3, r2
 8003366:	881b      	ldrh	r3, [r3, #0]
 8003368:	b21b      	sxth	r3, r3
 800336a:	b29a      	uxth	r2, r3
 800336c:	4b6c      	ldr	r3, [pc, #432]	; (8003520 <main+0x420>)
 800336e:	801a      	strh	r2, [r3, #0]
					prevBPixel = drawBBuffer[calculatedOffset];
 8003370:	4b6c      	ldr	r3, [pc, #432]	; (8003524 <main+0x424>)
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	4413      	add	r3, r2
 800337a:	881b      	ldrh	r3, [r3, #0]
 800337c:	b21b      	sxth	r3, r3
 800337e:	b29a      	uxth	r2, r3
 8003380:	4b69      	ldr	r3, [pc, #420]	; (8003528 <main+0x428>)
 8003382:	801a      	strh	r2, [r3, #0]
				}

				// Draw a black line over previous sample
				lcd.DrawLine(drawPos, 0, drawPos, 239, LCD_BLACK);
 8003384:	4b63      	ldr	r3, [pc, #396]	; (8003514 <main+0x414>)
 8003386:	881b      	ldrh	r3, [r3, #0]
 8003388:	b299      	uxth	r1, r3
 800338a:	4b62      	ldr	r3, [pc, #392]	; (8003514 <main+0x414>)
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	b29a      	uxth	r2, r3
 8003390:	2300      	movs	r3, #0
 8003392:	60bb      	str	r3, [r7, #8]
 8003394:	f107 0308 	add.w	r3, r7, #8
 8003398:	9301      	str	r3, [sp, #4]
 800339a:	23ef      	movs	r3, #239	; 0xef
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	4613      	mov	r3, r2
 80033a0:	2200      	movs	r2, #0
 80033a2:	4862      	ldr	r0, [pc, #392]	; (800352c <main+0x42c>)
 80033a4:	f7fe fb74 	bl	8001a90 <_ZN3Lcd8DrawLineEttttRKm>

				// Draw current samples as lines from previous pixel position to current sample position
				lcd.DrawLine(drawPos, drawABuffer[calculatedOffset], drawPos, prevAPixel, LCD_GREEN);
 80033a8:	4b5a      	ldr	r3, [pc, #360]	; (8003514 <main+0x414>)
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	b299      	uxth	r1, r3
 80033ae:	4b5b      	ldr	r3, [pc, #364]	; (800351c <main+0x41c>)
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	4413      	add	r3, r2
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	b21b      	sxth	r3, r3
 80033bc:	b298      	uxth	r0, r3
 80033be:	4b55      	ldr	r3, [pc, #340]	; (8003514 <main+0x414>)
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	b29c      	uxth	r4, r3
 80033c4:	4b56      	ldr	r3, [pc, #344]	; (8003520 <main+0x420>)
 80033c6:	881b      	ldrh	r3, [r3, #0]
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80033ce:	60fa      	str	r2, [r7, #12]
 80033d0:	f107 020c 	add.w	r2, r7, #12
 80033d4:	9201      	str	r2, [sp, #4]
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	4623      	mov	r3, r4
 80033da:	4602      	mov	r2, r0
 80033dc:	4853      	ldr	r0, [pc, #332]	; (800352c <main+0x42c>)
 80033de:	f7fe fb57 	bl	8001a90 <_ZN3Lcd8DrawLineEttttRKm>
				lcd.DrawLine(drawPos, drawBBuffer[calculatedOffset], drawPos, prevBPixel, LCD_LIGHTBLUE);
 80033e2:	4b4c      	ldr	r3, [pc, #304]	; (8003514 <main+0x414>)
 80033e4:	881b      	ldrh	r3, [r3, #0]
 80033e6:	b299      	uxth	r1, r3
 80033e8:	4b4e      	ldr	r3, [pc, #312]	; (8003524 <main+0x424>)
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	4413      	add	r3, r2
 80033f2:	881b      	ldrh	r3, [r3, #0]
 80033f4:	b21b      	sxth	r3, r3
 80033f6:	b298      	uxth	r0, r3
 80033f8:	4b46      	ldr	r3, [pc, #280]	; (8003514 <main+0x414>)
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	b29c      	uxth	r4, r3
 80033fe:	4b4a      	ldr	r3, [pc, #296]	; (8003528 <main+0x428>)
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	b29b      	uxth	r3, r3
 8003404:	f240 521d 	movw	r2, #1309	; 0x51d
 8003408:	613a      	str	r2, [r7, #16]
 800340a:	f107 0210 	add.w	r2, r7, #16
 800340e:	9201      	str	r2, [sp, #4]
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	4623      	mov	r3, r4
 8003414:	4602      	mov	r2, r0
 8003416:	4845      	ldr	r0, [pc, #276]	; (800352c <main+0x42c>)
 8003418:	f7fe fb3a 	bl	8001a90 <_ZN3Lcd8DrawLineEttttRKm>

				// Store previous sample so next sample can be drawn as a line from old to new
				prevAPixel = drawABuffer[calculatedOffset];
 800341c:	4b3f      	ldr	r3, [pc, #252]	; (800351c <main+0x41c>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003422:	005b      	lsls	r3, r3, #1
 8003424:	4413      	add	r3, r2
 8003426:	881b      	ldrh	r3, [r3, #0]
 8003428:	b21b      	sxth	r3, r3
 800342a:	b29a      	uxth	r2, r3
 800342c:	4b3c      	ldr	r3, [pc, #240]	; (8003520 <main+0x420>)
 800342e:	801a      	strh	r2, [r3, #0]
				prevBPixel = drawBBuffer[calculatedOffset];
 8003430:	4b3c      	ldr	r3, [pc, #240]	; (8003524 <main+0x424>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4413      	add	r3, r2
 800343a:	881b      	ldrh	r3, [r3, #0]
 800343c:	b21b      	sxth	r3, r3
 800343e:	b29a      	uxth	r2, r3
 8003440:	4b39      	ldr	r3, [pc, #228]	; (8003528 <main+0x428>)
 8003442:	801a      	strh	r2, [r3, #0]

				drawPos ++;
 8003444:	4b33      	ldr	r3, [pc, #204]	; (8003514 <main+0x414>)
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	b29b      	uxth	r3, r3
 800344a:	3301      	adds	r3, #1
 800344c:	b29a      	uxth	r2, r3
 800344e:	4b31      	ldr	r3, [pc, #196]	; (8003514 <main+0x414>)
 8003450:	801a      	strh	r2, [r3, #0]
				if (drawPos == OSCWIDTH) drawing = false;
 8003452:	4b30      	ldr	r3, [pc, #192]	; (8003514 <main+0x414>)
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	b29b      	uxth	r3, r3
 8003458:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800345c:	bf0c      	ite	eq
 800345e:	2301      	moveq	r3, #1
 8003460:	2300      	movne	r3, #0
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b00      	cmp	r3, #0
 8003466:	d002      	beq.n	800346e <main+0x36e>
 8003468:	4b31      	ldr	r3, [pc, #196]	; (8003530 <main+0x430>)
 800346a:	2200      	movs	r2, #0
 800346c:	701a      	strb	r2, [r3, #0]

				// Draw trigger as a yellow cross
				if (drawPos == trigger.x + 4) {
 800346e:	4b29      	ldr	r3, [pc, #164]	; (8003514 <main+0x414>)
 8003470:	881b      	ldrh	r3, [r3, #0]
 8003472:	b29b      	uxth	r3, r3
 8003474:	461a      	mov	r2, r3
 8003476:	4b2f      	ldr	r3, [pc, #188]	; (8003534 <main+0x434>)
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	3304      	adds	r3, #4
 800347c:	429a      	cmp	r2, r3
 800347e:	bf0c      	ite	eq
 8003480:	2301      	moveq	r3, #1
 8003482:	2300      	movne	r3, #0
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	f43f ae5f 	beq.w	800314a <main+0x4a>
					lcd.DrawLine(trigger.x, trigger.y - 4, trigger.x, trigger.y + 4, LCD_YELLOW);
 800348c:	4b29      	ldr	r3, [pc, #164]	; (8003534 <main+0x434>)
 800348e:	8819      	ldrh	r1, [r3, #0]
 8003490:	4b28      	ldr	r3, [pc, #160]	; (8003534 <main+0x434>)
 8003492:	885b      	ldrh	r3, [r3, #2]
 8003494:	3b04      	subs	r3, #4
 8003496:	b298      	uxth	r0, r3
 8003498:	4b26      	ldr	r3, [pc, #152]	; (8003534 <main+0x434>)
 800349a:	881c      	ldrh	r4, [r3, #0]
 800349c:	4b25      	ldr	r3, [pc, #148]	; (8003534 <main+0x434>)
 800349e:	885b      	ldrh	r3, [r3, #2]
 80034a0:	3304      	adds	r3, #4
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80034a8:	617a      	str	r2, [r7, #20]
 80034aa:	f107 0214 	add.w	r2, r7, #20
 80034ae:	9201      	str	r2, [sp, #4]
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	4623      	mov	r3, r4
 80034b4:	4602      	mov	r2, r0
 80034b6:	481d      	ldr	r0, [pc, #116]	; (800352c <main+0x42c>)
 80034b8:	f7fe faea 	bl	8001a90 <_ZN3Lcd8DrawLineEttttRKm>
					lcd.DrawLine(std::max(trigger.x - 4, 0), trigger.y, trigger.x + 4, trigger.y, LCD_YELLOW);
 80034bc:	4b1d      	ldr	r3, [pc, #116]	; (8003534 <main+0x434>)
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	3b04      	subs	r3, #4
 80034c2:	61bb      	str	r3, [r7, #24]
 80034c4:	2300      	movs	r3, #0
 80034c6:	61fb      	str	r3, [r7, #28]
 80034c8:	f107 021c 	add.w	r2, r7, #28
 80034cc:	f107 0318 	add.w	r3, r7, #24
 80034d0:	4611      	mov	r1, r2
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 f830 	bl	8003538 <_ZSt3maxIiERKT_S2_S2_>
 80034d8:	4603      	mov	r3, r0
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	b299      	uxth	r1, r3
 80034de:	4b15      	ldr	r3, [pc, #84]	; (8003534 <main+0x434>)
 80034e0:	8858      	ldrh	r0, [r3, #2]
 80034e2:	4b14      	ldr	r3, [pc, #80]	; (8003534 <main+0x434>)
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	3304      	adds	r3, #4
 80034e8:	b29c      	uxth	r4, r3
 80034ea:	4b12      	ldr	r3, [pc, #72]	; (8003534 <main+0x434>)
 80034ec:	885b      	ldrh	r3, [r3, #2]
 80034ee:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80034f2:	623a      	str	r2, [r7, #32]
 80034f4:	f107 0220 	add.w	r2, r7, #32
 80034f8:	9201      	str	r2, [sp, #4]
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	4623      	mov	r3, r4
 80034fe:	4602      	mov	r2, r0
 8003500:	480a      	ldr	r0, [pc, #40]	; (800352c <main+0x42c>)
 8003502:	f7fe fac5 	bl	8001a90 <_ZN3Lcd8DrawLineEttttRKm>
 8003506:	e620      	b.n	800314a <main+0x4a>
				else continue;
 8003508:	bf00      	nop
				}
			}
		}

	}
 800350a:	e61e      	b.n	800314a <main+0x4a>
 800350c:	20001ade 	.word	0x20001ade
 8003510:	20001ae4 	.word	0x20001ae4
 8003514:	20001aca 	.word	0x20001aca
 8003518:	66666667 	.word	0x66666667
 800351c:	20001ac0 	.word	0x20001ac0
 8003520:	20001acc 	.word	0x20001acc
 8003524:	20001ac4 	.word	0x20001ac4
 8003528:	20001ace 	.word	0x20001ace
 800352c:	200032f4 	.word	0x200032f4
 8003530:	20001adc 	.word	0x20001adc
 8003534:	20000004 	.word	0x20000004

08003538 <_ZSt3maxIiERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	429a      	cmp	r2, r3
 800354c:	da01      	bge.n	8003552 <_ZSt3maxIiERKT_S2_S2_+0x1a>
	return __b;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	e000      	b.n	8003554 <_ZSt3maxIiERKT_S2_S2_+0x1c>
      return __a;
 8003552:	687b      	ldr	r3, [r7, #4]
    }
 8003554:	4618      	mov	r0, r3
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <_Z41__static_initialization_and_destruction_0ii>:
}
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d107      	bne.n	8003580 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003576:	4293      	cmp	r3, r2
 8003578:	d102      	bne.n	8003580 <_Z41__static_initialization_and_destruction_0ii+0x20>
Lcd lcd;
 800357a:	4803      	ldr	r0, [pc, #12]	; (8003588 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800357c:	f7ff f914 	bl	80027a8 <_ZN3LcdC1Ev>
}
 8003580:	bf00      	nop
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	200032f4 	.word	0x200032f4

0800358c <_GLOBAL__sub_I__Z18SystemClock_Configv>:
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
 8003590:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003594:	2001      	movs	r0, #1
 8003596:	f7ff ffe3 	bl	8003560 <_Z41__static_initialization_and_destruction_0ii>
 800359a:	bd80      	pop	{r7, pc}

0800359c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800359c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035d4 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80035a0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80035a2:	e003      	b.n	80035ac <LoopCopyDataInit>

080035a4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80035a4:	4b0c      	ldr	r3, [pc, #48]	; (80035d8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80035a6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80035a8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80035aa:	3104      	adds	r1, #4

080035ac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80035ac:	480b      	ldr	r0, [pc, #44]	; (80035dc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80035ae:	4b0c      	ldr	r3, [pc, #48]	; (80035e0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80035b0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80035b2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80035b4:	d3f6      	bcc.n	80035a4 <CopyDataInit>
  ldr  r2, =_sbss
 80035b6:	4a0b      	ldr	r2, [pc, #44]	; (80035e4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80035b8:	e002      	b.n	80035c0 <LoopFillZerobss>

080035ba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80035ba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80035bc:	f842 3b04 	str.w	r3, [r2], #4

080035c0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80035c0:	4b09      	ldr	r3, [pc, #36]	; (80035e8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80035c2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80035c4:	d3f9      	bcc.n	80035ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80035c6:	f000 f841 	bl	800364c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035ca:	f002 fba1 	bl	8005d10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035ce:	f7ff fd97 	bl	8003100 <main>
  bx  lr    
 80035d2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80035d4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80035d8:	08008bf4 	.word	0x08008bf4
  ldr  r0, =_sdata
 80035dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80035e0:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 80035e4:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 80035e8:	200033cc 	.word	0x200033cc

080035ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035ec:	e7fe      	b.n	80035ec <ADC_IRQHandler>

080035ee <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80035ee:	b480      	push	{r7}
 80035f0:	af00      	add	r7, sp, #0
}
 80035f2:	bf00      	nop
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80035fc:	b480      	push	{r7}
 80035fe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003600:	e7fe      	b.n	8003600 <HardFault_Handler+0x4>

08003602 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003602:	b480      	push	{r7}
 8003604:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003606:	e7fe      	b.n	8003606 <MemManage_Handler+0x4>

08003608 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800360c:	e7fe      	b.n	800360c <BusFault_Handler+0x4>

0800360e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800360e:	b480      	push	{r7}
 8003610:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003612:	e7fe      	b.n	8003612 <UsageFault_Handler+0x4>

08003614 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
}
 8003618:	bf00      	nop
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003622:	b480      	push	{r7}
 8003624:	af00      	add	r7, sp, #0
}
 8003626:	bf00      	nop
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
}
 8003634:	bf00      	nop
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr

0800363e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800363e:	b480      	push	{r7}
 8003640:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8003642:	bf00      	nop
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003650:	4a16      	ldr	r2, [pc, #88]	; (80036ac <SystemInit+0x60>)
 8003652:	4b16      	ldr	r3, [pc, #88]	; (80036ac <SystemInit+0x60>)
 8003654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003658:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800365c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003660:	4a13      	ldr	r2, [pc, #76]	; (80036b0 <SystemInit+0x64>)
 8003662:	4b13      	ldr	r3, [pc, #76]	; (80036b0 <SystemInit+0x64>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f043 0301 	orr.w	r3, r3, #1
 800366a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800366c:	4b10      	ldr	r3, [pc, #64]	; (80036b0 <SystemInit+0x64>)
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003672:	4a0f      	ldr	r2, [pc, #60]	; (80036b0 <SystemInit+0x64>)
 8003674:	4b0e      	ldr	r3, [pc, #56]	; (80036b0 <SystemInit+0x64>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800367c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003680:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003682:	4b0b      	ldr	r3, [pc, #44]	; (80036b0 <SystemInit+0x64>)
 8003684:	4a0b      	ldr	r2, [pc, #44]	; (80036b4 <SystemInit+0x68>)
 8003686:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003688:	4a09      	ldr	r2, [pc, #36]	; (80036b0 <SystemInit+0x64>)
 800368a:	4b09      	ldr	r3, [pc, #36]	; (80036b0 <SystemInit+0x64>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003692:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003694:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <SystemInit+0x64>)
 8003696:	2200      	movs	r2, #0
 8003698:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800369a:	f000 f889 	bl	80037b0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800369e:	4b03      	ldr	r3, [pc, #12]	; (80036ac <SystemInit+0x60>)
 80036a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80036a4:	609a      	str	r2, [r3, #8]
#endif
}
 80036a6:	bf00      	nop
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	e000ed00 	.word	0xe000ed00
 80036b0:	40023800 	.word	0x40023800
 80036b4:	24003010 	.word	0x24003010

080036b8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b087      	sub	sp, #28
 80036bc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80036be:	2300      	movs	r3, #0
 80036c0:	613b      	str	r3, [r7, #16]
 80036c2:	2300      	movs	r3, #0
 80036c4:	617b      	str	r3, [r7, #20]
 80036c6:	2302      	movs	r3, #2
 80036c8:	60fb      	str	r3, [r7, #12]
 80036ca:	2300      	movs	r3, #0
 80036cc:	60bb      	str	r3, [r7, #8]
 80036ce:	2302      	movs	r3, #2
 80036d0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80036d2:	4b32      	ldr	r3, [pc, #200]	; (800379c <SystemCoreClockUpdate+0xe4>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	2b04      	cmp	r3, #4
 80036e0:	d007      	beq.n	80036f2 <SystemCoreClockUpdate+0x3a>
 80036e2:	2b08      	cmp	r3, #8
 80036e4:	d009      	beq.n	80036fa <SystemCoreClockUpdate+0x42>
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d13d      	bne.n	8003766 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80036ea:	4b2d      	ldr	r3, [pc, #180]	; (80037a0 <SystemCoreClockUpdate+0xe8>)
 80036ec:	4a2d      	ldr	r2, [pc, #180]	; (80037a4 <SystemCoreClockUpdate+0xec>)
 80036ee:	601a      	str	r2, [r3, #0]
      break;
 80036f0:	e03d      	b.n	800376e <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80036f2:	4b2b      	ldr	r3, [pc, #172]	; (80037a0 <SystemCoreClockUpdate+0xe8>)
 80036f4:	4a2c      	ldr	r2, [pc, #176]	; (80037a8 <SystemCoreClockUpdate+0xf0>)
 80036f6:	601a      	str	r2, [r3, #0]
      break;
 80036f8:	e039      	b.n	800376e <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80036fa:	4b28      	ldr	r3, [pc, #160]	; (800379c <SystemCoreClockUpdate+0xe4>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	0d9b      	lsrs	r3, r3, #22
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003706:	4b25      	ldr	r3, [pc, #148]	; (800379c <SystemCoreClockUpdate+0xe4>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800370e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00c      	beq.n	8003730 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003716:	4a24      	ldr	r2, [pc, #144]	; (80037a8 <SystemCoreClockUpdate+0xf0>)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	fbb2 f3f3 	udiv	r3, r2, r3
 800371e:	4a1f      	ldr	r2, [pc, #124]	; (800379c <SystemCoreClockUpdate+0xe4>)
 8003720:	6852      	ldr	r2, [r2, #4]
 8003722:	0992      	lsrs	r2, r2, #6
 8003724:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003728:	fb02 f303 	mul.w	r3, r2, r3
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	e00b      	b.n	8003748 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003730:	4a1c      	ldr	r2, [pc, #112]	; (80037a4 <SystemCoreClockUpdate+0xec>)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	fbb2 f3f3 	udiv	r3, r2, r3
 8003738:	4a18      	ldr	r2, [pc, #96]	; (800379c <SystemCoreClockUpdate+0xe4>)
 800373a:	6852      	ldr	r2, [r2, #4]
 800373c:	0992      	lsrs	r2, r2, #6
 800373e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003742:	fb02 f303 	mul.w	r3, r2, r3
 8003746:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003748:	4b14      	ldr	r3, [pc, #80]	; (800379c <SystemCoreClockUpdate+0xe4>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	0c1b      	lsrs	r3, r3, #16
 800374e:	f003 0303 	and.w	r3, r3, #3
 8003752:	3301      	adds	r3, #1
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003760:	4a0f      	ldr	r2, [pc, #60]	; (80037a0 <SystemCoreClockUpdate+0xe8>)
 8003762:	6013      	str	r3, [r2, #0]
      break;
 8003764:	e003      	b.n	800376e <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8003766:	4b0e      	ldr	r3, [pc, #56]	; (80037a0 <SystemCoreClockUpdate+0xe8>)
 8003768:	4a0e      	ldr	r2, [pc, #56]	; (80037a4 <SystemCoreClockUpdate+0xec>)
 800376a:	601a      	str	r2, [r3, #0]
      break;
 800376c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800376e:	4b0b      	ldr	r3, [pc, #44]	; (800379c <SystemCoreClockUpdate+0xe4>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	091b      	lsrs	r3, r3, #4
 8003774:	f003 030f 	and.w	r3, r3, #15
 8003778:	4a0c      	ldr	r2, [pc, #48]	; (80037ac <SystemCoreClockUpdate+0xf4>)
 800377a:	5cd3      	ldrb	r3, [r2, r3]
 800377c:	b2db      	uxtb	r3, r3
 800377e:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003780:	4b07      	ldr	r3, [pc, #28]	; (80037a0 <SystemCoreClockUpdate+0xe8>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	fa22 f303 	lsr.w	r3, r2, r3
 800378a:	4a05      	ldr	r2, [pc, #20]	; (80037a0 <SystemCoreClockUpdate+0xe8>)
 800378c:	6013      	str	r3, [r2, #0]
}
 800378e:	bf00      	nop
 8003790:	371c      	adds	r7, #28
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	40023800 	.word	0x40023800
 80037a0:	20000008 	.word	0x20000008
 80037a4:	00f42400 	.word	0x00f42400
 80037a8:	007a1200 	.word	0x007a1200
 80037ac:	2000000c 	.word	0x2000000c

080037b0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80037b6:	2300      	movs	r3, #0
 80037b8:	607b      	str	r3, [r7, #4]
 80037ba:	2300      	movs	r3, #0
 80037bc:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80037be:	4a36      	ldr	r2, [pc, #216]	; (8003898 <SetSysClock+0xe8>)
 80037c0:	4b35      	ldr	r3, [pc, #212]	; (8003898 <SetSysClock+0xe8>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c8:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80037ca:	4b33      	ldr	r3, [pc, #204]	; (8003898 <SetSysClock+0xe8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3301      	adds	r3, #1
 80037d8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d103      	bne.n	80037e8 <SetSysClock+0x38>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80037e6:	d1f0      	bne.n	80037ca <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80037e8:	4b2b      	ldr	r3, [pc, #172]	; (8003898 <SetSysClock+0xe8>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80037f4:	2301      	movs	r3, #1
 80037f6:	603b      	str	r3, [r7, #0]
 80037f8:	e001      	b.n	80037fe <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80037fa:	2300      	movs	r3, #0
 80037fc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d102      	bne.n	800380a <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003804:	4b24      	ldr	r3, [pc, #144]	; (8003898 <SetSysClock+0xe8>)
 8003806:	4a25      	ldr	r2, [pc, #148]	; (800389c <SetSysClock+0xec>)
 8003808:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800380a:	4a23      	ldr	r2, [pc, #140]	; (8003898 <SetSysClock+0xe8>)
 800380c:	4b22      	ldr	r3, [pc, #136]	; (8003898 <SetSysClock+0xe8>)
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003814:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003816:	4a22      	ldr	r2, [pc, #136]	; (80038a0 <SetSysClock+0xf0>)
 8003818:	4b21      	ldr	r3, [pc, #132]	; (80038a0 <SetSysClock+0xf0>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003820:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003822:	4a1d      	ldr	r2, [pc, #116]	; (8003898 <SetSysClock+0xe8>)
 8003824:	4b1c      	ldr	r3, [pc, #112]	; (8003898 <SetSysClock+0xe8>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800382a:	4a1b      	ldr	r2, [pc, #108]	; (8003898 <SetSysClock+0xe8>)
 800382c:	4b1a      	ldr	r3, [pc, #104]	; (8003898 <SetSysClock+0xe8>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003834:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003836:	4a18      	ldr	r2, [pc, #96]	; (8003898 <SetSysClock+0xe8>)
 8003838:	4b17      	ldr	r3, [pc, #92]	; (8003898 <SetSysClock+0xe8>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003840:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003842:	4a15      	ldr	r2, [pc, #84]	; (8003898 <SetSysClock+0xe8>)
 8003844:	4b14      	ldr	r3, [pc, #80]	; (8003898 <SetSysClock+0xe8>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800384c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800384e:	bf00      	nop
 8003850:	4b11      	ldr	r3, [pc, #68]	; (8003898 <SetSysClock+0xe8>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0f9      	beq.n	8003850 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800385c:	4b11      	ldr	r3, [pc, #68]	; (80038a4 <SetSysClock+0xf4>)
 800385e:	f240 7205 	movw	r2, #1797	; 0x705
 8003862:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003864:	4a0c      	ldr	r2, [pc, #48]	; (8003898 <SetSysClock+0xe8>)
 8003866:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <SetSysClock+0xe8>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f023 0303 	bic.w	r3, r3, #3
 800386e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003870:	4a09      	ldr	r2, [pc, #36]	; (8003898 <SetSysClock+0xe8>)
 8003872:	4b09      	ldr	r3, [pc, #36]	; (8003898 <SetSysClock+0xe8>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f043 0302 	orr.w	r3, r3, #2
 800387a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800387c:	bf00      	nop
 800387e:	4b06      	ldr	r3, [pc, #24]	; (8003898 <SetSysClock+0xe8>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 030c 	and.w	r3, r3, #12
 8003886:	2b08      	cmp	r3, #8
 8003888:	d1f9      	bne.n	800387e <SetSysClock+0xce>
    {
    }
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40023800 	.word	0x40023800
 800389c:	07405a08 	.word	0x07405a08
 80038a0:	40007000 	.word	0x40007000
 80038a4:	40023c00 	.word	0x40023c00

080038a8 <_ZdlPv>:
 80038a8:	f002 ba5e 	b.w	8005d68 <free>

080038ac <_Znwj>:
 80038ac:	b510      	push	{r4, lr}
 80038ae:	2800      	cmp	r0, #0
 80038b0:	bf14      	ite	ne
 80038b2:	4604      	movne	r4, r0
 80038b4:	2401      	moveq	r4, #1
 80038b6:	4620      	mov	r0, r4
 80038b8:	f002 fa4e 	bl	8005d58 <malloc>
 80038bc:	b930      	cbnz	r0, 80038cc <_Znwj+0x20>
 80038be:	f000 f807 	bl	80038d0 <_ZSt15get_new_handlerv>
 80038c2:	b908      	cbnz	r0, 80038c8 <_Znwj+0x1c>
 80038c4:	f002 fa17 	bl	8005cf6 <abort>
 80038c8:	4780      	blx	r0
 80038ca:	e7f4      	b.n	80038b6 <_Znwj+0xa>
 80038cc:	bd10      	pop	{r4, pc}
	...

080038d0 <_ZSt15get_new_handlerv>:
 80038d0:	4b02      	ldr	r3, [pc, #8]	; (80038dc <_ZSt15get_new_handlerv+0xc>)
 80038d2:	6818      	ldr	r0, [r3, #0]
 80038d4:	f3bf 8f5b 	dmb	ish
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	20003318 	.word	0x20003318

080038e0 <_ZSt17__throw_bad_allocv>:
 80038e0:	b508      	push	{r3, lr}
 80038e2:	f002 fa08 	bl	8005cf6 <abort>
	...

080038e8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 80038e8:	4b24      	ldr	r3, [pc, #144]	; (800397c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	07d0      	lsls	r0, r2, #31
 80038ee:	bf5c      	itt	pl
 80038f0:	2201      	movpl	r2, #1
 80038f2:	601a      	strpl	r2, [r3, #0]
 80038f4:	4b22      	ldr	r3, [pc, #136]	; (8003980 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	07d1      	lsls	r1, r2, #31
 80038fa:	bf5c      	itt	pl
 80038fc:	2201      	movpl	r2, #1
 80038fe:	601a      	strpl	r2, [r3, #0]
 8003900:	4b20      	ldr	r3, [pc, #128]	; (8003984 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	07d2      	lsls	r2, r2, #31
 8003906:	bf5c      	itt	pl
 8003908:	2201      	movpl	r2, #1
 800390a:	601a      	strpl	r2, [r3, #0]
 800390c:	4b1e      	ldr	r3, [pc, #120]	; (8003988 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	07d0      	lsls	r0, r2, #31
 8003912:	bf5c      	itt	pl
 8003914:	2201      	movpl	r2, #1
 8003916:	601a      	strpl	r2, [r3, #0]
 8003918:	4b1c      	ldr	r3, [pc, #112]	; (800398c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	07d1      	lsls	r1, r2, #31
 800391e:	bf5c      	itt	pl
 8003920:	2201      	movpl	r2, #1
 8003922:	601a      	strpl	r2, [r3, #0]
 8003924:	4b1a      	ldr	r3, [pc, #104]	; (8003990 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	07d2      	lsls	r2, r2, #31
 800392a:	bf5c      	itt	pl
 800392c:	2201      	movpl	r2, #1
 800392e:	601a      	strpl	r2, [r3, #0]
 8003930:	4b18      	ldr	r3, [pc, #96]	; (8003994 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	07d0      	lsls	r0, r2, #31
 8003936:	bf5c      	itt	pl
 8003938:	2201      	movpl	r2, #1
 800393a:	601a      	strpl	r2, [r3, #0]
 800393c:	4b16      	ldr	r3, [pc, #88]	; (8003998 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	07d1      	lsls	r1, r2, #31
 8003942:	bf5c      	itt	pl
 8003944:	2201      	movpl	r2, #1
 8003946:	601a      	strpl	r2, [r3, #0]
 8003948:	4b14      	ldr	r3, [pc, #80]	; (800399c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	07d2      	lsls	r2, r2, #31
 800394e:	bf5c      	itt	pl
 8003950:	2201      	movpl	r2, #1
 8003952:	601a      	strpl	r2, [r3, #0]
 8003954:	4b12      	ldr	r3, [pc, #72]	; (80039a0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	07d0      	lsls	r0, r2, #31
 800395a:	bf5c      	itt	pl
 800395c:	2201      	movpl	r2, #1
 800395e:	601a      	strpl	r2, [r3, #0]
 8003960:	4b10      	ldr	r3, [pc, #64]	; (80039a4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	07d1      	lsls	r1, r2, #31
 8003966:	bf5c      	itt	pl
 8003968:	2201      	movpl	r2, #1
 800396a:	601a      	strpl	r2, [r3, #0]
 800396c:	4b0e      	ldr	r3, [pc, #56]	; (80039a8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	07d2      	lsls	r2, r2, #31
 8003972:	bf5c      	itt	pl
 8003974:	2201      	movpl	r2, #1
 8003976:	601a      	strpl	r2, [r3, #0]
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	20003348 	.word	0x20003348
 8003980:	20003344 	.word	0x20003344
 8003984:	20003340 	.word	0x20003340
 8003988:	2000333c 	.word	0x2000333c
 800398c:	20003338 	.word	0x20003338
 8003990:	20003334 	.word	0x20003334
 8003994:	20003330 	.word	0x20003330
 8003998:	2000332c 	.word	0x2000332c
 800399c:	20003328 	.word	0x20003328
 80039a0:	20003324 	.word	0x20003324
 80039a4:	20003320 	.word	0x20003320
 80039a8:	2000331c 	.word	0x2000331c

080039ac <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 80039ac:	4b18      	ldr	r3, [pc, #96]	; (8003a10 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	07d1      	lsls	r1, r2, #31
 80039b2:	bf5c      	itt	pl
 80039b4:	2201      	movpl	r2, #1
 80039b6:	601a      	strpl	r2, [r3, #0]
 80039b8:	4b16      	ldr	r3, [pc, #88]	; (8003a14 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	07d2      	lsls	r2, r2, #31
 80039be:	bf5c      	itt	pl
 80039c0:	2201      	movpl	r2, #1
 80039c2:	601a      	strpl	r2, [r3, #0]
 80039c4:	4b14      	ldr	r3, [pc, #80]	; (8003a18 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	07d0      	lsls	r0, r2, #31
 80039ca:	bf5c      	itt	pl
 80039cc:	2201      	movpl	r2, #1
 80039ce:	601a      	strpl	r2, [r3, #0]
 80039d0:	4b12      	ldr	r3, [pc, #72]	; (8003a1c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	07d1      	lsls	r1, r2, #31
 80039d6:	bf5c      	itt	pl
 80039d8:	2201      	movpl	r2, #1
 80039da:	601a      	strpl	r2, [r3, #0]
 80039dc:	4b10      	ldr	r3, [pc, #64]	; (8003a20 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	07d2      	lsls	r2, r2, #31
 80039e2:	bf5c      	itt	pl
 80039e4:	2201      	movpl	r2, #1
 80039e6:	601a      	strpl	r2, [r3, #0]
 80039e8:	4b0e      	ldr	r3, [pc, #56]	; (8003a24 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	07d0      	lsls	r0, r2, #31
 80039ee:	bf5c      	itt	pl
 80039f0:	2201      	movpl	r2, #1
 80039f2:	601a      	strpl	r2, [r3, #0]
 80039f4:	4b0c      	ldr	r3, [pc, #48]	; (8003a28 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	07d1      	lsls	r1, r2, #31
 80039fa:	bf5c      	itt	pl
 80039fc:	2201      	movpl	r2, #1
 80039fe:	601a      	strpl	r2, [r3, #0]
 8003a00:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	07d2      	lsls	r2, r2, #31
 8003a06:	bf5c      	itt	pl
 8003a08:	2201      	movpl	r2, #1
 8003a0a:	601a      	strpl	r2, [r3, #0]
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	20003368 	.word	0x20003368
 8003a14:	20003364 	.word	0x20003364
 8003a18:	20003360 	.word	0x20003360
 8003a1c:	2000335c 	.word	0x2000335c
 8003a20:	20003358 	.word	0x20003358
 8003a24:	20003354 	.word	0x20003354
 8003a28:	20003350 	.word	0x20003350
 8003a2c:	2000334c 	.word	0x2000334c

08003a30 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 8003a30:	4b24      	ldr	r3, [pc, #144]	; (8003ac4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	07d0      	lsls	r0, r2, #31
 8003a36:	bf5c      	itt	pl
 8003a38:	2201      	movpl	r2, #1
 8003a3a:	601a      	strpl	r2, [r3, #0]
 8003a3c:	4b22      	ldr	r3, [pc, #136]	; (8003ac8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	07d1      	lsls	r1, r2, #31
 8003a42:	bf5c      	itt	pl
 8003a44:	2201      	movpl	r2, #1
 8003a46:	601a      	strpl	r2, [r3, #0]
 8003a48:	4b20      	ldr	r3, [pc, #128]	; (8003acc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	07d2      	lsls	r2, r2, #31
 8003a4e:	bf5c      	itt	pl
 8003a50:	2201      	movpl	r2, #1
 8003a52:	601a      	strpl	r2, [r3, #0]
 8003a54:	4b1e      	ldr	r3, [pc, #120]	; (8003ad0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	07d0      	lsls	r0, r2, #31
 8003a5a:	bf5c      	itt	pl
 8003a5c:	2201      	movpl	r2, #1
 8003a5e:	601a      	strpl	r2, [r3, #0]
 8003a60:	4b1c      	ldr	r3, [pc, #112]	; (8003ad4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	07d1      	lsls	r1, r2, #31
 8003a66:	bf5c      	itt	pl
 8003a68:	2201      	movpl	r2, #1
 8003a6a:	601a      	strpl	r2, [r3, #0]
 8003a6c:	4b1a      	ldr	r3, [pc, #104]	; (8003ad8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	07d2      	lsls	r2, r2, #31
 8003a72:	bf5c      	itt	pl
 8003a74:	2201      	movpl	r2, #1
 8003a76:	601a      	strpl	r2, [r3, #0]
 8003a78:	4b18      	ldr	r3, [pc, #96]	; (8003adc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	07d0      	lsls	r0, r2, #31
 8003a7e:	bf5c      	itt	pl
 8003a80:	2201      	movpl	r2, #1
 8003a82:	601a      	strpl	r2, [r3, #0]
 8003a84:	4b16      	ldr	r3, [pc, #88]	; (8003ae0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	07d1      	lsls	r1, r2, #31
 8003a8a:	bf5c      	itt	pl
 8003a8c:	2201      	movpl	r2, #1
 8003a8e:	601a      	strpl	r2, [r3, #0]
 8003a90:	4b14      	ldr	r3, [pc, #80]	; (8003ae4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	07d2      	lsls	r2, r2, #31
 8003a96:	bf5c      	itt	pl
 8003a98:	2201      	movpl	r2, #1
 8003a9a:	601a      	strpl	r2, [r3, #0]
 8003a9c:	4b12      	ldr	r3, [pc, #72]	; (8003ae8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	07d0      	lsls	r0, r2, #31
 8003aa2:	bf5c      	itt	pl
 8003aa4:	2201      	movpl	r2, #1
 8003aa6:	601a      	strpl	r2, [r3, #0]
 8003aa8:	4b10      	ldr	r3, [pc, #64]	; (8003aec <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	07d1      	lsls	r1, r2, #31
 8003aae:	bf5c      	itt	pl
 8003ab0:	2201      	movpl	r2, #1
 8003ab2:	601a      	strpl	r2, [r3, #0]
 8003ab4:	4b0e      	ldr	r3, [pc, #56]	; (8003af0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	07d2      	lsls	r2, r2, #31
 8003aba:	bf5c      	itt	pl
 8003abc:	2201      	movpl	r2, #1
 8003abe:	601a      	strpl	r2, [r3, #0]
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20003398 	.word	0x20003398
 8003ac8:	20003394 	.word	0x20003394
 8003acc:	20003390 	.word	0x20003390
 8003ad0:	2000338c 	.word	0x2000338c
 8003ad4:	20003388 	.word	0x20003388
 8003ad8:	20003384 	.word	0x20003384
 8003adc:	20003380 	.word	0x20003380
 8003ae0:	2000337c 	.word	0x2000337c
 8003ae4:	20003378 	.word	0x20003378
 8003ae8:	20003374 	.word	0x20003374
 8003aec:	20003370 	.word	0x20003370
 8003af0:	2000336c 	.word	0x2000336c

08003af4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8003af4:	4b18      	ldr	r3, [pc, #96]	; (8003b58 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	07d1      	lsls	r1, r2, #31
 8003afa:	bf5c      	itt	pl
 8003afc:	2201      	movpl	r2, #1
 8003afe:	601a      	strpl	r2, [r3, #0]
 8003b00:	4b16      	ldr	r3, [pc, #88]	; (8003b5c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	07d2      	lsls	r2, r2, #31
 8003b06:	bf5c      	itt	pl
 8003b08:	2201      	movpl	r2, #1
 8003b0a:	601a      	strpl	r2, [r3, #0]
 8003b0c:	4b14      	ldr	r3, [pc, #80]	; (8003b60 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	07d0      	lsls	r0, r2, #31
 8003b12:	bf5c      	itt	pl
 8003b14:	2201      	movpl	r2, #1
 8003b16:	601a      	strpl	r2, [r3, #0]
 8003b18:	4b12      	ldr	r3, [pc, #72]	; (8003b64 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	07d1      	lsls	r1, r2, #31
 8003b1e:	bf5c      	itt	pl
 8003b20:	2201      	movpl	r2, #1
 8003b22:	601a      	strpl	r2, [r3, #0]
 8003b24:	4b10      	ldr	r3, [pc, #64]	; (8003b68 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	07d2      	lsls	r2, r2, #31
 8003b2a:	bf5c      	itt	pl
 8003b2c:	2201      	movpl	r2, #1
 8003b2e:	601a      	strpl	r2, [r3, #0]
 8003b30:	4b0e      	ldr	r3, [pc, #56]	; (8003b6c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	07d0      	lsls	r0, r2, #31
 8003b36:	bf5c      	itt	pl
 8003b38:	2201      	movpl	r2, #1
 8003b3a:	601a      	strpl	r2, [r3, #0]
 8003b3c:	4b0c      	ldr	r3, [pc, #48]	; (8003b70 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	07d1      	lsls	r1, r2, #31
 8003b42:	bf5c      	itt	pl
 8003b44:	2201      	movpl	r2, #1
 8003b46:	601a      	strpl	r2, [r3, #0]
 8003b48:	4b0a      	ldr	r3, [pc, #40]	; (8003b74 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	07d2      	lsls	r2, r2, #31
 8003b4e:	bf5c      	itt	pl
 8003b50:	2201      	movpl	r2, #1
 8003b52:	601a      	strpl	r2, [r3, #0]
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	200033b8 	.word	0x200033b8
 8003b5c:	200033b4 	.word	0x200033b4
 8003b60:	200033b0 	.word	0x200033b0
 8003b64:	200033ac 	.word	0x200033ac
 8003b68:	200033a8 	.word	0x200033a8
 8003b6c:	200033a4 	.word	0x200033a4
 8003b70:	200033a0 	.word	0x200033a0
 8003b74:	2000339c 	.word	0x2000339c

08003b78 <round>:
 8003b78:	ec51 0b10 	vmov	r0, r1, d0
 8003b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b7e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8003b82:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8003b86:	2c13      	cmp	r4, #19
 8003b88:	460b      	mov	r3, r1
 8003b8a:	460f      	mov	r7, r1
 8003b8c:	dc17      	bgt.n	8003bbe <round+0x46>
 8003b8e:	2c00      	cmp	r4, #0
 8003b90:	da09      	bge.n	8003ba6 <round+0x2e>
 8003b92:	3401      	adds	r4, #1
 8003b94:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8003b98:	d103      	bne.n	8003ba2 <round+0x2a>
 8003b9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003b9e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	e028      	b.n	8003bf8 <round+0x80>
 8003ba6:	4a16      	ldr	r2, [pc, #88]	; (8003c00 <round+0x88>)
 8003ba8:	4122      	asrs	r2, r4
 8003baa:	4211      	tst	r1, r2
 8003bac:	d100      	bne.n	8003bb0 <round+0x38>
 8003bae:	b180      	cbz	r0, 8003bd2 <round+0x5a>
 8003bb0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003bb4:	4123      	asrs	r3, r4
 8003bb6:	443b      	add	r3, r7
 8003bb8:	ea23 0302 	bic.w	r3, r3, r2
 8003bbc:	e7f1      	b.n	8003ba2 <round+0x2a>
 8003bbe:	2c33      	cmp	r4, #51	; 0x33
 8003bc0:	dd0a      	ble.n	8003bd8 <round+0x60>
 8003bc2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8003bc6:	d104      	bne.n	8003bd2 <round+0x5a>
 8003bc8:	ee10 2a10 	vmov	r2, s0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	f7fc fb15 	bl	80001fc <__adddf3>
 8003bd2:	ec41 0b10 	vmov	d0, r0, r1
 8003bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bd8:	f2a5 4213 	subw	r2, r5, #1043	; 0x413
 8003bdc:	f04f 35ff 	mov.w	r5, #4294967295
 8003be0:	40d5      	lsrs	r5, r2
 8003be2:	4228      	tst	r0, r5
 8003be4:	d0f5      	beq.n	8003bd2 <round+0x5a>
 8003be6:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8003bea:	2201      	movs	r2, #1
 8003bec:	40a2      	lsls	r2, r4
 8003bee:	1812      	adds	r2, r2, r0
 8003bf0:	bf28      	it	cs
 8003bf2:	3301      	addcs	r3, #1
 8003bf4:	ea22 0105 	bic.w	r1, r2, r5
 8003bf8:	4608      	mov	r0, r1
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	e7e9      	b.n	8003bd2 <round+0x5a>
 8003bfe:	bf00      	nop
 8003c00:	000fffff 	.word	0x000fffff
 8003c04:	00000000 	.word	0x00000000

08003c08 <sin>:
 8003c08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003c0a:	ec51 0b10 	vmov	r0, r1, d0
 8003c0e:	4a20      	ldr	r2, [pc, #128]	; (8003c90 <sin+0x88>)
 8003c10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003c14:	4293      	cmp	r3, r2
 8003c16:	dc07      	bgt.n	8003c28 <sin+0x20>
 8003c18:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8003c88 <sin+0x80>
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f001 fdff 	bl	8005820 <__kernel_sin>
 8003c22:	ec51 0b10 	vmov	r0, r1, d0
 8003c26:	e007      	b.n	8003c38 <sin+0x30>
 8003c28:	4a1a      	ldr	r2, [pc, #104]	; (8003c94 <sin+0x8c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	dd09      	ble.n	8003c42 <sin+0x3a>
 8003c2e:	ee10 2a10 	vmov	r2, s0
 8003c32:	460b      	mov	r3, r1
 8003c34:	f7fc fae0 	bl	80001f8 <__aeabi_dsub>
 8003c38:	ec41 0b10 	vmov	d0, r0, r1
 8003c3c:	b005      	add	sp, #20
 8003c3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c42:	4668      	mov	r0, sp
 8003c44:	f000 ff10 	bl	8004a68 <__ieee754_rem_pio2>
 8003c48:	f000 0003 	and.w	r0, r0, #3
 8003c4c:	2801      	cmp	r0, #1
 8003c4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003c52:	ed9d 0b00 	vldr	d0, [sp]
 8003c56:	d004      	beq.n	8003c62 <sin+0x5a>
 8003c58:	2802      	cmp	r0, #2
 8003c5a:	d005      	beq.n	8003c68 <sin+0x60>
 8003c5c:	b970      	cbnz	r0, 8003c7c <sin+0x74>
 8003c5e:	2001      	movs	r0, #1
 8003c60:	e7dd      	b.n	8003c1e <sin+0x16>
 8003c62:	f001 f9a5 	bl	8004fb0 <__kernel_cos>
 8003c66:	e7dc      	b.n	8003c22 <sin+0x1a>
 8003c68:	2001      	movs	r0, #1
 8003c6a:	f001 fdd9 	bl	8005820 <__kernel_sin>
 8003c6e:	ec53 2b10 	vmov	r2, r3, d0
 8003c72:	ee10 0a10 	vmov	r0, s0
 8003c76:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8003c7a:	e7dd      	b.n	8003c38 <sin+0x30>
 8003c7c:	f001 f998 	bl	8004fb0 <__kernel_cos>
 8003c80:	e7f5      	b.n	8003c6e <sin+0x66>
 8003c82:	bf00      	nop
 8003c84:	f3af 8000 	nop.w
	...
 8003c90:	3fe921fb 	.word	0x3fe921fb
 8003c94:	7fefffff 	.word	0x7fefffff

08003c98 <pow>:
 8003c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c9c:	ed2d 8b04 	vpush	{d8-d9}
 8003ca0:	b08d      	sub	sp, #52	; 0x34
 8003ca2:	ec57 6b10 	vmov	r6, r7, d0
 8003ca6:	ec55 4b11 	vmov	r4, r5, d1
 8003caa:	f000 f9c9 	bl	8004040 <__ieee754_pow>
 8003cae:	4bae      	ldr	r3, [pc, #696]	; (8003f68 <pow+0x2d0>)
 8003cb0:	eeb0 8a40 	vmov.f32	s16, s0
 8003cb4:	eef0 8a60 	vmov.f32	s17, s1
 8003cb8:	f993 9000 	ldrsb.w	r9, [r3]
 8003cbc:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003cc0:	4698      	mov	r8, r3
 8003cc2:	d05f      	beq.n	8003d84 <pow+0xec>
 8003cc4:	4622      	mov	r2, r4
 8003cc6:	462b      	mov	r3, r5
 8003cc8:	4620      	mov	r0, r4
 8003cca:	4629      	mov	r1, r5
 8003ccc:	f7fc fee2 	bl	8000a94 <__aeabi_dcmpun>
 8003cd0:	4683      	mov	fp, r0
 8003cd2:	2800      	cmp	r0, #0
 8003cd4:	d156      	bne.n	8003d84 <pow+0xec>
 8003cd6:	4632      	mov	r2, r6
 8003cd8:	463b      	mov	r3, r7
 8003cda:	4630      	mov	r0, r6
 8003cdc:	4639      	mov	r1, r7
 8003cde:	f7fc fed9 	bl	8000a94 <__aeabi_dcmpun>
 8003ce2:	9001      	str	r0, [sp, #4]
 8003ce4:	b1e8      	cbz	r0, 8003d22 <pow+0x8a>
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	2300      	movs	r3, #0
 8003cea:	4620      	mov	r0, r4
 8003cec:	4629      	mov	r1, r5
 8003cee:	f7fc fe9f 	bl	8000a30 <__aeabi_dcmpeq>
 8003cf2:	2800      	cmp	r0, #0
 8003cf4:	d046      	beq.n	8003d84 <pow+0xec>
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	9302      	str	r3, [sp, #8]
 8003cfa:	4b9c      	ldr	r3, [pc, #624]	; (8003f6c <pow+0x2d4>)
 8003cfc:	9303      	str	r3, [sp, #12]
 8003cfe:	4b9c      	ldr	r3, [pc, #624]	; (8003f70 <pow+0x2d8>)
 8003d00:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8003d04:	2200      	movs	r2, #0
 8003d06:	f1b9 0f02 	cmp.w	r9, #2
 8003d0a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003d0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003d12:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003d16:	d033      	beq.n	8003d80 <pow+0xe8>
 8003d18:	a802      	add	r0, sp, #8
 8003d1a:	f001 fed1 	bl	8005ac0 <matherr>
 8003d1e:	bb48      	cbnz	r0, 8003d74 <pow+0xdc>
 8003d20:	e05e      	b.n	8003de0 <pow+0x148>
 8003d22:	f04f 0a00 	mov.w	sl, #0
 8003d26:	f04f 0b00 	mov.w	fp, #0
 8003d2a:	4652      	mov	r2, sl
 8003d2c:	465b      	mov	r3, fp
 8003d2e:	4630      	mov	r0, r6
 8003d30:	4639      	mov	r1, r7
 8003d32:	f7fc fe7d 	bl	8000a30 <__aeabi_dcmpeq>
 8003d36:	ec4b ab19 	vmov	d9, sl, fp
 8003d3a:	2800      	cmp	r0, #0
 8003d3c:	d055      	beq.n	8003dea <pow+0x152>
 8003d3e:	4652      	mov	r2, sl
 8003d40:	465b      	mov	r3, fp
 8003d42:	4620      	mov	r0, r4
 8003d44:	4629      	mov	r1, r5
 8003d46:	f7fc fe73 	bl	8000a30 <__aeabi_dcmpeq>
 8003d4a:	4680      	mov	r8, r0
 8003d4c:	b318      	cbz	r0, 8003d96 <pow+0xfe>
 8003d4e:	2301      	movs	r3, #1
 8003d50:	9302      	str	r3, [sp, #8]
 8003d52:	4b86      	ldr	r3, [pc, #536]	; (8003f6c <pow+0x2d4>)
 8003d54:	9303      	str	r3, [sp, #12]
 8003d56:	9b01      	ldr	r3, [sp, #4]
 8003d58:	930a      	str	r3, [sp, #40]	; 0x28
 8003d5a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003d5e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003d62:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8003d66:	f1b9 0f00 	cmp.w	r9, #0
 8003d6a:	d0d5      	beq.n	8003d18 <pow+0x80>
 8003d6c:	4b80      	ldr	r3, [pc, #512]	; (8003f70 <pow+0x2d8>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003d74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d76:	b11b      	cbz	r3, 8003d80 <pow+0xe8>
 8003d78:	f001 ffc4 	bl	8005d04 <__errno>
 8003d7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d7e:	6003      	str	r3, [r0, #0]
 8003d80:	ed9d 8b08 	vldr	d8, [sp, #32]
 8003d84:	eeb0 0a48 	vmov.f32	s0, s16
 8003d88:	eef0 0a68 	vmov.f32	s1, s17
 8003d8c:	b00d      	add	sp, #52	; 0x34
 8003d8e:	ecbd 8b04 	vpop	{d8-d9}
 8003d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d96:	ec45 4b10 	vmov	d0, r4, r5
 8003d9a:	f001 fe02 	bl	80059a2 <finite>
 8003d9e:	2800      	cmp	r0, #0
 8003da0:	d0f0      	beq.n	8003d84 <pow+0xec>
 8003da2:	4652      	mov	r2, sl
 8003da4:	465b      	mov	r3, fp
 8003da6:	4620      	mov	r0, r4
 8003da8:	4629      	mov	r1, r5
 8003daa:	f7fc fe4b 	bl	8000a44 <__aeabi_dcmplt>
 8003dae:	2800      	cmp	r0, #0
 8003db0:	d0e8      	beq.n	8003d84 <pow+0xec>
 8003db2:	2301      	movs	r3, #1
 8003db4:	9302      	str	r3, [sp, #8]
 8003db6:	4b6d      	ldr	r3, [pc, #436]	; (8003f6c <pow+0x2d4>)
 8003db8:	9303      	str	r3, [sp, #12]
 8003dba:	4b6b      	ldr	r3, [pc, #428]	; (8003f68 <pow+0x2d0>)
 8003dbc:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8003dc0:	f993 3000 	ldrsb.w	r3, [r3]
 8003dc4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003dc8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003dcc:	b913      	cbnz	r3, 8003dd4 <pow+0x13c>
 8003dce:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8003dd2:	e7a1      	b.n	8003d18 <pow+0x80>
 8003dd4:	4967      	ldr	r1, [pc, #412]	; (8003f74 <pow+0x2dc>)
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d19b      	bne.n	8003d18 <pow+0x80>
 8003de0:	f001 ff90 	bl	8005d04 <__errno>
 8003de4:	2321      	movs	r3, #33	; 0x21
 8003de6:	6003      	str	r3, [r0, #0]
 8003de8:	e7c4      	b.n	8003d74 <pow+0xdc>
 8003dea:	eeb0 0a48 	vmov.f32	s0, s16
 8003dee:	eef0 0a68 	vmov.f32	s1, s17
 8003df2:	f001 fdd6 	bl	80059a2 <finite>
 8003df6:	9001      	str	r0, [sp, #4]
 8003df8:	2800      	cmp	r0, #0
 8003dfa:	f040 808a 	bne.w	8003f12 <pow+0x27a>
 8003dfe:	ec47 6b10 	vmov	d0, r6, r7
 8003e02:	f001 fdce 	bl	80059a2 <finite>
 8003e06:	2800      	cmp	r0, #0
 8003e08:	f000 8083 	beq.w	8003f12 <pow+0x27a>
 8003e0c:	ec45 4b10 	vmov	d0, r4, r5
 8003e10:	f001 fdc7 	bl	80059a2 <finite>
 8003e14:	2800      	cmp	r0, #0
 8003e16:	d07c      	beq.n	8003f12 <pow+0x27a>
 8003e18:	ec53 2b18 	vmov	r2, r3, d8
 8003e1c:	ee18 0a10 	vmov	r0, s16
 8003e20:	4619      	mov	r1, r3
 8003e22:	f7fc fe37 	bl	8000a94 <__aeabi_dcmpun>
 8003e26:	f998 9000 	ldrsb.w	r9, [r8]
 8003e2a:	4b50      	ldr	r3, [pc, #320]	; (8003f6c <pow+0x2d4>)
 8003e2c:	b1b0      	cbz	r0, 8003e5c <pow+0x1c4>
 8003e2e:	2201      	movs	r2, #1
 8003e30:	9303      	str	r3, [sp, #12]
 8003e32:	9b01      	ldr	r3, [sp, #4]
 8003e34:	9202      	str	r2, [sp, #8]
 8003e36:	930a      	str	r3, [sp, #40]	; 0x28
 8003e38:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003e3c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003e40:	f1b9 0f00 	cmp.w	r9, #0
 8003e44:	d0c3      	beq.n	8003dce <pow+0x136>
 8003e46:	4652      	mov	r2, sl
 8003e48:	465b      	mov	r3, fp
 8003e4a:	4650      	mov	r0, sl
 8003e4c:	4659      	mov	r1, fp
 8003e4e:	f7fc fcb1 	bl	80007b4 <__aeabi_ddiv>
 8003e52:	f1b9 0f02 	cmp.w	r9, #2
 8003e56:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003e5a:	e7c0      	b.n	8003dde <pow+0x146>
 8003e5c:	2203      	movs	r2, #3
 8003e5e:	9202      	str	r2, [sp, #8]
 8003e60:	9303      	str	r3, [sp, #12]
 8003e62:	900a      	str	r0, [sp, #40]	; 0x28
 8003e64:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003e68:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003e6c:	f1b9 0f00 	cmp.w	r9, #0
 8003e70:	d12c      	bne.n	8003ecc <pow+0x234>
 8003e72:	4b41      	ldr	r3, [pc, #260]	; (8003f78 <pow+0x2e0>)
 8003e74:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003e78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003e7c:	4630      	mov	r0, r6
 8003e7e:	4652      	mov	r2, sl
 8003e80:	465b      	mov	r3, fp
 8003e82:	4639      	mov	r1, r7
 8003e84:	f7fc fdde 	bl	8000a44 <__aeabi_dcmplt>
 8003e88:	2800      	cmp	r0, #0
 8003e8a:	d066      	beq.n	8003f5a <pow+0x2c2>
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	4b3b      	ldr	r3, [pc, #236]	; (8003f7c <pow+0x2e4>)
 8003e90:	4620      	mov	r0, r4
 8003e92:	4629      	mov	r1, r5
 8003e94:	f7fc fb64 	bl	8000560 <__aeabi_dmul>
 8003e98:	4604      	mov	r4, r0
 8003e9a:	460d      	mov	r5, r1
 8003e9c:	ec45 4b10 	vmov	d0, r4, r5
 8003ea0:	f001 fe1a 	bl	8005ad8 <rint>
 8003ea4:	4620      	mov	r0, r4
 8003ea6:	ec53 2b10 	vmov	r2, r3, d0
 8003eaa:	4629      	mov	r1, r5
 8003eac:	f7fc fdc0 	bl	8000a30 <__aeabi_dcmpeq>
 8003eb0:	b920      	cbnz	r0, 8003ebc <pow+0x224>
 8003eb2:	4b33      	ldr	r3, [pc, #204]	; (8003f80 <pow+0x2e8>)
 8003eb4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003eb8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003ebc:	f998 3000 	ldrsb.w	r3, [r8]
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d14a      	bne.n	8003f5a <pow+0x2c2>
 8003ec4:	f001 ff1e 	bl	8005d04 <__errno>
 8003ec8:	2322      	movs	r3, #34	; 0x22
 8003eca:	e78c      	b.n	8003de6 <pow+0x14e>
 8003ecc:	4b2d      	ldr	r3, [pc, #180]	; (8003f84 <pow+0x2ec>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003ed4:	4630      	mov	r0, r6
 8003ed6:	4652      	mov	r2, sl
 8003ed8:	465b      	mov	r3, fp
 8003eda:	4639      	mov	r1, r7
 8003edc:	f7fc fdb2 	bl	8000a44 <__aeabi_dcmplt>
 8003ee0:	2800      	cmp	r0, #0
 8003ee2:	d0eb      	beq.n	8003ebc <pow+0x224>
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	4b25      	ldr	r3, [pc, #148]	; (8003f7c <pow+0x2e4>)
 8003ee8:	4620      	mov	r0, r4
 8003eea:	4629      	mov	r1, r5
 8003eec:	f7fc fb38 	bl	8000560 <__aeabi_dmul>
 8003ef0:	4604      	mov	r4, r0
 8003ef2:	460d      	mov	r5, r1
 8003ef4:	ec45 4b10 	vmov	d0, r4, r5
 8003ef8:	f001 fdee 	bl	8005ad8 <rint>
 8003efc:	4620      	mov	r0, r4
 8003efe:	ec53 2b10 	vmov	r2, r3, d0
 8003f02:	4629      	mov	r1, r5
 8003f04:	f7fc fd94 	bl	8000a30 <__aeabi_dcmpeq>
 8003f08:	2800      	cmp	r0, #0
 8003f0a:	d1d7      	bne.n	8003ebc <pow+0x224>
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	4b19      	ldr	r3, [pc, #100]	; (8003f74 <pow+0x2dc>)
 8003f10:	e7d2      	b.n	8003eb8 <pow+0x220>
 8003f12:	2200      	movs	r2, #0
 8003f14:	2300      	movs	r3, #0
 8003f16:	ec51 0b18 	vmov	r0, r1, d8
 8003f1a:	f7fc fd89 	bl	8000a30 <__aeabi_dcmpeq>
 8003f1e:	2800      	cmp	r0, #0
 8003f20:	f43f af30 	beq.w	8003d84 <pow+0xec>
 8003f24:	ec47 6b10 	vmov	d0, r6, r7
 8003f28:	f001 fd3b 	bl	80059a2 <finite>
 8003f2c:	2800      	cmp	r0, #0
 8003f2e:	f43f af29 	beq.w	8003d84 <pow+0xec>
 8003f32:	ec45 4b10 	vmov	d0, r4, r5
 8003f36:	f001 fd34 	bl	80059a2 <finite>
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	f43f af22 	beq.w	8003d84 <pow+0xec>
 8003f40:	2304      	movs	r3, #4
 8003f42:	9302      	str	r3, [sp, #8]
 8003f44:	4b09      	ldr	r3, [pc, #36]	; (8003f6c <pow+0x2d4>)
 8003f46:	9303      	str	r3, [sp, #12]
 8003f48:	2300      	movs	r3, #0
 8003f4a:	930a      	str	r3, [sp, #40]	; 0x28
 8003f4c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003f50:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003f54:	ed8d 9b08 	vstr	d9, [sp, #32]
 8003f58:	e7b0      	b.n	8003ebc <pow+0x224>
 8003f5a:	a802      	add	r0, sp, #8
 8003f5c:	f001 fdb0 	bl	8005ac0 <matherr>
 8003f60:	2800      	cmp	r0, #0
 8003f62:	f47f af07 	bne.w	8003d74 <pow+0xdc>
 8003f66:	e7ad      	b.n	8003ec4 <pow+0x22c>
 8003f68:	2000001c 	.word	0x2000001c
 8003f6c:	08008950 	.word	0x08008950
 8003f70:	3ff00000 	.word	0x3ff00000
 8003f74:	fff00000 	.word	0xfff00000
 8003f78:	47efffff 	.word	0x47efffff
 8003f7c:	3fe00000 	.word	0x3fe00000
 8003f80:	c7efffff 	.word	0xc7efffff
 8003f84:	7ff00000 	.word	0x7ff00000

08003f88 <sqrt>:
 8003f88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f8c:	ed2d 8b02 	vpush	{d8}
 8003f90:	b08b      	sub	sp, #44	; 0x2c
 8003f92:	ec55 4b10 	vmov	r4, r5, d0
 8003f96:	f000 ff59 	bl	8004e4c <__ieee754_sqrt>
 8003f9a:	4b26      	ldr	r3, [pc, #152]	; (8004034 <sqrt+0xac>)
 8003f9c:	eeb0 8a40 	vmov.f32	s16, s0
 8003fa0:	eef0 8a60 	vmov.f32	s17, s1
 8003fa4:	f993 6000 	ldrsb.w	r6, [r3]
 8003fa8:	1c73      	adds	r3, r6, #1
 8003faa:	d02a      	beq.n	8004002 <sqrt+0x7a>
 8003fac:	4622      	mov	r2, r4
 8003fae:	462b      	mov	r3, r5
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	4629      	mov	r1, r5
 8003fb4:	f7fc fd6e 	bl	8000a94 <__aeabi_dcmpun>
 8003fb8:	4607      	mov	r7, r0
 8003fba:	bb10      	cbnz	r0, 8004002 <sqrt+0x7a>
 8003fbc:	f04f 0800 	mov.w	r8, #0
 8003fc0:	f04f 0900 	mov.w	r9, #0
 8003fc4:	4642      	mov	r2, r8
 8003fc6:	464b      	mov	r3, r9
 8003fc8:	4620      	mov	r0, r4
 8003fca:	4629      	mov	r1, r5
 8003fcc:	f7fc fd3a 	bl	8000a44 <__aeabi_dcmplt>
 8003fd0:	b1b8      	cbz	r0, 8004002 <sqrt+0x7a>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	4b18      	ldr	r3, [pc, #96]	; (8004038 <sqrt+0xb0>)
 8003fd8:	9301      	str	r3, [sp, #4]
 8003fda:	9708      	str	r7, [sp, #32]
 8003fdc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003fe0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003fe4:	b9b6      	cbnz	r6, 8004014 <sqrt+0x8c>
 8003fe6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003fea:	4668      	mov	r0, sp
 8003fec:	f001 fd68 	bl	8005ac0 <matherr>
 8003ff0:	b1d0      	cbz	r0, 8004028 <sqrt+0xa0>
 8003ff2:	9b08      	ldr	r3, [sp, #32]
 8003ff4:	b11b      	cbz	r3, 8003ffe <sqrt+0x76>
 8003ff6:	f001 fe85 	bl	8005d04 <__errno>
 8003ffa:	9b08      	ldr	r3, [sp, #32]
 8003ffc:	6003      	str	r3, [r0, #0]
 8003ffe:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004002:	eeb0 0a48 	vmov.f32	s0, s16
 8004006:	eef0 0a68 	vmov.f32	s1, s17
 800400a:	b00b      	add	sp, #44	; 0x2c
 800400c:	ecbd 8b02 	vpop	{d8}
 8004010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004014:	4642      	mov	r2, r8
 8004016:	464b      	mov	r3, r9
 8004018:	4640      	mov	r0, r8
 800401a:	4649      	mov	r1, r9
 800401c:	f7fc fbca 	bl	80007b4 <__aeabi_ddiv>
 8004020:	2e02      	cmp	r6, #2
 8004022:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004026:	d1e0      	bne.n	8003fea <sqrt+0x62>
 8004028:	f001 fe6c 	bl	8005d04 <__errno>
 800402c:	2321      	movs	r3, #33	; 0x21
 800402e:	6003      	str	r3, [r0, #0]
 8004030:	e7df      	b.n	8003ff2 <sqrt+0x6a>
 8004032:	bf00      	nop
 8004034:	2000001c 	.word	0x2000001c
 8004038:	08008954 	.word	0x08008954
 800403c:	00000000 	.word	0x00000000

08004040 <__ieee754_pow>:
 8004040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004044:	b091      	sub	sp, #68	; 0x44
 8004046:	ed8d 1b00 	vstr	d1, [sp]
 800404a:	e89d 0204 	ldmia.w	sp, {r2, r9}
 800404e:	ec57 6b10 	vmov	r6, r7, d0
 8004052:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8004056:	ea58 0302 	orrs.w	r3, r8, r2
 800405a:	ee10 aa10 	vmov	sl, s0
 800405e:	463d      	mov	r5, r7
 8004060:	f000 84bd 	beq.w	80049de <__ieee754_pow+0x99e>
 8004064:	4b78      	ldr	r3, [pc, #480]	; (8004248 <__ieee754_pow+0x208>)
 8004066:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800406a:	429c      	cmp	r4, r3
 800406c:	dc09      	bgt.n	8004082 <__ieee754_pow+0x42>
 800406e:	d103      	bne.n	8004078 <__ieee754_pow+0x38>
 8004070:	b93e      	cbnz	r6, 8004082 <__ieee754_pow+0x42>
 8004072:	45a0      	cmp	r8, r4
 8004074:	dc0d      	bgt.n	8004092 <__ieee754_pow+0x52>
 8004076:	e001      	b.n	800407c <__ieee754_pow+0x3c>
 8004078:	4598      	cmp	r8, r3
 800407a:	dc02      	bgt.n	8004082 <__ieee754_pow+0x42>
 800407c:	4598      	cmp	r8, r3
 800407e:	d10e      	bne.n	800409e <__ieee754_pow+0x5e>
 8004080:	b16a      	cbz	r2, 800409e <__ieee754_pow+0x5e>
 8004082:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004086:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800408a:	ea54 030a 	orrs.w	r3, r4, sl
 800408e:	f000 84a6 	beq.w	80049de <__ieee754_pow+0x99e>
 8004092:	486e      	ldr	r0, [pc, #440]	; (800424c <__ieee754_pow+0x20c>)
 8004094:	b011      	add	sp, #68	; 0x44
 8004096:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800409a:	f001 bd15 	b.w	8005ac8 <nan>
 800409e:	2d00      	cmp	r5, #0
 80040a0:	da53      	bge.n	800414a <__ieee754_pow+0x10a>
 80040a2:	4b6b      	ldr	r3, [pc, #428]	; (8004250 <__ieee754_pow+0x210>)
 80040a4:	4598      	cmp	r8, r3
 80040a6:	dc4d      	bgt.n	8004144 <__ieee754_pow+0x104>
 80040a8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80040ac:	4598      	cmp	r8, r3
 80040ae:	dd4c      	ble.n	800414a <__ieee754_pow+0x10a>
 80040b0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80040b4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80040b8:	2b14      	cmp	r3, #20
 80040ba:	dd26      	ble.n	800410a <__ieee754_pow+0xca>
 80040bc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80040c0:	fa22 f103 	lsr.w	r1, r2, r3
 80040c4:	fa01 f303 	lsl.w	r3, r1, r3
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d13e      	bne.n	800414a <__ieee754_pow+0x10a>
 80040cc:	f001 0101 	and.w	r1, r1, #1
 80040d0:	f1c1 0b02 	rsb	fp, r1, #2
 80040d4:	2a00      	cmp	r2, #0
 80040d6:	d15b      	bne.n	8004190 <__ieee754_pow+0x150>
 80040d8:	4b5b      	ldr	r3, [pc, #364]	; (8004248 <__ieee754_pow+0x208>)
 80040da:	4598      	cmp	r8, r3
 80040dc:	d124      	bne.n	8004128 <__ieee754_pow+0xe8>
 80040de:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80040e2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80040e6:	ea53 030a 	orrs.w	r3, r3, sl
 80040ea:	f000 8478 	beq.w	80049de <__ieee754_pow+0x99e>
 80040ee:	4b59      	ldr	r3, [pc, #356]	; (8004254 <__ieee754_pow+0x214>)
 80040f0:	429c      	cmp	r4, r3
 80040f2:	dd2d      	ble.n	8004150 <__ieee754_pow+0x110>
 80040f4:	f1b9 0f00 	cmp.w	r9, #0
 80040f8:	f280 8475 	bge.w	80049e6 <__ieee754_pow+0x9a6>
 80040fc:	2000      	movs	r0, #0
 80040fe:	2100      	movs	r1, #0
 8004100:	ec41 0b10 	vmov	d0, r0, r1
 8004104:	b011      	add	sp, #68	; 0x44
 8004106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800410a:	2a00      	cmp	r2, #0
 800410c:	d13e      	bne.n	800418c <__ieee754_pow+0x14c>
 800410e:	f1c3 0314 	rsb	r3, r3, #20
 8004112:	fa48 f103 	asr.w	r1, r8, r3
 8004116:	fa01 f303 	lsl.w	r3, r1, r3
 800411a:	4598      	cmp	r8, r3
 800411c:	f040 846b 	bne.w	80049f6 <__ieee754_pow+0x9b6>
 8004120:	f001 0101 	and.w	r1, r1, #1
 8004124:	f1c1 0b02 	rsb	fp, r1, #2
 8004128:	4b4b      	ldr	r3, [pc, #300]	; (8004258 <__ieee754_pow+0x218>)
 800412a:	4598      	cmp	r8, r3
 800412c:	d118      	bne.n	8004160 <__ieee754_pow+0x120>
 800412e:	f1b9 0f00 	cmp.w	r9, #0
 8004132:	f280 845c 	bge.w	80049ee <__ieee754_pow+0x9ae>
 8004136:	4948      	ldr	r1, [pc, #288]	; (8004258 <__ieee754_pow+0x218>)
 8004138:	4632      	mov	r2, r6
 800413a:	463b      	mov	r3, r7
 800413c:	2000      	movs	r0, #0
 800413e:	f7fc fb39 	bl	80007b4 <__aeabi_ddiv>
 8004142:	e7dd      	b.n	8004100 <__ieee754_pow+0xc0>
 8004144:	f04f 0b02 	mov.w	fp, #2
 8004148:	e7c4      	b.n	80040d4 <__ieee754_pow+0x94>
 800414a:	f04f 0b00 	mov.w	fp, #0
 800414e:	e7c1      	b.n	80040d4 <__ieee754_pow+0x94>
 8004150:	f1b9 0f00 	cmp.w	r9, #0
 8004154:	dad2      	bge.n	80040fc <__ieee754_pow+0xbc>
 8004156:	e89d 0009 	ldmia.w	sp, {r0, r3}
 800415a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800415e:	e7cf      	b.n	8004100 <__ieee754_pow+0xc0>
 8004160:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8004164:	d106      	bne.n	8004174 <__ieee754_pow+0x134>
 8004166:	4632      	mov	r2, r6
 8004168:	463b      	mov	r3, r7
 800416a:	4610      	mov	r0, r2
 800416c:	4619      	mov	r1, r3
 800416e:	f7fc f9f7 	bl	8000560 <__aeabi_dmul>
 8004172:	e7c5      	b.n	8004100 <__ieee754_pow+0xc0>
 8004174:	4b39      	ldr	r3, [pc, #228]	; (800425c <__ieee754_pow+0x21c>)
 8004176:	4599      	cmp	r9, r3
 8004178:	d10a      	bne.n	8004190 <__ieee754_pow+0x150>
 800417a:	2d00      	cmp	r5, #0
 800417c:	db08      	blt.n	8004190 <__ieee754_pow+0x150>
 800417e:	ec47 6b10 	vmov	d0, r6, r7
 8004182:	b011      	add	sp, #68	; 0x44
 8004184:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004188:	f000 be60 	b.w	8004e4c <__ieee754_sqrt>
 800418c:	f04f 0b00 	mov.w	fp, #0
 8004190:	ec47 6b10 	vmov	d0, r6, r7
 8004194:	f001 fbfe 	bl	8005994 <fabs>
 8004198:	ec51 0b10 	vmov	r0, r1, d0
 800419c:	f1ba 0f00 	cmp.w	sl, #0
 80041a0:	d127      	bne.n	80041f2 <__ieee754_pow+0x1b2>
 80041a2:	b124      	cbz	r4, 80041ae <__ieee754_pow+0x16e>
 80041a4:	4b2c      	ldr	r3, [pc, #176]	; (8004258 <__ieee754_pow+0x218>)
 80041a6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d121      	bne.n	80041f2 <__ieee754_pow+0x1b2>
 80041ae:	f1b9 0f00 	cmp.w	r9, #0
 80041b2:	da05      	bge.n	80041c0 <__ieee754_pow+0x180>
 80041b4:	4602      	mov	r2, r0
 80041b6:	460b      	mov	r3, r1
 80041b8:	2000      	movs	r0, #0
 80041ba:	4927      	ldr	r1, [pc, #156]	; (8004258 <__ieee754_pow+0x218>)
 80041bc:	f7fc fafa 	bl	80007b4 <__aeabi_ddiv>
 80041c0:	2d00      	cmp	r5, #0
 80041c2:	da9d      	bge.n	8004100 <__ieee754_pow+0xc0>
 80041c4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80041c8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80041cc:	ea54 030b 	orrs.w	r3, r4, fp
 80041d0:	d108      	bne.n	80041e4 <__ieee754_pow+0x1a4>
 80041d2:	4602      	mov	r2, r0
 80041d4:	460b      	mov	r3, r1
 80041d6:	4610      	mov	r0, r2
 80041d8:	4619      	mov	r1, r3
 80041da:	f7fc f80d 	bl	80001f8 <__aeabi_dsub>
 80041de:	4602      	mov	r2, r0
 80041e0:	460b      	mov	r3, r1
 80041e2:	e7ac      	b.n	800413e <__ieee754_pow+0xfe>
 80041e4:	f1bb 0f01 	cmp.w	fp, #1
 80041e8:	d18a      	bne.n	8004100 <__ieee754_pow+0xc0>
 80041ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80041ee:	4619      	mov	r1, r3
 80041f0:	e786      	b.n	8004100 <__ieee754_pow+0xc0>
 80041f2:	0fed      	lsrs	r5, r5, #31
 80041f4:	1e6b      	subs	r3, r5, #1
 80041f6:	930d      	str	r3, [sp, #52]	; 0x34
 80041f8:	ea5b 0303 	orrs.w	r3, fp, r3
 80041fc:	d102      	bne.n	8004204 <__ieee754_pow+0x1c4>
 80041fe:	4632      	mov	r2, r6
 8004200:	463b      	mov	r3, r7
 8004202:	e7e8      	b.n	80041d6 <__ieee754_pow+0x196>
 8004204:	4b16      	ldr	r3, [pc, #88]	; (8004260 <__ieee754_pow+0x220>)
 8004206:	4598      	cmp	r8, r3
 8004208:	f340 80fe 	ble.w	8004408 <__ieee754_pow+0x3c8>
 800420c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004210:	4598      	cmp	r8, r3
 8004212:	dd0a      	ble.n	800422a <__ieee754_pow+0x1ea>
 8004214:	4b0f      	ldr	r3, [pc, #60]	; (8004254 <__ieee754_pow+0x214>)
 8004216:	429c      	cmp	r4, r3
 8004218:	dc0d      	bgt.n	8004236 <__ieee754_pow+0x1f6>
 800421a:	f1b9 0f00 	cmp.w	r9, #0
 800421e:	f6bf af6d 	bge.w	80040fc <__ieee754_pow+0xbc>
 8004222:	a307      	add	r3, pc, #28	; (adr r3, 8004240 <__ieee754_pow+0x200>)
 8004224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004228:	e79f      	b.n	800416a <__ieee754_pow+0x12a>
 800422a:	4b0e      	ldr	r3, [pc, #56]	; (8004264 <__ieee754_pow+0x224>)
 800422c:	429c      	cmp	r4, r3
 800422e:	ddf4      	ble.n	800421a <__ieee754_pow+0x1da>
 8004230:	4b09      	ldr	r3, [pc, #36]	; (8004258 <__ieee754_pow+0x218>)
 8004232:	429c      	cmp	r4, r3
 8004234:	dd18      	ble.n	8004268 <__ieee754_pow+0x228>
 8004236:	f1b9 0f00 	cmp.w	r9, #0
 800423a:	dcf2      	bgt.n	8004222 <__ieee754_pow+0x1e2>
 800423c:	e75e      	b.n	80040fc <__ieee754_pow+0xbc>
 800423e:	bf00      	nop
 8004240:	8800759c 	.word	0x8800759c
 8004244:	7e37e43c 	.word	0x7e37e43c
 8004248:	7ff00000 	.word	0x7ff00000
 800424c:	08008958 	.word	0x08008958
 8004250:	433fffff 	.word	0x433fffff
 8004254:	3fefffff 	.word	0x3fefffff
 8004258:	3ff00000 	.word	0x3ff00000
 800425c:	3fe00000 	.word	0x3fe00000
 8004260:	41e00000 	.word	0x41e00000
 8004264:	3feffffe 	.word	0x3feffffe
 8004268:	2200      	movs	r2, #0
 800426a:	4b63      	ldr	r3, [pc, #396]	; (80043f8 <__ieee754_pow+0x3b8>)
 800426c:	f7fb ffc4 	bl	80001f8 <__aeabi_dsub>
 8004270:	a355      	add	r3, pc, #340	; (adr r3, 80043c8 <__ieee754_pow+0x388>)
 8004272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004276:	4604      	mov	r4, r0
 8004278:	460d      	mov	r5, r1
 800427a:	f7fc f971 	bl	8000560 <__aeabi_dmul>
 800427e:	a354      	add	r3, pc, #336	; (adr r3, 80043d0 <__ieee754_pow+0x390>)
 8004280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004284:	4606      	mov	r6, r0
 8004286:	460f      	mov	r7, r1
 8004288:	4620      	mov	r0, r4
 800428a:	4629      	mov	r1, r5
 800428c:	f7fc f968 	bl	8000560 <__aeabi_dmul>
 8004290:	2200      	movs	r2, #0
 8004292:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004296:	4b59      	ldr	r3, [pc, #356]	; (80043fc <__ieee754_pow+0x3bc>)
 8004298:	4620      	mov	r0, r4
 800429a:	4629      	mov	r1, r5
 800429c:	f7fc f960 	bl	8000560 <__aeabi_dmul>
 80042a0:	4602      	mov	r2, r0
 80042a2:	460b      	mov	r3, r1
 80042a4:	a14c      	add	r1, pc, #304	; (adr r1, 80043d8 <__ieee754_pow+0x398>)
 80042a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80042aa:	f7fb ffa5 	bl	80001f8 <__aeabi_dsub>
 80042ae:	4622      	mov	r2, r4
 80042b0:	462b      	mov	r3, r5
 80042b2:	f7fc f955 	bl	8000560 <__aeabi_dmul>
 80042b6:	4602      	mov	r2, r0
 80042b8:	460b      	mov	r3, r1
 80042ba:	2000      	movs	r0, #0
 80042bc:	4950      	ldr	r1, [pc, #320]	; (8004400 <__ieee754_pow+0x3c0>)
 80042be:	f7fb ff9b 	bl	80001f8 <__aeabi_dsub>
 80042c2:	4622      	mov	r2, r4
 80042c4:	462b      	mov	r3, r5
 80042c6:	4680      	mov	r8, r0
 80042c8:	4689      	mov	r9, r1
 80042ca:	4620      	mov	r0, r4
 80042cc:	4629      	mov	r1, r5
 80042ce:	f7fc f947 	bl	8000560 <__aeabi_dmul>
 80042d2:	4602      	mov	r2, r0
 80042d4:	460b      	mov	r3, r1
 80042d6:	4640      	mov	r0, r8
 80042d8:	4649      	mov	r1, r9
 80042da:	f7fc f941 	bl	8000560 <__aeabi_dmul>
 80042de:	a340      	add	r3, pc, #256	; (adr r3, 80043e0 <__ieee754_pow+0x3a0>)
 80042e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e4:	f7fc f93c 	bl	8000560 <__aeabi_dmul>
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042f0:	f7fb ff82 	bl	80001f8 <__aeabi_dsub>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	4604      	mov	r4, r0
 80042fa:	460d      	mov	r5, r1
 80042fc:	4630      	mov	r0, r6
 80042fe:	4639      	mov	r1, r7
 8004300:	f7fb ff7c 	bl	80001fc <__adddf3>
 8004304:	2000      	movs	r0, #0
 8004306:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800430a:	4632      	mov	r2, r6
 800430c:	463b      	mov	r3, r7
 800430e:	f7fb ff73 	bl	80001f8 <__aeabi_dsub>
 8004312:	4602      	mov	r2, r0
 8004314:	460b      	mov	r3, r1
 8004316:	4620      	mov	r0, r4
 8004318:	4629      	mov	r1, r5
 800431a:	f7fb ff6d 	bl	80001f8 <__aeabi_dsub>
 800431e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004320:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004324:	4313      	orrs	r3, r2
 8004326:	4606      	mov	r6, r0
 8004328:	460f      	mov	r7, r1
 800432a:	f040 81eb 	bne.w	8004704 <__ieee754_pow+0x6c4>
 800432e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80043e8 <__ieee754_pow+0x3a8>
 8004332:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004336:	2400      	movs	r4, #0
 8004338:	4622      	mov	r2, r4
 800433a:	462b      	mov	r3, r5
 800433c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004340:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004344:	f7fb ff58 	bl	80001f8 <__aeabi_dsub>
 8004348:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800434c:	f7fc f908 	bl	8000560 <__aeabi_dmul>
 8004350:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004354:	4680      	mov	r8, r0
 8004356:	4689      	mov	r9, r1
 8004358:	4630      	mov	r0, r6
 800435a:	4639      	mov	r1, r7
 800435c:	f7fc f900 	bl	8000560 <__aeabi_dmul>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	4640      	mov	r0, r8
 8004366:	4649      	mov	r1, r9
 8004368:	f7fb ff48 	bl	80001fc <__adddf3>
 800436c:	4622      	mov	r2, r4
 800436e:	462b      	mov	r3, r5
 8004370:	4680      	mov	r8, r0
 8004372:	4689      	mov	r9, r1
 8004374:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004378:	f7fc f8f2 	bl	8000560 <__aeabi_dmul>
 800437c:	460b      	mov	r3, r1
 800437e:	4604      	mov	r4, r0
 8004380:	460d      	mov	r5, r1
 8004382:	4602      	mov	r2, r0
 8004384:	4649      	mov	r1, r9
 8004386:	4640      	mov	r0, r8
 8004388:	e9cd 4500 	strd	r4, r5, [sp]
 800438c:	f7fb ff36 	bl	80001fc <__adddf3>
 8004390:	4b1c      	ldr	r3, [pc, #112]	; (8004404 <__ieee754_pow+0x3c4>)
 8004392:	4299      	cmp	r1, r3
 8004394:	4606      	mov	r6, r0
 8004396:	460f      	mov	r7, r1
 8004398:	468b      	mov	fp, r1
 800439a:	f340 82f7 	ble.w	800498c <__ieee754_pow+0x94c>
 800439e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80043a2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80043a6:	4303      	orrs	r3, r0
 80043a8:	f000 81ea 	beq.w	8004780 <__ieee754_pow+0x740>
 80043ac:	a310      	add	r3, pc, #64	; (adr r3, 80043f0 <__ieee754_pow+0x3b0>)
 80043ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043b6:	f7fc f8d3 	bl	8000560 <__aeabi_dmul>
 80043ba:	a30d      	add	r3, pc, #52	; (adr r3, 80043f0 <__ieee754_pow+0x3b0>)
 80043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c0:	e6d5      	b.n	800416e <__ieee754_pow+0x12e>
 80043c2:	bf00      	nop
 80043c4:	f3af 8000 	nop.w
 80043c8:	60000000 	.word	0x60000000
 80043cc:	3ff71547 	.word	0x3ff71547
 80043d0:	f85ddf44 	.word	0xf85ddf44
 80043d4:	3e54ae0b 	.word	0x3e54ae0b
 80043d8:	55555555 	.word	0x55555555
 80043dc:	3fd55555 	.word	0x3fd55555
 80043e0:	652b82fe 	.word	0x652b82fe
 80043e4:	3ff71547 	.word	0x3ff71547
 80043e8:	00000000 	.word	0x00000000
 80043ec:	bff00000 	.word	0xbff00000
 80043f0:	8800759c 	.word	0x8800759c
 80043f4:	7e37e43c 	.word	0x7e37e43c
 80043f8:	3ff00000 	.word	0x3ff00000
 80043fc:	3fd00000 	.word	0x3fd00000
 8004400:	3fe00000 	.word	0x3fe00000
 8004404:	408fffff 	.word	0x408fffff
 8004408:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800440c:	f04f 0200 	mov.w	r2, #0
 8004410:	da05      	bge.n	800441e <__ieee754_pow+0x3de>
 8004412:	4bd3      	ldr	r3, [pc, #844]	; (8004760 <__ieee754_pow+0x720>)
 8004414:	f7fc f8a4 	bl	8000560 <__aeabi_dmul>
 8004418:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800441c:	460c      	mov	r4, r1
 800441e:	1523      	asrs	r3, r4, #20
 8004420:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004424:	4413      	add	r3, r2
 8004426:	9307      	str	r3, [sp, #28]
 8004428:	4bce      	ldr	r3, [pc, #824]	; (8004764 <__ieee754_pow+0x724>)
 800442a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800442e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004432:	429c      	cmp	r4, r3
 8004434:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004438:	dd08      	ble.n	800444c <__ieee754_pow+0x40c>
 800443a:	4bcb      	ldr	r3, [pc, #812]	; (8004768 <__ieee754_pow+0x728>)
 800443c:	429c      	cmp	r4, r3
 800443e:	f340 815e 	ble.w	80046fe <__ieee754_pow+0x6be>
 8004442:	9b07      	ldr	r3, [sp, #28]
 8004444:	3301      	adds	r3, #1
 8004446:	9307      	str	r3, [sp, #28]
 8004448:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800444c:	f04f 0a00 	mov.w	sl, #0
 8004450:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8004454:	930c      	str	r3, [sp, #48]	; 0x30
 8004456:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004458:	4bc4      	ldr	r3, [pc, #784]	; (800476c <__ieee754_pow+0x72c>)
 800445a:	4413      	add	r3, r2
 800445c:	ed93 7b00 	vldr	d7, [r3]
 8004460:	4629      	mov	r1, r5
 8004462:	ec53 2b17 	vmov	r2, r3, d7
 8004466:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800446a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800446e:	f7fb fec3 	bl	80001f8 <__aeabi_dsub>
 8004472:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004476:	4606      	mov	r6, r0
 8004478:	460f      	mov	r7, r1
 800447a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800447e:	f7fb febd 	bl	80001fc <__adddf3>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	2000      	movs	r0, #0
 8004488:	49b9      	ldr	r1, [pc, #740]	; (8004770 <__ieee754_pow+0x730>)
 800448a:	f7fc f993 	bl	80007b4 <__aeabi_ddiv>
 800448e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004492:	4602      	mov	r2, r0
 8004494:	460b      	mov	r3, r1
 8004496:	4630      	mov	r0, r6
 8004498:	4639      	mov	r1, r7
 800449a:	f7fc f861 	bl	8000560 <__aeabi_dmul>
 800449e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044a2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80044a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80044aa:	2300      	movs	r3, #0
 80044ac:	9302      	str	r3, [sp, #8]
 80044ae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80044b2:	106d      	asrs	r5, r5, #1
 80044b4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80044b8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80044bc:	2200      	movs	r2, #0
 80044be:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80044c2:	4640      	mov	r0, r8
 80044c4:	4649      	mov	r1, r9
 80044c6:	4614      	mov	r4, r2
 80044c8:	461d      	mov	r5, r3
 80044ca:	f7fc f849 	bl	8000560 <__aeabi_dmul>
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	4630      	mov	r0, r6
 80044d4:	4639      	mov	r1, r7
 80044d6:	f7fb fe8f 	bl	80001f8 <__aeabi_dsub>
 80044da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80044de:	4606      	mov	r6, r0
 80044e0:	460f      	mov	r7, r1
 80044e2:	4620      	mov	r0, r4
 80044e4:	4629      	mov	r1, r5
 80044e6:	f7fb fe87 	bl	80001f8 <__aeabi_dsub>
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80044f2:	f7fb fe81 	bl	80001f8 <__aeabi_dsub>
 80044f6:	4642      	mov	r2, r8
 80044f8:	464b      	mov	r3, r9
 80044fa:	f7fc f831 	bl	8000560 <__aeabi_dmul>
 80044fe:	4602      	mov	r2, r0
 8004500:	460b      	mov	r3, r1
 8004502:	4630      	mov	r0, r6
 8004504:	4639      	mov	r1, r7
 8004506:	f7fb fe77 	bl	80001f8 <__aeabi_dsub>
 800450a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800450e:	f7fc f827 	bl	8000560 <__aeabi_dmul>
 8004512:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004516:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800451a:	4610      	mov	r0, r2
 800451c:	4619      	mov	r1, r3
 800451e:	f7fc f81f 	bl	8000560 <__aeabi_dmul>
 8004522:	a37b      	add	r3, pc, #492	; (adr r3, 8004710 <__ieee754_pow+0x6d0>)
 8004524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004528:	4604      	mov	r4, r0
 800452a:	460d      	mov	r5, r1
 800452c:	f7fc f818 	bl	8000560 <__aeabi_dmul>
 8004530:	a379      	add	r3, pc, #484	; (adr r3, 8004718 <__ieee754_pow+0x6d8>)
 8004532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004536:	f7fb fe61 	bl	80001fc <__adddf3>
 800453a:	4622      	mov	r2, r4
 800453c:	462b      	mov	r3, r5
 800453e:	f7fc f80f 	bl	8000560 <__aeabi_dmul>
 8004542:	a377      	add	r3, pc, #476	; (adr r3, 8004720 <__ieee754_pow+0x6e0>)
 8004544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004548:	f7fb fe58 	bl	80001fc <__adddf3>
 800454c:	4622      	mov	r2, r4
 800454e:	462b      	mov	r3, r5
 8004550:	f7fc f806 	bl	8000560 <__aeabi_dmul>
 8004554:	a374      	add	r3, pc, #464	; (adr r3, 8004728 <__ieee754_pow+0x6e8>)
 8004556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455a:	f7fb fe4f 	bl	80001fc <__adddf3>
 800455e:	4622      	mov	r2, r4
 8004560:	462b      	mov	r3, r5
 8004562:	f7fb fffd 	bl	8000560 <__aeabi_dmul>
 8004566:	a372      	add	r3, pc, #456	; (adr r3, 8004730 <__ieee754_pow+0x6f0>)
 8004568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456c:	f7fb fe46 	bl	80001fc <__adddf3>
 8004570:	4622      	mov	r2, r4
 8004572:	462b      	mov	r3, r5
 8004574:	f7fb fff4 	bl	8000560 <__aeabi_dmul>
 8004578:	a36f      	add	r3, pc, #444	; (adr r3, 8004738 <__ieee754_pow+0x6f8>)
 800457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457e:	f7fb fe3d 	bl	80001fc <__adddf3>
 8004582:	4622      	mov	r2, r4
 8004584:	4606      	mov	r6, r0
 8004586:	460f      	mov	r7, r1
 8004588:	462b      	mov	r3, r5
 800458a:	4620      	mov	r0, r4
 800458c:	4629      	mov	r1, r5
 800458e:	f7fb ffe7 	bl	8000560 <__aeabi_dmul>
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	4630      	mov	r0, r6
 8004598:	4639      	mov	r1, r7
 800459a:	f7fb ffe1 	bl	8000560 <__aeabi_dmul>
 800459e:	4642      	mov	r2, r8
 80045a0:	4604      	mov	r4, r0
 80045a2:	460d      	mov	r5, r1
 80045a4:	464b      	mov	r3, r9
 80045a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045aa:	f7fb fe27 	bl	80001fc <__adddf3>
 80045ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045b2:	f7fb ffd5 	bl	8000560 <__aeabi_dmul>
 80045b6:	4622      	mov	r2, r4
 80045b8:	462b      	mov	r3, r5
 80045ba:	f7fb fe1f 	bl	80001fc <__adddf3>
 80045be:	4642      	mov	r2, r8
 80045c0:	4606      	mov	r6, r0
 80045c2:	460f      	mov	r7, r1
 80045c4:	464b      	mov	r3, r9
 80045c6:	4640      	mov	r0, r8
 80045c8:	4649      	mov	r1, r9
 80045ca:	f7fb ffc9 	bl	8000560 <__aeabi_dmul>
 80045ce:	2200      	movs	r2, #0
 80045d0:	4b68      	ldr	r3, [pc, #416]	; (8004774 <__ieee754_pow+0x734>)
 80045d2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80045d6:	f7fb fe11 	bl	80001fc <__adddf3>
 80045da:	4632      	mov	r2, r6
 80045dc:	463b      	mov	r3, r7
 80045de:	f7fb fe0d 	bl	80001fc <__adddf3>
 80045e2:	9802      	ldr	r0, [sp, #8]
 80045e4:	460d      	mov	r5, r1
 80045e6:	4604      	mov	r4, r0
 80045e8:	4602      	mov	r2, r0
 80045ea:	460b      	mov	r3, r1
 80045ec:	4640      	mov	r0, r8
 80045ee:	4649      	mov	r1, r9
 80045f0:	f7fb ffb6 	bl	8000560 <__aeabi_dmul>
 80045f4:	2200      	movs	r2, #0
 80045f6:	4680      	mov	r8, r0
 80045f8:	4689      	mov	r9, r1
 80045fa:	4b5e      	ldr	r3, [pc, #376]	; (8004774 <__ieee754_pow+0x734>)
 80045fc:	4620      	mov	r0, r4
 80045fe:	4629      	mov	r1, r5
 8004600:	f7fb fdfa 	bl	80001f8 <__aeabi_dsub>
 8004604:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004608:	f7fb fdf6 	bl	80001f8 <__aeabi_dsub>
 800460c:	4602      	mov	r2, r0
 800460e:	460b      	mov	r3, r1
 8004610:	4630      	mov	r0, r6
 8004612:	4639      	mov	r1, r7
 8004614:	f7fb fdf0 	bl	80001f8 <__aeabi_dsub>
 8004618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800461c:	f7fb ffa0 	bl	8000560 <__aeabi_dmul>
 8004620:	4622      	mov	r2, r4
 8004622:	4606      	mov	r6, r0
 8004624:	460f      	mov	r7, r1
 8004626:	462b      	mov	r3, r5
 8004628:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800462c:	f7fb ff98 	bl	8000560 <__aeabi_dmul>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	4630      	mov	r0, r6
 8004636:	4639      	mov	r1, r7
 8004638:	f7fb fde0 	bl	80001fc <__adddf3>
 800463c:	4606      	mov	r6, r0
 800463e:	460f      	mov	r7, r1
 8004640:	4602      	mov	r2, r0
 8004642:	460b      	mov	r3, r1
 8004644:	4640      	mov	r0, r8
 8004646:	4649      	mov	r1, r9
 8004648:	f7fb fdd8 	bl	80001fc <__adddf3>
 800464c:	9802      	ldr	r0, [sp, #8]
 800464e:	a33c      	add	r3, pc, #240	; (adr r3, 8004740 <__ieee754_pow+0x700>)
 8004650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004654:	4604      	mov	r4, r0
 8004656:	460d      	mov	r5, r1
 8004658:	f7fb ff82 	bl	8000560 <__aeabi_dmul>
 800465c:	4642      	mov	r2, r8
 800465e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004662:	464b      	mov	r3, r9
 8004664:	4620      	mov	r0, r4
 8004666:	4629      	mov	r1, r5
 8004668:	f7fb fdc6 	bl	80001f8 <__aeabi_dsub>
 800466c:	4602      	mov	r2, r0
 800466e:	460b      	mov	r3, r1
 8004670:	4630      	mov	r0, r6
 8004672:	4639      	mov	r1, r7
 8004674:	f7fb fdc0 	bl	80001f8 <__aeabi_dsub>
 8004678:	a333      	add	r3, pc, #204	; (adr r3, 8004748 <__ieee754_pow+0x708>)
 800467a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467e:	f7fb ff6f 	bl	8000560 <__aeabi_dmul>
 8004682:	a333      	add	r3, pc, #204	; (adr r3, 8004750 <__ieee754_pow+0x710>)
 8004684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004688:	4606      	mov	r6, r0
 800468a:	460f      	mov	r7, r1
 800468c:	4620      	mov	r0, r4
 800468e:	4629      	mov	r1, r5
 8004690:	f7fb ff66 	bl	8000560 <__aeabi_dmul>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4630      	mov	r0, r6
 800469a:	4639      	mov	r1, r7
 800469c:	f7fb fdae 	bl	80001fc <__adddf3>
 80046a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046a2:	4b35      	ldr	r3, [pc, #212]	; (8004778 <__ieee754_pow+0x738>)
 80046a4:	4413      	add	r3, r2
 80046a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046aa:	f7fb fda7 	bl	80001fc <__adddf3>
 80046ae:	4604      	mov	r4, r0
 80046b0:	9807      	ldr	r0, [sp, #28]
 80046b2:	460d      	mov	r5, r1
 80046b4:	f7fb feee 	bl	8000494 <__aeabi_i2d>
 80046b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046ba:	4b30      	ldr	r3, [pc, #192]	; (800477c <__ieee754_pow+0x73c>)
 80046bc:	4413      	add	r3, r2
 80046be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80046c2:	4606      	mov	r6, r0
 80046c4:	460f      	mov	r7, r1
 80046c6:	4622      	mov	r2, r4
 80046c8:	462b      	mov	r3, r5
 80046ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80046ce:	f7fb fd95 	bl	80001fc <__adddf3>
 80046d2:	4642      	mov	r2, r8
 80046d4:	464b      	mov	r3, r9
 80046d6:	f7fb fd91 	bl	80001fc <__adddf3>
 80046da:	4632      	mov	r2, r6
 80046dc:	463b      	mov	r3, r7
 80046de:	f7fb fd8d 	bl	80001fc <__adddf3>
 80046e2:	9802      	ldr	r0, [sp, #8]
 80046e4:	4632      	mov	r2, r6
 80046e6:	463b      	mov	r3, r7
 80046e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80046ec:	f7fb fd84 	bl	80001f8 <__aeabi_dsub>
 80046f0:	4642      	mov	r2, r8
 80046f2:	464b      	mov	r3, r9
 80046f4:	f7fb fd80 	bl	80001f8 <__aeabi_dsub>
 80046f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046fc:	e607      	b.n	800430e <__ieee754_pow+0x2ce>
 80046fe:	f04f 0a01 	mov.w	sl, #1
 8004702:	e6a5      	b.n	8004450 <__ieee754_pow+0x410>
 8004704:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8004758 <__ieee754_pow+0x718>
 8004708:	e613      	b.n	8004332 <__ieee754_pow+0x2f2>
 800470a:	bf00      	nop
 800470c:	f3af 8000 	nop.w
 8004710:	4a454eef 	.word	0x4a454eef
 8004714:	3fca7e28 	.word	0x3fca7e28
 8004718:	93c9db65 	.word	0x93c9db65
 800471c:	3fcd864a 	.word	0x3fcd864a
 8004720:	a91d4101 	.word	0xa91d4101
 8004724:	3fd17460 	.word	0x3fd17460
 8004728:	518f264d 	.word	0x518f264d
 800472c:	3fd55555 	.word	0x3fd55555
 8004730:	db6fabff 	.word	0xdb6fabff
 8004734:	3fdb6db6 	.word	0x3fdb6db6
 8004738:	33333303 	.word	0x33333303
 800473c:	3fe33333 	.word	0x3fe33333
 8004740:	e0000000 	.word	0xe0000000
 8004744:	3feec709 	.word	0x3feec709
 8004748:	dc3a03fd 	.word	0xdc3a03fd
 800474c:	3feec709 	.word	0x3feec709
 8004750:	145b01f5 	.word	0x145b01f5
 8004754:	be3e2fe0 	.word	0xbe3e2fe0
 8004758:	00000000 	.word	0x00000000
 800475c:	3ff00000 	.word	0x3ff00000
 8004760:	43400000 	.word	0x43400000
 8004764:	0003988e 	.word	0x0003988e
 8004768:	000bb679 	.word	0x000bb679
 800476c:	08008960 	.word	0x08008960
 8004770:	3ff00000 	.word	0x3ff00000
 8004774:	40080000 	.word	0x40080000
 8004778:	08008980 	.word	0x08008980
 800477c:	08008970 	.word	0x08008970
 8004780:	a3b6      	add	r3, pc, #728	; (adr r3, 8004a5c <__ieee754_pow+0xa1c>)
 8004782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004786:	4640      	mov	r0, r8
 8004788:	4649      	mov	r1, r9
 800478a:	f7fb fd37 	bl	80001fc <__adddf3>
 800478e:	4622      	mov	r2, r4
 8004790:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004794:	462b      	mov	r3, r5
 8004796:	4630      	mov	r0, r6
 8004798:	4639      	mov	r1, r7
 800479a:	f7fb fd2d 	bl	80001f8 <__aeabi_dsub>
 800479e:	4602      	mov	r2, r0
 80047a0:	460b      	mov	r3, r1
 80047a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047a6:	f7fc f96b 	bl	8000a80 <__aeabi_dcmpgt>
 80047aa:	2800      	cmp	r0, #0
 80047ac:	f47f adfe 	bne.w	80043ac <__ieee754_pow+0x36c>
 80047b0:	4aa5      	ldr	r2, [pc, #660]	; (8004a48 <__ieee754_pow+0xa08>)
 80047b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80047b6:	4293      	cmp	r3, r2
 80047b8:	f340 810c 	ble.w	80049d4 <__ieee754_pow+0x994>
 80047bc:	151b      	asrs	r3, r3, #20
 80047be:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80047c2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80047c6:	fa4a f303 	asr.w	r3, sl, r3
 80047ca:	445b      	add	r3, fp
 80047cc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80047d0:	4e9e      	ldr	r6, [pc, #632]	; (8004a4c <__ieee754_pow+0xa0c>)
 80047d2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80047d6:	4116      	asrs	r6, r2
 80047d8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80047dc:	2000      	movs	r0, #0
 80047de:	ea23 0106 	bic.w	r1, r3, r6
 80047e2:	f1c2 0214 	rsb	r2, r2, #20
 80047e6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80047ea:	fa4a fa02 	asr.w	sl, sl, r2
 80047ee:	f1bb 0f00 	cmp.w	fp, #0
 80047f2:	4602      	mov	r2, r0
 80047f4:	460b      	mov	r3, r1
 80047f6:	4620      	mov	r0, r4
 80047f8:	4629      	mov	r1, r5
 80047fa:	bfb8      	it	lt
 80047fc:	f1ca 0a00 	rsblt	sl, sl, #0
 8004800:	f7fb fcfa 	bl	80001f8 <__aeabi_dsub>
 8004804:	e9cd 0100 	strd	r0, r1, [sp]
 8004808:	4642      	mov	r2, r8
 800480a:	464b      	mov	r3, r9
 800480c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004810:	f7fb fcf4 	bl	80001fc <__adddf3>
 8004814:	2000      	movs	r0, #0
 8004816:	a37a      	add	r3, pc, #488	; (adr r3, 8004a00 <__ieee754_pow+0x9c0>)
 8004818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481c:	4604      	mov	r4, r0
 800481e:	460d      	mov	r5, r1
 8004820:	f7fb fe9e 	bl	8000560 <__aeabi_dmul>
 8004824:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004828:	4606      	mov	r6, r0
 800482a:	460f      	mov	r7, r1
 800482c:	4620      	mov	r0, r4
 800482e:	4629      	mov	r1, r5
 8004830:	f7fb fce2 	bl	80001f8 <__aeabi_dsub>
 8004834:	4602      	mov	r2, r0
 8004836:	460b      	mov	r3, r1
 8004838:	4640      	mov	r0, r8
 800483a:	4649      	mov	r1, r9
 800483c:	f7fb fcdc 	bl	80001f8 <__aeabi_dsub>
 8004840:	a371      	add	r3, pc, #452	; (adr r3, 8004a08 <__ieee754_pow+0x9c8>)
 8004842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004846:	f7fb fe8b 	bl	8000560 <__aeabi_dmul>
 800484a:	a371      	add	r3, pc, #452	; (adr r3, 8004a10 <__ieee754_pow+0x9d0>)
 800484c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004850:	4680      	mov	r8, r0
 8004852:	4689      	mov	r9, r1
 8004854:	4620      	mov	r0, r4
 8004856:	4629      	mov	r1, r5
 8004858:	f7fb fe82 	bl	8000560 <__aeabi_dmul>
 800485c:	4602      	mov	r2, r0
 800485e:	460b      	mov	r3, r1
 8004860:	4640      	mov	r0, r8
 8004862:	4649      	mov	r1, r9
 8004864:	f7fb fcca 	bl	80001fc <__adddf3>
 8004868:	4604      	mov	r4, r0
 800486a:	460d      	mov	r5, r1
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	4630      	mov	r0, r6
 8004872:	4639      	mov	r1, r7
 8004874:	f7fb fcc2 	bl	80001fc <__adddf3>
 8004878:	4632      	mov	r2, r6
 800487a:	463b      	mov	r3, r7
 800487c:	4680      	mov	r8, r0
 800487e:	4689      	mov	r9, r1
 8004880:	f7fb fcba 	bl	80001f8 <__aeabi_dsub>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4620      	mov	r0, r4
 800488a:	4629      	mov	r1, r5
 800488c:	f7fb fcb4 	bl	80001f8 <__aeabi_dsub>
 8004890:	4642      	mov	r2, r8
 8004892:	4606      	mov	r6, r0
 8004894:	460f      	mov	r7, r1
 8004896:	464b      	mov	r3, r9
 8004898:	4640      	mov	r0, r8
 800489a:	4649      	mov	r1, r9
 800489c:	f7fb fe60 	bl	8000560 <__aeabi_dmul>
 80048a0:	a35d      	add	r3, pc, #372	; (adr r3, 8004a18 <__ieee754_pow+0x9d8>)
 80048a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a6:	4604      	mov	r4, r0
 80048a8:	460d      	mov	r5, r1
 80048aa:	f7fb fe59 	bl	8000560 <__aeabi_dmul>
 80048ae:	a35c      	add	r3, pc, #368	; (adr r3, 8004a20 <__ieee754_pow+0x9e0>)
 80048b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b4:	f7fb fca0 	bl	80001f8 <__aeabi_dsub>
 80048b8:	4622      	mov	r2, r4
 80048ba:	462b      	mov	r3, r5
 80048bc:	f7fb fe50 	bl	8000560 <__aeabi_dmul>
 80048c0:	a359      	add	r3, pc, #356	; (adr r3, 8004a28 <__ieee754_pow+0x9e8>)
 80048c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c6:	f7fb fc99 	bl	80001fc <__adddf3>
 80048ca:	4622      	mov	r2, r4
 80048cc:	462b      	mov	r3, r5
 80048ce:	f7fb fe47 	bl	8000560 <__aeabi_dmul>
 80048d2:	a357      	add	r3, pc, #348	; (adr r3, 8004a30 <__ieee754_pow+0x9f0>)
 80048d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d8:	f7fb fc8e 	bl	80001f8 <__aeabi_dsub>
 80048dc:	4622      	mov	r2, r4
 80048de:	462b      	mov	r3, r5
 80048e0:	f7fb fe3e 	bl	8000560 <__aeabi_dmul>
 80048e4:	a354      	add	r3, pc, #336	; (adr r3, 8004a38 <__ieee754_pow+0x9f8>)
 80048e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ea:	f7fb fc87 	bl	80001fc <__adddf3>
 80048ee:	4622      	mov	r2, r4
 80048f0:	462b      	mov	r3, r5
 80048f2:	f7fb fe35 	bl	8000560 <__aeabi_dmul>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	4640      	mov	r0, r8
 80048fc:	4649      	mov	r1, r9
 80048fe:	f7fb fc7b 	bl	80001f8 <__aeabi_dsub>
 8004902:	4604      	mov	r4, r0
 8004904:	460d      	mov	r5, r1
 8004906:	4602      	mov	r2, r0
 8004908:	460b      	mov	r3, r1
 800490a:	4640      	mov	r0, r8
 800490c:	4649      	mov	r1, r9
 800490e:	f7fb fe27 	bl	8000560 <__aeabi_dmul>
 8004912:	2200      	movs	r2, #0
 8004914:	e9cd 0100 	strd	r0, r1, [sp]
 8004918:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800491c:	4620      	mov	r0, r4
 800491e:	4629      	mov	r1, r5
 8004920:	f7fb fc6a 	bl	80001f8 <__aeabi_dsub>
 8004924:	4602      	mov	r2, r0
 8004926:	460b      	mov	r3, r1
 8004928:	e9dd 0100 	ldrd	r0, r1, [sp]
 800492c:	f7fb ff42 	bl	80007b4 <__aeabi_ddiv>
 8004930:	4632      	mov	r2, r6
 8004932:	4604      	mov	r4, r0
 8004934:	460d      	mov	r5, r1
 8004936:	463b      	mov	r3, r7
 8004938:	4640      	mov	r0, r8
 800493a:	4649      	mov	r1, r9
 800493c:	f7fb fe10 	bl	8000560 <__aeabi_dmul>
 8004940:	4632      	mov	r2, r6
 8004942:	463b      	mov	r3, r7
 8004944:	f7fb fc5a 	bl	80001fc <__adddf3>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4620      	mov	r0, r4
 800494e:	4629      	mov	r1, r5
 8004950:	f7fb fc52 	bl	80001f8 <__aeabi_dsub>
 8004954:	4642      	mov	r2, r8
 8004956:	464b      	mov	r3, r9
 8004958:	f7fb fc4e 	bl	80001f8 <__aeabi_dsub>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	2000      	movs	r0, #0
 8004962:	493b      	ldr	r1, [pc, #236]	; (8004a50 <__ieee754_pow+0xa10>)
 8004964:	f7fb fc48 	bl	80001f8 <__aeabi_dsub>
 8004968:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800496c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004970:	4602      	mov	r2, r0
 8004972:	460b      	mov	r3, r1
 8004974:	da31      	bge.n	80049da <__ieee754_pow+0x99a>
 8004976:	4650      	mov	r0, sl
 8004978:	ec43 2b10 	vmov	d0, r2, r3
 800497c:	f001 f934 	bl	8005be8 <scalbn>
 8004980:	ec51 0b10 	vmov	r0, r1, d0
 8004984:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004988:	f7ff bbf1 	b.w	800416e <__ieee754_pow+0x12e>
 800498c:	4b31      	ldr	r3, [pc, #196]	; (8004a54 <__ieee754_pow+0xa14>)
 800498e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004992:	429e      	cmp	r6, r3
 8004994:	f77f af0c 	ble.w	80047b0 <__ieee754_pow+0x770>
 8004998:	4b2f      	ldr	r3, [pc, #188]	; (8004a58 <__ieee754_pow+0xa18>)
 800499a:	440b      	add	r3, r1
 800499c:	4303      	orrs	r3, r0
 800499e:	d00b      	beq.n	80049b8 <__ieee754_pow+0x978>
 80049a0:	a327      	add	r3, pc, #156	; (adr r3, 8004a40 <__ieee754_pow+0xa00>)
 80049a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049aa:	f7fb fdd9 	bl	8000560 <__aeabi_dmul>
 80049ae:	a324      	add	r3, pc, #144	; (adr r3, 8004a40 <__ieee754_pow+0xa00>)
 80049b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b4:	f7ff bbdb 	b.w	800416e <__ieee754_pow+0x12e>
 80049b8:	4622      	mov	r2, r4
 80049ba:	462b      	mov	r3, r5
 80049bc:	f7fb fc1c 	bl	80001f8 <__aeabi_dsub>
 80049c0:	4602      	mov	r2, r0
 80049c2:	460b      	mov	r3, r1
 80049c4:	4640      	mov	r0, r8
 80049c6:	4649      	mov	r1, r9
 80049c8:	f7fc f846 	bl	8000a58 <__aeabi_dcmple>
 80049cc:	2800      	cmp	r0, #0
 80049ce:	f43f aeef 	beq.w	80047b0 <__ieee754_pow+0x770>
 80049d2:	e7e5      	b.n	80049a0 <__ieee754_pow+0x960>
 80049d4:	f04f 0a00 	mov.w	sl, #0
 80049d8:	e716      	b.n	8004808 <__ieee754_pow+0x7c8>
 80049da:	4621      	mov	r1, r4
 80049dc:	e7d2      	b.n	8004984 <__ieee754_pow+0x944>
 80049de:	2000      	movs	r0, #0
 80049e0:	491b      	ldr	r1, [pc, #108]	; (8004a50 <__ieee754_pow+0xa10>)
 80049e2:	f7ff bb8d 	b.w	8004100 <__ieee754_pow+0xc0>
 80049e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80049ea:	f7ff bb89 	b.w	8004100 <__ieee754_pow+0xc0>
 80049ee:	4630      	mov	r0, r6
 80049f0:	4639      	mov	r1, r7
 80049f2:	f7ff bb85 	b.w	8004100 <__ieee754_pow+0xc0>
 80049f6:	4693      	mov	fp, r2
 80049f8:	f7ff bb96 	b.w	8004128 <__ieee754_pow+0xe8>
 80049fc:	f3af 8000 	nop.w
 8004a00:	00000000 	.word	0x00000000
 8004a04:	3fe62e43 	.word	0x3fe62e43
 8004a08:	fefa39ef 	.word	0xfefa39ef
 8004a0c:	3fe62e42 	.word	0x3fe62e42
 8004a10:	0ca86c39 	.word	0x0ca86c39
 8004a14:	be205c61 	.word	0xbe205c61
 8004a18:	72bea4d0 	.word	0x72bea4d0
 8004a1c:	3e663769 	.word	0x3e663769
 8004a20:	c5d26bf1 	.word	0xc5d26bf1
 8004a24:	3ebbbd41 	.word	0x3ebbbd41
 8004a28:	af25de2c 	.word	0xaf25de2c
 8004a2c:	3f11566a 	.word	0x3f11566a
 8004a30:	16bebd93 	.word	0x16bebd93
 8004a34:	3f66c16c 	.word	0x3f66c16c
 8004a38:	5555553e 	.word	0x5555553e
 8004a3c:	3fc55555 	.word	0x3fc55555
 8004a40:	c2f8f359 	.word	0xc2f8f359
 8004a44:	01a56e1f 	.word	0x01a56e1f
 8004a48:	3fe00000 	.word	0x3fe00000
 8004a4c:	000fffff 	.word	0x000fffff
 8004a50:	3ff00000 	.word	0x3ff00000
 8004a54:	4090cbff 	.word	0x4090cbff
 8004a58:	3f6f3400 	.word	0x3f6f3400
 8004a5c:	652b82fe 	.word	0x652b82fe
 8004a60:	3c971547 	.word	0x3c971547
 8004a64:	00000000 	.word	0x00000000

08004a68 <__ieee754_rem_pio2>:
 8004a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a6c:	ec57 6b10 	vmov	r6, r7, d0
 8004a70:	4bc3      	ldr	r3, [pc, #780]	; (8004d80 <__ieee754_rem_pio2+0x318>)
 8004a72:	b08d      	sub	sp, #52	; 0x34
 8004a74:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8004a78:	4598      	cmp	r8, r3
 8004a7a:	4604      	mov	r4, r0
 8004a7c:	9704      	str	r7, [sp, #16]
 8004a7e:	dc07      	bgt.n	8004a90 <__ieee754_rem_pio2+0x28>
 8004a80:	2200      	movs	r2, #0
 8004a82:	2300      	movs	r3, #0
 8004a84:	ed84 0b00 	vstr	d0, [r4]
 8004a88:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004a8c:	2500      	movs	r5, #0
 8004a8e:	e027      	b.n	8004ae0 <__ieee754_rem_pio2+0x78>
 8004a90:	4bbc      	ldr	r3, [pc, #752]	; (8004d84 <__ieee754_rem_pio2+0x31c>)
 8004a92:	4598      	cmp	r8, r3
 8004a94:	dc75      	bgt.n	8004b82 <__ieee754_rem_pio2+0x11a>
 8004a96:	9b04      	ldr	r3, [sp, #16]
 8004a98:	4dbb      	ldr	r5, [pc, #748]	; (8004d88 <__ieee754_rem_pio2+0x320>)
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	ee10 0a10 	vmov	r0, s0
 8004aa0:	a3a9      	add	r3, pc, #676	; (adr r3, 8004d48 <__ieee754_rem_pio2+0x2e0>)
 8004aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa6:	4639      	mov	r1, r7
 8004aa8:	dd36      	ble.n	8004b18 <__ieee754_rem_pio2+0xb0>
 8004aaa:	f7fb fba5 	bl	80001f8 <__aeabi_dsub>
 8004aae:	45a8      	cmp	r8, r5
 8004ab0:	4606      	mov	r6, r0
 8004ab2:	460f      	mov	r7, r1
 8004ab4:	d018      	beq.n	8004ae8 <__ieee754_rem_pio2+0x80>
 8004ab6:	a3a6      	add	r3, pc, #664	; (adr r3, 8004d50 <__ieee754_rem_pio2+0x2e8>)
 8004ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abc:	f7fb fb9c 	bl	80001f8 <__aeabi_dsub>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	e9c4 2300 	strd	r2, r3, [r4]
 8004ac8:	4630      	mov	r0, r6
 8004aca:	4639      	mov	r1, r7
 8004acc:	f7fb fb94 	bl	80001f8 <__aeabi_dsub>
 8004ad0:	a39f      	add	r3, pc, #636	; (adr r3, 8004d50 <__ieee754_rem_pio2+0x2e8>)
 8004ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad6:	f7fb fb8f 	bl	80001f8 <__aeabi_dsub>
 8004ada:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004ade:	2501      	movs	r5, #1
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	b00d      	add	sp, #52	; 0x34
 8004ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ae8:	a39b      	add	r3, pc, #620	; (adr r3, 8004d58 <__ieee754_rem_pio2+0x2f0>)
 8004aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aee:	f7fb fb83 	bl	80001f8 <__aeabi_dsub>
 8004af2:	a39b      	add	r3, pc, #620	; (adr r3, 8004d60 <__ieee754_rem_pio2+0x2f8>)
 8004af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af8:	4606      	mov	r6, r0
 8004afa:	460f      	mov	r7, r1
 8004afc:	f7fb fb7c 	bl	80001f8 <__aeabi_dsub>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	e9c4 2300 	strd	r2, r3, [r4]
 8004b08:	4630      	mov	r0, r6
 8004b0a:	4639      	mov	r1, r7
 8004b0c:	f7fb fb74 	bl	80001f8 <__aeabi_dsub>
 8004b10:	a393      	add	r3, pc, #588	; (adr r3, 8004d60 <__ieee754_rem_pio2+0x2f8>)
 8004b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b16:	e7de      	b.n	8004ad6 <__ieee754_rem_pio2+0x6e>
 8004b18:	f7fb fb70 	bl	80001fc <__adddf3>
 8004b1c:	45a8      	cmp	r8, r5
 8004b1e:	4606      	mov	r6, r0
 8004b20:	460f      	mov	r7, r1
 8004b22:	d016      	beq.n	8004b52 <__ieee754_rem_pio2+0xea>
 8004b24:	a38a      	add	r3, pc, #552	; (adr r3, 8004d50 <__ieee754_rem_pio2+0x2e8>)
 8004b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2a:	f7fb fb67 	bl	80001fc <__adddf3>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	460b      	mov	r3, r1
 8004b32:	e9c4 2300 	strd	r2, r3, [r4]
 8004b36:	4630      	mov	r0, r6
 8004b38:	4639      	mov	r1, r7
 8004b3a:	f7fb fb5d 	bl	80001f8 <__aeabi_dsub>
 8004b3e:	a384      	add	r3, pc, #528	; (adr r3, 8004d50 <__ieee754_rem_pio2+0x2e8>)
 8004b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b44:	f7fb fb5a 	bl	80001fc <__adddf3>
 8004b48:	f04f 35ff 	mov.w	r5, #4294967295
 8004b4c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004b50:	e7c6      	b.n	8004ae0 <__ieee754_rem_pio2+0x78>
 8004b52:	a381      	add	r3, pc, #516	; (adr r3, 8004d58 <__ieee754_rem_pio2+0x2f0>)
 8004b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b58:	f7fb fb50 	bl	80001fc <__adddf3>
 8004b5c:	a380      	add	r3, pc, #512	; (adr r3, 8004d60 <__ieee754_rem_pio2+0x2f8>)
 8004b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b62:	4606      	mov	r6, r0
 8004b64:	460f      	mov	r7, r1
 8004b66:	f7fb fb49 	bl	80001fc <__adddf3>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	e9c4 2300 	strd	r2, r3, [r4]
 8004b72:	4630      	mov	r0, r6
 8004b74:	4639      	mov	r1, r7
 8004b76:	f7fb fb3f 	bl	80001f8 <__aeabi_dsub>
 8004b7a:	a379      	add	r3, pc, #484	; (adr r3, 8004d60 <__ieee754_rem_pio2+0x2f8>)
 8004b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b80:	e7e0      	b.n	8004b44 <__ieee754_rem_pio2+0xdc>
 8004b82:	4b82      	ldr	r3, [pc, #520]	; (8004d8c <__ieee754_rem_pio2+0x324>)
 8004b84:	4598      	cmp	r8, r3
 8004b86:	f300 80d0 	bgt.w	8004d2a <__ieee754_rem_pio2+0x2c2>
 8004b8a:	f000 ff03 	bl	8005994 <fabs>
 8004b8e:	ec57 6b10 	vmov	r6, r7, d0
 8004b92:	ee10 0a10 	vmov	r0, s0
 8004b96:	a374      	add	r3, pc, #464	; (adr r3, 8004d68 <__ieee754_rem_pio2+0x300>)
 8004b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9c:	4639      	mov	r1, r7
 8004b9e:	f7fb fcdf 	bl	8000560 <__aeabi_dmul>
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	4b7a      	ldr	r3, [pc, #488]	; (8004d90 <__ieee754_rem_pio2+0x328>)
 8004ba6:	f7fb fb29 	bl	80001fc <__adddf3>
 8004baa:	f7fb ff89 	bl	8000ac0 <__aeabi_d2iz>
 8004bae:	4605      	mov	r5, r0
 8004bb0:	f7fb fc70 	bl	8000494 <__aeabi_i2d>
 8004bb4:	a364      	add	r3, pc, #400	; (adr r3, 8004d48 <__ieee754_rem_pio2+0x2e0>)
 8004bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004bbe:	f7fb fccf 	bl	8000560 <__aeabi_dmul>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4630      	mov	r0, r6
 8004bc8:	4639      	mov	r1, r7
 8004bca:	f7fb fb15 	bl	80001f8 <__aeabi_dsub>
 8004bce:	a360      	add	r3, pc, #384	; (adr r3, 8004d50 <__ieee754_rem_pio2+0x2e8>)
 8004bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd4:	4682      	mov	sl, r0
 8004bd6:	468b      	mov	fp, r1
 8004bd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bdc:	f7fb fcc0 	bl	8000560 <__aeabi_dmul>
 8004be0:	2d1f      	cmp	r5, #31
 8004be2:	4606      	mov	r6, r0
 8004be4:	460f      	mov	r7, r1
 8004be6:	dc2a      	bgt.n	8004c3e <__ieee754_rem_pio2+0x1d6>
 8004be8:	1e6a      	subs	r2, r5, #1
 8004bea:	4b6a      	ldr	r3, [pc, #424]	; (8004d94 <__ieee754_rem_pio2+0x32c>)
 8004bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bf0:	4598      	cmp	r8, r3
 8004bf2:	d024      	beq.n	8004c3e <__ieee754_rem_pio2+0x1d6>
 8004bf4:	4632      	mov	r2, r6
 8004bf6:	463b      	mov	r3, r7
 8004bf8:	4650      	mov	r0, sl
 8004bfa:	4659      	mov	r1, fp
 8004bfc:	f7fb fafc 	bl	80001f8 <__aeabi_dsub>
 8004c00:	e9c4 0100 	strd	r0, r1, [r4]
 8004c04:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004c08:	4650      	mov	r0, sl
 8004c0a:	4642      	mov	r2, r8
 8004c0c:	464b      	mov	r3, r9
 8004c0e:	4659      	mov	r1, fp
 8004c10:	f7fb faf2 	bl	80001f8 <__aeabi_dsub>
 8004c14:	463b      	mov	r3, r7
 8004c16:	4632      	mov	r2, r6
 8004c18:	f7fb faee 	bl	80001f8 <__aeabi_dsub>
 8004c1c:	9b04      	ldr	r3, [sp, #16]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004c24:	f6bf af5c 	bge.w	8004ae0 <__ieee754_rem_pio2+0x78>
 8004c28:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004c2c:	6063      	str	r3, [r4, #4]
 8004c2e:	f8c4 8000 	str.w	r8, [r4]
 8004c32:	60a0      	str	r0, [r4, #8]
 8004c34:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004c38:	60e3      	str	r3, [r4, #12]
 8004c3a:	426d      	negs	r5, r5
 8004c3c:	e750      	b.n	8004ae0 <__ieee754_rem_pio2+0x78>
 8004c3e:	4632      	mov	r2, r6
 8004c40:	463b      	mov	r3, r7
 8004c42:	4650      	mov	r0, sl
 8004c44:	4659      	mov	r1, fp
 8004c46:	f7fb fad7 	bl	80001f8 <__aeabi_dsub>
 8004c4a:	ea4f 5228 	mov.w	r2, r8, asr #20
 8004c4e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b10      	cmp	r3, #16
 8004c56:	e9c4 0100 	strd	r0, r1, [r4]
 8004c5a:	9205      	str	r2, [sp, #20]
 8004c5c:	ddd2      	ble.n	8004c04 <__ieee754_rem_pio2+0x19c>
 8004c5e:	a33e      	add	r3, pc, #248	; (adr r3, 8004d58 <__ieee754_rem_pio2+0x2f0>)
 8004c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c68:	f7fb fc7a 	bl	8000560 <__aeabi_dmul>
 8004c6c:	4606      	mov	r6, r0
 8004c6e:	460f      	mov	r7, r1
 8004c70:	4602      	mov	r2, r0
 8004c72:	460b      	mov	r3, r1
 8004c74:	4650      	mov	r0, sl
 8004c76:	4659      	mov	r1, fp
 8004c78:	f7fb fabe 	bl	80001f8 <__aeabi_dsub>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	460b      	mov	r3, r1
 8004c80:	4680      	mov	r8, r0
 8004c82:	4689      	mov	r9, r1
 8004c84:	4650      	mov	r0, sl
 8004c86:	4659      	mov	r1, fp
 8004c88:	f7fb fab6 	bl	80001f8 <__aeabi_dsub>
 8004c8c:	4632      	mov	r2, r6
 8004c8e:	463b      	mov	r3, r7
 8004c90:	f7fb fab2 	bl	80001f8 <__aeabi_dsub>
 8004c94:	a332      	add	r3, pc, #200	; (adr r3, 8004d60 <__ieee754_rem_pio2+0x2f8>)
 8004c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9a:	4606      	mov	r6, r0
 8004c9c:	460f      	mov	r7, r1
 8004c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ca2:	f7fb fc5d 	bl	8000560 <__aeabi_dmul>
 8004ca6:	4632      	mov	r2, r6
 8004ca8:	463b      	mov	r3, r7
 8004caa:	f7fb faa5 	bl	80001f8 <__aeabi_dsub>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4606      	mov	r6, r0
 8004cb4:	460f      	mov	r7, r1
 8004cb6:	4640      	mov	r0, r8
 8004cb8:	4649      	mov	r1, r9
 8004cba:	f7fb fa9d 	bl	80001f8 <__aeabi_dsub>
 8004cbe:	9a05      	ldr	r2, [sp, #20]
 8004cc0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b31      	cmp	r3, #49	; 0x31
 8004cc8:	e9c4 0100 	strd	r0, r1, [r4]
 8004ccc:	dd2a      	ble.n	8004d24 <__ieee754_rem_pio2+0x2bc>
 8004cce:	a328      	add	r3, pc, #160	; (adr r3, 8004d70 <__ieee754_rem_pio2+0x308>)
 8004cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cd8:	f7fb fc42 	bl	8000560 <__aeabi_dmul>
 8004cdc:	4606      	mov	r6, r0
 8004cde:	460f      	mov	r7, r1
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4640      	mov	r0, r8
 8004ce6:	4649      	mov	r1, r9
 8004ce8:	f7fb fa86 	bl	80001f8 <__aeabi_dsub>
 8004cec:	4602      	mov	r2, r0
 8004cee:	460b      	mov	r3, r1
 8004cf0:	4682      	mov	sl, r0
 8004cf2:	468b      	mov	fp, r1
 8004cf4:	4640      	mov	r0, r8
 8004cf6:	4649      	mov	r1, r9
 8004cf8:	f7fb fa7e 	bl	80001f8 <__aeabi_dsub>
 8004cfc:	4632      	mov	r2, r6
 8004cfe:	463b      	mov	r3, r7
 8004d00:	f7fb fa7a 	bl	80001f8 <__aeabi_dsub>
 8004d04:	a31c      	add	r3, pc, #112	; (adr r3, 8004d78 <__ieee754_rem_pio2+0x310>)
 8004d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0a:	4606      	mov	r6, r0
 8004d0c:	460f      	mov	r7, r1
 8004d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d12:	f7fb fc25 	bl	8000560 <__aeabi_dmul>
 8004d16:	4632      	mov	r2, r6
 8004d18:	463b      	mov	r3, r7
 8004d1a:	f7fb fa6d 	bl	80001f8 <__aeabi_dsub>
 8004d1e:	4606      	mov	r6, r0
 8004d20:	460f      	mov	r7, r1
 8004d22:	e767      	b.n	8004bf4 <__ieee754_rem_pio2+0x18c>
 8004d24:	46c2      	mov	sl, r8
 8004d26:	46cb      	mov	fp, r9
 8004d28:	e76c      	b.n	8004c04 <__ieee754_rem_pio2+0x19c>
 8004d2a:	4b1b      	ldr	r3, [pc, #108]	; (8004d98 <__ieee754_rem_pio2+0x330>)
 8004d2c:	4598      	cmp	r8, r3
 8004d2e:	dd35      	ble.n	8004d9c <__ieee754_rem_pio2+0x334>
 8004d30:	ee10 2a10 	vmov	r2, s0
 8004d34:	463b      	mov	r3, r7
 8004d36:	4630      	mov	r0, r6
 8004d38:	4639      	mov	r1, r7
 8004d3a:	f7fb fa5d 	bl	80001f8 <__aeabi_dsub>
 8004d3e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004d42:	e9c4 0100 	strd	r0, r1, [r4]
 8004d46:	e6a1      	b.n	8004a8c <__ieee754_rem_pio2+0x24>
 8004d48:	54400000 	.word	0x54400000
 8004d4c:	3ff921fb 	.word	0x3ff921fb
 8004d50:	1a626331 	.word	0x1a626331
 8004d54:	3dd0b461 	.word	0x3dd0b461
 8004d58:	1a600000 	.word	0x1a600000
 8004d5c:	3dd0b461 	.word	0x3dd0b461
 8004d60:	2e037073 	.word	0x2e037073
 8004d64:	3ba3198a 	.word	0x3ba3198a
 8004d68:	6dc9c883 	.word	0x6dc9c883
 8004d6c:	3fe45f30 	.word	0x3fe45f30
 8004d70:	2e000000 	.word	0x2e000000
 8004d74:	3ba3198a 	.word	0x3ba3198a
 8004d78:	252049c1 	.word	0x252049c1
 8004d7c:	397b839a 	.word	0x397b839a
 8004d80:	3fe921fb 	.word	0x3fe921fb
 8004d84:	4002d97b 	.word	0x4002d97b
 8004d88:	3ff921fb 	.word	0x3ff921fb
 8004d8c:	413921fb 	.word	0x413921fb
 8004d90:	3fe00000 	.word	0x3fe00000
 8004d94:	08008990 	.word	0x08008990
 8004d98:	7fefffff 	.word	0x7fefffff
 8004d9c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004da0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8004da4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004da8:	4630      	mov	r0, r6
 8004daa:	460f      	mov	r7, r1
 8004dac:	f7fb fe88 	bl	8000ac0 <__aeabi_d2iz>
 8004db0:	f7fb fb70 	bl	8000494 <__aeabi_i2d>
 8004db4:	4602      	mov	r2, r0
 8004db6:	460b      	mov	r3, r1
 8004db8:	4630      	mov	r0, r6
 8004dba:	4639      	mov	r1, r7
 8004dbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004dc0:	f7fb fa1a 	bl	80001f8 <__aeabi_dsub>
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	4b1f      	ldr	r3, [pc, #124]	; (8004e44 <__ieee754_rem_pio2+0x3dc>)
 8004dc8:	f7fb fbca 	bl	8000560 <__aeabi_dmul>
 8004dcc:	460f      	mov	r7, r1
 8004dce:	4606      	mov	r6, r0
 8004dd0:	f7fb fe76 	bl	8000ac0 <__aeabi_d2iz>
 8004dd4:	f7fb fb5e 	bl	8000494 <__aeabi_i2d>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4630      	mov	r0, r6
 8004dde:	4639      	mov	r1, r7
 8004de0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004de4:	f7fb fa08 	bl	80001f8 <__aeabi_dsub>
 8004de8:	2200      	movs	r2, #0
 8004dea:	4b16      	ldr	r3, [pc, #88]	; (8004e44 <__ieee754_rem_pio2+0x3dc>)
 8004dec:	f7fb fbb8 	bl	8000560 <__aeabi_dmul>
 8004df0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004df4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8004df8:	f04f 0803 	mov.w	r8, #3
 8004dfc:	2600      	movs	r6, #0
 8004dfe:	2700      	movs	r7, #0
 8004e00:	4632      	mov	r2, r6
 8004e02:	463b      	mov	r3, r7
 8004e04:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004e08:	f108 3aff 	add.w	sl, r8, #4294967295
 8004e0c:	f7fb fe10 	bl	8000a30 <__aeabi_dcmpeq>
 8004e10:	b9b0      	cbnz	r0, 8004e40 <__ieee754_rem_pio2+0x3d8>
 8004e12:	4b0d      	ldr	r3, [pc, #52]	; (8004e48 <__ieee754_rem_pio2+0x3e0>)
 8004e14:	9301      	str	r3, [sp, #4]
 8004e16:	2302      	movs	r3, #2
 8004e18:	9300      	str	r3, [sp, #0]
 8004e1a:	462a      	mov	r2, r5
 8004e1c:	4643      	mov	r3, r8
 8004e1e:	4621      	mov	r1, r4
 8004e20:	a806      	add	r0, sp, #24
 8004e22:	f000 f9ad 	bl	8005180 <__kernel_rem_pio2>
 8004e26:	9b04      	ldr	r3, [sp, #16]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	4605      	mov	r5, r0
 8004e2c:	f6bf ae58 	bge.w	8004ae0 <__ieee754_rem_pio2+0x78>
 8004e30:	6863      	ldr	r3, [r4, #4]
 8004e32:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004e36:	6063      	str	r3, [r4, #4]
 8004e38:	68e3      	ldr	r3, [r4, #12]
 8004e3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004e3e:	e6fb      	b.n	8004c38 <__ieee754_rem_pio2+0x1d0>
 8004e40:	46d0      	mov	r8, sl
 8004e42:	e7dd      	b.n	8004e00 <__ieee754_rem_pio2+0x398>
 8004e44:	41700000 	.word	0x41700000
 8004e48:	08008a10 	.word	0x08008a10

08004e4c <__ieee754_sqrt>:
 8004e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e50:	ec55 4b10 	vmov	r4, r5, d0
 8004e54:	4e54      	ldr	r6, [pc, #336]	; (8004fa8 <__ieee754_sqrt+0x15c>)
 8004e56:	43ae      	bics	r6, r5
 8004e58:	ee10 0a10 	vmov	r0, s0
 8004e5c:	462b      	mov	r3, r5
 8004e5e:	462a      	mov	r2, r5
 8004e60:	4621      	mov	r1, r4
 8004e62:	d113      	bne.n	8004e8c <__ieee754_sqrt+0x40>
 8004e64:	ee10 2a10 	vmov	r2, s0
 8004e68:	462b      	mov	r3, r5
 8004e6a:	ee10 0a10 	vmov	r0, s0
 8004e6e:	4629      	mov	r1, r5
 8004e70:	f7fb fb76 	bl	8000560 <__aeabi_dmul>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4620      	mov	r0, r4
 8004e7a:	4629      	mov	r1, r5
 8004e7c:	f7fb f9be 	bl	80001fc <__adddf3>
 8004e80:	4604      	mov	r4, r0
 8004e82:	460d      	mov	r5, r1
 8004e84:	ec45 4b10 	vmov	d0, r4, r5
 8004e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e8c:	2d00      	cmp	r5, #0
 8004e8e:	dc10      	bgt.n	8004eb2 <__ieee754_sqrt+0x66>
 8004e90:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004e94:	4330      	orrs	r0, r6
 8004e96:	d0f5      	beq.n	8004e84 <__ieee754_sqrt+0x38>
 8004e98:	b15d      	cbz	r5, 8004eb2 <__ieee754_sqrt+0x66>
 8004e9a:	ee10 2a10 	vmov	r2, s0
 8004e9e:	462b      	mov	r3, r5
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	4629      	mov	r1, r5
 8004ea4:	f7fb f9a8 	bl	80001f8 <__aeabi_dsub>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	f7fb fc82 	bl	80007b4 <__aeabi_ddiv>
 8004eb0:	e7e6      	b.n	8004e80 <__ieee754_sqrt+0x34>
 8004eb2:	151b      	asrs	r3, r3, #20
 8004eb4:	d10c      	bne.n	8004ed0 <__ieee754_sqrt+0x84>
 8004eb6:	2a00      	cmp	r2, #0
 8004eb8:	d06d      	beq.n	8004f96 <__ieee754_sqrt+0x14a>
 8004eba:	2000      	movs	r0, #0
 8004ebc:	02d6      	lsls	r6, r2, #11
 8004ebe:	d56e      	bpl.n	8004f9e <__ieee754_sqrt+0x152>
 8004ec0:	1e44      	subs	r4, r0, #1
 8004ec2:	1b1b      	subs	r3, r3, r4
 8004ec4:	f1c0 0420 	rsb	r4, r0, #32
 8004ec8:	fa21 f404 	lsr.w	r4, r1, r4
 8004ecc:	4322      	orrs	r2, r4
 8004ece:	4081      	lsls	r1, r0
 8004ed0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004ed4:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8004ed8:	07dd      	lsls	r5, r3, #31
 8004eda:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004ede:	bf42      	ittt	mi
 8004ee0:	0052      	lslmi	r2, r2, #1
 8004ee2:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8004ee6:	0049      	lslmi	r1, r1, #1
 8004ee8:	1058      	asrs	r0, r3, #1
 8004eea:	2500      	movs	r5, #0
 8004eec:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8004ef0:	441a      	add	r2, r3
 8004ef2:	0049      	lsls	r1, r1, #1
 8004ef4:	2316      	movs	r3, #22
 8004ef6:	462c      	mov	r4, r5
 8004ef8:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8004efc:	19a7      	adds	r7, r4, r6
 8004efe:	4297      	cmp	r7, r2
 8004f00:	bfde      	ittt	le
 8004f02:	1bd2      	suble	r2, r2, r7
 8004f04:	19bc      	addle	r4, r7, r6
 8004f06:	19ad      	addle	r5, r5, r6
 8004f08:	0052      	lsls	r2, r2, #1
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8004f10:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004f14:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004f18:	d1f0      	bne.n	8004efc <__ieee754_sqrt+0xb0>
 8004f1a:	f04f 0e20 	mov.w	lr, #32
 8004f1e:	469c      	mov	ip, r3
 8004f20:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004f24:	42a2      	cmp	r2, r4
 8004f26:	eb06 070c 	add.w	r7, r6, ip
 8004f2a:	dc02      	bgt.n	8004f32 <__ieee754_sqrt+0xe6>
 8004f2c:	d112      	bne.n	8004f54 <__ieee754_sqrt+0x108>
 8004f2e:	428f      	cmp	r7, r1
 8004f30:	d810      	bhi.n	8004f54 <__ieee754_sqrt+0x108>
 8004f32:	2f00      	cmp	r7, #0
 8004f34:	eb07 0c06 	add.w	ip, r7, r6
 8004f38:	da34      	bge.n	8004fa4 <__ieee754_sqrt+0x158>
 8004f3a:	f1bc 0f00 	cmp.w	ip, #0
 8004f3e:	db31      	blt.n	8004fa4 <__ieee754_sqrt+0x158>
 8004f40:	f104 0801 	add.w	r8, r4, #1
 8004f44:	1b12      	subs	r2, r2, r4
 8004f46:	428f      	cmp	r7, r1
 8004f48:	bf88      	it	hi
 8004f4a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8004f4e:	1bc9      	subs	r1, r1, r7
 8004f50:	4433      	add	r3, r6
 8004f52:	4644      	mov	r4, r8
 8004f54:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8004f58:	f1be 0e01 	subs.w	lr, lr, #1
 8004f5c:	443a      	add	r2, r7
 8004f5e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004f62:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004f66:	d1dd      	bne.n	8004f24 <__ieee754_sqrt+0xd8>
 8004f68:	430a      	orrs	r2, r1
 8004f6a:	d006      	beq.n	8004f7a <__ieee754_sqrt+0x12e>
 8004f6c:	1c5c      	adds	r4, r3, #1
 8004f6e:	bf13      	iteet	ne
 8004f70:	3301      	addne	r3, #1
 8004f72:	3501      	addeq	r5, #1
 8004f74:	4673      	moveq	r3, lr
 8004f76:	f023 0301 	bicne.w	r3, r3, #1
 8004f7a:	106a      	asrs	r2, r5, #1
 8004f7c:	085b      	lsrs	r3, r3, #1
 8004f7e:	07e9      	lsls	r1, r5, #31
 8004f80:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8004f84:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8004f88:	bf48      	it	mi
 8004f8a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8004f8e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8004f92:	461c      	mov	r4, r3
 8004f94:	e776      	b.n	8004e84 <__ieee754_sqrt+0x38>
 8004f96:	0aca      	lsrs	r2, r1, #11
 8004f98:	3b15      	subs	r3, #21
 8004f9a:	0549      	lsls	r1, r1, #21
 8004f9c:	e78b      	b.n	8004eb6 <__ieee754_sqrt+0x6a>
 8004f9e:	0052      	lsls	r2, r2, #1
 8004fa0:	3001      	adds	r0, #1
 8004fa2:	e78b      	b.n	8004ebc <__ieee754_sqrt+0x70>
 8004fa4:	46a0      	mov	r8, r4
 8004fa6:	e7cd      	b.n	8004f44 <__ieee754_sqrt+0xf8>
 8004fa8:	7ff00000 	.word	0x7ff00000
 8004fac:	00000000 	.word	0x00000000

08004fb0 <__kernel_cos>:
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	ec59 8b10 	vmov	r8, r9, d0
 8004fb8:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8004fbc:	b085      	sub	sp, #20
 8004fbe:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8004fc2:	ed8d 1b00 	vstr	d1, [sp]
 8004fc6:	da07      	bge.n	8004fd8 <__kernel_cos+0x28>
 8004fc8:	ee10 0a10 	vmov	r0, s0
 8004fcc:	4649      	mov	r1, r9
 8004fce:	f7fb fd77 	bl	8000ac0 <__aeabi_d2iz>
 8004fd2:	2800      	cmp	r0, #0
 8004fd4:	f000 80aa 	beq.w	800512c <__kernel_cos+0x17c>
 8004fd8:	4642      	mov	r2, r8
 8004fda:	464b      	mov	r3, r9
 8004fdc:	4640      	mov	r0, r8
 8004fde:	4649      	mov	r1, r9
 8004fe0:	f7fb fabe 	bl	8000560 <__aeabi_dmul>
 8004fe4:	a359      	add	r3, pc, #356	; (adr r3, 800514c <__kernel_cos+0x19c>)
 8004fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fea:	4604      	mov	r4, r0
 8004fec:	460d      	mov	r5, r1
 8004fee:	f7fb fab7 	bl	8000560 <__aeabi_dmul>
 8004ff2:	a358      	add	r3, pc, #352	; (adr r3, 8005154 <__kernel_cos+0x1a4>)
 8004ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff8:	f7fb f900 	bl	80001fc <__adddf3>
 8004ffc:	4622      	mov	r2, r4
 8004ffe:	462b      	mov	r3, r5
 8005000:	f7fb faae 	bl	8000560 <__aeabi_dmul>
 8005004:	a355      	add	r3, pc, #340	; (adr r3, 800515c <__kernel_cos+0x1ac>)
 8005006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500a:	f7fb f8f5 	bl	80001f8 <__aeabi_dsub>
 800500e:	4622      	mov	r2, r4
 8005010:	462b      	mov	r3, r5
 8005012:	f7fb faa5 	bl	8000560 <__aeabi_dmul>
 8005016:	a353      	add	r3, pc, #332	; (adr r3, 8005164 <__kernel_cos+0x1b4>)
 8005018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501c:	f7fb f8ee 	bl	80001fc <__adddf3>
 8005020:	4622      	mov	r2, r4
 8005022:	462b      	mov	r3, r5
 8005024:	f7fb fa9c 	bl	8000560 <__aeabi_dmul>
 8005028:	a350      	add	r3, pc, #320	; (adr r3, 800516c <__kernel_cos+0x1bc>)
 800502a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502e:	f7fb f8e3 	bl	80001f8 <__aeabi_dsub>
 8005032:	4622      	mov	r2, r4
 8005034:	462b      	mov	r3, r5
 8005036:	f7fb fa93 	bl	8000560 <__aeabi_dmul>
 800503a:	a34e      	add	r3, pc, #312	; (adr r3, 8005174 <__kernel_cos+0x1c4>)
 800503c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005040:	f7fb f8dc 	bl	80001fc <__adddf3>
 8005044:	462b      	mov	r3, r5
 8005046:	4622      	mov	r2, r4
 8005048:	f7fb fa8a 	bl	8000560 <__aeabi_dmul>
 800504c:	4b3a      	ldr	r3, [pc, #232]	; (8005138 <__kernel_cos+0x188>)
 800504e:	429f      	cmp	r7, r3
 8005050:	4682      	mov	sl, r0
 8005052:	468b      	mov	fp, r1
 8005054:	dc2c      	bgt.n	80050b0 <__kernel_cos+0x100>
 8005056:	2200      	movs	r2, #0
 8005058:	4b38      	ldr	r3, [pc, #224]	; (800513c <__kernel_cos+0x18c>)
 800505a:	4620      	mov	r0, r4
 800505c:	4629      	mov	r1, r5
 800505e:	f7fb fa7f 	bl	8000560 <__aeabi_dmul>
 8005062:	4652      	mov	r2, sl
 8005064:	4606      	mov	r6, r0
 8005066:	460f      	mov	r7, r1
 8005068:	465b      	mov	r3, fp
 800506a:	4620      	mov	r0, r4
 800506c:	4629      	mov	r1, r5
 800506e:	f7fb fa77 	bl	8000560 <__aeabi_dmul>
 8005072:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005076:	4604      	mov	r4, r0
 8005078:	460d      	mov	r5, r1
 800507a:	4640      	mov	r0, r8
 800507c:	4649      	mov	r1, r9
 800507e:	f7fb fa6f 	bl	8000560 <__aeabi_dmul>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	4620      	mov	r0, r4
 8005088:	4629      	mov	r1, r5
 800508a:	f7fb f8b5 	bl	80001f8 <__aeabi_dsub>
 800508e:	4602      	mov	r2, r0
 8005090:	460b      	mov	r3, r1
 8005092:	4630      	mov	r0, r6
 8005094:	4639      	mov	r1, r7
 8005096:	f7fb f8af 	bl	80001f8 <__aeabi_dsub>
 800509a:	460b      	mov	r3, r1
 800509c:	4928      	ldr	r1, [pc, #160]	; (8005140 <__kernel_cos+0x190>)
 800509e:	4602      	mov	r2, r0
 80050a0:	2000      	movs	r0, #0
 80050a2:	f7fb f8a9 	bl	80001f8 <__aeabi_dsub>
 80050a6:	ec41 0b10 	vmov	d0, r0, r1
 80050aa:	b005      	add	sp, #20
 80050ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050b0:	4b24      	ldr	r3, [pc, #144]	; (8005144 <__kernel_cos+0x194>)
 80050b2:	4923      	ldr	r1, [pc, #140]	; (8005140 <__kernel_cos+0x190>)
 80050b4:	429f      	cmp	r7, r3
 80050b6:	bfd7      	itett	le
 80050b8:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 80050bc:	4f22      	ldrgt	r7, [pc, #136]	; (8005148 <__kernel_cos+0x198>)
 80050be:	2200      	movle	r2, #0
 80050c0:	4616      	movle	r6, r2
 80050c2:	bfd4      	ite	le
 80050c4:	461f      	movle	r7, r3
 80050c6:	2600      	movgt	r6, #0
 80050c8:	4632      	mov	r2, r6
 80050ca:	463b      	mov	r3, r7
 80050cc:	2000      	movs	r0, #0
 80050ce:	f7fb f893 	bl	80001f8 <__aeabi_dsub>
 80050d2:	2200      	movs	r2, #0
 80050d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050d8:	4b18      	ldr	r3, [pc, #96]	; (800513c <__kernel_cos+0x18c>)
 80050da:	4620      	mov	r0, r4
 80050dc:	4629      	mov	r1, r5
 80050de:	f7fb fa3f 	bl	8000560 <__aeabi_dmul>
 80050e2:	4632      	mov	r2, r6
 80050e4:	463b      	mov	r3, r7
 80050e6:	f7fb f887 	bl	80001f8 <__aeabi_dsub>
 80050ea:	4652      	mov	r2, sl
 80050ec:	4606      	mov	r6, r0
 80050ee:	460f      	mov	r7, r1
 80050f0:	465b      	mov	r3, fp
 80050f2:	4620      	mov	r0, r4
 80050f4:	4629      	mov	r1, r5
 80050f6:	f7fb fa33 	bl	8000560 <__aeabi_dmul>
 80050fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050fe:	4604      	mov	r4, r0
 8005100:	460d      	mov	r5, r1
 8005102:	4640      	mov	r0, r8
 8005104:	4649      	mov	r1, r9
 8005106:	f7fb fa2b 	bl	8000560 <__aeabi_dmul>
 800510a:	4602      	mov	r2, r0
 800510c:	460b      	mov	r3, r1
 800510e:	4620      	mov	r0, r4
 8005110:	4629      	mov	r1, r5
 8005112:	f7fb f871 	bl	80001f8 <__aeabi_dsub>
 8005116:	4602      	mov	r2, r0
 8005118:	460b      	mov	r3, r1
 800511a:	4630      	mov	r0, r6
 800511c:	4639      	mov	r1, r7
 800511e:	f7fb f86b 	bl	80001f8 <__aeabi_dsub>
 8005122:	4602      	mov	r2, r0
 8005124:	460b      	mov	r3, r1
 8005126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800512a:	e7ba      	b.n	80050a2 <__kernel_cos+0xf2>
 800512c:	2000      	movs	r0, #0
 800512e:	4904      	ldr	r1, [pc, #16]	; (8005140 <__kernel_cos+0x190>)
 8005130:	e7b9      	b.n	80050a6 <__kernel_cos+0xf6>
 8005132:	bf00      	nop
 8005134:	f3af 8000 	nop.w
 8005138:	3fd33332 	.word	0x3fd33332
 800513c:	3fe00000 	.word	0x3fe00000
 8005140:	3ff00000 	.word	0x3ff00000
 8005144:	3fe90000 	.word	0x3fe90000
 8005148:	3fd20000 	.word	0x3fd20000
 800514c:	be8838d4 	.word	0xbe8838d4
 8005150:	bda8fae9 	.word	0xbda8fae9
 8005154:	bdb4b1c4 	.word	0xbdb4b1c4
 8005158:	3e21ee9e 	.word	0x3e21ee9e
 800515c:	809c52ad 	.word	0x809c52ad
 8005160:	3e927e4f 	.word	0x3e927e4f
 8005164:	19cb1590 	.word	0x19cb1590
 8005168:	3efa01a0 	.word	0x3efa01a0
 800516c:	16c15177 	.word	0x16c15177
 8005170:	3f56c16c 	.word	0x3f56c16c
 8005174:	5555554c 	.word	0x5555554c
 8005178:	3fa55555 	.word	0x3fa55555
 800517c:	00000000 	.word	0x00000000

08005180 <__kernel_rem_pio2>:
 8005180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005184:	ed2d 8b02 	vpush	{d8}
 8005188:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800518c:	1ed4      	subs	r4, r2, #3
 800518e:	9306      	str	r3, [sp, #24]
 8005190:	9102      	str	r1, [sp, #8]
 8005192:	4bc3      	ldr	r3, [pc, #780]	; (80054a0 <__kernel_rem_pio2+0x320>)
 8005194:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8005196:	9009      	str	r0, [sp, #36]	; 0x24
 8005198:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800519c:	9300      	str	r3, [sp, #0]
 800519e:	9b06      	ldr	r3, [sp, #24]
 80051a0:	3b01      	subs	r3, #1
 80051a2:	9304      	str	r3, [sp, #16]
 80051a4:	2318      	movs	r3, #24
 80051a6:	fb94 f4f3 	sdiv	r4, r4, r3
 80051aa:	f06f 0317 	mvn.w	r3, #23
 80051ae:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80051b2:	fb04 3303 	mla	r3, r4, r3, r3
 80051b6:	eb03 0a02 	add.w	sl, r3, r2
 80051ba:	9b00      	ldr	r3, [sp, #0]
 80051bc:	9a04      	ldr	r2, [sp, #16]
 80051be:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8005490 <__kernel_rem_pio2+0x310>
 80051c2:	eb03 0802 	add.w	r8, r3, r2
 80051c6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80051c8:	1aa7      	subs	r7, r4, r2
 80051ca:	ae20      	add	r6, sp, #128	; 0x80
 80051cc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80051d0:	2500      	movs	r5, #0
 80051d2:	4545      	cmp	r5, r8
 80051d4:	dd13      	ble.n	80051fe <__kernel_rem_pio2+0x7e>
 80051d6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8005490 <__kernel_rem_pio2+0x310>
 80051da:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80051de:	2600      	movs	r6, #0
 80051e0:	9b00      	ldr	r3, [sp, #0]
 80051e2:	429e      	cmp	r6, r3
 80051e4:	dc32      	bgt.n	800524c <__kernel_rem_pio2+0xcc>
 80051e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051e8:	9303      	str	r3, [sp, #12]
 80051ea:	9b06      	ldr	r3, [sp, #24]
 80051ec:	199d      	adds	r5, r3, r6
 80051ee:	ab20      	add	r3, sp, #128	; 0x80
 80051f0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80051f4:	9308      	str	r3, [sp, #32]
 80051f6:	ec59 8b18 	vmov	r8, r9, d8
 80051fa:	2700      	movs	r7, #0
 80051fc:	e01f      	b.n	800523e <__kernel_rem_pio2+0xbe>
 80051fe:	42ef      	cmn	r7, r5
 8005200:	d407      	bmi.n	8005212 <__kernel_rem_pio2+0x92>
 8005202:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005206:	f7fb f945 	bl	8000494 <__aeabi_i2d>
 800520a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800520e:	3501      	adds	r5, #1
 8005210:	e7df      	b.n	80051d2 <__kernel_rem_pio2+0x52>
 8005212:	ec51 0b18 	vmov	r0, r1, d8
 8005216:	e7f8      	b.n	800520a <__kernel_rem_pio2+0x8a>
 8005218:	9908      	ldr	r1, [sp, #32]
 800521a:	9d03      	ldr	r5, [sp, #12]
 800521c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005220:	9108      	str	r1, [sp, #32]
 8005222:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8005226:	9503      	str	r5, [sp, #12]
 8005228:	f7fb f99a 	bl	8000560 <__aeabi_dmul>
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	4640      	mov	r0, r8
 8005232:	4649      	mov	r1, r9
 8005234:	f7fa ffe2 	bl	80001fc <__adddf3>
 8005238:	3701      	adds	r7, #1
 800523a:	4680      	mov	r8, r0
 800523c:	4689      	mov	r9, r1
 800523e:	9b04      	ldr	r3, [sp, #16]
 8005240:	429f      	cmp	r7, r3
 8005242:	dde9      	ble.n	8005218 <__kernel_rem_pio2+0x98>
 8005244:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005248:	3601      	adds	r6, #1
 800524a:	e7c9      	b.n	80051e0 <__kernel_rem_pio2+0x60>
 800524c:	9b00      	ldr	r3, [sp, #0]
 800524e:	9f00      	ldr	r7, [sp, #0]
 8005250:	aa0c      	add	r2, sp, #48	; 0x30
 8005252:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005256:	930b      	str	r3, [sp, #44]	; 0x2c
 8005258:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800525a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800525e:	930a      	str	r3, [sp, #40]	; 0x28
 8005260:	ab98      	add	r3, sp, #608	; 0x260
 8005262:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8005266:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800526a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800526e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8005272:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005276:	9308      	str	r3, [sp, #32]
 8005278:	9a08      	ldr	r2, [sp, #32]
 800527a:	ab98      	add	r3, sp, #608	; 0x260
 800527c:	4413      	add	r3, r2
 800527e:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8005282:	2600      	movs	r6, #0
 8005284:	1bbb      	subs	r3, r7, r6
 8005286:	2b00      	cmp	r3, #0
 8005288:	dc77      	bgt.n	800537a <__kernel_rem_pio2+0x1fa>
 800528a:	ec49 8b10 	vmov	d0, r8, r9
 800528e:	4650      	mov	r0, sl
 8005290:	f000 fcaa 	bl	8005be8 <scalbn>
 8005294:	ec55 4b10 	vmov	r4, r5, d0
 8005298:	2200      	movs	r2, #0
 800529a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800529e:	ee10 0a10 	vmov	r0, s0
 80052a2:	4629      	mov	r1, r5
 80052a4:	f7fb f95c 	bl	8000560 <__aeabi_dmul>
 80052a8:	ec41 0b10 	vmov	d0, r0, r1
 80052ac:	f000 fb84 	bl	80059b8 <floor>
 80052b0:	2200      	movs	r2, #0
 80052b2:	ec51 0b10 	vmov	r0, r1, d0
 80052b6:	4b7b      	ldr	r3, [pc, #492]	; (80054a4 <__kernel_rem_pio2+0x324>)
 80052b8:	f7fb f952 	bl	8000560 <__aeabi_dmul>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4620      	mov	r0, r4
 80052c2:	4629      	mov	r1, r5
 80052c4:	f7fa ff98 	bl	80001f8 <__aeabi_dsub>
 80052c8:	460d      	mov	r5, r1
 80052ca:	4604      	mov	r4, r0
 80052cc:	f7fb fbf8 	bl	8000ac0 <__aeabi_d2iz>
 80052d0:	9003      	str	r0, [sp, #12]
 80052d2:	f7fb f8df 	bl	8000494 <__aeabi_i2d>
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	4620      	mov	r0, r4
 80052dc:	4629      	mov	r1, r5
 80052de:	f7fa ff8b 	bl	80001f8 <__aeabi_dsub>
 80052e2:	f1ba 0f00 	cmp.w	sl, #0
 80052e6:	4680      	mov	r8, r0
 80052e8:	4689      	mov	r9, r1
 80052ea:	dd6b      	ble.n	80053c4 <__kernel_rem_pio2+0x244>
 80052ec:	1e7a      	subs	r2, r7, #1
 80052ee:	ab0c      	add	r3, sp, #48	; 0x30
 80052f0:	f1ca 0118 	rsb	r1, sl, #24
 80052f4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80052f8:	9c03      	ldr	r4, [sp, #12]
 80052fa:	fa40 f301 	asr.w	r3, r0, r1
 80052fe:	441c      	add	r4, r3
 8005300:	408b      	lsls	r3, r1
 8005302:	1ac0      	subs	r0, r0, r3
 8005304:	ab0c      	add	r3, sp, #48	; 0x30
 8005306:	9403      	str	r4, [sp, #12]
 8005308:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800530c:	f1ca 0317 	rsb	r3, sl, #23
 8005310:	fa40 fb03 	asr.w	fp, r0, r3
 8005314:	f1bb 0f00 	cmp.w	fp, #0
 8005318:	dd62      	ble.n	80053e0 <__kernel_rem_pio2+0x260>
 800531a:	9b03      	ldr	r3, [sp, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	3301      	adds	r3, #1
 8005320:	9303      	str	r3, [sp, #12]
 8005322:	4614      	mov	r4, r2
 8005324:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005328:	4297      	cmp	r7, r2
 800532a:	f300 8089 	bgt.w	8005440 <__kernel_rem_pio2+0x2c0>
 800532e:	f1ba 0f00 	cmp.w	sl, #0
 8005332:	dd07      	ble.n	8005344 <__kernel_rem_pio2+0x1c4>
 8005334:	f1ba 0f01 	cmp.w	sl, #1
 8005338:	f000 8096 	beq.w	8005468 <__kernel_rem_pio2+0x2e8>
 800533c:	f1ba 0f02 	cmp.w	sl, #2
 8005340:	f000 809c 	beq.w	800547c <__kernel_rem_pio2+0x2fc>
 8005344:	f1bb 0f02 	cmp.w	fp, #2
 8005348:	d14a      	bne.n	80053e0 <__kernel_rem_pio2+0x260>
 800534a:	4642      	mov	r2, r8
 800534c:	464b      	mov	r3, r9
 800534e:	2000      	movs	r0, #0
 8005350:	4955      	ldr	r1, [pc, #340]	; (80054a8 <__kernel_rem_pio2+0x328>)
 8005352:	f7fa ff51 	bl	80001f8 <__aeabi_dsub>
 8005356:	4680      	mov	r8, r0
 8005358:	4689      	mov	r9, r1
 800535a:	2c00      	cmp	r4, #0
 800535c:	d040      	beq.n	80053e0 <__kernel_rem_pio2+0x260>
 800535e:	4650      	mov	r0, sl
 8005360:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8005498 <__kernel_rem_pio2+0x318>
 8005364:	f000 fc40 	bl	8005be8 <scalbn>
 8005368:	4640      	mov	r0, r8
 800536a:	4649      	mov	r1, r9
 800536c:	ec53 2b10 	vmov	r2, r3, d0
 8005370:	f7fa ff42 	bl	80001f8 <__aeabi_dsub>
 8005374:	4680      	mov	r8, r0
 8005376:	4689      	mov	r9, r1
 8005378:	e032      	b.n	80053e0 <__kernel_rem_pio2+0x260>
 800537a:	2200      	movs	r2, #0
 800537c:	4b4b      	ldr	r3, [pc, #300]	; (80054ac <__kernel_rem_pio2+0x32c>)
 800537e:	4640      	mov	r0, r8
 8005380:	4649      	mov	r1, r9
 8005382:	f7fb f8ed 	bl	8000560 <__aeabi_dmul>
 8005386:	f7fb fb9b 	bl	8000ac0 <__aeabi_d2iz>
 800538a:	f7fb f883 	bl	8000494 <__aeabi_i2d>
 800538e:	2200      	movs	r2, #0
 8005390:	4b47      	ldr	r3, [pc, #284]	; (80054b0 <__kernel_rem_pio2+0x330>)
 8005392:	4604      	mov	r4, r0
 8005394:	460d      	mov	r5, r1
 8005396:	f7fb f8e3 	bl	8000560 <__aeabi_dmul>
 800539a:	4602      	mov	r2, r0
 800539c:	460b      	mov	r3, r1
 800539e:	4640      	mov	r0, r8
 80053a0:	4649      	mov	r1, r9
 80053a2:	f7fa ff29 	bl	80001f8 <__aeabi_dsub>
 80053a6:	f7fb fb8b 	bl	8000ac0 <__aeabi_d2iz>
 80053aa:	ab0c      	add	r3, sp, #48	; 0x30
 80053ac:	4629      	mov	r1, r5
 80053ae:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80053b2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80053b6:	4620      	mov	r0, r4
 80053b8:	f7fa ff20 	bl	80001fc <__adddf3>
 80053bc:	3601      	adds	r6, #1
 80053be:	4680      	mov	r8, r0
 80053c0:	4689      	mov	r9, r1
 80053c2:	e75f      	b.n	8005284 <__kernel_rem_pio2+0x104>
 80053c4:	d106      	bne.n	80053d4 <__kernel_rem_pio2+0x254>
 80053c6:	1e7b      	subs	r3, r7, #1
 80053c8:	aa0c      	add	r2, sp, #48	; 0x30
 80053ca:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80053ce:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80053d2:	e79f      	b.n	8005314 <__kernel_rem_pio2+0x194>
 80053d4:	2200      	movs	r2, #0
 80053d6:	4b37      	ldr	r3, [pc, #220]	; (80054b4 <__kernel_rem_pio2+0x334>)
 80053d8:	f7fb fb48 	bl	8000a6c <__aeabi_dcmpge>
 80053dc:	bb68      	cbnz	r0, 800543a <__kernel_rem_pio2+0x2ba>
 80053de:	4683      	mov	fp, r0
 80053e0:	2200      	movs	r2, #0
 80053e2:	2300      	movs	r3, #0
 80053e4:	4640      	mov	r0, r8
 80053e6:	4649      	mov	r1, r9
 80053e8:	f7fb fb22 	bl	8000a30 <__aeabi_dcmpeq>
 80053ec:	2800      	cmp	r0, #0
 80053ee:	f000 80c1 	beq.w	8005574 <__kernel_rem_pio2+0x3f4>
 80053f2:	1e7c      	subs	r4, r7, #1
 80053f4:	4623      	mov	r3, r4
 80053f6:	2200      	movs	r2, #0
 80053f8:	9900      	ldr	r1, [sp, #0]
 80053fa:	428b      	cmp	r3, r1
 80053fc:	da5c      	bge.n	80054b8 <__kernel_rem_pio2+0x338>
 80053fe:	2a00      	cmp	r2, #0
 8005400:	f040 808b 	bne.w	800551a <__kernel_rem_pio2+0x39a>
 8005404:	2401      	movs	r4, #1
 8005406:	f06f 0203 	mvn.w	r2, #3
 800540a:	fb02 f304 	mul.w	r3, r2, r4
 800540e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005410:	58cb      	ldr	r3, [r1, r3]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d056      	beq.n	80054c4 <__kernel_rem_pio2+0x344>
 8005416:	9b08      	ldr	r3, [sp, #32]
 8005418:	aa98      	add	r2, sp, #608	; 0x260
 800541a:	4413      	add	r3, r2
 800541c:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8005420:	9b06      	ldr	r3, [sp, #24]
 8005422:	19dd      	adds	r5, r3, r7
 8005424:	ab20      	add	r3, sp, #128	; 0x80
 8005426:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800542a:	19e3      	adds	r3, r4, r7
 800542c:	1c7e      	adds	r6, r7, #1
 800542e:	9303      	str	r3, [sp, #12]
 8005430:	9b03      	ldr	r3, [sp, #12]
 8005432:	429e      	cmp	r6, r3
 8005434:	dd48      	ble.n	80054c8 <__kernel_rem_pio2+0x348>
 8005436:	461f      	mov	r7, r3
 8005438:	e712      	b.n	8005260 <__kernel_rem_pio2+0xe0>
 800543a:	f04f 0b02 	mov.w	fp, #2
 800543e:	e76c      	b.n	800531a <__kernel_rem_pio2+0x19a>
 8005440:	ab0c      	add	r3, sp, #48	; 0x30
 8005442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005446:	b94c      	cbnz	r4, 800545c <__kernel_rem_pio2+0x2dc>
 8005448:	b12b      	cbz	r3, 8005456 <__kernel_rem_pio2+0x2d6>
 800544a:	a80c      	add	r0, sp, #48	; 0x30
 800544c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005450:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005454:	2301      	movs	r3, #1
 8005456:	3201      	adds	r2, #1
 8005458:	461c      	mov	r4, r3
 800545a:	e765      	b.n	8005328 <__kernel_rem_pio2+0x1a8>
 800545c:	a80c      	add	r0, sp, #48	; 0x30
 800545e:	1acb      	subs	r3, r1, r3
 8005460:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005464:	4623      	mov	r3, r4
 8005466:	e7f6      	b.n	8005456 <__kernel_rem_pio2+0x2d6>
 8005468:	1e7a      	subs	r2, r7, #1
 800546a:	ab0c      	add	r3, sp, #48	; 0x30
 800546c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005470:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005474:	a90c      	add	r1, sp, #48	; 0x30
 8005476:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800547a:	e763      	b.n	8005344 <__kernel_rem_pio2+0x1c4>
 800547c:	1e7a      	subs	r2, r7, #1
 800547e:	ab0c      	add	r3, sp, #48	; 0x30
 8005480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005484:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005488:	e7f4      	b.n	8005474 <__kernel_rem_pio2+0x2f4>
 800548a:	bf00      	nop
 800548c:	f3af 8000 	nop.w
	...
 800549c:	3ff00000 	.word	0x3ff00000
 80054a0:	08008b58 	.word	0x08008b58
 80054a4:	40200000 	.word	0x40200000
 80054a8:	3ff00000 	.word	0x3ff00000
 80054ac:	3e700000 	.word	0x3e700000
 80054b0:	41700000 	.word	0x41700000
 80054b4:	3fe00000 	.word	0x3fe00000
 80054b8:	a90c      	add	r1, sp, #48	; 0x30
 80054ba:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80054be:	3b01      	subs	r3, #1
 80054c0:	430a      	orrs	r2, r1
 80054c2:	e799      	b.n	80053f8 <__kernel_rem_pio2+0x278>
 80054c4:	3401      	adds	r4, #1
 80054c6:	e7a0      	b.n	800540a <__kernel_rem_pio2+0x28a>
 80054c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054ca:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80054ce:	f7fa ffe1 	bl	8000494 <__aeabi_i2d>
 80054d2:	e8e5 0102 	strd	r0, r1, [r5], #8
 80054d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054d8:	9508      	str	r5, [sp, #32]
 80054da:	461c      	mov	r4, r3
 80054dc:	2700      	movs	r7, #0
 80054de:	f04f 0800 	mov.w	r8, #0
 80054e2:	f04f 0900 	mov.w	r9, #0
 80054e6:	9b04      	ldr	r3, [sp, #16]
 80054e8:	429f      	cmp	r7, r3
 80054ea:	dd03      	ble.n	80054f4 <__kernel_rem_pio2+0x374>
 80054ec:	e8eb 8902 	strd	r8, r9, [fp], #8
 80054f0:	3601      	adds	r6, #1
 80054f2:	e79d      	b.n	8005430 <__kernel_rem_pio2+0x2b0>
 80054f4:	9908      	ldr	r1, [sp, #32]
 80054f6:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80054fa:	9108      	str	r1, [sp, #32]
 80054fc:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005500:	f7fb f82e 	bl	8000560 <__aeabi_dmul>
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	4640      	mov	r0, r8
 800550a:	4649      	mov	r1, r9
 800550c:	f7fa fe76 	bl	80001fc <__adddf3>
 8005510:	3701      	adds	r7, #1
 8005512:	4680      	mov	r8, r0
 8005514:	4689      	mov	r9, r1
 8005516:	e7e6      	b.n	80054e6 <__kernel_rem_pio2+0x366>
 8005518:	3c01      	subs	r4, #1
 800551a:	ab0c      	add	r3, sp, #48	; 0x30
 800551c:	f1aa 0a18 	sub.w	sl, sl, #24
 8005520:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0f7      	beq.n	8005518 <__kernel_rem_pio2+0x398>
 8005528:	4650      	mov	r0, sl
 800552a:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8005800 <__kernel_rem_pio2+0x680>
 800552e:	f000 fb5b 	bl	8005be8 <scalbn>
 8005532:	00e5      	lsls	r5, r4, #3
 8005534:	ab98      	add	r3, sp, #608	; 0x260
 8005536:	eb03 0905 	add.w	r9, r3, r5
 800553a:	ec57 6b10 	vmov	r6, r7, d0
 800553e:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 8005542:	46a0      	mov	r8, r4
 8005544:	f1b8 0f00 	cmp.w	r8, #0
 8005548:	da4d      	bge.n	80055e6 <__kernel_rem_pio2+0x466>
 800554a:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8005808 <__kernel_rem_pio2+0x688>
 800554e:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 8005552:	2300      	movs	r3, #0
 8005554:	9304      	str	r3, [sp, #16]
 8005556:	4657      	mov	r7, sl
 8005558:	9b04      	ldr	r3, [sp, #16]
 800555a:	ebb4 0903 	subs.w	r9, r4, r3
 800555e:	d476      	bmi.n	800564e <__kernel_rem_pio2+0x4ce>
 8005560:	4bab      	ldr	r3, [pc, #684]	; (8005810 <__kernel_rem_pio2+0x690>)
 8005562:	461e      	mov	r6, r3
 8005564:	ab70      	add	r3, sp, #448	; 0x1c0
 8005566:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800556a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800556e:	f04f 0800 	mov.w	r8, #0
 8005572:	e05e      	b.n	8005632 <__kernel_rem_pio2+0x4b2>
 8005574:	f1ca 0000 	rsb	r0, sl, #0
 8005578:	ec49 8b10 	vmov	d0, r8, r9
 800557c:	f000 fb34 	bl	8005be8 <scalbn>
 8005580:	ec55 4b10 	vmov	r4, r5, d0
 8005584:	2200      	movs	r2, #0
 8005586:	4ba3      	ldr	r3, [pc, #652]	; (8005814 <__kernel_rem_pio2+0x694>)
 8005588:	ee10 0a10 	vmov	r0, s0
 800558c:	4629      	mov	r1, r5
 800558e:	f7fb fa6d 	bl	8000a6c <__aeabi_dcmpge>
 8005592:	b1f8      	cbz	r0, 80055d4 <__kernel_rem_pio2+0x454>
 8005594:	2200      	movs	r2, #0
 8005596:	4ba0      	ldr	r3, [pc, #640]	; (8005818 <__kernel_rem_pio2+0x698>)
 8005598:	4620      	mov	r0, r4
 800559a:	4629      	mov	r1, r5
 800559c:	f7fa ffe0 	bl	8000560 <__aeabi_dmul>
 80055a0:	f7fb fa8e 	bl	8000ac0 <__aeabi_d2iz>
 80055a4:	4606      	mov	r6, r0
 80055a6:	f7fa ff75 	bl	8000494 <__aeabi_i2d>
 80055aa:	2200      	movs	r2, #0
 80055ac:	4b99      	ldr	r3, [pc, #612]	; (8005814 <__kernel_rem_pio2+0x694>)
 80055ae:	f7fa ffd7 	bl	8000560 <__aeabi_dmul>
 80055b2:	460b      	mov	r3, r1
 80055b4:	4602      	mov	r2, r0
 80055b6:	4629      	mov	r1, r5
 80055b8:	4620      	mov	r0, r4
 80055ba:	f7fa fe1d 	bl	80001f8 <__aeabi_dsub>
 80055be:	f7fb fa7f 	bl	8000ac0 <__aeabi_d2iz>
 80055c2:	1c7c      	adds	r4, r7, #1
 80055c4:	ab0c      	add	r3, sp, #48	; 0x30
 80055c6:	f10a 0a18 	add.w	sl, sl, #24
 80055ca:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80055ce:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80055d2:	e7a9      	b.n	8005528 <__kernel_rem_pio2+0x3a8>
 80055d4:	4620      	mov	r0, r4
 80055d6:	4629      	mov	r1, r5
 80055d8:	f7fb fa72 	bl	8000ac0 <__aeabi_d2iz>
 80055dc:	ab0c      	add	r3, sp, #48	; 0x30
 80055de:	463c      	mov	r4, r7
 80055e0:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80055e4:	e7a0      	b.n	8005528 <__kernel_rem_pio2+0x3a8>
 80055e6:	ab0c      	add	r3, sp, #48	; 0x30
 80055e8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80055ec:	f7fa ff52 	bl	8000494 <__aeabi_i2d>
 80055f0:	4632      	mov	r2, r6
 80055f2:	463b      	mov	r3, r7
 80055f4:	f7fa ffb4 	bl	8000560 <__aeabi_dmul>
 80055f8:	2200      	movs	r2, #0
 80055fa:	e969 0102 	strd	r0, r1, [r9, #-8]!
 80055fe:	4b86      	ldr	r3, [pc, #536]	; (8005818 <__kernel_rem_pio2+0x698>)
 8005600:	4630      	mov	r0, r6
 8005602:	4639      	mov	r1, r7
 8005604:	f7fa ffac 	bl	8000560 <__aeabi_dmul>
 8005608:	f108 38ff 	add.w	r8, r8, #4294967295
 800560c:	4606      	mov	r6, r0
 800560e:	460f      	mov	r7, r1
 8005610:	e798      	b.n	8005544 <__kernel_rem_pio2+0x3c4>
 8005612:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8005616:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800561a:	f7fa ffa1 	bl	8000560 <__aeabi_dmul>
 800561e:	4602      	mov	r2, r0
 8005620:	460b      	mov	r3, r1
 8005622:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005626:	f7fa fde9 	bl	80001fc <__adddf3>
 800562a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800562e:	f108 0801 	add.w	r8, r8, #1
 8005632:	9b00      	ldr	r3, [sp, #0]
 8005634:	4598      	cmp	r8, r3
 8005636:	dc02      	bgt.n	800563e <__kernel_rem_pio2+0x4be>
 8005638:	9b04      	ldr	r3, [sp, #16]
 800563a:	4598      	cmp	r8, r3
 800563c:	dde9      	ble.n	8005612 <__kernel_rem_pio2+0x492>
 800563e:	9b04      	ldr	r3, [sp, #16]
 8005640:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005644:	3301      	adds	r3, #1
 8005646:	ecaa 7b02 	vstmia	sl!, {d7}
 800564a:	9304      	str	r3, [sp, #16]
 800564c:	e784      	b.n	8005558 <__kernel_rem_pio2+0x3d8>
 800564e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8005650:	2b03      	cmp	r3, #3
 8005652:	d85d      	bhi.n	8005710 <__kernel_rem_pio2+0x590>
 8005654:	e8df f003 	tbb	[pc, r3]
 8005658:	0226264b 	.word	0x0226264b
 800565c:	ab98      	add	r3, sp, #608	; 0x260
 800565e:	441d      	add	r5, r3
 8005660:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8005664:	462e      	mov	r6, r5
 8005666:	46a2      	mov	sl, r4
 8005668:	f1ba 0f00 	cmp.w	sl, #0
 800566c:	dc6e      	bgt.n	800574c <__kernel_rem_pio2+0x5cc>
 800566e:	462e      	mov	r6, r5
 8005670:	46a2      	mov	sl, r4
 8005672:	f1ba 0f01 	cmp.w	sl, #1
 8005676:	f300 808a 	bgt.w	800578e <__kernel_rem_pio2+0x60e>
 800567a:	2000      	movs	r0, #0
 800567c:	2100      	movs	r1, #0
 800567e:	2c01      	cmp	r4, #1
 8005680:	f300 80a6 	bgt.w	80057d0 <__kernel_rem_pio2+0x650>
 8005684:	f1bb 0f00 	cmp.w	fp, #0
 8005688:	f040 80a8 	bne.w	80057dc <__kernel_rem_pio2+0x65c>
 800568c:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8005690:	9c02      	ldr	r4, [sp, #8]
 8005692:	e9c4 2300 	strd	r2, r3, [r4]
 8005696:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800569a:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800569e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80056a2:	e035      	b.n	8005710 <__kernel_rem_pio2+0x590>
 80056a4:	3508      	adds	r5, #8
 80056a6:	ab48      	add	r3, sp, #288	; 0x120
 80056a8:	441d      	add	r5, r3
 80056aa:	4626      	mov	r6, r4
 80056ac:	2000      	movs	r0, #0
 80056ae:	2100      	movs	r1, #0
 80056b0:	2e00      	cmp	r6, #0
 80056b2:	da3c      	bge.n	800572e <__kernel_rem_pio2+0x5ae>
 80056b4:	f1bb 0f00 	cmp.w	fp, #0
 80056b8:	d03f      	beq.n	800573a <__kernel_rem_pio2+0x5ba>
 80056ba:	4602      	mov	r2, r0
 80056bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056c0:	9d02      	ldr	r5, [sp, #8]
 80056c2:	e9c5 2300 	strd	r2, r3, [r5]
 80056c6:	4602      	mov	r2, r0
 80056c8:	460b      	mov	r3, r1
 80056ca:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80056ce:	f7fa fd93 	bl	80001f8 <__aeabi_dsub>
 80056d2:	ae4a      	add	r6, sp, #296	; 0x128
 80056d4:	2501      	movs	r5, #1
 80056d6:	42ac      	cmp	r4, r5
 80056d8:	da32      	bge.n	8005740 <__kernel_rem_pio2+0x5c0>
 80056da:	f1bb 0f00 	cmp.w	fp, #0
 80056de:	d002      	beq.n	80056e6 <__kernel_rem_pio2+0x566>
 80056e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056e4:	4619      	mov	r1, r3
 80056e6:	9b02      	ldr	r3, [sp, #8]
 80056e8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80056ec:	e010      	b.n	8005710 <__kernel_rem_pio2+0x590>
 80056ee:	ab98      	add	r3, sp, #608	; 0x260
 80056f0:	441d      	add	r5, r3
 80056f2:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80056f6:	2000      	movs	r0, #0
 80056f8:	2100      	movs	r1, #0
 80056fa:	2c00      	cmp	r4, #0
 80056fc:	da11      	bge.n	8005722 <__kernel_rem_pio2+0x5a2>
 80056fe:	f1bb 0f00 	cmp.w	fp, #0
 8005702:	d002      	beq.n	800570a <__kernel_rem_pio2+0x58a>
 8005704:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005708:	4619      	mov	r1, r3
 800570a:	9b02      	ldr	r3, [sp, #8]
 800570c:	e9c3 0100 	strd	r0, r1, [r3]
 8005710:	9b03      	ldr	r3, [sp, #12]
 8005712:	f003 0007 	and.w	r0, r3, #7
 8005716:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800571a:	ecbd 8b02 	vpop	{d8}
 800571e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005722:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005726:	f7fa fd69 	bl	80001fc <__adddf3>
 800572a:	3c01      	subs	r4, #1
 800572c:	e7e5      	b.n	80056fa <__kernel_rem_pio2+0x57a>
 800572e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005732:	f7fa fd63 	bl	80001fc <__adddf3>
 8005736:	3e01      	subs	r6, #1
 8005738:	e7ba      	b.n	80056b0 <__kernel_rem_pio2+0x530>
 800573a:	4602      	mov	r2, r0
 800573c:	460b      	mov	r3, r1
 800573e:	e7bf      	b.n	80056c0 <__kernel_rem_pio2+0x540>
 8005740:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005744:	f7fa fd5a 	bl	80001fc <__adddf3>
 8005748:	3501      	adds	r5, #1
 800574a:	e7c4      	b.n	80056d6 <__kernel_rem_pio2+0x556>
 800574c:	ed16 7b02 	vldr	d7, [r6, #-8]
 8005750:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8005754:	ec53 2b17 	vmov	r2, r3, d7
 8005758:	4640      	mov	r0, r8
 800575a:	4649      	mov	r1, r9
 800575c:	ed8d 7b00 	vstr	d7, [sp]
 8005760:	f7fa fd4c 	bl	80001fc <__adddf3>
 8005764:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	4640      	mov	r0, r8
 800576e:	4649      	mov	r1, r9
 8005770:	f7fa fd42 	bl	80001f8 <__aeabi_dsub>
 8005774:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005778:	f7fa fd40 	bl	80001fc <__adddf3>
 800577c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005780:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8005784:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005788:	ed06 7b02 	vstr	d7, [r6, #-8]
 800578c:	e76c      	b.n	8005668 <__kernel_rem_pio2+0x4e8>
 800578e:	ed16 7b02 	vldr	d7, [r6, #-8]
 8005792:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8005796:	ec53 2b17 	vmov	r2, r3, d7
 800579a:	4640      	mov	r0, r8
 800579c:	4649      	mov	r1, r9
 800579e:	ed8d 7b00 	vstr	d7, [sp]
 80057a2:	f7fa fd2b 	bl	80001fc <__adddf3>
 80057a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057aa:	4602      	mov	r2, r0
 80057ac:	460b      	mov	r3, r1
 80057ae:	4640      	mov	r0, r8
 80057b0:	4649      	mov	r1, r9
 80057b2:	f7fa fd21 	bl	80001f8 <__aeabi_dsub>
 80057b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057ba:	f7fa fd1f 	bl	80001fc <__adddf3>
 80057be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80057c2:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80057c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057ca:	ed06 7b02 	vstr	d7, [r6, #-8]
 80057ce:	e750      	b.n	8005672 <__kernel_rem_pio2+0x4f2>
 80057d0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80057d4:	f7fa fd12 	bl	80001fc <__adddf3>
 80057d8:	3c01      	subs	r4, #1
 80057da:	e750      	b.n	800567e <__kernel_rem_pio2+0x4fe>
 80057dc:	9a02      	ldr	r2, [sp, #8]
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6110      	str	r0, [r2, #16]
 80057e6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80057ea:	6053      	str	r3, [r2, #4]
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	6093      	str	r3, [r2, #8]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80057f6:	60d3      	str	r3, [r2, #12]
 80057f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057fc:	6153      	str	r3, [r2, #20]
 80057fe:	e787      	b.n	8005710 <__kernel_rem_pio2+0x590>
 8005800:	00000000 	.word	0x00000000
 8005804:	3ff00000 	.word	0x3ff00000
	...
 8005810:	08008b18 	.word	0x08008b18
 8005814:	41700000 	.word	0x41700000
 8005818:	3e700000 	.word	0x3e700000
 800581c:	00000000 	.word	0x00000000

08005820 <__kernel_sin>:
 8005820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005824:	ec55 4b10 	vmov	r4, r5, d0
 8005828:	b085      	sub	sp, #20
 800582a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800582e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005832:	ed8d 1b00 	vstr	d1, [sp]
 8005836:	9002      	str	r0, [sp, #8]
 8005838:	da06      	bge.n	8005848 <__kernel_sin+0x28>
 800583a:	ee10 0a10 	vmov	r0, s0
 800583e:	4629      	mov	r1, r5
 8005840:	f7fb f93e 	bl	8000ac0 <__aeabi_d2iz>
 8005844:	2800      	cmp	r0, #0
 8005846:	d051      	beq.n	80058ec <__kernel_sin+0xcc>
 8005848:	4622      	mov	r2, r4
 800584a:	462b      	mov	r3, r5
 800584c:	4620      	mov	r0, r4
 800584e:	4629      	mov	r1, r5
 8005850:	f7fa fe86 	bl	8000560 <__aeabi_dmul>
 8005854:	4682      	mov	sl, r0
 8005856:	468b      	mov	fp, r1
 8005858:	4602      	mov	r2, r0
 800585a:	460b      	mov	r3, r1
 800585c:	4620      	mov	r0, r4
 800585e:	4629      	mov	r1, r5
 8005860:	f7fa fe7e 	bl	8000560 <__aeabi_dmul>
 8005864:	a341      	add	r3, pc, #260	; (adr r3, 800596c <__kernel_sin+0x14c>)
 8005866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586a:	4680      	mov	r8, r0
 800586c:	4689      	mov	r9, r1
 800586e:	4650      	mov	r0, sl
 8005870:	4659      	mov	r1, fp
 8005872:	f7fa fe75 	bl	8000560 <__aeabi_dmul>
 8005876:	a33f      	add	r3, pc, #252	; (adr r3, 8005974 <__kernel_sin+0x154>)
 8005878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587c:	f7fa fcbc 	bl	80001f8 <__aeabi_dsub>
 8005880:	4652      	mov	r2, sl
 8005882:	465b      	mov	r3, fp
 8005884:	f7fa fe6c 	bl	8000560 <__aeabi_dmul>
 8005888:	a33c      	add	r3, pc, #240	; (adr r3, 800597c <__kernel_sin+0x15c>)
 800588a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588e:	f7fa fcb5 	bl	80001fc <__adddf3>
 8005892:	4652      	mov	r2, sl
 8005894:	465b      	mov	r3, fp
 8005896:	f7fa fe63 	bl	8000560 <__aeabi_dmul>
 800589a:	a33a      	add	r3, pc, #232	; (adr r3, 8005984 <__kernel_sin+0x164>)
 800589c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a0:	f7fa fcaa 	bl	80001f8 <__aeabi_dsub>
 80058a4:	4652      	mov	r2, sl
 80058a6:	465b      	mov	r3, fp
 80058a8:	f7fa fe5a 	bl	8000560 <__aeabi_dmul>
 80058ac:	a337      	add	r3, pc, #220	; (adr r3, 800598c <__kernel_sin+0x16c>)
 80058ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b2:	f7fa fca3 	bl	80001fc <__adddf3>
 80058b6:	9b02      	ldr	r3, [sp, #8]
 80058b8:	4606      	mov	r6, r0
 80058ba:	460f      	mov	r7, r1
 80058bc:	b9db      	cbnz	r3, 80058f6 <__kernel_sin+0xd6>
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	4650      	mov	r0, sl
 80058c4:	4659      	mov	r1, fp
 80058c6:	f7fa fe4b 	bl	8000560 <__aeabi_dmul>
 80058ca:	a325      	add	r3, pc, #148	; (adr r3, 8005960 <__kernel_sin+0x140>)
 80058cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d0:	f7fa fc92 	bl	80001f8 <__aeabi_dsub>
 80058d4:	4642      	mov	r2, r8
 80058d6:	464b      	mov	r3, r9
 80058d8:	f7fa fe42 	bl	8000560 <__aeabi_dmul>
 80058dc:	4602      	mov	r2, r0
 80058de:	460b      	mov	r3, r1
 80058e0:	4620      	mov	r0, r4
 80058e2:	4629      	mov	r1, r5
 80058e4:	f7fa fc8a 	bl	80001fc <__adddf3>
 80058e8:	4604      	mov	r4, r0
 80058ea:	460d      	mov	r5, r1
 80058ec:	ec45 4b10 	vmov	d0, r4, r5
 80058f0:	b005      	add	sp, #20
 80058f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058f6:	2200      	movs	r2, #0
 80058f8:	4b1b      	ldr	r3, [pc, #108]	; (8005968 <__kernel_sin+0x148>)
 80058fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058fe:	f7fa fe2f 	bl	8000560 <__aeabi_dmul>
 8005902:	4632      	mov	r2, r6
 8005904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005908:	463b      	mov	r3, r7
 800590a:	4640      	mov	r0, r8
 800590c:	4649      	mov	r1, r9
 800590e:	f7fa fe27 	bl	8000560 <__aeabi_dmul>
 8005912:	4602      	mov	r2, r0
 8005914:	460b      	mov	r3, r1
 8005916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800591a:	f7fa fc6d 	bl	80001f8 <__aeabi_dsub>
 800591e:	4652      	mov	r2, sl
 8005920:	465b      	mov	r3, fp
 8005922:	f7fa fe1d 	bl	8000560 <__aeabi_dmul>
 8005926:	e9dd 2300 	ldrd	r2, r3, [sp]
 800592a:	f7fa fc65 	bl	80001f8 <__aeabi_dsub>
 800592e:	a30c      	add	r3, pc, #48	; (adr r3, 8005960 <__kernel_sin+0x140>)
 8005930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005934:	4606      	mov	r6, r0
 8005936:	460f      	mov	r7, r1
 8005938:	4640      	mov	r0, r8
 800593a:	4649      	mov	r1, r9
 800593c:	f7fa fe10 	bl	8000560 <__aeabi_dmul>
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	4630      	mov	r0, r6
 8005946:	4639      	mov	r1, r7
 8005948:	f7fa fc58 	bl	80001fc <__adddf3>
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	4620      	mov	r0, r4
 8005952:	4629      	mov	r1, r5
 8005954:	f7fa fc50 	bl	80001f8 <__aeabi_dsub>
 8005958:	e7c6      	b.n	80058e8 <__kernel_sin+0xc8>
 800595a:	bf00      	nop
 800595c:	f3af 8000 	nop.w
 8005960:	55555549 	.word	0x55555549
 8005964:	3fc55555 	.word	0x3fc55555
 8005968:	3fe00000 	.word	0x3fe00000
 800596c:	5acfd57c 	.word	0x5acfd57c
 8005970:	3de5d93a 	.word	0x3de5d93a
 8005974:	8a2b9ceb 	.word	0x8a2b9ceb
 8005978:	3e5ae5e6 	.word	0x3e5ae5e6
 800597c:	57b1fe7d 	.word	0x57b1fe7d
 8005980:	3ec71de3 	.word	0x3ec71de3
 8005984:	19c161d5 	.word	0x19c161d5
 8005988:	3f2a01a0 	.word	0x3f2a01a0
 800598c:	1110f8a6 	.word	0x1110f8a6
 8005990:	3f811111 	.word	0x3f811111

08005994 <fabs>:
 8005994:	ec53 2b10 	vmov	r2, r3, d0
 8005998:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800599c:	ec43 2b10 	vmov	d0, r2, r3
 80059a0:	4770      	bx	lr

080059a2 <finite>:
 80059a2:	ee10 3a90 	vmov	r3, s1
 80059a6:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80059aa:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80059ae:	0fc0      	lsrs	r0, r0, #31
 80059b0:	4770      	bx	lr
 80059b2:	0000      	movs	r0, r0
 80059b4:	0000      	movs	r0, r0
	...

080059b8 <floor>:
 80059b8:	ec51 0b10 	vmov	r0, r1, d0
 80059bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059c0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80059c4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80059c8:	2e13      	cmp	r6, #19
 80059ca:	ee10 8a10 	vmov	r8, s0
 80059ce:	460c      	mov	r4, r1
 80059d0:	ee10 5a10 	vmov	r5, s0
 80059d4:	dc35      	bgt.n	8005a42 <floor+0x8a>
 80059d6:	2e00      	cmp	r6, #0
 80059d8:	da17      	bge.n	8005a0a <floor+0x52>
 80059da:	a335      	add	r3, pc, #212	; (adr r3, 8005ab0 <floor+0xf8>)
 80059dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e0:	f7fa fc0c 	bl	80001fc <__adddf3>
 80059e4:	2200      	movs	r2, #0
 80059e6:	2300      	movs	r3, #0
 80059e8:	f7fb f84a 	bl	8000a80 <__aeabi_dcmpgt>
 80059ec:	b150      	cbz	r0, 8005a04 <floor+0x4c>
 80059ee:	2c00      	cmp	r4, #0
 80059f0:	da5a      	bge.n	8005aa8 <floor+0xf0>
 80059f2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80059f6:	ea53 0308 	orrs.w	r3, r3, r8
 80059fa:	4b2f      	ldr	r3, [pc, #188]	; (8005ab8 <floor+0x100>)
 80059fc:	f04f 0500 	mov.w	r5, #0
 8005a00:	bf18      	it	ne
 8005a02:	461c      	movne	r4, r3
 8005a04:	4621      	mov	r1, r4
 8005a06:	4628      	mov	r0, r5
 8005a08:	e025      	b.n	8005a56 <floor+0x9e>
 8005a0a:	4f2c      	ldr	r7, [pc, #176]	; (8005abc <floor+0x104>)
 8005a0c:	4137      	asrs	r7, r6
 8005a0e:	ea01 0307 	and.w	r3, r1, r7
 8005a12:	4303      	orrs	r3, r0
 8005a14:	d01f      	beq.n	8005a56 <floor+0x9e>
 8005a16:	a326      	add	r3, pc, #152	; (adr r3, 8005ab0 <floor+0xf8>)
 8005a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1c:	f7fa fbee 	bl	80001fc <__adddf3>
 8005a20:	2200      	movs	r2, #0
 8005a22:	2300      	movs	r3, #0
 8005a24:	f7fb f82c 	bl	8000a80 <__aeabi_dcmpgt>
 8005a28:	2800      	cmp	r0, #0
 8005a2a:	d0eb      	beq.n	8005a04 <floor+0x4c>
 8005a2c:	2c00      	cmp	r4, #0
 8005a2e:	bfbe      	ittt	lt
 8005a30:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005a34:	fa43 f606 	asrlt.w	r6, r3, r6
 8005a38:	19a4      	addlt	r4, r4, r6
 8005a3a:	ea24 0407 	bic.w	r4, r4, r7
 8005a3e:	2500      	movs	r5, #0
 8005a40:	e7e0      	b.n	8005a04 <floor+0x4c>
 8005a42:	2e33      	cmp	r6, #51	; 0x33
 8005a44:	dd0b      	ble.n	8005a5e <floor+0xa6>
 8005a46:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005a4a:	d104      	bne.n	8005a56 <floor+0x9e>
 8005a4c:	ee10 2a10 	vmov	r2, s0
 8005a50:	460b      	mov	r3, r1
 8005a52:	f7fa fbd3 	bl	80001fc <__adddf3>
 8005a56:	ec41 0b10 	vmov	d0, r0, r1
 8005a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a5e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005a62:	f04f 33ff 	mov.w	r3, #4294967295
 8005a66:	fa23 f707 	lsr.w	r7, r3, r7
 8005a6a:	4238      	tst	r0, r7
 8005a6c:	d0f3      	beq.n	8005a56 <floor+0x9e>
 8005a6e:	a310      	add	r3, pc, #64	; (adr r3, 8005ab0 <floor+0xf8>)
 8005a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a74:	f7fa fbc2 	bl	80001fc <__adddf3>
 8005a78:	2200      	movs	r2, #0
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	f7fb f800 	bl	8000a80 <__aeabi_dcmpgt>
 8005a80:	2800      	cmp	r0, #0
 8005a82:	d0bf      	beq.n	8005a04 <floor+0x4c>
 8005a84:	2c00      	cmp	r4, #0
 8005a86:	da02      	bge.n	8005a8e <floor+0xd6>
 8005a88:	2e14      	cmp	r6, #20
 8005a8a:	d103      	bne.n	8005a94 <floor+0xdc>
 8005a8c:	3401      	adds	r4, #1
 8005a8e:	ea25 0507 	bic.w	r5, r5, r7
 8005a92:	e7b7      	b.n	8005a04 <floor+0x4c>
 8005a94:	2301      	movs	r3, #1
 8005a96:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005a9a:	fa03 f606 	lsl.w	r6, r3, r6
 8005a9e:	4435      	add	r5, r6
 8005aa0:	45a8      	cmp	r8, r5
 8005aa2:	bf88      	it	hi
 8005aa4:	18e4      	addhi	r4, r4, r3
 8005aa6:	e7f2      	b.n	8005a8e <floor+0xd6>
 8005aa8:	2500      	movs	r5, #0
 8005aaa:	462c      	mov	r4, r5
 8005aac:	e7aa      	b.n	8005a04 <floor+0x4c>
 8005aae:	bf00      	nop
 8005ab0:	8800759c 	.word	0x8800759c
 8005ab4:	7e37e43c 	.word	0x7e37e43c
 8005ab8:	bff00000 	.word	0xbff00000
 8005abc:	000fffff 	.word	0x000fffff

08005ac0 <matherr>:
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	4770      	bx	lr
 8005ac4:	0000      	movs	r0, r0
	...

08005ac8 <nan>:
 8005ac8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005ad0 <nan+0x8>
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	00000000 	.word	0x00000000
 8005ad4:	7ff80000 	.word	0x7ff80000

08005ad8 <rint>:
 8005ad8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ada:	ec51 0b10 	vmov	r0, r1, d0
 8005ade:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8005ae2:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8005ae6:	2e13      	cmp	r6, #19
 8005ae8:	ee10 7a10 	vmov	r7, s0
 8005aec:	460b      	mov	r3, r1
 8005aee:	4602      	mov	r2, r0
 8005af0:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005af4:	dc58      	bgt.n	8005ba8 <rint+0xd0>
 8005af6:	2e00      	cmp	r6, #0
 8005af8:	da2b      	bge.n	8005b52 <rint+0x7a>
 8005afa:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005afe:	4302      	orrs	r2, r0
 8005b00:	d023      	beq.n	8005b4a <rint+0x72>
 8005b02:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005b06:	4302      	orrs	r2, r0
 8005b08:	4251      	negs	r1, r2
 8005b0a:	4311      	orrs	r1, r2
 8005b0c:	0b09      	lsrs	r1, r1, #12
 8005b0e:	0c5b      	lsrs	r3, r3, #17
 8005b10:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8005b14:	045b      	lsls	r3, r3, #17
 8005b16:	ea41 0703 	orr.w	r7, r1, r3
 8005b1a:	4b31      	ldr	r3, [pc, #196]	; (8005be0 <rint+0x108>)
 8005b1c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005b20:	4639      	mov	r1, r7
 8005b22:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005b26:	ee10 0a10 	vmov	r0, s0
 8005b2a:	4632      	mov	r2, r6
 8005b2c:	463b      	mov	r3, r7
 8005b2e:	f7fa fb65 	bl	80001fc <__adddf3>
 8005b32:	e9cd 0100 	strd	r0, r1, [sp]
 8005b36:	463b      	mov	r3, r7
 8005b38:	4632      	mov	r2, r6
 8005b3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b3e:	f7fa fb5b 	bl	80001f8 <__aeabi_dsub>
 8005b42:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005b46:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8005b4a:	ec41 0b10 	vmov	d0, r0, r1
 8005b4e:	b003      	add	sp, #12
 8005b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b52:	4c24      	ldr	r4, [pc, #144]	; (8005be4 <rint+0x10c>)
 8005b54:	4134      	asrs	r4, r6
 8005b56:	ea01 0704 	and.w	r7, r1, r4
 8005b5a:	4307      	orrs	r7, r0
 8005b5c:	d0f5      	beq.n	8005b4a <rint+0x72>
 8005b5e:	0861      	lsrs	r1, r4, #1
 8005b60:	ea03 0001 	and.w	r0, r3, r1
 8005b64:	4302      	orrs	r2, r0
 8005b66:	d00b      	beq.n	8005b80 <rint+0xa8>
 8005b68:	ea23 0101 	bic.w	r1, r3, r1
 8005b6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005b70:	2e13      	cmp	r6, #19
 8005b72:	fa43 f306 	asr.w	r3, r3, r6
 8005b76:	bf0c      	ite	eq
 8005b78:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8005b7c:	2200      	movne	r2, #0
 8005b7e:	430b      	orrs	r3, r1
 8005b80:	4619      	mov	r1, r3
 8005b82:	4b17      	ldr	r3, [pc, #92]	; (8005be0 <rint+0x108>)
 8005b84:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005b88:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	462b      	mov	r3, r5
 8005b90:	4622      	mov	r2, r4
 8005b92:	f7fa fb33 	bl	80001fc <__adddf3>
 8005b96:	e9cd 0100 	strd	r0, r1, [sp]
 8005b9a:	4622      	mov	r2, r4
 8005b9c:	462b      	mov	r3, r5
 8005b9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ba2:	f7fa fb29 	bl	80001f8 <__aeabi_dsub>
 8005ba6:	e7d0      	b.n	8005b4a <rint+0x72>
 8005ba8:	2e33      	cmp	r6, #51	; 0x33
 8005baa:	dd08      	ble.n	8005bbe <rint+0xe6>
 8005bac:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005bb0:	d1cb      	bne.n	8005b4a <rint+0x72>
 8005bb2:	ee10 2a10 	vmov	r2, s0
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	f7fa fb20 	bl	80001fc <__adddf3>
 8005bbc:	e7c5      	b.n	8005b4a <rint+0x72>
 8005bbe:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8005bc2:	f04f 34ff 	mov.w	r4, #4294967295
 8005bc6:	40f4      	lsrs	r4, r6
 8005bc8:	4220      	tst	r0, r4
 8005bca:	d0be      	beq.n	8005b4a <rint+0x72>
 8005bcc:	0861      	lsrs	r1, r4, #1
 8005bce:	420f      	tst	r7, r1
 8005bd0:	bf1f      	itttt	ne
 8005bd2:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8005bd6:	ea27 0101 	bicne.w	r1, r7, r1
 8005bda:	4132      	asrne	r2, r6
 8005bdc:	430a      	orrne	r2, r1
 8005bde:	e7cf      	b.n	8005b80 <rint+0xa8>
 8005be0:	08008b68 	.word	0x08008b68
 8005be4:	000fffff 	.word	0x000fffff

08005be8 <scalbn>:
 8005be8:	b570      	push	{r4, r5, r6, lr}
 8005bea:	ec55 4b10 	vmov	r4, r5, d0
 8005bee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005bf2:	4606      	mov	r6, r0
 8005bf4:	462b      	mov	r3, r5
 8005bf6:	b9b2      	cbnz	r2, 8005c26 <scalbn+0x3e>
 8005bf8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005bfc:	4323      	orrs	r3, r4
 8005bfe:	d03c      	beq.n	8005c7a <scalbn+0x92>
 8005c00:	2200      	movs	r2, #0
 8005c02:	4b33      	ldr	r3, [pc, #204]	; (8005cd0 <scalbn+0xe8>)
 8005c04:	4629      	mov	r1, r5
 8005c06:	ee10 0a10 	vmov	r0, s0
 8005c0a:	f7fa fca9 	bl	8000560 <__aeabi_dmul>
 8005c0e:	4a31      	ldr	r2, [pc, #196]	; (8005cd4 <scalbn+0xec>)
 8005c10:	4296      	cmp	r6, r2
 8005c12:	4604      	mov	r4, r0
 8005c14:	460d      	mov	r5, r1
 8005c16:	460b      	mov	r3, r1
 8005c18:	da13      	bge.n	8005c42 <scalbn+0x5a>
 8005c1a:	a329      	add	r3, pc, #164	; (adr r3, 8005cc0 <scalbn+0xd8>)
 8005c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c20:	f7fa fc9e 	bl	8000560 <__aeabi_dmul>
 8005c24:	e00a      	b.n	8005c3c <scalbn+0x54>
 8005c26:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005c2a:	428a      	cmp	r2, r1
 8005c2c:	d10c      	bne.n	8005c48 <scalbn+0x60>
 8005c2e:	ee10 2a10 	vmov	r2, s0
 8005c32:	462b      	mov	r3, r5
 8005c34:	4620      	mov	r0, r4
 8005c36:	4629      	mov	r1, r5
 8005c38:	f7fa fae0 	bl	80001fc <__adddf3>
 8005c3c:	4604      	mov	r4, r0
 8005c3e:	460d      	mov	r5, r1
 8005c40:	e01b      	b.n	8005c7a <scalbn+0x92>
 8005c42:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005c46:	3a36      	subs	r2, #54	; 0x36
 8005c48:	4432      	add	r2, r6
 8005c4a:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005c4e:	428a      	cmp	r2, r1
 8005c50:	dd0b      	ble.n	8005c6a <scalbn+0x82>
 8005c52:	ec45 4b11 	vmov	d1, r4, r5
 8005c56:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8005cc8 <scalbn+0xe0>
 8005c5a:	f000 f83f 	bl	8005cdc <copysign>
 8005c5e:	a31a      	add	r3, pc, #104	; (adr r3, 8005cc8 <scalbn+0xe0>)
 8005c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c64:	ec51 0b10 	vmov	r0, r1, d0
 8005c68:	e7da      	b.n	8005c20 <scalbn+0x38>
 8005c6a:	2a00      	cmp	r2, #0
 8005c6c:	dd08      	ble.n	8005c80 <scalbn+0x98>
 8005c6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005c72:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c76:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005c7a:	ec45 4b10 	vmov	d0, r4, r5
 8005c7e:	bd70      	pop	{r4, r5, r6, pc}
 8005c80:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005c84:	da0d      	bge.n	8005ca2 <scalbn+0xba>
 8005c86:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005c8a:	429e      	cmp	r6, r3
 8005c8c:	ec45 4b11 	vmov	d1, r4, r5
 8005c90:	dce1      	bgt.n	8005c56 <scalbn+0x6e>
 8005c92:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8005cc0 <scalbn+0xd8>
 8005c96:	f000 f821 	bl	8005cdc <copysign>
 8005c9a:	a309      	add	r3, pc, #36	; (adr r3, 8005cc0 <scalbn+0xd8>)
 8005c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca0:	e7e0      	b.n	8005c64 <scalbn+0x7c>
 8005ca2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005ca6:	3236      	adds	r2, #54	; 0x36
 8005ca8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005cac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	4629      	mov	r1, r5
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	4b08      	ldr	r3, [pc, #32]	; (8005cd8 <scalbn+0xf0>)
 8005cb8:	e7b2      	b.n	8005c20 <scalbn+0x38>
 8005cba:	bf00      	nop
 8005cbc:	f3af 8000 	nop.w
 8005cc0:	c2f8f359 	.word	0xc2f8f359
 8005cc4:	01a56e1f 	.word	0x01a56e1f
 8005cc8:	8800759c 	.word	0x8800759c
 8005ccc:	7e37e43c 	.word	0x7e37e43c
 8005cd0:	43500000 	.word	0x43500000
 8005cd4:	ffff3cb0 	.word	0xffff3cb0
 8005cd8:	3c900000 	.word	0x3c900000

08005cdc <copysign>:
 8005cdc:	ec53 2b10 	vmov	r2, r3, d0
 8005ce0:	ee11 0a90 	vmov	r0, s3
 8005ce4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005ce8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005cec:	ea41 0300 	orr.w	r3, r1, r0
 8005cf0:	ec43 2b10 	vmov	d0, r2, r3
 8005cf4:	4770      	bx	lr

08005cf6 <abort>:
 8005cf6:	b508      	push	{r3, lr}
 8005cf8:	2006      	movs	r0, #6
 8005cfa:	f000 f93b 	bl	8005f74 <raise>
 8005cfe:	2001      	movs	r0, #1
 8005d00:	f000 f974 	bl	8005fec <_exit>

08005d04 <__errno>:
 8005d04:	4b01      	ldr	r3, [pc, #4]	; (8005d0c <__errno+0x8>)
 8005d06:	6818      	ldr	r0, [r3, #0]
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	20000020 	.word	0x20000020

08005d10 <__libc_init_array>:
 8005d10:	b570      	push	{r4, r5, r6, lr}
 8005d12:	4e0d      	ldr	r6, [pc, #52]	; (8005d48 <__libc_init_array+0x38>)
 8005d14:	4c0d      	ldr	r4, [pc, #52]	; (8005d4c <__libc_init_array+0x3c>)
 8005d16:	1ba4      	subs	r4, r4, r6
 8005d18:	10a4      	asrs	r4, r4, #2
 8005d1a:	2500      	movs	r5, #0
 8005d1c:	42a5      	cmp	r5, r4
 8005d1e:	d109      	bne.n	8005d34 <__libc_init_array+0x24>
 8005d20:	4e0b      	ldr	r6, [pc, #44]	; (8005d50 <__libc_init_array+0x40>)
 8005d22:	4c0c      	ldr	r4, [pc, #48]	; (8005d54 <__libc_init_array+0x44>)
 8005d24:	f000 f964 	bl	8005ff0 <_init>
 8005d28:	1ba4      	subs	r4, r4, r6
 8005d2a:	10a4      	asrs	r4, r4, #2
 8005d2c:	2500      	movs	r5, #0
 8005d2e:	42a5      	cmp	r5, r4
 8005d30:	d105      	bne.n	8005d3e <__libc_init_array+0x2e>
 8005d32:	bd70      	pop	{r4, r5, r6, pc}
 8005d34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d38:	4798      	blx	r3
 8005d3a:	3501      	adds	r5, #1
 8005d3c:	e7ee      	b.n	8005d1c <__libc_init_array+0xc>
 8005d3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d42:	4798      	blx	r3
 8005d44:	3501      	adds	r5, #1
 8005d46:	e7f2      	b.n	8005d2e <__libc_init_array+0x1e>
 8005d48:	08008bd8 	.word	0x08008bd8
 8005d4c:	08008bd8 	.word	0x08008bd8
 8005d50:	08008bd8 	.word	0x08008bd8
 8005d54:	08008bf0 	.word	0x08008bf0

08005d58 <malloc>:
 8005d58:	4b02      	ldr	r3, [pc, #8]	; (8005d64 <malloc+0xc>)
 8005d5a:	4601      	mov	r1, r0
 8005d5c:	6818      	ldr	r0, [r3, #0]
 8005d5e:	f000 b873 	b.w	8005e48 <_malloc_r>
 8005d62:	bf00      	nop
 8005d64:	20000020 	.word	0x20000020

08005d68 <free>:
 8005d68:	4b02      	ldr	r3, [pc, #8]	; (8005d74 <free+0xc>)
 8005d6a:	4601      	mov	r1, r0
 8005d6c:	6818      	ldr	r0, [r3, #0]
 8005d6e:	f000 b81d 	b.w	8005dac <_free_r>
 8005d72:	bf00      	nop
 8005d74:	20000020 	.word	0x20000020

08005d78 <memmove>:
 8005d78:	4288      	cmp	r0, r1
 8005d7a:	b510      	push	{r4, lr}
 8005d7c:	eb01 0302 	add.w	r3, r1, r2
 8005d80:	d803      	bhi.n	8005d8a <memmove+0x12>
 8005d82:	1e42      	subs	r2, r0, #1
 8005d84:	4299      	cmp	r1, r3
 8005d86:	d10c      	bne.n	8005da2 <memmove+0x2a>
 8005d88:	bd10      	pop	{r4, pc}
 8005d8a:	4298      	cmp	r0, r3
 8005d8c:	d2f9      	bcs.n	8005d82 <memmove+0xa>
 8005d8e:	1881      	adds	r1, r0, r2
 8005d90:	1ad2      	subs	r2, r2, r3
 8005d92:	42d3      	cmn	r3, r2
 8005d94:	d100      	bne.n	8005d98 <memmove+0x20>
 8005d96:	bd10      	pop	{r4, pc}
 8005d98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d9c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005da0:	e7f7      	b.n	8005d92 <memmove+0x1a>
 8005da2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005da6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005daa:	e7eb      	b.n	8005d84 <memmove+0xc>

08005dac <_free_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	4605      	mov	r5, r0
 8005db0:	2900      	cmp	r1, #0
 8005db2:	d045      	beq.n	8005e40 <_free_r+0x94>
 8005db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005db8:	1f0c      	subs	r4, r1, #4
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	bfb8      	it	lt
 8005dbe:	18e4      	addlt	r4, r4, r3
 8005dc0:	f000 f8f4 	bl	8005fac <__malloc_lock>
 8005dc4:	4a1f      	ldr	r2, [pc, #124]	; (8005e44 <_free_r+0x98>)
 8005dc6:	6813      	ldr	r3, [r2, #0]
 8005dc8:	4610      	mov	r0, r2
 8005dca:	b933      	cbnz	r3, 8005dda <_free_r+0x2e>
 8005dcc:	6063      	str	r3, [r4, #4]
 8005dce:	6014      	str	r4, [r2, #0]
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005dd6:	f000 b8ea 	b.w	8005fae <__malloc_unlock>
 8005dda:	42a3      	cmp	r3, r4
 8005ddc:	d90c      	bls.n	8005df8 <_free_r+0x4c>
 8005dde:	6821      	ldr	r1, [r4, #0]
 8005de0:	1862      	adds	r2, r4, r1
 8005de2:	4293      	cmp	r3, r2
 8005de4:	bf04      	itt	eq
 8005de6:	681a      	ldreq	r2, [r3, #0]
 8005de8:	685b      	ldreq	r3, [r3, #4]
 8005dea:	6063      	str	r3, [r4, #4]
 8005dec:	bf04      	itt	eq
 8005dee:	1852      	addeq	r2, r2, r1
 8005df0:	6022      	streq	r2, [r4, #0]
 8005df2:	6004      	str	r4, [r0, #0]
 8005df4:	e7ec      	b.n	8005dd0 <_free_r+0x24>
 8005df6:	4613      	mov	r3, r2
 8005df8:	685a      	ldr	r2, [r3, #4]
 8005dfa:	b10a      	cbz	r2, 8005e00 <_free_r+0x54>
 8005dfc:	42a2      	cmp	r2, r4
 8005dfe:	d9fa      	bls.n	8005df6 <_free_r+0x4a>
 8005e00:	6819      	ldr	r1, [r3, #0]
 8005e02:	1858      	adds	r0, r3, r1
 8005e04:	42a0      	cmp	r0, r4
 8005e06:	d10b      	bne.n	8005e20 <_free_r+0x74>
 8005e08:	6820      	ldr	r0, [r4, #0]
 8005e0a:	4401      	add	r1, r0
 8005e0c:	1858      	adds	r0, r3, r1
 8005e0e:	4282      	cmp	r2, r0
 8005e10:	6019      	str	r1, [r3, #0]
 8005e12:	d1dd      	bne.n	8005dd0 <_free_r+0x24>
 8005e14:	6810      	ldr	r0, [r2, #0]
 8005e16:	6852      	ldr	r2, [r2, #4]
 8005e18:	605a      	str	r2, [r3, #4]
 8005e1a:	4401      	add	r1, r0
 8005e1c:	6019      	str	r1, [r3, #0]
 8005e1e:	e7d7      	b.n	8005dd0 <_free_r+0x24>
 8005e20:	d902      	bls.n	8005e28 <_free_r+0x7c>
 8005e22:	230c      	movs	r3, #12
 8005e24:	602b      	str	r3, [r5, #0]
 8005e26:	e7d3      	b.n	8005dd0 <_free_r+0x24>
 8005e28:	6820      	ldr	r0, [r4, #0]
 8005e2a:	1821      	adds	r1, r4, r0
 8005e2c:	428a      	cmp	r2, r1
 8005e2e:	bf04      	itt	eq
 8005e30:	6811      	ldreq	r1, [r2, #0]
 8005e32:	6852      	ldreq	r2, [r2, #4]
 8005e34:	6062      	str	r2, [r4, #4]
 8005e36:	bf04      	itt	eq
 8005e38:	1809      	addeq	r1, r1, r0
 8005e3a:	6021      	streq	r1, [r4, #0]
 8005e3c:	605c      	str	r4, [r3, #4]
 8005e3e:	e7c7      	b.n	8005dd0 <_free_r+0x24>
 8005e40:	bd38      	pop	{r3, r4, r5, pc}
 8005e42:	bf00      	nop
 8005e44:	200033bc 	.word	0x200033bc

08005e48 <_malloc_r>:
 8005e48:	b570      	push	{r4, r5, r6, lr}
 8005e4a:	1ccd      	adds	r5, r1, #3
 8005e4c:	f025 0503 	bic.w	r5, r5, #3
 8005e50:	3508      	adds	r5, #8
 8005e52:	2d0c      	cmp	r5, #12
 8005e54:	bf38      	it	cc
 8005e56:	250c      	movcc	r5, #12
 8005e58:	2d00      	cmp	r5, #0
 8005e5a:	4606      	mov	r6, r0
 8005e5c:	db01      	blt.n	8005e62 <_malloc_r+0x1a>
 8005e5e:	42a9      	cmp	r1, r5
 8005e60:	d903      	bls.n	8005e6a <_malloc_r+0x22>
 8005e62:	230c      	movs	r3, #12
 8005e64:	6033      	str	r3, [r6, #0]
 8005e66:	2000      	movs	r0, #0
 8005e68:	bd70      	pop	{r4, r5, r6, pc}
 8005e6a:	f000 f89f 	bl	8005fac <__malloc_lock>
 8005e6e:	4a23      	ldr	r2, [pc, #140]	; (8005efc <_malloc_r+0xb4>)
 8005e70:	6814      	ldr	r4, [r2, #0]
 8005e72:	4621      	mov	r1, r4
 8005e74:	b991      	cbnz	r1, 8005e9c <_malloc_r+0x54>
 8005e76:	4c22      	ldr	r4, [pc, #136]	; (8005f00 <_malloc_r+0xb8>)
 8005e78:	6823      	ldr	r3, [r4, #0]
 8005e7a:	b91b      	cbnz	r3, 8005e84 <_malloc_r+0x3c>
 8005e7c:	4630      	mov	r0, r6
 8005e7e:	f000 f841 	bl	8005f04 <_sbrk_r>
 8005e82:	6020      	str	r0, [r4, #0]
 8005e84:	4629      	mov	r1, r5
 8005e86:	4630      	mov	r0, r6
 8005e88:	f000 f83c 	bl	8005f04 <_sbrk_r>
 8005e8c:	1c43      	adds	r3, r0, #1
 8005e8e:	d126      	bne.n	8005ede <_malloc_r+0x96>
 8005e90:	230c      	movs	r3, #12
 8005e92:	6033      	str	r3, [r6, #0]
 8005e94:	4630      	mov	r0, r6
 8005e96:	f000 f88a 	bl	8005fae <__malloc_unlock>
 8005e9a:	e7e4      	b.n	8005e66 <_malloc_r+0x1e>
 8005e9c:	680b      	ldr	r3, [r1, #0]
 8005e9e:	1b5b      	subs	r3, r3, r5
 8005ea0:	d41a      	bmi.n	8005ed8 <_malloc_r+0x90>
 8005ea2:	2b0b      	cmp	r3, #11
 8005ea4:	d90f      	bls.n	8005ec6 <_malloc_r+0x7e>
 8005ea6:	600b      	str	r3, [r1, #0]
 8005ea8:	50cd      	str	r5, [r1, r3]
 8005eaa:	18cc      	adds	r4, r1, r3
 8005eac:	4630      	mov	r0, r6
 8005eae:	f000 f87e 	bl	8005fae <__malloc_unlock>
 8005eb2:	f104 000b 	add.w	r0, r4, #11
 8005eb6:	1d23      	adds	r3, r4, #4
 8005eb8:	f020 0007 	bic.w	r0, r0, #7
 8005ebc:	1ac3      	subs	r3, r0, r3
 8005ebe:	d01b      	beq.n	8005ef8 <_malloc_r+0xb0>
 8005ec0:	425a      	negs	r2, r3
 8005ec2:	50e2      	str	r2, [r4, r3]
 8005ec4:	bd70      	pop	{r4, r5, r6, pc}
 8005ec6:	428c      	cmp	r4, r1
 8005ec8:	bf0d      	iteet	eq
 8005eca:	6863      	ldreq	r3, [r4, #4]
 8005ecc:	684b      	ldrne	r3, [r1, #4]
 8005ece:	6063      	strne	r3, [r4, #4]
 8005ed0:	6013      	streq	r3, [r2, #0]
 8005ed2:	bf18      	it	ne
 8005ed4:	460c      	movne	r4, r1
 8005ed6:	e7e9      	b.n	8005eac <_malloc_r+0x64>
 8005ed8:	460c      	mov	r4, r1
 8005eda:	6849      	ldr	r1, [r1, #4]
 8005edc:	e7ca      	b.n	8005e74 <_malloc_r+0x2c>
 8005ede:	1cc4      	adds	r4, r0, #3
 8005ee0:	f024 0403 	bic.w	r4, r4, #3
 8005ee4:	42a0      	cmp	r0, r4
 8005ee6:	d005      	beq.n	8005ef4 <_malloc_r+0xac>
 8005ee8:	1a21      	subs	r1, r4, r0
 8005eea:	4630      	mov	r0, r6
 8005eec:	f000 f80a 	bl	8005f04 <_sbrk_r>
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	d0cd      	beq.n	8005e90 <_malloc_r+0x48>
 8005ef4:	6025      	str	r5, [r4, #0]
 8005ef6:	e7d9      	b.n	8005eac <_malloc_r+0x64>
 8005ef8:	bd70      	pop	{r4, r5, r6, pc}
 8005efa:	bf00      	nop
 8005efc:	200033bc 	.word	0x200033bc
 8005f00:	200033c0 	.word	0x200033c0

08005f04 <_sbrk_r>:
 8005f04:	b538      	push	{r3, r4, r5, lr}
 8005f06:	4c06      	ldr	r4, [pc, #24]	; (8005f20 <_sbrk_r+0x1c>)
 8005f08:	2300      	movs	r3, #0
 8005f0a:	4605      	mov	r5, r0
 8005f0c:	4608      	mov	r0, r1
 8005f0e:	6023      	str	r3, [r4, #0]
 8005f10:	f000 f85e 	bl	8005fd0 <_sbrk>
 8005f14:	1c43      	adds	r3, r0, #1
 8005f16:	d102      	bne.n	8005f1e <_sbrk_r+0x1a>
 8005f18:	6823      	ldr	r3, [r4, #0]
 8005f1a:	b103      	cbz	r3, 8005f1e <_sbrk_r+0x1a>
 8005f1c:	602b      	str	r3, [r5, #0]
 8005f1e:	bd38      	pop	{r3, r4, r5, pc}
 8005f20:	200033c8 	.word	0x200033c8

08005f24 <_raise_r>:
 8005f24:	291f      	cmp	r1, #31
 8005f26:	b538      	push	{r3, r4, r5, lr}
 8005f28:	4604      	mov	r4, r0
 8005f2a:	460d      	mov	r5, r1
 8005f2c:	d904      	bls.n	8005f38 <_raise_r+0x14>
 8005f2e:	2316      	movs	r3, #22
 8005f30:	6003      	str	r3, [r0, #0]
 8005f32:	f04f 30ff 	mov.w	r0, #4294967295
 8005f36:	bd38      	pop	{r3, r4, r5, pc}
 8005f38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005f3a:	b112      	cbz	r2, 8005f42 <_raise_r+0x1e>
 8005f3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f40:	b94b      	cbnz	r3, 8005f56 <_raise_r+0x32>
 8005f42:	4620      	mov	r0, r4
 8005f44:	f000 f830 	bl	8005fa8 <_getpid_r>
 8005f48:	462a      	mov	r2, r5
 8005f4a:	4601      	mov	r1, r0
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f52:	f000 b817 	b.w	8005f84 <_kill_r>
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d00a      	beq.n	8005f70 <_raise_r+0x4c>
 8005f5a:	1c59      	adds	r1, r3, #1
 8005f5c:	d103      	bne.n	8005f66 <_raise_r+0x42>
 8005f5e:	2316      	movs	r3, #22
 8005f60:	6003      	str	r3, [r0, #0]
 8005f62:	2001      	movs	r0, #1
 8005f64:	bd38      	pop	{r3, r4, r5, pc}
 8005f66:	2400      	movs	r4, #0
 8005f68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	4798      	blx	r3
 8005f70:	2000      	movs	r0, #0
 8005f72:	bd38      	pop	{r3, r4, r5, pc}

08005f74 <raise>:
 8005f74:	4b02      	ldr	r3, [pc, #8]	; (8005f80 <raise+0xc>)
 8005f76:	4601      	mov	r1, r0
 8005f78:	6818      	ldr	r0, [r3, #0]
 8005f7a:	f7ff bfd3 	b.w	8005f24 <_raise_r>
 8005f7e:	bf00      	nop
 8005f80:	20000020 	.word	0x20000020

08005f84 <_kill_r>:
 8005f84:	b538      	push	{r3, r4, r5, lr}
 8005f86:	4c07      	ldr	r4, [pc, #28]	; (8005fa4 <_kill_r+0x20>)
 8005f88:	2300      	movs	r3, #0
 8005f8a:	4605      	mov	r5, r0
 8005f8c:	4608      	mov	r0, r1
 8005f8e:	4611      	mov	r1, r2
 8005f90:	6023      	str	r3, [r4, #0]
 8005f92:	f000 f815 	bl	8005fc0 <_kill>
 8005f96:	1c43      	adds	r3, r0, #1
 8005f98:	d102      	bne.n	8005fa0 <_kill_r+0x1c>
 8005f9a:	6823      	ldr	r3, [r4, #0]
 8005f9c:	b103      	cbz	r3, 8005fa0 <_kill_r+0x1c>
 8005f9e:	602b      	str	r3, [r5, #0]
 8005fa0:	bd38      	pop	{r3, r4, r5, pc}
 8005fa2:	bf00      	nop
 8005fa4:	200033c8 	.word	0x200033c8

08005fa8 <_getpid_r>:
 8005fa8:	f000 b802 	b.w	8005fb0 <_getpid>

08005fac <__malloc_lock>:
 8005fac:	4770      	bx	lr

08005fae <__malloc_unlock>:
 8005fae:	4770      	bx	lr

08005fb0 <_getpid>:
 8005fb0:	4b02      	ldr	r3, [pc, #8]	; (8005fbc <_getpid+0xc>)
 8005fb2:	2258      	movs	r2, #88	; 0x58
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fba:	4770      	bx	lr
 8005fbc:	200033c8 	.word	0x200033c8

08005fc0 <_kill>:
 8005fc0:	4b02      	ldr	r3, [pc, #8]	; (8005fcc <_kill+0xc>)
 8005fc2:	2258      	movs	r2, #88	; 0x58
 8005fc4:	601a      	str	r2, [r3, #0]
 8005fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fca:	4770      	bx	lr
 8005fcc:	200033c8 	.word	0x200033c8

08005fd0 <_sbrk>:
 8005fd0:	4b04      	ldr	r3, [pc, #16]	; (8005fe4 <_sbrk+0x14>)
 8005fd2:	6819      	ldr	r1, [r3, #0]
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	b909      	cbnz	r1, 8005fdc <_sbrk+0xc>
 8005fd8:	4903      	ldr	r1, [pc, #12]	; (8005fe8 <_sbrk+0x18>)
 8005fda:	6019      	str	r1, [r3, #0]
 8005fdc:	6818      	ldr	r0, [r3, #0]
 8005fde:	4402      	add	r2, r0
 8005fe0:	601a      	str	r2, [r3, #0]
 8005fe2:	4770      	bx	lr
 8005fe4:	200033c4 	.word	0x200033c4
 8005fe8:	200033cc 	.word	0x200033cc

08005fec <_exit>:
 8005fec:	e7fe      	b.n	8005fec <_exit>
	...

08005ff0 <_init>:
 8005ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff2:	bf00      	nop
 8005ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ff6:	bc08      	pop	{r3}
 8005ff8:	469e      	mov	lr, r3
 8005ffa:	4770      	bx	lr

08005ffc <_fini>:
 8005ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ffe:	bf00      	nop
 8006000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006002:	bc08      	pop	{r3}
 8006004:	469e      	mov	lr, r3
 8006006:	4770      	bx	lr
