# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MUL4X4.srcs/sources_1/new/FA.vhd" \
"../../../../MUL4X4.srcs/sources_1/new/MUL4X4.vhd" \
"../../../../MUL4X4.srcs/sim_1/new/Test.vhd" \

# Do not sort compile order
nosort
