<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: NVIC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>NVIC_Type Struct Reference<br>
<small>
[<a class="el" href="group___c_m_s_i_s___n_v_i_c.html">CMSIS NVIC</a>]</small>
</h1><!-- doxytag: class="NVIC_Type" -->Structure type to access the Nested Vectored Interrupt Controller (NVIC).  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#0bf79013b539f9f929c75bd50f8ec67d">ISER</a> [8]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#c881b676be4d9659951f43c2fccb34b4">RESERVED0</a> [24]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#f458bc93cfb899fc1c77c5d1f39dde88">ICER</a> [8]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#b993fe7f0b489b30bc677ccf53426a92">RSERVED1</a> [24]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#b39acf254b485e3ad71b18aa9f1ca594">ISPR</a> [8]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#86dfd6bf6c297be163d078945f67e8b6">RESERVED2</a> [24]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#8165d9a8c0090021e56bbe91c2c44667">ICPR</a> [8]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#3371761ff5e69fb1b6b3c2c3b4d69b18">RESERVED3</a> [24]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#c8694e172f431db09b5d570993da3917">IABR</a> [8]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#0c75e6c517dc8e5596ffa3ef6285c232">RESERVED4</a> [56]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#38c377984f751265667317981f101bb4">IP</a> [240]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#77017390737a14d5eb4cdb41f0aa3dce">RESERVED5</a> [644]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#471c399bb79454dcdfb342a31a5684ae">STIR</a></td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00215">215</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="c8694e172f431db09b5d570993da3917"></a><!-- doxytag: member="NVIC_Type::IABR" ref="c8694e172f431db09b5d570993da3917" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_n_v_i_c___type.html#c8694e172f431db09b5d570993da3917">IABR</a>[8]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x200 (R/W) Interrupt Active bit Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00225">225</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f458bc93cfb899fc1c77c5d1f39dde88"></a><!-- doxytag: member="NVIC_Type::ICER" ref="f458bc93cfb899fc1c77c5d1f39dde88" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_n_v_i_c___type.html#f458bc93cfb899fc1c77c5d1f39dde88">ICER</a>[8]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x080 (R/W) Interrupt Clear Enable Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00219">219</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8165d9a8c0090021e56bbe91c2c44667"></a><!-- doxytag: member="NVIC_Type::ICPR" ref="8165d9a8c0090021e56bbe91c2c44667" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_n_v_i_c___type.html#8165d9a8c0090021e56bbe91c2c44667">ICPR</a>[8]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x180 (R/W) Interrupt Clear Pending Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00223">223</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="38c377984f751265667317981f101bb4"></a><!-- doxytag: member="NVIC_Type::IP" ref="38c377984f751265667317981f101bb4" args="[240]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t <a class="el" href="struct_n_v_i_c___type.html#38c377984f751265667317981f101bb4">IP</a>[240]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00227">227</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0bf79013b539f9f929c75bd50f8ec67d"></a><!-- doxytag: member="NVIC_Type::ISER" ref="0bf79013b539f9f929c75bd50f8ec67d" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_n_v_i_c___type.html#0bf79013b539f9f929c75bd50f8ec67d">ISER</a>[8]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x000 (R/W) Interrupt Set Enable Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00217">217</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b39acf254b485e3ad71b18aa9f1ca594"></a><!-- doxytag: member="NVIC_Type::ISPR" ref="b39acf254b485e3ad71b18aa9f1ca594" args="[8]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_n_v_i_c___type.html#b39acf254b485e3ad71b18aa9f1ca594">ISPR</a>[8]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x100 (R/W) Interrupt Set Pending Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00221">221</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c881b676be4d9659951f43c2fccb34b4"></a><!-- doxytag: member="NVIC_Type::RESERVED0" ref="c881b676be4d9659951f43c2fccb34b4" args="[24]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_n_v_i_c___type.html#c881b676be4d9659951f43c2fccb34b4">RESERVED0</a>[24]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00218">218</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="86dfd6bf6c297be163d078945f67e8b6"></a><!-- doxytag: member="NVIC_Type::RESERVED2" ref="86dfd6bf6c297be163d078945f67e8b6" args="[24]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_n_v_i_c___type.html#86dfd6bf6c297be163d078945f67e8b6">RESERVED2</a>[24]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00222">222</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="3371761ff5e69fb1b6b3c2c3b4d69b18"></a><!-- doxytag: member="NVIC_Type::RESERVED3" ref="3371761ff5e69fb1b6b3c2c3b4d69b18" args="[24]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_n_v_i_c___type.html#3371761ff5e69fb1b6b3c2c3b4d69b18">RESERVED3</a>[24]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00224">224</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0c75e6c517dc8e5596ffa3ef6285c232"></a><!-- doxytag: member="NVIC_Type::RESERVED4" ref="0c75e6c517dc8e5596ffa3ef6285c232" args="[56]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_n_v_i_c___type.html#0c75e6c517dc8e5596ffa3ef6285c232">RESERVED4</a>[56]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00226">226</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="77017390737a14d5eb4cdb41f0aa3dce"></a><!-- doxytag: member="NVIC_Type::RESERVED5" ref="77017390737a14d5eb4cdb41f0aa3dce" args="[644]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_n_v_i_c___type.html#77017390737a14d5eb4cdb41f0aa3dce">RESERVED5</a>[644]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00228">228</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b993fe7f0b489b30bc677ccf53426a92"></a><!-- doxytag: member="NVIC_Type::RSERVED1" ref="b993fe7f0b489b30bc677ccf53426a92" args="[24]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_n_v_i_c___type.html#b993fe7f0b489b30bc677ccf53426a92">RSERVED1</a>[24]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00220">220</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="471c399bb79454dcdfb342a31a5684ae"></a><!-- doxytag: member="NVIC_Type::STIR" ref="471c399bb79454dcdfb342a31a5684ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="struct_n_v_i_c___type.html#471c399bb79454dcdfb342a31a5684ae">STIR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0xE00 ( /W) Software Trigger Interrupt Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00229">229</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>C:/nxpdrv/LPC1700CMSIS/Core/CM3/CoreSupport/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 15:00:11 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
