# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.srcs/sources_1/new/dyn_ts_rs_latch.v" \
"../../../../project_3.srcs/sources_1/new/gated_d_latch.v" \
"../../../../project_3.srcs/sources_1/new/gated_rs_latch_nand.v" \
"../../../../project_3.srcs/sources_1/new/gated_rs_latch_nor.v" \
"../../../../project_3.srcs/sources_1/new/jk_flipflop.v" \
"../../../../project_3.srcs/sources_1/new/rs_latch_nand.v" \
"../../../../project_3.srcs/sources_1/new/rs_latch_nand_wis.v" \
"../../../../project_3.srcs/sources_1/new/rs_latch_nor.v" \
"../../../../project_3.srcs/sources_1/new/rs_latch_nor_wis.v" \
"../../../../project_3.srcs/sources_1/new/t_flipflop_ds.v" \
"../../../../project_3.srcs/sources_1/new/dyn_rs_flipflop.v" \
"../../../../project_3.srcs/sources_1/new/dyn_rs_latch.v" \
"../../../../project_3.srcs/sim_1/new/new_test.v" \
"../../../../project_3.srcs/sim_1/new/test_for_wis.v" \
"../../../../project_3.srcs/sim_1/new/test.v" \
"../../../../project_3.srcs/sim_1/new/test_for_rs.v" \
"../../../../project_3.srcs/sim_1/new/test_for_grs.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
