# RISC-V-Integer-Processor
Partial implementation of a RISC V-32 I based 5- stage pipelined processor.
Refer to the file 'RISC V Integer Processor Implementation.pdf' for all the specifications.
Software(s) used: Xilinx ISE 14.7, Xilinx ISim.
Hardware Description Language: Verilog.
