
*** Running vivado
    with args -log system_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sefo/devel/workspace_zynq/erode/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sefo/devel/svn/hw-accelerated-disparity-zynq/trunk/vivado-hls-project/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 990.602 ; gain = 77.570 ; free physical = 10200 ; free virtual = 17270
Command: synth_design -top system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1143.984 ; gain = 302.285 ; free physical = 9848 ; free virtual = 17092
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'system_top' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/system_top.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf' (1#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized0' (1#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized1' (1#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/library/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (2#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'system' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4090]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:822]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (3#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:822]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:954]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (4#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:954]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1086]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (5#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1086]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1211]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (6#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1211]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1357]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (7#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1357]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1489]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (8#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1489]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1621]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (9#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1621]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GBLMBI' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1753]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GBLMBI' (10#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1753]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_E05M9W' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1885]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_E05M9W' (11#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1885]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_17AVPN9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2017]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_17AVPN9' (12#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2017]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1J5SI6G' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2149]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1J5SI6G' (13#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2149]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2650]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (14#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (15#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (16#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (17#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (18#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (19#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (19#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (20#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (21#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (22#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (22#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (22#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (23#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (24#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (25#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (25#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (25#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (25#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (26#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (27#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (28#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (29#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (30#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (31#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2650]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1O33D57' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3315]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1O33D57' (32#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3315]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (33#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (34#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (35#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (36#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (36#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (37#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (37#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (38#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (39#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (40#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (41#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (42#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arprot' does not match port width (33) of module 'system_xbar_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7756]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awprot' does not match port width (33) of module 'system_xbar_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7760]
WARNING: [Synth 8-689] width (40) of port connection 'm_axi_wstrb' does not match port width (44) of module 'system_xbar_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7772]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (43#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5951]
WARNING: [Synth 8-350] instance 'axi_cpu_interconnect' of module 'system_axi_cpu_interconnect_0' requires 272 connections, but only 264 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4817]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_clkgen_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_clkgen' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_clkgen_v1_0/axi_clkgen.v:39]
INFO: [Synth 8-638] synthesizing module 'up_axi' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_axi.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_axi' (44#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_axi.v:40]
INFO: [Synth 8-638] synthesizing module 'up_clkgen' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_clkgen.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_rst' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_rst.v:40]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (45#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_rst.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_clkgen' (46#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_clkgen.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_mmcm_drp' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mmcm_drp.v:41]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (47#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (48#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ad_mmcm_drp' (49#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mmcm_drp.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_clkgen' (50#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_clkgen_v1_0/axi_clkgen.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_clkgen_0' (51#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:56]
WARNING: [Synth 8-350] instance 'axi_hdmi_clkgen' of module 'system_axi_hdmi_clkgen_0' requires 23 connections, but only 22 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5082]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_core_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:38]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (52#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-638] synthesizing module 'up_hdmi_tx' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_hdmi_tx.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (53#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (54#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_clock_mon.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (55#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_clock_mon.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized0' (55#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_hdmi_tx' (56#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/up_hdmi_tx.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'hdmi_clip_max' does not match port width (24) of module 'up_hdmi_tx' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:276]
WARNING: [Synth 8-689] width (32) of port connection 'hdmi_clip_min' does not match port width (24) of module 'up_hdmi_tx' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:277]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_vdma' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_vdma.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_vdma' (57#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_vdma.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_core' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_core.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_mem' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mem.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (58#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_mem.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_csc_RGB2CrYCb' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_RGB2CrYCb.v:46]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_mul' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-638] synthesizing module 'DSP48E' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3312]
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (59#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3312]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (60#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_mul' (61#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_mul__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_mul__parameterized0' (61#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_mul.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add' (62#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1' (63#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add__parameterized0' (63#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1__parameterized0' (63#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_csc_1_add__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1_add__parameterized1' (63#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1_add.v:45]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_1__parameterized1' (63#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_1.v:41]
INFO: [Synth 8-256] done synthesizing module 'ad_csc_RGB2CrYCb' (64#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_csc_RGB2CrYCb.v:46]
INFO: [Synth 8-638] synthesizing module 'ad_ss_444to422' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_ss_444to422.v:41]
INFO: [Synth 8-256] done synthesizing module 'ad_ss_444to422' (65#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/ad_ss_444to422.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_hdmi_tx_es' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_es.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_es' (66#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_es.v:41]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx_core' (67#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx_core.v:39]
WARNING: [Synth 8-689] width (32) of port connection 'hdmi_clip_max' does not match port width (24) of module 'axi_hdmi_tx_core' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:364]
WARNING: [Synth 8-689] width (32) of port connection 'hdmi_clip_min' does not match port width (24) of module 'axi_hdmi_tx_core' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:365]
INFO: [Synth 8-256] done synthesizing module 'axi_hdmi_tx' (68#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_hdmi_tx_v1_0/axi_hdmi_tx.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_core_0' (69#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:56]
WARNING: [Synth 8-350] instance 'axi_hdmi_core' of module 'system_axi_hdmi_core_0' requires 42 connections, but only 33 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5105]
INFO: [Synth 8-638] synthesizing module 'system_axi_hdmi_dma_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:107]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (70#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (71#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (72#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (73#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (74#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (75#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (76#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (77#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (78#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (79#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (80#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (81#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (82#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (83#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (84#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (85#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (86#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (86#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (87#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (88#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (89#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (90#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (91#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:1537]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:1538]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (92#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (92#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (93#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (94#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:17045]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (95#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (96#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (97#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (98#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (99#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (100#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (101#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory' (102#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (103#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7622]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7634]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare' (104#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (105#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (106#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (107#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (108#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (109#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (110#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (111#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (112#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (113#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (114#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (115#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (116#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (117#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (118#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (119#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (120#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (121#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (122#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (123#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (124#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (125#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (126#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (126#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (126#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (126#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (126#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (127#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (128#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (129#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (129#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (130#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (130#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (130#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (130#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (130#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (131#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (132#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (132#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (132#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (132#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (132#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (133#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (134#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (135#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (136#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (137#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hdmi_dma_0' (138#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.vhd:107]
WARNING: [Synth 8-350] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' requires 43 connections, but only 39 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5139]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp0_interconnect_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7795]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_GNRBC2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:417]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (139#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (139#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (139#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (139#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (141#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized4' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized5' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized6' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized7' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (143#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized8' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized9' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized10' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized11' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized2' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (145#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (146#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (146#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (147#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_GNRBC2' (148#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:417]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_372X83' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2546]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_372X83' (149#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2546]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1A1F9CY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2955]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' (150#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (151#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' (152#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' (154#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top' (155#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (156#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_0' requires 72 connections, but only 70 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3242]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1A1F9CY' (157#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2955]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_12VVHSG' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3624]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_12VVHSG' (158#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3624]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (158#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' (158#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (159#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (160#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (161#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (161#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized11' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized12' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized13' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized14' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized15' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized1' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized16' (162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (163#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized3' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized2' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router__parameterized0' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized5' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized6' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized17' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized18' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized18' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized19' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized20' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized20' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized21' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized22' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized22' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized23' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized23' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized24' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized24' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized2' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized25' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized25' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized26' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized26' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized7' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized8' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized3' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized2' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' (165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (166#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized3' (166#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (167#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' (167#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (168#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp0_interconnect_0' (169#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:7795]
WARNING: [Synth 8-350] instance 'axi_hp0_interconnect' of module 'system_axi_hp0_interconnect_0' requires 133 connections, but only 122 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5179]
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/axi_i2s_adi.vhd:108]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (170#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (171#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (171#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/fifo_synchronizer.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (172#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/fifo_synchronizer.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_clkgen.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (173#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_clkgen.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_tx.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (174#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_tx.vhd:63]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (175#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_rx.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (176#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/i2s_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (177#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi' (178#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_i2s_adi_v1_0/axi_i2s_adi.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_0' (179#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_fmc_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-638] synthesizing module 'iic' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (181#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (182#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (183#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (184#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (185#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (186#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (187#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (188#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (189#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (190#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_10_upcnt_n' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_10_upcnt_n' (191#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (192#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_10_upcnt_n__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_10_upcnt_n__parameterized0' (192#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (193#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FDR' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-256] done synthesizing module 'FDR' (194#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (195#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (196#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (197#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (198#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (199#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (200#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (200#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'iic' (201#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (202#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_fmc_0' (203#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_fmc' of module 'system_axi_iic_fmc_0' requires 27 connections, but only 26 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5345]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (204#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5372]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:8788]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TEAG88' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1' (204#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_2' (205#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TEAG88' (206#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2274]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:2274]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_VQ497S' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3461]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized1' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized34' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized34' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized35' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized35' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized36' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized36' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized37' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized37' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized38' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized38' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized6' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer__parameterized0' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top__parameterized0' (207#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_1' (208#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_1' requires 34 connections, but only 33 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3588]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_VQ497S' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3461]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_PF7596' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3896]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/synth/system_auto_us_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized39' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized39' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized40' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized40' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized41' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized41' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized42' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized42' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized43' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized43' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized7' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_7_axi_upsizer__parameterized1 does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer__parameterized1' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top__parameterized1' (209#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_2' (210#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/synth/system_auto_us_2.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_2' requires 40 connections, but only 39 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4047]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_PF7596' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:3896]
INFO: [Synth 8-638] synthesizing module 'system_xbar_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_2/synth/system_xbar_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized9' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized4' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized4' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized3' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router__parameterized1' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized10' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized19' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized5' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized17' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized11' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized20' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized20' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized6' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized5' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized4' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router__parameterized2' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized12' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized13' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized27' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized27' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized28' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized28' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized29' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized29' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized30' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized30' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized31' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized31' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized32' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized32' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized33' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized33' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized34' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized34' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized4' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized8' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized44' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized44' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized45' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized45' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized46' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized46' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized47' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized47' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized48' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized48' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized8' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized8' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized14' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized15' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized5' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized5' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized21' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized1' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized9' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized49' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized49' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized50' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized50' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized51' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized51' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized52' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized52' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized53' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized53' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized9' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized9' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized1' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized6' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar__parameterized0' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized1' (211#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_2' (212#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_2/synth/system_xbar_2.v:57]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'system_xbar_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:9643]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bid' does not match port width (6) of module 'system_xbar_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:9657]
WARNING: [Synth 8-689] width (128) of port connection 's_axi_rdata' does not match port width (192) of module 'system_xbar_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:9661]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rid' does not match port width (6) of module 'system_xbar_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:9662]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'system_xbar_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:9663]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'system_xbar_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:9665]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'system_xbar_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:9666]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_1' (213#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:8788]
WARNING: [Synth 8-350] instance 'axi_mem_intercon' of module 'system_axi_mem_intercon_1' requires 114 connections, but only 103 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5399]
INFO: [Synth 8-638] synthesizing module 'system_axi_spdif_tx_core_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_spdif_tx' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/axi_spdif_tx.vhd:108]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dma_fifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dma_fifo__parameterized0' (213#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/dma_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized1' (213#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/pl330_dma_fifo.vhd:46]
INFO: [Synth 8-3491] module 'tx_encoder' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:56' bound to instance 'TENC' of component 'tx_encoder' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/axi_spdif_tx.vhd:233]
INFO: [Synth 8-638] synthesizing module 'tx_encoder' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:77]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'tx_encoder' (214#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/tx_encoder.vhd:77]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif__parameterized0' (214#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/common/axi_ctrlif.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_spdif_tx' (215#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_spdif_tx_v1_0/axi_spdif_tx.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'system_axi_spdif_tx_core_0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/synth/system_axi_vdma_0_1.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/synth/system_axi_vdma_0_1.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16091]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized3' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized2' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized8' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16091]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized4' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized1' (216#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized2' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux__parameterized0' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl__parameterized0' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized9' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16091]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized5' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized12' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized13' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized14' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (217#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (218#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (219#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (219#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (219#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized15' (219#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized16' (219#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (219#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (220#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (220#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (220#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (220#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (220#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' (220#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized5' (220#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (221#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (222#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap__parameterized0' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (223#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (224#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (225#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (225#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (225#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (225#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (225#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (226#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (227#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized3' (227#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (228#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (228#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (228#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (228#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (228#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (228#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-4471] merging register 'sig_fifo_mssai_reg[0:0]' into 'sig_next_strt_offset_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:767]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (229#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (230#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized10' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized11' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized17' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized18' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized18' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized19' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized4' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized1' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized20' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized20' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized21' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized6' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized12' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16091]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized3' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized7' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized22' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized22' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized23' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized23' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized24' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized24' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized5' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized25' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized25' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized26' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized26' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized5' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized7' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (231#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (232#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized4' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized11' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized11' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized11' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized11' (233#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (234#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (235#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (236#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (237#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (237#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized1' (237#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_1' (238#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/synth/system_axi_vdma_0_1.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'system_axi_vdma_0_1' requires 67 connections, but only 65 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5534]
INFO: [Synth 8-638] synthesizing module 'system_disparity_pixel_coprocessor_0_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_disparity_pixel_coprocessor_0_0/synth/system_disparity_pixel_coprocessor_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:1048]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_lrBufTmp' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_lrBufTmp.v:49]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_lrBufTmp_ram' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_lrBufTmp.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_lrBufTmp.v:22]
INFO: [Synth 8-3876] $readmem data file './disparity_pixel_coprocessor_lrBufTmp_ram.dat' is read successfully [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_lrBufTmp.v:25]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_lrBufTmp_ram' (239#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_lrBufTmp.v:9]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_lrBufTmp' (240#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_lrBufTmp.v:49]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_rBufTmp' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_rBufTmp.v:69]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_rBufTmp_ram' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_rBufTmp.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_rBufTmp.v:27]
INFO: [Synth 8-3876] $readmem data file './disparity_pixel_coprocessor_rBufTmp_ram.dat' is read successfully [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_rBufTmp.v:30]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_rBufTmp_ram' (241#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_rBufTmp.v:9]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_rBufTmp' (242#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_rBufTmp.v:69]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_left_buffer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_left_buffer.v:69]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_left_buffer_ram' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_left_buffer.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_left_buffer.v:27]
INFO: [Synth 8-3876] $readmem data file './disparity_pixel_coprocessor_left_buffer_ram.dat' is read successfully [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_left_buffer.v:30]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_left_buffer_ram' (243#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_left_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_left_buffer' (244#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_left_buffer.v:69]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_output_buffer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_output_buffer.v:49]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_output_buffer_ram' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_output_buffer.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_output_buffer.v:22]
INFO: [Synth 8-3876] $readmem data file './disparity_pixel_coprocessor_output_buffer_ram.dat' is read successfully [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_output_buffer.v:25]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_output_buffer_ram' (245#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_output_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_output_buffer' (246#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_output_buffer.v:49]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_AXILiteS_s_axi' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_AXILiteS_s_axi.v:213]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_AXILiteS_s_axi' (247#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_CTRL_BUS_s_axi' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_CTRL_BUS_s_axi.v:196]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_CTRL_BUS_s_axi' (248#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_throttl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_throttl' (249#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_throttl__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_throttl__parameterized0' (249#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_write' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo' (250#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized0' (250#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized1' (250#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized2' (250#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized3' (250#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity disparity_pixel_coprocessor_MASTER_BUS_m_axi_write does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity disparity_pixel_coprocessor_MASTER_BUS_m_axi_write does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity disparity_pixel_coprocessor_MASTER_BUS_m_axi_write does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_write' (251#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_read' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized4' (251#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_fifo__parameterized5' (251#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity disparity_pixel_coprocessor_MASTER_BUS_m_axi_read does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_read' (252#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_MASTER_BUS_m_axi' (253#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_MASTER_BUS_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_mul_5ns_32s_32_3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_mul_5ns_32s_32_3.v:35]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_mul_5ns_32s_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0' (254#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_mul_5ns_32s_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_mul_5ns_32s_32_3' (255#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_mul_5ns_32s_32_3.v:35]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_mul_32s_32s_32_6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_mul_32s_32s_32_6.v:41]
INFO: [Synth 8-638] synthesizing module 'disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0' (256#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor_mul_32s_32s_32_6' (257#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor_mul_32s_32s_32_6.v:41]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16063]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16175]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16179]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19065]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19129]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19181]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'disparity_pixel_coprocessor' (258#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_disparity_pixel_coprocessor_0_0' (259#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_disparity_pixel_coprocessor_0_0/synth/system_disparity_pixel_coprocessor_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_morphological_filter_0_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_morphological_filter_0_0/synth/system_morphological_filter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'morphological_filter' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter.v:12]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_CONTROL_BUS_s_axi' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_CONTROL_BUS_s_axi.v:201]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_CONTROL_BUS_s_axi' (260#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Loop_loop_height_proc' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc.v:837]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_dmul_64ns_64ns_64_6_max_dsp' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_dmul_64ns_64ns_64_6_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_ap_dmul_4_max_dsp_64' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/ip/morphological_filter_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/ip/morphological_filter_ap_dmul_4_max_dsp_64.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (261#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_dbl' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:47235]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (261#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized0' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized1' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized2' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized3' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized4' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized5' (262#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized6' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized7' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized8' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized9' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized10' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized11' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized12' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized13' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized14' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized15' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized16' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized17' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized18' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized18' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized19' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized20' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized20' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized21' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized22' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized22' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized23' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized23' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized24' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized24' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized25' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized25' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized26' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized26' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized27' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized27' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized28' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized28' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized29' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized29' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized30' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized30' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized31' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized31' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized32' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized32' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized33' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized33' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized34' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized34' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized35' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized35' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized36' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized36' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized37' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized37' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized38' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized38' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized39' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized39' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized40' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized40' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized41' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized41' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized42' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized42' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized43' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized43' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized44' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized44' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized45' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized45' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized46' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized46' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized47' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized47' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized48' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized48' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized49' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized49' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized50' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized50' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized6' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized51' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized51' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized52' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized52' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized53' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized53' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized54' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized54' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized55' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized55' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized56' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized56' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized57' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized57' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized7' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized58' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized58' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized59' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized59' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized60' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized60' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized61' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized61' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized62' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized62' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized63' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized63' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized64' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized64' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized8' (263#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_dbl' (264#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:47235]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (265#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized65' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (265#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized65' (265#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized66' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (265#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized66' (265#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized67' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (265#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized67' (265#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (266#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized68' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (266#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized68' (266#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (266#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (267#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized69' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (267#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized69' (267#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized70' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (267#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized70' (267#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized71' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized71' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized72' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized72' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized73' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized73' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized74' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized74' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized75' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized153' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized153' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized75' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized76' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized155' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized155' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized76' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized77' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized157' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized157' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized77' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized78' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized159' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized159' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized78' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized79' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized161' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized161' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized79' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized80' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized163' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized163' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized80' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized81' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized165' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized165' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized81' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized82' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized167' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized167' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized82' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized83' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized169' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized169' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized83' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized84' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized171' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized171' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized84' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized85' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized173' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized173' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized85' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized86' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized175' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized175' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized86' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized87' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized177' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized177' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized87' (268#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized88' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized179' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized179' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized88' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized89' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized181' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized181' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized89' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized90' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized183' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized183' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized90' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized91' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized185' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized185' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized91' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized92' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized187' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized187' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized92' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized93' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized189' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized189' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized93' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized94' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized191' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized191' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized94' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized95' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized193' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized193' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized95' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized96' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized195' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized195' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized96' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized97' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized197' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized197' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized97' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized98' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized199' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized199' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized98' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized99' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized201' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized201' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized99' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized100' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized203' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized203' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized100' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized101' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized205' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized205' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized101' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized102' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized207' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized207' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized102' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized103' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized209' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized209' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized103' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized104' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized211' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized211' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized104' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized105' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized213' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized213' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized105' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized106' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized215' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized215' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized106' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized107' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized217' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized217' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized107' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (269#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized108' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized219' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized219' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized108' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized109' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized221' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized221' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized109' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized110' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized223' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized223' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized110' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized111' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized225' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized225' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized111' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized112' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized227' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized227' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized112' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized113' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized229' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized229' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized113' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized114' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized231' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized231' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized114' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized9' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized115' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized233' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized233' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized115' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized116' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized235' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized235' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized116' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized117' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized237' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized237' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized117' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (270#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (271#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (272#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (273#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized118' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized239' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized239' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized118' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized119' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized241' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized241' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized119' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized120' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized243' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized243' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized120' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized121' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized245' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized245' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized121' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized122' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized247' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized247' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized122' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized123' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized249' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized249' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized123' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized124' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized251' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized251' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized124' (274#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (275#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (276#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_ap_dmul_4_max_dsp_64' (277#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/ip/morphological_filter_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_dmul_64ns_64ns_64_6_max_dsp' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_dmul_64ns_64ns_64_6_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_sitodp_64ns_64_6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_sitodp_64ns_64_6.v:11]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_ap_sitodp_4_no_dsp_64' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/ip/morphological_filter_ap_sitodp_4_no_dsp_64.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40596]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized125' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized253' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized253' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized125' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized126' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized255' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized255' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized126' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31999]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized127' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized257' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized257' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized127' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized128' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized259' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized259' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized128' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized129' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized261' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized261' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized129' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized130' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized263' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized263' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized130' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized131' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized265' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized265' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized131' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized132' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized267' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized267' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized132' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized133' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized133' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized134' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized134' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized135' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized135' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized136' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized136' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized137' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized137' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized138' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized138' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized139' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized139' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized140' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized140' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized141' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized141' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized142' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized142' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized143' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized143' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized144' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized144' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized145' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized145' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'mux4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized146' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized146' (278#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized147' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized147' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized148' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized148' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized149' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized149' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized150' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized150' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized151' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized151' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized152' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized152' (279#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31999]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29730]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized153' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized153' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized154' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized154' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized155' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized155' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized156' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized156' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized157' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized157' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized158' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized158' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized159' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized159' (280#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (281#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29730]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30592]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized160' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' (281#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized160' (281#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized161' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' (281#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized161' (281#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized162' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' (281#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized162' (281#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized163' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized163' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized164' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized164' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized165' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized165' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized166' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized166' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized167' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized167' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized168' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized168' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized169' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized169' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized170' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized170' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized171' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized171' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized172' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized172' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized173' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized173' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized174' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized174' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized175' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized175' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized176' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized176' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized177' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized177' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized178' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized178' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized179' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized179' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized180' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized180' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized181' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized181' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized182' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized182' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized183' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized183' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized184' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized184' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35407]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40282]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized185' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized185' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized186' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized186' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized187' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized187' (282#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (283#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40282]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized188' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' (283#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized188' (283#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (284#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40596]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized189' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized189' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized190' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized190' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized191' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized191' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized192' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized192' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized193' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized193' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized194' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized194' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized195' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized195' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized1' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized1' (285#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_ap_sitodp_4_no_dsp_64' (286#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/ip/morphological_filter_ap_sitodp_4_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_sitodp_64ns_64_6' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_sitodp_64ns_64_6.v:11]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_dsqrt_64ns_64ns_64_31' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_dsqrt_64ns_64ns_64_31.v:11]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_ap_dsqrt_29_no_dsp_64' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/ip/morphological_filter_ap_dsqrt_29_no_dsp_64.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized394' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized394' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44263]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized196' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized396' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized396' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized196' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized197' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized398' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized398' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized197' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43487]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized198' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized400' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized400' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized198' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized199' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized402' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized402' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized199' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (287#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized200' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized404' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized404' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized200' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized201' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized406' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized406' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized201' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized202' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized408' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized408' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized202' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized203' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized410' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized410' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized203' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized204' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized412' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized412' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized204' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized205' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized414' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized414' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized205' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized0' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized206' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized416' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized416' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized206' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized207' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized418' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized418' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized207' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized208' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized420' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized420' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized208' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized209' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized422' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized422' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized209' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized1' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized210' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized424' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized424' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized210' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized211' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized426' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized426' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized211' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized212' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized428' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized428' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized212' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized213' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized430' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized430' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized213' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized214' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized432' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized432' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized214' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized215' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized434' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized434' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized215' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized2' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized216' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized436' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized436' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized216' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized217' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized438' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized438' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized217' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized218' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized440' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized440' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized218' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized3' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized219' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized442' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized442' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized219' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized3' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized220' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized444' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized444' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized220' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized221' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized446' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized446' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized221' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized222' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized448' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized448' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized222' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized4' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized223' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized450' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized450' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized223' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized224' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized452' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized452' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized224' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized225' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized454' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized454' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized225' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized4' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized226' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized456' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized456' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized226' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized227' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized458' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized458' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized227' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized228' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized460' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized460' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized228' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized5' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized229' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized462' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized462' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized229' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized5' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized230' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized464' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized464' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized230' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized231' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized466' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized466' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized231' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized232' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized468' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized468' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized232' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized6' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized233' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized470' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized470' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized233' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized234' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized472' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized472' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized234' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized235' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized474' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized474' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized235' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized6' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized236' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized476' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized476' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized236' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized237' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized478' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized478' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized237' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized238' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized480' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized480' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized238' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized239' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized482' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized482' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized239' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized7' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized240' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized484' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized484' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized240' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized241' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized486' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized486' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized241' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized242' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized488' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized488' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized242' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized8' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized243' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized490' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized490' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized243' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized244' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized492' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized492' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized244' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized245' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized494' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized494' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized245' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized8' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized246' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized496' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized496' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized246' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized247' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized498' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized498' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized247' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized248' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized500' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized500' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized248' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized9' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized249' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized502' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized502' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized249' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized9' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized250' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized504' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized504' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized250' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized251' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized506' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized506' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized251' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized252' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized508' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized508' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized252' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized10' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized253' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized510' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized510' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized253' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized254' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized512' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized512' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized254' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized255' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized514' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized514' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized255' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized10' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized256' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized516' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized516' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized256' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized257' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized518' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized518' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized257' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized258' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized520' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized520' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized258' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized11' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized259' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized522' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized522' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized259' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized11' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized260' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized524' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized524' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized260' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized261' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized526' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized526' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized261' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized262' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized528' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized528' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized262' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized12' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized263' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized530' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized530' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized263' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized264' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized532' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized532' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized264' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized265' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized534' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized534' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized265' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized12' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized266' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized536' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized536' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized266' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized267' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized538' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized538' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized267' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized268' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized540' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized540' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized268' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized13' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized269' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized542' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized542' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized269' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized13' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized270' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized544' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized544' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized270' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized271' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized546' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized546' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized271' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized272' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized548' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized548' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized272' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized14' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized273' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized550' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized550' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized273' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized274' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized552' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized552' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized274' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized275' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized554' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized554' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized275' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized14' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized276' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized556' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized556' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized276' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized277' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized558' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized558' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized277' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized278' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized560' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized560' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized278' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized15' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized279' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized562' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized562' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized279' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized15' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized280' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized564' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized564' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized280' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized281' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized566' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized566' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized281' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized282' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized568' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized568' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized282' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized16' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized283' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized570' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized570' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized283' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized284' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized572' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized572' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized284' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized285' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized574' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized574' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized285' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized16' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized286' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized576' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized576' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized286' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized287' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized578' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized578' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized287' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized288' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized580' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized580' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized288' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized17' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized289' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized582' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized582' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized289' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized17' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized290' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized584' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized584' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized290' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized291' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized586' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized586' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized291' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized292' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized588' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized588' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized292' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized18' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized293' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized590' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized590' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized293' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized294' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized592' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized592' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized294' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized295' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized594' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized594' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized295' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized18' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized296' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized596' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized596' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized296' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized297' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized598' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized598' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized297' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized298' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized600' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized600' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized298' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized19' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized299' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized602' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized602' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized299' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized19' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized300' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized604' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized604' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized300' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized301' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized606' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized606' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized301' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized302' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized608' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized608' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized302' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized20' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized303' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized610' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized610' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized303' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized304' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized612' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized612' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized304' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized305' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized614' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized614' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized305' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized20' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized306' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized616' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized616' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized306' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized307' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized618' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized618' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized307' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized308' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized620' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized620' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized308' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized21' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized309' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized622' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized622' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized309' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized21' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized310' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized624' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized624' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized310' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized311' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized626' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized626' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized311' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized312' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized628' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized628' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized312' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized22' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized313' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized630' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized630' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized313' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized314' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized632' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized632' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized314' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized315' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized634' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized634' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized315' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized22' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized316' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized636' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized636' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized316' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized317' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized638' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized638' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized317' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized23' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized318' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized640' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized640' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized318' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized23' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized319' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized642' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized642' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized319' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized320' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized644' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized644' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized320' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized321' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized646' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized646' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized321' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized24' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized322' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized648' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized648' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized322' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized323' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized650' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized650' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized323' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized324' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized652' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized652' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized324' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized24' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized325' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized654' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized654' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized325' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized326' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized656' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized656' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized326' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized327' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized658' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized658' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized327' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized25' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized328' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized660' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized660' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized328' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized25' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized329' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized662' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized662' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized329' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized330' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized664' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized664' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized330' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized331' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized666' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized666' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized331' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized26' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized332' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized668' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized668' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized332' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized333' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized670' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized670' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized333' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized334' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized672' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized672' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized334' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized26' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized335' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized674' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized674' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized335' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized336' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized676' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized676' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized336' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized27' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized337' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized678' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized678' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized337' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized27' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized338' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized680' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized680' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized338' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized339' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized682' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized682' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized339' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized28' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized38' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized340' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized684' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized684' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized340' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized341' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized686' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized686' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized341' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized342' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized688' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized688' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized342' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized38' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized28' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized343' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized690' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized690' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized343' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized344' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized692' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized692' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized344' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized29' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized39' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized345' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized694' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized694' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized345' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized39' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized29' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized346' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized696' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized696' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized346' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized347' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized698' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized698' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized347' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized30' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized40' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized348' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized700' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized700' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized348' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized349' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized702' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized702' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized349' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized350' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized704' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized704' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized350' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized40' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized30' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized351' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized706' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized706' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized351' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized352' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized708' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized708' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized352' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized31' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized41' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized353' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized710' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized710' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized353' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized41' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized31' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized354' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized712' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized712' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized354' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized355' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized714' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized714' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized355' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized32' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized42' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized356' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized716' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized716' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized356' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized357' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized718' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized718' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized357' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized358' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized720' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized720' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized358' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized42' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized32' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized359' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized722' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized722' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized359' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized360' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized724' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized724' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized360' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized33' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized43' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized361' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized726' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized726' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized361' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized43' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized33' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized362' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized728' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized728' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized362' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized363' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized730' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized730' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized363' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized34' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized44' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized364' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized732' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized732' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized364' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized365' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized734' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized734' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized365' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized366' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized736' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized736' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized366' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized44' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized34' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized367' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized738' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized738' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized367' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized368' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized740' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized740' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized368' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized35' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized45' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized369' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized742' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized742' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized369' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized45' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized35' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized370' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized744' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized744' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized370' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized371' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized746' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized746' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized371' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized36' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized46' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized372' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized748' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized748' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized372' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized373' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized750' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized750' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized373' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized374' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized752' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized752' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized374' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized46' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized36' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized375' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized754' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized754' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized375' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized376' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized756' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized756' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized376' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized37' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized47' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized377' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized758' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized758' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized377' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized47' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized37' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized378' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized760' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized760' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized378' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized379' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized762' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized762' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized379' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized38' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized48' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized380' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized764' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized764' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized380' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized381' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized766' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized766' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized381' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized382' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized768' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized768' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized382' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized48' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized38' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized383' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized770' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized770' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized383' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized384' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized772' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized772' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized384' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized39' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized49' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized385' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized774' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized774' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized385' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized49' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized39' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized386' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized776' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized776' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized386' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized387' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized778' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized778' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized387' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized40' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized50' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized388' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized780' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized780' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized388' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized389' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized782' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized782' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized389' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized390' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized784' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized784' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized390' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized50' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized40' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized391' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized786' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized786' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized391' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized392' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized788' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized788' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized392' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized41' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized51' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized393' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized790' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized790' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized393' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized51' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized41' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized394' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized792' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized792' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized394' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized395' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized794' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized794' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized395' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized42' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized52' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized396' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized796' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized796' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized396' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized397' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized798' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized798' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized397' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized398' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized800' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized800' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized398' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized52' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized42' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized399' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized802' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized802' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized399' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized400' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized804' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized804' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized400' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized43' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized53' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized401' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized806' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized806' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized401' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized53' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized43' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized402' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized808' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized808' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized402' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized403' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized810' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized810' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized403' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized44' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized54' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized404' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized812' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized812' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized404' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized405' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized814' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized814' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized405' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized406' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized816' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized816' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized406' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized54' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized44' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized407' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized818' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized818' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized407' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized408' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized820' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized820' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized408' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized45' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized55' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized409' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized822' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized822' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized409' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized55' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized45' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized410' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized824' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized824' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized410' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized411' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized826' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized826' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized411' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized46' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized56' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized412' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized828' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized828' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized412' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized413' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized830' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized830' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized413' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized414' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized832' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized832' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized414' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized56' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized46' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized415' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized834' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized834' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized415' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized416' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized836' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized836' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized416' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized47' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized57' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized417' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized838' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized838' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized417' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized57' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized47' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized418' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized840' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized840' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized418' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized419' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized842' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized842' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized419' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized48' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized58' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized420' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized844' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized844' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized420' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized421' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized846' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized846' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized421' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized422' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized848' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized848' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized422' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized58' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized48' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized423' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized850' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized850' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized423' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized424' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized852' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized852' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized424' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized49' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized59' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized425' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized854' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized854' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized425' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized59' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized49' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized426' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized856' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized856' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized426' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized427' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized858' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized858' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized427' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized50' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized60' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized428' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized860' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized860' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized428' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized429' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized862' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized862' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized429' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized430' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized864' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized864' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized430' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized60' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized50' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized431' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized866' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized866' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized431' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized432' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized868' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized868' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized432' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized51' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized61' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized433' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized870' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized870' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized433' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized61' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized51' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized434' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized872' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized872' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized434' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized435' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized874' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized874' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized435' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized52' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized62' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized436' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized876' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized876' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized436' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized437' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized878' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized878' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized437' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized438' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized880' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized880' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized438' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized62' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized52' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized439' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized882' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized882' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized439' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized440' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized884' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized884' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized440' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized441' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized886' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized886' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized441' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized442' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized888' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized888' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized442' (288#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43487]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_exp' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43865]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized443' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized890' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized890' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized443' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized444' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized892' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized892' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized444' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized445' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized894' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized894' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized445' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized446' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized896' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized896' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized446' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized447' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized898' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized898' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized447' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized448' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized900' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized900' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized448' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized449' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized902' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized902' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized449' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized450' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized904' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized904' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized450' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized451' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized906' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized906' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized451' (289#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_exp' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43865]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized452' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized908' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized908' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized452' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized453' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized910' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized910' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized453' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized454' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized912' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized912' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized454' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized455' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized914' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized914' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized455' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized456' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized916' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized916' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized456' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized457' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized918' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized918' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized457' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized458' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized920' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized920' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized458' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized459' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized922' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized922' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized459' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized460' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized924' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized924' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized460' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized461' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized926' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized926' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized461' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized462' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized928' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized928' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized462' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized463' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized930' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized930' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized463' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized464' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized932' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized932' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized464' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized465' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized934' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized934' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized465' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized466' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized936' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized936' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized466' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized467' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized938' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized938' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized467' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized468' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized940' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized940' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized468' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized469' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized942' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized942' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized469' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized470' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized944' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized944' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized470' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized63' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized471' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized946' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized946' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized471' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized63' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized472' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized948' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized948' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized472' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized64' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized473' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized950' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized950' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized473' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized64' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized65' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized474' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized952' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized952' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized474' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized65' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized1 does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35407]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (290#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44263]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized475' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized954' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized954' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized475' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized476' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized956' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized956' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized476' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized477' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized958' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized958' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized477' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized478' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized960' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized960' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized478' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized479' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized962' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized962' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized479' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized480' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized964' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized964' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized480' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized481' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized966' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized966' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized481' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized3 does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized3 does not have driver. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized3' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized3' (291#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_ap_dsqrt_29_no_dsp_64' (292#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/ip/morphological_filter_ap_dsqrt_29_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_dsqrt_64ns_64ns_64_31' (293#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_dsqrt_64ns_64ns_64_31.v:11]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_mul_mul_17ns_8ns_22_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_mul_mul_17ns_8ns_22_1.v:14]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_mul_mul_17ns_8ns_22_1_DSP48_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_mul_mul_17ns_8ns_22_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_mul_mul_17ns_8ns_22_1_DSP48_0' (294#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_mul_mul_17ns_8ns_22_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_mul_mul_17ns_8ns_22_1' (295#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_mul_mul_17ns_8ns_22_1.v:14]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Loop_loop_height_proc' (296#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_AXIvideo2Mat_8_720_1280_0_s' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_AXIvideo2Mat_8_720_1280_0_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_AXIvideo2Mat_8_720_1280_0_s.v:86]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_AXIvideo2Mat_8_720_1280_0_s' (297#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_AXIvideo2Mat_8_720_1280_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Loop_loop_height_proc321' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc321.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc321.v:1491]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i.v:54]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i.v:24]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram' (298#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i.v:9]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i' (299#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i.v:54]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_mux_10to1_sel4_8_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_mux_10to1_sel4_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_mux_10to1_sel4_8_1' (300#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_mux_10to1_sel4_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Loop_loop_height_proc321' (301#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc321.v:10]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Block_crit_edge_i_i_i_i338_p' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Block_crit_edge_i_i_i_i338_p.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Block_crit_edge_i_i_i_i338_p.v:103]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Block_crit_edge_i_i_i_i338_p' (302#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Block_crit_edge_i_i_i_i338_p.v:10]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Loop_loop_height_proc1581' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc1581.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc1581.v:1599]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Loop_loop_height_proc1581' (303#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc1581.v:10]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Loop_loop_height_proc2841' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc2841.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc2841.v:1599]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Loop_loop_height_proc2841' (304#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc2841.v:10]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Loop_loop_height_proc4101' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc4101.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc4101.v:844]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Loop_loop_height_proc4101' (305#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc4101.v:10]
INFO: [Synth 8-638] synthesizing module 'morphological_filter_Mat2AXIvideo_8_720_1280_0_s' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Mat2AXIvideo_8_720_1280_0_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Mat2AXIvideo_8_720_1280_0_s.v:81]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter_Mat2AXIvideo_8_720_1280_0_s' (306#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Mat2AXIvideo_8_720_1280_0_s.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel_shiftReg' (307#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel' (308#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel_shiftReg' (309#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel' (310#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel_shiftReg' (311#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel' (312#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel_shiftReg' (313#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel' (314#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel_shiftReg' (315#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel' (316#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel_shiftReg' (317#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel' (318#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel_shiftReg' (319#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel' (320#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel_shiftReg' (321#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel' (322#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel_shiftReg' (323#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel' (324#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel_shiftReg' (325#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel' (326#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel_shiftReg' (327#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel' (328#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel_shiftReg' (329#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel' (330#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel_shiftReg' (331#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel' (332#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel_shiftReg' (333#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel' (334#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel_shiftReg' (335#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel' (336#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel_shiftReg' (337#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel' (338#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel_shiftReg' (339#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel' (340#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel_shiftReg' (341#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel' (342#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel_shiftReg' (343#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel' (344#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel_shiftReg' (345#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel' (346#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel_shiftReg' (347#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel' (348#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel_shiftReg' (349#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel' (350#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel_shiftReg' (351#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel' (352#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel_shiftReg' (353#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel' (354#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel_shiftReg' (355#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel' (356#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel_shiftReg' (357#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel' (358#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel_shiftReg' (359#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel' (360#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel_shiftReg' (361#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel' (362#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel_shiftReg' (363#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel' (364#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel_shiftReg' (365#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel' (366#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel_shiftReg' (367#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel' (368#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel_shiftReg' (369#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel' (370#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel_shiftReg' (371#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel' (372#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel_shiftReg' (373#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel' (374#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel_shiftReg' (375#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel' (376#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel_shiftReg' (377#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel' (378#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel_shiftReg' (379#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel' (380#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel_shiftReg' (381#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel' (382#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel_shiftReg' (383#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel' (384#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel_shiftReg' (385#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel' (386#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel_shiftReg' (387#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel' (388#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel_shiftReg' (389#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel' (390#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel_shiftReg' (391#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel' (392#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel_shiftReg' (393#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel' (394#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel_shiftReg' (395#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel' (396#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel_shiftReg' (397#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel' (398#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel_shiftReg' (399#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel' (400#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel_shiftReg' (401#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel' (402#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel_shiftReg' (403#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel' (404#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel_shiftReg' (405#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel' (406#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel_shiftReg' (407#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel' (408#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel_shiftReg' (409#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel' (410#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel_shiftReg' (411#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel' (412#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel_shiftReg' (413#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel' (414#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel_shiftReg' (415#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel' (416#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel_shiftReg' (417#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel' (418#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel_shiftReg' (419#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel' (420#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel_shiftReg' (421#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel' (422#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel_shiftReg' (423#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel' (424#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel_shiftReg' (425#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel' (426#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel_shiftReg' (427#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel' (428#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel_shiftReg' (429#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel' (430#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel_shiftReg' (431#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel' (432#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel_shiftReg' (433#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel' (434#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel_shiftReg' (435#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel' (436#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel_shiftReg' (437#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel' (438#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel_shiftReg' (439#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel' (440#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel_shiftReg' (441#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel' (442#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel_shiftReg' (443#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel' (444#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel_shiftReg' (445#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel' (446#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel_shiftReg' (447#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel' (448#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel_shiftReg' (449#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel' (450#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel_shiftReg' (451#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel' (452#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel_shiftReg' (453#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel' (454#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel_shiftReg' (455#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel' (456#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel_shiftReg' (457#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel' (458#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel_shiftReg' (459#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel' (460#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel_shiftReg' (461#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel' (462#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel_shiftReg' (463#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel' (464#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel_shiftReg' (465#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel' (466#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel_shiftReg' (467#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel' (468#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel_shiftReg' (469#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel' (470#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel_shiftReg' (471#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel' (472#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel_shiftReg' (473#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel' (474#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel_shiftReg' (475#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel' (476#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel_shiftReg' (477#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel' (478#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel_shiftReg' (479#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel' (480#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel_shiftReg' (481#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel' (482#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel_shiftReg' (483#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel' (484#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel_shiftReg' (485#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel' (486#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel_shiftReg' (487#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel' (488#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel_shiftReg' (489#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel' (490#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel_shiftReg' (491#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel' (492#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel_shiftReg' (493#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel' (494#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel_shiftReg' (495#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel' (496#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel_shiftReg' (497#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel' (498#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel_shiftReg' (499#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel' (500#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel_shiftReg' (501#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel' (502#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel_shiftReg' (503#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel' (504#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel_shiftReg' (505#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel' (506#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_0_data_stream_0_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_0_data_stream_0_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_0_data_stream_0_V_shiftReg' (507#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_0_data_stream_0_V' (508#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_1_data_stream_0_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_1_data_stream_0_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_1_data_stream_0_V_shiftReg' (509#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_1_data_stream_0_V' (510#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28093' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28093.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28093_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28093.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28093_shiftReg' (511#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28093.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28093' (512#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28093.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28094' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28094.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28094_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28094.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28094_shiftReg' (513#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28094.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28094' (514#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28094.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28095' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28095.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28095_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28095.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28095_shiftReg' (515#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28095.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28095' (516#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28095.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28096' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28096.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28096_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28096.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28096_shiftReg' (517#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28096.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28096' (518#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28096.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28097' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28097.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28097_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28097.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28097_shiftReg' (519#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28097.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28097' (520#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28097.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28098' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28098.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28098_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28098.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28098_shiftReg' (521#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28098.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28098' (522#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28098.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28099' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28099.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28099_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28099.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28099_shiftReg' (523#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28099.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28099' (524#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28099.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28100' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28100.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28100_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28100.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28100_shiftReg' (525#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28100.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28100' (526#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28100.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28101' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28101.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28101_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28101.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28101_shiftReg' (527#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28101.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28101' (528#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28101.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28102' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28102.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28102_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28102.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28102_shiftReg' (529#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28102.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28102' (530#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28102.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28103' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28103.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28103_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28103.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28103_shiftReg' (531#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28103.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28103' (532#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28103.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28104' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28104.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28104_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28104.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28104_shiftReg' (533#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28104.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28104' (534#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28104.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28105' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28105.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28105_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28105.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28105_shiftReg' (535#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28105.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28105' (536#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28105.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28106' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28106.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28106_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28106.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28106_shiftReg' (537#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28106.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28106' (538#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28106.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28107' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28107.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28107_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28107.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28107_shiftReg' (539#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28107.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28107' (540#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28107.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28108' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28108.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28108_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28108.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28108_shiftReg' (541#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28108.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28108' (542#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28108.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28109' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28109.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28109_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28109.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28109_shiftReg' (543#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28109.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28109' (544#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28109.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28110' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28110.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28110_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28110.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28110_shiftReg' (545#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28110.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28110' (546#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28110.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28111' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28111.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28111_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28111.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28111_shiftReg' (547#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28111.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28111' (548#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28111.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28112' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28112.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28112_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28112.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28112_shiftReg' (549#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28112.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28112' (550#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28112.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28113' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28113.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28113_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28113.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28113_shiftReg' (551#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28113.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28113' (552#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28113.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28114' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28114.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28114_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28114.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28114_shiftReg' (553#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28114.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28114' (554#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28114.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28115' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28115.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28115_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28115.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28115_shiftReg' (555#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28115.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28115' (556#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28115.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28116' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28116.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28116_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28116.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28116_shiftReg' (557#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28116.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28116' (558#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28116.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28117' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28117.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28117_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28117.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28117_shiftReg' (559#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28117.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28117' (560#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28117.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28118' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28118.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28118_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28118.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28118_shiftReg' (561#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28118.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28118' (562#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28118.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28119' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28119.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28119_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28119.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28119_shiftReg' (563#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28119.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28119' (564#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28119.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28120' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28120.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28120_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28120.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28120_shiftReg' (565#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28120.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28120' (566#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28120.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28121' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28121.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28121_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28121.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28121_shiftReg' (567#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28121.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28121' (568#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28121.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28122' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28122.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28122_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28122.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28122_shiftReg' (569#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28122.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28122' (570#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28122.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28123' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28123.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28123_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28123.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28123_shiftReg' (571#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28123.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28123' (572#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28123.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28124' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28124.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28124_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28124.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28124_shiftReg' (573#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28124.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28124' (574#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28124.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28125' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28125.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28125_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28125.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28125_shiftReg' (575#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28125.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28125' (576#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28125.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28126' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28126.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28126_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28126.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28126_shiftReg' (577#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28126.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28126' (578#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28126.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28127' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28127.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28127_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28127.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28127_shiftReg' (579#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28127.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28127' (580#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28127.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28128' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28128.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28128_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28128.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28128_shiftReg' (581#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28128.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28128' (582#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28128.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28129' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28129.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28129_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28129.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28129_shiftReg' (583#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28129.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28129' (584#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28129.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28130' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28130.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28130_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28130.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28130_shiftReg' (585#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28130.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28130' (586#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28130.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28131' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28131.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28131_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28131.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28131_shiftReg' (587#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28131.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28131' (588#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28131.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28132' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28132.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28132_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28132.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28132_shiftReg' (589#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28132.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28132' (590#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28132.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28133' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28133.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28133_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28133.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28133_shiftReg' (591#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28133.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28133' (592#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28133.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28134' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28134.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28134_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28134.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28134_shiftReg' (593#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28134.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28134' (594#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28134.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28135' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28135.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28135_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28135.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28135_shiftReg' (595#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28135.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28135' (596#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28135.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28136' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28136.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28136_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28136.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28136_shiftReg' (597#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28136.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28136' (598#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28136.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28137' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28137.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28137_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28137.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28137_shiftReg' (599#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28137.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28137' (600#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28137.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28138' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28138.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28138_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28138.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28138_shiftReg' (601#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28138.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28138' (602#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28138.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28139' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28139.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28139_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28139.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28139_shiftReg' (603#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28139.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28139' (604#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28139.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28140' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28140.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28140_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28140.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28140_shiftReg' (605#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28140.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28140' (606#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28140.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28141' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28141.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28141_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28141.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28141_shiftReg' (607#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28141.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28141' (608#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28141.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28142' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28142.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28142_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28142.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28142_shiftReg' (609#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28142.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28142' (610#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28142.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28143' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28143.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28143.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28143_shiftReg' (611#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28143.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28143' (612#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28143.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28144' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28144.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28144_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28144.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28144_shiftReg' (613#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28144.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28144' (614#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28144.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28145' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28145.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28145_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28145.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28145_shiftReg' (615#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28145.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28145' (616#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28145.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28146' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28146.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28146_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28146.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28146_shiftReg' (617#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28146.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28146' (618#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28146.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28147' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28147.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28147_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28147.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28147_shiftReg' (619#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28147.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28147' (620#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28147.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28148' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28148.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28148_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28148.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28148_shiftReg' (621#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28148.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28148' (622#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28148.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28149' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28149.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28149_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28149.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28149_shiftReg' (623#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28149.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28149' (624#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28149.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28150' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28150.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28150_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28150.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28150_shiftReg' (625#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28150.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28150' (626#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28150.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28151' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28151.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28151_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28151.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28151_shiftReg' (627#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28151.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28151' (628#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28151.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28152' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28152.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28152_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28152.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28152_shiftReg' (629#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28152.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28152' (630#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28152.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28153' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28153.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28153_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28153.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28153_shiftReg' (631#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28153.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28153' (632#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28153.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28154' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28154.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28154_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28154.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28154_shiftReg' (633#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28154.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28154' (634#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28154.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28155' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28155.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28155_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28155.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28155_shiftReg' (635#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28155.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28155' (636#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28155.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28156' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28156.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28156_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28156.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28156_shiftReg' (637#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28156.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28156' (638#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28156.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28157' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28157.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28157_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28157.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28157_shiftReg' (639#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28157.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28157' (640#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28157.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28158' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28158.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28158_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28158.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28158_shiftReg' (641#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28158.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28158' (642#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28158.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28159' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28159.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28159_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28159.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28159_shiftReg' (643#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28159.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28159' (644#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28159.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28160' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28160.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28160_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28160.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28160_shiftReg' (645#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28160.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28160' (646#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28160.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28161' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28161.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28161_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28161.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28161_shiftReg' (647#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28161.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28161' (648#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28161.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28162' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28162.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28162_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28162.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28162_shiftReg' (649#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28162.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28162' (650#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28162.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28163' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28163.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28163_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28163.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28163_shiftReg' (651#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28163.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28163' (652#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28163.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28164' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28164.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28164_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28164.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28164_shiftReg' (653#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28164.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28164' (654#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28164.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28165' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28165.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28165_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28165.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28165_shiftReg' (655#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28165.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28165' (656#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28165.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28166' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28166.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28166_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28166.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28166_shiftReg' (657#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28166.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28166' (658#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28166.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28167' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28167.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28167_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28167.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28167_shiftReg' (659#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28167.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28167' (660#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28167.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28168' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28168.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28168_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28168.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28168_shiftReg' (661#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28168.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28168' (662#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28168.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28169' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28169.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28169_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28169.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28169_shiftReg' (663#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28169.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28169' (664#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28169.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28170' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28170.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28170_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28170.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28170_shiftReg' (665#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28170.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28170' (666#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28170.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28171' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28171.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28171_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28171.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28171_shiftReg' (667#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28171.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28171' (668#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28171.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28172' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28172.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28172_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28172.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28172_shiftReg' (669#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28172.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28172' (670#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28172.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28173' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28173.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28173_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28173.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28173_shiftReg' (671#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28173.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28173' (672#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28173.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28174' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28174.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28174_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28174.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28174_shiftReg' (673#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28174.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28174' (674#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28174.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28175' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28175.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28175_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28175.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28175_shiftReg' (675#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28175.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28175' (676#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28175.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28176' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28176.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28176_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28176.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28176_shiftReg' (677#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28176.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28176' (678#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28176.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28177' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28177.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28177_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28177.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28177_shiftReg' (679#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28177.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28177' (680#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28177.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28178' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28178.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28178_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28178.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28178_shiftReg' (681#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28178.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28178' (682#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28178.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28179' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28179.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28179_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28179.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28179_shiftReg' (683#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28179.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28179' (684#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28179.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28180' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28180.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28180_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28180.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28180_shiftReg' (685#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28180.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28180' (686#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28180.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28181' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28181.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28181_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28181.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28181_shiftReg' (687#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28181.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28181' (688#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28181.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28182' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28182.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28182.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28182_shiftReg' (689#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28182.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28182' (690#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28182.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28183' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28183.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28183_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28183.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28183_shiftReg' (691#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28183.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28183' (692#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28183.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28184' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28184.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28184_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28184.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28184_shiftReg' (693#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28184.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28184' (694#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28184.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28185' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28185.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28185_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28185.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28185_shiftReg' (695#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28185.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28185' (696#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28185.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28186' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28186.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28186_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28186.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28186_shiftReg' (697#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28186.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28186' (698#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28186.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28187' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28187.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28187_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28187.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28187_shiftReg' (699#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28187.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28187' (700#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28187.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28188' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28188.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28188_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28188.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28188_shiftReg' (701#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28188.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28188' (702#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28188.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28189' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28189.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28189_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28189.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28189_shiftReg' (703#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28189.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28189' (704#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28189.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28190' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28190.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28190_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28190.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28190_shiftReg' (705#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28190.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28190' (706#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28190.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28191' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28191.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28191_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28191.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28191_shiftReg' (707#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28191.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28191' (708#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28191.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28192' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28192.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28192_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28192.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28192_shiftReg' (709#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28192.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28192' (710#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28192.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel_shiftReg' (711#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel' (712#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel_shiftReg' (713#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel' (714#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel_shiftReg' (715#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel' (716#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel_shiftReg' (717#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel' (718#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel_shiftReg' (719#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel' (720#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_2_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_2_shiftReg' (721#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_2' (722#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_2_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_2_shiftReg' (723#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_2' (724#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_2' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_2_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_2_shiftReg' (725#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_2' (726#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_2_data_stream_0_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_2_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_2_data_stream_0_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_2_data_stream_0_V_shiftReg' (727#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_2_data_stream_0_V' (728#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_2_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel28193' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel28193.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel28193_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel28193.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel28193_shiftReg' (729#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel28193.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel28193' (730#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel28193.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel28194' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel28194.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel28194_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel28194.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel28194_shiftReg' (731#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel28194.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel28194' (732#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel28194.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_1_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_1_shiftReg' (733#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_1' (734#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_1_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_1_shiftReg' (735#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_1' (736#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2819' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2819.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2819_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2819.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2819_shiftReg' (737#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2819.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2819' (738#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2819.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel28198' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel28198.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel28198_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel28198.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel28198_shiftReg' (739#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel28198.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel28198' (740#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel28198.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel28199' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel28199.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel28199_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel28199.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel28199_shiftReg' (741#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel28199.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel28199' (742#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel28199.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_1_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_1_shiftReg' (743#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_1' (744#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28201' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28201.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28201_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28201.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28201_shiftReg' (745#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28201.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28201' (746#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28201.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28202' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28202.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28202_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28202.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28202_shiftReg' (747#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28202.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28202' (748#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28202.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28203' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28203.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28203_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28203.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28203_shiftReg' (749#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28203.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28203' (750#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28203.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28204' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28204.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28204_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28204.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28204_shiftReg' (751#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28204.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28204' (752#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28204.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28205' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28205.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28205_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28205.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28205_shiftReg' (753#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28205.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28205' (754#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28205.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28206' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28206.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28206_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28206.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28206_shiftReg' (755#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28206.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28206' (756#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28206.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28207' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28207.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28207_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28207.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28207_shiftReg' (757#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28207.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28207' (758#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28207.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28208' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28208.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28208_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28208.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28208_shiftReg' (759#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28208.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28208' (760#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28208.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28209' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28209.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28209_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28209.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28209_shiftReg' (761#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28209.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28209' (762#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28209.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28210' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28210.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28210_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28210.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28210_shiftReg' (763#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28210.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28210' (764#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28210.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28211' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28211.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28211_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28211.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28211_shiftReg' (765#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28211.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28211' (766#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28211.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28212' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28212.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28212_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28212.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28212_shiftReg' (767#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28212.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28212' (768#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28212.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28213' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28213.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28213_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28213.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28213_shiftReg' (769#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28213.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28213' (770#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28213.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28214' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28214.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28214_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28214.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28214_shiftReg' (771#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28214.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28214' (772#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28214.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28215' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28215.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28215_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28215.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28215_shiftReg' (773#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28215.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28215' (774#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28215.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28216' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28216.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28216_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28216.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28216_shiftReg' (775#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28216.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28216' (776#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28216.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28217' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28217.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28217_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28217.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28217_shiftReg' (777#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28217.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28217' (778#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28217.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28218' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28218.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28218_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28218.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28218_shiftReg' (779#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28218.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28218' (780#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28218.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28219' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28219.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28219_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28219.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28219_shiftReg' (781#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28219.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28219' (782#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28219.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28220' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28220.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28220_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28220.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28220_shiftReg' (783#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28220.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28220' (784#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28220.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28221' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28221.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28221_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28221.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28221_shiftReg' (785#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28221.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28221' (786#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28221.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28222' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28222.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28222_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28222.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28222_shiftReg' (787#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28222.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28222' (788#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28222.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28223' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28223.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28223_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28223.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28223_shiftReg' (789#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28223.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28223' (790#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28223.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28224' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28224.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28224_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28224.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28224_shiftReg' (791#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28224.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28224' (792#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28224.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28225' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28225.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28225_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28225.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28225_shiftReg' (793#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28225.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28225' (794#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28225.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28226' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28226.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28226_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28226.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28226_shiftReg' (795#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28226.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28226' (796#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28226.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28227' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28227.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28227_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28227.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28227_shiftReg' (797#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28227.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28227' (798#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28227.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28228' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28228.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28228_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28228.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28228_shiftReg' (799#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28228.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28228' (800#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28228.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28229' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28229.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28229_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28229.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28229_shiftReg' (801#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28229.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28229' (802#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28229.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28230' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28230.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28230_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28230.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28230_shiftReg' (803#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28230.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28230' (804#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28230.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28231' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28231.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28231_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28231.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28231_shiftReg' (805#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28231.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28231' (806#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28231.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28232' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28232.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28232_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28232.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28232_shiftReg' (807#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28232.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28232' (808#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28232.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28233' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28233.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28233_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28233.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28233_shiftReg' (809#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28233.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28233' (810#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28233.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28234' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28234.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28234_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28234.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28234_shiftReg' (811#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28234.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28234' (812#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28234.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28235' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28235.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28235_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28235.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28235_shiftReg' (813#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28235.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28235' (814#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28235.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28236' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28236.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28236_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28236.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28236_shiftReg' (815#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28236.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28236' (816#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28236.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28237' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28237.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28237_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28237.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28237_shiftReg' (817#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28237.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28237' (818#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28237.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28238' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28238.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28238_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28238.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28238_shiftReg' (819#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28238.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28238' (820#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28238.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28239' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28239.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28239_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28239.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28239_shiftReg' (821#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28239.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28239' (822#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28239.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28240' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28240.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28240_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28240.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28240_shiftReg' (823#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28240.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28240' (824#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28240.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28241' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28241.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28241_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28241.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28241_shiftReg' (825#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28241.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28241' (826#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28241.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28242' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28242.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28242_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28242.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28242_shiftReg' (827#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28242.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28242' (828#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28242.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28243' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28243.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28243_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28243.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28243_shiftReg' (829#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28243.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28243' (830#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28243.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28244' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28244.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28244_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28244.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28244_shiftReg' (831#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28244.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28244' (832#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28244.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28245' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28245.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28245_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28245.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28245_shiftReg' (833#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28245.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28245' (834#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28245.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28246' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28246.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28246_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28246.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28246_shiftReg' (835#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28246.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28246' (836#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28246.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28247' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28247.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28247_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28247.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28247_shiftReg' (837#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28247.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28247' (838#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28247.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28248' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28248.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28248.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28248_shiftReg' (839#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28248.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28248' (840#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28248.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28249' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28249.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28249_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28249.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28249_shiftReg' (841#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28249.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28249' (842#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28249.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28250' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28250.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28250_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28250.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28250_shiftReg' (843#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28250.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28250' (844#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28250.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28251' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28251.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28251_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28251.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28251_shiftReg' (845#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28251.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28251' (846#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28251.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28252' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28252.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28252_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28252.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28252_shiftReg' (847#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28252.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28252' (848#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28252.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28253' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28253.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28253_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28253.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28253_shiftReg' (849#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28253.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28253' (850#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28253.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28254' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28254.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28254_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28254.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28254_shiftReg' (851#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28254.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28254' (852#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28254.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28255' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28255.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28255_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28255.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28255_shiftReg' (853#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28255.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28255' (854#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28255.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28256' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28256.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28256_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28256.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28256_shiftReg' (855#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28256.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28256' (856#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28256.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28257' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28257.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28257_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28257.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28257_shiftReg' (857#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28257.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28257' (858#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28257.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28258' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28258.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28258_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28258.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28258_shiftReg' (859#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28258.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28258' (860#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28258.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28259' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28259.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28259_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28259.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28259_shiftReg' (861#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28259.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28259' (862#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28259.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28260' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28260.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28260_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28260.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28260_shiftReg' (863#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28260.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28260' (864#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28260.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28261' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28261.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28261_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28261.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28261_shiftReg' (865#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28261.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28261' (866#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28261.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28262' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28262.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28262_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28262.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28262_shiftReg' (867#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28262.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28262' (868#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28262.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28263' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28263.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28263_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28263.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28263_shiftReg' (869#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28263.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28263' (870#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28263.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28264' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28264.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28264_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28264.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28264_shiftReg' (871#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28264.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28264' (872#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28264.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28265' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28265.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28265_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28265.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28265_shiftReg' (873#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28265.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28265' (874#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28265.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28266' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28266.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28266_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28266.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28266_shiftReg' (875#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28266.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28266' (876#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28266.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28267' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28267.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28267_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28267.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28267_shiftReg' (877#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28267.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28267' (878#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28267.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28268' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28268.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28268_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28268.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28268_shiftReg' (879#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28268.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28268' (880#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28268.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28269' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28269.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28269_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28269.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28269_shiftReg' (881#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28269.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28269' (882#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28269.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28270' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28270.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28270_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28270.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28270_shiftReg' (883#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28270.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28270' (884#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28270.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28271' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28271.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28271_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28271.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28271_shiftReg' (885#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28271.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28271' (886#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28271.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28272' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28272.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28272_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28272.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28272_shiftReg' (887#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28272.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28272' (888#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28272.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28273' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28273.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28273_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28273.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28273_shiftReg' (889#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28273.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28273' (890#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28273.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28274' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28274.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28274_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28274.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28274_shiftReg' (891#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28274.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28274' (892#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28274.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28275' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28275.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28275_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28275.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28275_shiftReg' (893#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28275.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28275' (894#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28275.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28276' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28276.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28276_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28276.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28276_shiftReg' (895#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28276.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28276' (896#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28276.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28277' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28277.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28277_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28277.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28277_shiftReg' (897#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28277.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28277' (898#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28277.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28278' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28278.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28278_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28278.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28278_shiftReg' (899#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28278.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28278' (900#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28278.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28279' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28279.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28279_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28279.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28279_shiftReg' (901#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28279.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28279' (902#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28279.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28280' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28280.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28280_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28280.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28280_shiftReg' (903#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28280.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28280' (904#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28280.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28281' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28281.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28281_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28281.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28281_shiftReg' (905#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28281.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28281' (906#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28281.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28282' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28282.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28282_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28282.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28282_shiftReg' (907#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28282.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28282' (908#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28282.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28283' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28283.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28283_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28283.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28283_shiftReg' (909#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28283.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28283' (910#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28283.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28284' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28284.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28284_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28284.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28284_shiftReg' (911#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28284.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28284' (912#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28284.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28285' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28285.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28285_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28285.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28285_shiftReg' (913#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28285.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28285' (914#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28285.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28286' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28286.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28286_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28286.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28286_shiftReg' (915#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28286.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28286' (916#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28286.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28287' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28287.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28287_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28287.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28287_shiftReg' (917#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28287.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28287' (918#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28287.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28288' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28288.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28288_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28288.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28288_shiftReg' (919#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28288.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28288' (920#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28288.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28289' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28289.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28289_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28289.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28289_shiftReg' (921#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28289.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28289' (922#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28289.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28290' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28290.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28290_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28290.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28290_shiftReg' (923#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28290.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28290' (924#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28290.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28291' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28291.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28291_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28291.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28291_shiftReg' (925#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28291.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28291' (926#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28291.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28292' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28292.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28292_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28292.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28292_shiftReg' (927#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28292.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28292' (928#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28292.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28293' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28293.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28293_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28293.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28293_shiftReg' (929#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28293.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28293' (930#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28293.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28294' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28294.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28294_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28294.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28294_shiftReg' (931#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28294.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28294' (932#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28294.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28295' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28295.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28295_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28295.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28295_shiftReg' (933#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28295.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28295' (934#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28295.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28296' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28296.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28296_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28296.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28296_shiftReg' (935#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28296.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28296' (936#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28296.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28297' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28297.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28297_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28297.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28297_shiftReg' (937#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28297.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28297' (938#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28297.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28298' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28298.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28298_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28298.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28298_shiftReg' (939#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28298.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28298' (940#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28298.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28299' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28299.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28299_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28299.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28299_shiftReg' (941#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28299.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28299' (942#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28299.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28300' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28300.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28300_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28300.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28300_shiftReg' (943#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28300.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28300' (944#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28300.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_3_data_stream_0_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_3_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_3_data_stream_0_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_3_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_3_data_stream_0_V_shiftReg' (945#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_3_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_3_data_stream_0_V' (946#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_3_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel28301' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel28301.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel28301_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel28301.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel28301_shiftReg' (947#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel28301.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_heightloop_1_loc_channel28301' (948#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_heightloop_1_loc_channel28301.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel28302' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel28302.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel28302_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel28302.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel28302_shiftReg' (949#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel28302.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_widthloop_1_loc_channel28302' (950#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_widthloop_1_loc_channel28302.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe_shiftReg' (951#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe' (952#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast_loc_channe.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c_shiftReg' (953#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c' (954#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27809_loc_c.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2830' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2830.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2830_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2830.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2830_shiftReg' (955#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2830.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2830' (956#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_loc_channel2830.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel28306' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel28306.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel28306_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel28306.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel28306_shiftReg' (957#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel28306.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_cast_loc_channel28306' (958#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_cast_loc_channel28306.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel28307' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel28307.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel28307_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel28307.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel28307_shiftReg' (959#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel28307.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_tmp_41_loc_channel28307' (960#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_tmp_41_loc_channel28307.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c_shiftReg' (961#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c' (962#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_p_neg392_i_i_i2_cast27810_loc_c.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28309' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28309.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28309_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28309.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28309_shiftReg' (963#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28309.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_0_loc_channel28309' (964#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_0_loc_channel28309.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28310' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28310.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28310_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28310.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28310_shiftReg' (965#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28310.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_1_loc_channel28310' (966#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_1_loc_channel28310.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28311' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28311.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28311_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28311.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28311_shiftReg' (967#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28311.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_2_loc_channel28311' (968#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_2_loc_channel28311.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28312' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28312.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28312_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28312.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28312_shiftReg' (969#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28312.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_3_loc_channel28312' (970#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_3_loc_channel28312.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28313' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28313.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28313_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28313.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28313_shiftReg' (971#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28313.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_4_loc_channel28313' (972#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_4_loc_channel28313.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28314' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28314.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28314_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28314.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28314_shiftReg' (973#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28314.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_5_loc_channel28314' (974#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_5_loc_channel28314.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28315' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28315.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28315_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28315.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28315_shiftReg' (975#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28315.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_6_loc_channel28315' (976#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_6_loc_channel28315.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28316' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28316.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28316_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28316.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28316_shiftReg' (977#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28316.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_7_loc_channel28316' (978#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_7_loc_channel28316.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28317' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28317.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28317_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28317.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28317_shiftReg' (979#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28317.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_8_loc_channel28317' (980#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_8_loc_channel28317.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28318' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28318.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28318_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28318.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28318_shiftReg' (981#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28318.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_0_9_loc_channel28318' (982#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_0_9_loc_channel28318.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28319' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28319.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28319_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28319.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28319_shiftReg' (983#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28319.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_0_loc_channel28319' (984#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_0_loc_channel28319.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28320' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28320.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28320_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28320.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28320_shiftReg' (985#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28320.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_1_loc_channel28320' (986#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_1_loc_channel28320.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28321' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28321.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28321_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28321.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28321_shiftReg' (987#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28321.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_2_loc_channel28321' (988#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_2_loc_channel28321.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28322' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28322.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28322_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28322.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28322_shiftReg' (989#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28322.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_3_loc_channel28322' (990#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_3_loc_channel28322.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28323' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28323.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28323_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28323.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28323_shiftReg' (991#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28323.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_4_loc_channel28323' (992#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_4_loc_channel28323.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28324' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28324.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28324_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28324.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28324_shiftReg' (993#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28324.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_5_loc_channel28324' (994#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_5_loc_channel28324.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28325' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28325.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28325_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28325.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28325_shiftReg' (995#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28325.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_6_loc_channel28325' (996#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_6_loc_channel28325.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28326' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28326.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28326_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28326.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28326_shiftReg' (997#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28326.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_7_loc_channel28326' (998#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_7_loc_channel28326.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28327' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28327.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28327_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28327.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28327_shiftReg' (999#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28327.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_8_loc_channel28327' (1000#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_8_loc_channel28327.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28328' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28328.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28328_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28328.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28328_shiftReg' (1001#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28328.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_1_9_loc_channel28328' (1002#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_1_9_loc_channel28328.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28329' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28329.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28329_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28329.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28329_shiftReg' (1003#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28329.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_0_loc_channel28329' (1004#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_0_loc_channel28329.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28330' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28330.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28330_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28330.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28330_shiftReg' (1005#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28330.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_1_loc_channel28330' (1006#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_1_loc_channel28330.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28331' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28331.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28331_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28331.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28331_shiftReg' (1007#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28331.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_2_loc_channel28331' (1008#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_2_loc_channel28331.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28332' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28332.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28332_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28332.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28332_shiftReg' (1009#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28332.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_3_loc_channel28332' (1010#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_3_loc_channel28332.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28333' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28333.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28333_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28333.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28333_shiftReg' (1011#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28333.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_4_loc_channel28333' (1012#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_4_loc_channel28333.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28334' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28334.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28334_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28334.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28334_shiftReg' (1013#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28334.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_5_loc_channel28334' (1014#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_5_loc_channel28334.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28335' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28335.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28335_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28335.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28335_shiftReg' (1015#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28335.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_6_loc_channel28335' (1016#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_6_loc_channel28335.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28336' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28336.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28336_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28336.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28336_shiftReg' (1017#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28336.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_7_loc_channel28336' (1018#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_7_loc_channel28336.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28337' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28337.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28337_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28337.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28337_shiftReg' (1019#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28337.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_8_loc_channel28337' (1020#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_8_loc_channel28337.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28338' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28338.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28338_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28338.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28338_shiftReg' (1021#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28338.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_2_9_loc_channel28338' (1022#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_2_9_loc_channel28338.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28339' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28339.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28339_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28339.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28339_shiftReg' (1023#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28339.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_0_loc_channel28339' (1024#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_0_loc_channel28339.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28340' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28340.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28340_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28340.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28340_shiftReg' (1025#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28340.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_1_loc_channel28340' (1026#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_1_loc_channel28340.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28341' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28341.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28341_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28341.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28341_shiftReg' (1027#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28341.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_2_loc_channel28341' (1028#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_2_loc_channel28341.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28342' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28342.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28342_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28342.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28342_shiftReg' (1029#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28342.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_3_loc_channel28342' (1030#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_3_loc_channel28342.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28343' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28343.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28343_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28343.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28343_shiftReg' (1031#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28343.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_4_loc_channel28343' (1032#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_4_loc_channel28343.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28344' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28344.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28344_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28344.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28344_shiftReg' (1033#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28344.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_5_loc_channel28344' (1034#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_5_loc_channel28344.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28345' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28345.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28345_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28345.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28345_shiftReg' (1035#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28345.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_6_loc_channel28345' (1036#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_6_loc_channel28345.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28346' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28346.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28346_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28346.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28346_shiftReg' (1037#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28346.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_7_loc_channel28346' (1038#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_7_loc_channel28346.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28347' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28347.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28347_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28347.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28347_shiftReg' (1039#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28347.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_8_loc_channel28347' (1040#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_8_loc_channel28347.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28348' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28348.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28348_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28348.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28348_shiftReg' (1041#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28348.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_3_9_loc_channel28348' (1042#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_3_9_loc_channel28348.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28349' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28349.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28349_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28349.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28349_shiftReg' (1043#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28349.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_0_loc_channel28349' (1044#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_0_loc_channel28349.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28350' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28350.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28350_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28350.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28350_shiftReg' (1045#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28350.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_1_loc_channel28350' (1046#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_1_loc_channel28350.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28351' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28351.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28351_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28351.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28351_shiftReg' (1047#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28351.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_2_loc_channel28351' (1048#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_2_loc_channel28351.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28352' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28352.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28352_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28352.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28352_shiftReg' (1049#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28352.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_3_loc_channel28352' (1050#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_3_loc_channel28352.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28353' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28353.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28353_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28353.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28353_shiftReg' (1051#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28353.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_4_loc_channel28353' (1052#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_4_loc_channel28353.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28354' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28354.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28354_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28354.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28354_shiftReg' (1053#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28354.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_5_loc_channel28354' (1054#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_5_loc_channel28354.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28355' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28355.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28355_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28355.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28355_shiftReg' (1055#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28355.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_6_loc_channel28355' (1056#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_6_loc_channel28355.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28356' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28356.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28356_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28356.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28356_shiftReg' (1057#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28356.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_7_loc_channel28356' (1058#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_7_loc_channel28356.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28357' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28357.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28357_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28357.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28357_shiftReg' (1059#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28357.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_8_loc_channel28357' (1060#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_8_loc_channel28357.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28358' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28358.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28358_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28358.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28358_shiftReg' (1061#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28358.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_4_9_loc_channel28358' (1062#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_4_9_loc_channel28358.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28359' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28359.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28359_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28359.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28359_shiftReg' (1063#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28359.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_0_loc_channel28359' (1064#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_0_loc_channel28359.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28360' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28360.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28360_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28360.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28360_shiftReg' (1065#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28360.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_1_loc_channel28360' (1066#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_1_loc_channel28360.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28361' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28361.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28361_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28361.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28361_shiftReg' (1067#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28361.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_2_loc_channel28361' (1068#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_2_loc_channel28361.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28362' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28362.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28362_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28362.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28362_shiftReg' (1069#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28362.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_3_loc_channel28362' (1070#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_3_loc_channel28362.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28363' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28363.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28363_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28363.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28363_shiftReg' (1071#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28363.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_4_loc_channel28363' (1072#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_4_loc_channel28363.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28364' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28364.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28364_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28364.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28364_shiftReg' (1073#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28364.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_5_loc_channel28364' (1074#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_5_loc_channel28364.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28365' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28365.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28365_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28365.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28365_shiftReg' (1075#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28365.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_6_loc_channel28365' (1076#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_6_loc_channel28365.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28366' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28366.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28366_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28366.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28366_shiftReg' (1077#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28366.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_7_loc_channel28366' (1078#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_7_loc_channel28366.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28367' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28367.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28367_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28367.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28367_shiftReg' (1079#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28367.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_8_loc_channel28367' (1080#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_8_loc_channel28367.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28368' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28368.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28368_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28368.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28368_shiftReg' (1081#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28368.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_5_9_loc_channel28368' (1082#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_5_9_loc_channel28368.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28369' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28369.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28369_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28369.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28369_shiftReg' (1083#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28369.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_0_loc_channel28369' (1084#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_0_loc_channel28369.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28370' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28370.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28370_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28370.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28370_shiftReg' (1085#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28370.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_1_loc_channel28370' (1086#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_1_loc_channel28370.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28371' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28371.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28371_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28371.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28371_shiftReg' (1087#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28371.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_2_loc_channel28371' (1088#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_2_loc_channel28371.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28372' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28372.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28372_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28372.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28372_shiftReg' (1089#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28372.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_3_loc_channel28372' (1090#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_3_loc_channel28372.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28373' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28373.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28373_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28373.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28373_shiftReg' (1091#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28373.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_4_loc_channel28373' (1092#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_4_loc_channel28373.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28374' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28374.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28374_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28374.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28374_shiftReg' (1093#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28374.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_5_loc_channel28374' (1094#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_5_loc_channel28374.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28375' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28375.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28375_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28375.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28375_shiftReg' (1095#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28375.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_6_loc_channel28375' (1096#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_6_loc_channel28375.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28376' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28376.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28376_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28376.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28376_shiftReg' (1097#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28376.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_7_loc_channel28376' (1098#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_7_loc_channel28376.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28377' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28377.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28377_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28377.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28377_shiftReg' (1099#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28377.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_8_loc_channel28377' (1100#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_8_loc_channel28377.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28378' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28378.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28378_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28378.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28378_shiftReg' (1101#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28378.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_6_9_loc_channel28378' (1102#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_6_9_loc_channel28378.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28379' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28379.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28379_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28379.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28379_shiftReg' (1103#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28379.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_0_loc_channel28379' (1104#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_0_loc_channel28379.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28380' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28380.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28380_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28380.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28380_shiftReg' (1105#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28380.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_1_loc_channel28380' (1106#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_1_loc_channel28380.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28381' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28381.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28381_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28381.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28381_shiftReg' (1107#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28381.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_2_loc_channel28381' (1108#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_2_loc_channel28381.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28382' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28382.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28382_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28382.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28382_shiftReg' (1109#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28382.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_3_loc_channel28382' (1110#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_3_loc_channel28382.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28383' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28383.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28383_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28383.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28383_shiftReg' (1111#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28383.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_4_loc_channel28383' (1112#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_4_loc_channel28383.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28384' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28384.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28384_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28384.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28384_shiftReg' (1113#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28384.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_5_loc_channel28384' (1114#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_5_loc_channel28384.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28385' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28385.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28385_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28385.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28385_shiftReg' (1115#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28385.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_6_loc_channel28385' (1116#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_6_loc_channel28385.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28386' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28386.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28386_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28386.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28386_shiftReg' (1117#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28386.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_7_loc_channel28386' (1118#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_7_loc_channel28386.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28387' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28387.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28387_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28387.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28387_shiftReg' (1119#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28387.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_8_loc_channel28387' (1120#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_8_loc_channel28387.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28388' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28388.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28388_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28388.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28388_shiftReg' (1121#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28388.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_7_9_loc_channel28388' (1122#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_7_9_loc_channel28388.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28389' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28389.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28389_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28389.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28389_shiftReg' (1123#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28389.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_0_loc_channel28389' (1124#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_0_loc_channel28389.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28390' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28390.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28390_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28390.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28390_shiftReg' (1125#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28390.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_1_loc_channel28390' (1126#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_1_loc_channel28390.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28391' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28391.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28391_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28391.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28391_shiftReg' (1127#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28391.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_2_loc_channel28391' (1128#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_2_loc_channel28391.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28392' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28392.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28392_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28392.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28392_shiftReg' (1129#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28392.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_3_loc_channel28392' (1130#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_3_loc_channel28392.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28393' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28393.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28393_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28393.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28393_shiftReg' (1131#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28393.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_4_loc_channel28393' (1132#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_4_loc_channel28393.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28394' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28394.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28394_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28394.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28394_shiftReg' (1133#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28394.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_5_loc_channel28394' (1134#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_5_loc_channel28394.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28395' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28395.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28395_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28395.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28395_shiftReg' (1135#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28395.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_6_loc_channel28395' (1136#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_6_loc_channel28395.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28396' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28396.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28396_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28396.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28396_shiftReg' (1137#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28396.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_7_loc_channel28396' (1138#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_7_loc_channel28396.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28397' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28397.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28397_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28397.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28397_shiftReg' (1139#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28397.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_8_loc_channel28397' (1140#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_8_loc_channel28397.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28398' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28398.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28398_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28398.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28398_shiftReg' (1141#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28398.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_8_9_loc_channel28398' (1142#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_8_9_loc_channel28398.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28399' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28399.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28399_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28399.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28399_shiftReg' (1143#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28399.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_0_loc_channel28399' (1144#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_0_loc_channel28399.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28400' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28400.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28400_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28400.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28400_shiftReg' (1145#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28400.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_1_loc_channel28400' (1146#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_1_loc_channel28400.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28401' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28401.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28401_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28401.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28401_shiftReg' (1147#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28401.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_2_loc_channel28401' (1148#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_2_loc_channel28401.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28402' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28402.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28402_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28402.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28402_shiftReg' (1149#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28402.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_3_loc_channel28402' (1150#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_3_loc_channel28402.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28403' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28403.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28403_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28403.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28403_shiftReg' (1151#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28403.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_4_loc_channel28403' (1152#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_4_loc_channel28403.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28404' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28404.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28404_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28404.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28404_shiftReg' (1153#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28404.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_5_loc_channel28404' (1154#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_5_loc_channel28404.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28405' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28405.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28405_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28405.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28405_shiftReg' (1155#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28405.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_6_loc_channel28405' (1156#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_6_loc_channel28405.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28406' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28406.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28406_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28406.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28406_shiftReg' (1157#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28406.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_7_loc_channel28406' (1158#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_7_loc_channel28406.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28407' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28407.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28407_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28407.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28407_shiftReg' (1159#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28407.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_9_loc_channel28407' (1160#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_9_loc_channel28407.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28408' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28408.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28408_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28408.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28408_shiftReg' (1161#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28408.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_wdw_val_9_8_loc_channel28408' (1162#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_wdw_val_9_8_loc_channel28408.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_4_data_stream_0_V' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_4_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_morphological_filter_img_4_data_stream_0_V_shiftReg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_4_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_4_data_stream_0_V_shiftReg' (1163#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_4_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_morphological_filter_img_4_data_stream_0_V' (1164#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/FIFO_morphological_filter_img_4_data_stream_0_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'morphological_filter' (1165#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_morphological_filter_0_0' (1166#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_morphological_filter_0_0/synth/system_morphological_filter_0_0.v:57]
WARNING: [Synth 8-350] instance 'morphological_filter_0' of module 'system_morphological_filter_0_0' requires 38 connections, but only 35 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5673]
INFO: [Synth 8-638] synthesizing module 'system_sys_audio_clkgen_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1167#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (1167#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (1168#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_sys_audio_clkgen_0' (1169#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:69]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (1170#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0' (1171#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_i2c_mixer_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'util_i2c_mixer' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_i2c_mixer_v1_0/util_i2c_mixer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'util_i2c_mixer' (1172#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/analog.com/util_i2c_mixer_v1_0/util_i2c_mixer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_sys_i2c_mixer_0' (1173#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'system_sys_logic_inv_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (1174#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_sys_logic_inv_0' (1175#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps7_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (1176#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (1177#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (1178#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (1179#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:754]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps7_0' (1180#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:57]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 213 connections, but only 192 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5747]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1181#1) [/home/sefo/devel/Programme/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (1181#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (1181#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (1182#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_8_upcnt_n' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_8_upcnt_n' (1183#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (1184#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (1185#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (1186#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 8 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:5940]
INFO: [Synth 8-256] done synthesizing module 'system' (1187#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:4090]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (1188#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'i_system_wrapper' of module 'system_wrapper' requires 75 connections, but only 57 given [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/system_top.v:175]
INFO: [Synth 8-256] done synthesizing module 'system_top' (1189#1) [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/system_top.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:50 ; elapsed = 00:17:55 . Memory (MB): peak = 2176.141 ; gain = 1334.441 ; free physical = 5386 ; free virtual = 14867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[30] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[29] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[22] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[21] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[13] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[12] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[11] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[4] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[3] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[30] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[29] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[22] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[21] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[13] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[12] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[11] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[4] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[3] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[30] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[29] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[22] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[21] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[20] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[13] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[12] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[11] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[4] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[3] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:18:01 ; elapsed = 00:18:07 . Memory (MB): peak = 2176.141 ; gain = 1334.441 ; free physical = 5383 ; free virtual = 14865
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4046 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'i_system_wrapper/system_i/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc_U0/morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43934]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:78]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_morphological_filter_0_0/constraints/morphological_filter.xdc] for cell 'i_system_wrapper/system_i/morphological_filter_0/inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_morphological_filter_0_0/constraints/morphological_filter.xdc] for cell 'i_system_wrapper/system_i/morphological_filter_0/inst'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/common/xilinx/compression_system_constr.xdc]
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/common/xilinx/compression_system_constr.xdc]
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/common/zed/zed_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/common/zed/zed_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_vdma_0/U0'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/s01_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  DSP48E => DSP48E1: 9 instances
  FDE => FDRE: 16 instances
  FDR => FDRE: 42 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 24 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2501.609 ; gain = 0.000 ; free physical = 5095 ; free virtual = 14627
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4332 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:19:31 ; elapsed = 00:19:29 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 5088 ; free virtual = 14621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:19:31 ; elapsed = 00:19:29 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 5088 ; free virtual = 14621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma/U0. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen/inst. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/morphological_filter_0/inst. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_vdma_0/U0. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 155).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/s01_couplers/auto_us/inst. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_intercon/s02_couplers/auto_us/inst. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 183).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m3_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle0_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle0_i__0. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle1_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle1_i__0. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle0_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle1_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_s_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_s_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle0_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m3_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_s_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle0_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m2_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m3_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_s_i. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/ad_rst_sync_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/ad_rst_sync_m1_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/ad_rst_sync_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/cdc_sync_stage1_tick_counter_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/inst/TENC/cdc_sync_stage2_tick_counter_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/cdc_sync_stage1_tick_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/cdc_sync_stage2_tick_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/\rx_gen.rx_sync /cdc_sync_stage1_tick_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/\rx_gen.rx_sync /cdc_sync_stage2_tick_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage1_tick_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg. (constraint file  /home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_i2s_adi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_fmc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spdif_tx_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/disparity_pixel_coprocessor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/morphological_filter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_i2c_mixer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_logic_inv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:19:32 ; elapsed = 00:19:30 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 5088 ; free virtual = 14621
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:764]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5546] ROM "sts_idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:122]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:122]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-5546] ROM "channel_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized5'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-802] inferred FSM for state register 'bufctrl_reg' in module 'tx_encoder'
INFO: [Synth 8-5546] ROM "inv_preamble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1714]
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1309]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:734]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:230]
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:258]
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:764]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:258]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:764]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized1'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'left_buffer_idx_s_reg_15457_reg[2:0]' into 'bytes_per_window_line_reg_15442_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:13919]
INFO: [Synth 8-4471] merging register 'left_buffer_idx_3_reg_15464_reg[2:0]' into 'bytes_per_window_line_reg_15442_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:13921]
INFO: [Synth 8-4471] merging register 'tmp_4_cast_reg_15472_reg[32:30]' into 'bytes_per_window_line_reg_15442_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18875]
INFO: [Synth 8-4471] merging register 'tmp_11_cast_reg_15477_reg[32:30]' into 'bytes_per_window_line_reg_15442_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18433]
INFO: [Synth 8-4471] merging register 'tmp_24_cast_reg_15482_reg[32:30]' into 'bytes_per_window_line_reg_15442_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18601]
INFO: [Synth 8-4471] merging register 'mem_index_cast2_reg_15569_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16529]
INFO: [Synth 8-4471] merging register 'mem_index_cast3_reg_15574_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16467]
INFO: [Synth 8-4471] merging register 'left_buffer_idx_4_reg_15579_reg[2:0]' into 'bytes_per_window_line_reg_15442_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19005]
INFO: [Synth 8-4471] merging register 'mem_index_cast4_reg_15584_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16471]
INFO: [Synth 8-4471] merging register 'mem_index_cast5_reg_15589_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16475]
INFO: [Synth 8-4471] merging register 'mem_index_cast6_reg_15594_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16479]
INFO: [Synth 8-4471] merging register 'mem_index_cast7_reg_15599_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16489]
INFO: [Synth 8-4471] merging register 'mem_index_cast8_reg_15604_reg[3:0]' into 'mem_index_cast1_reg_15564_reg[3:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16493]
INFO: [Synth 8-4471] merging register 'mem_index_cast9_reg_15609_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16497]
INFO: [Synth 8-4471] merging register 'mem_index_cast10_reg_15614_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16501]
INFO: [Synth 8-4471] merging register 'mem_index_cast11_reg_15619_reg[2:0]' into 'mem_index_cast_reg_15559_reg[2:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16505]
INFO: [Synth 8-4471] merging register 'tmp_44_reg_15943_reg[1:0]' into 'p_add19_i32_shr_cast_reg_15634_reg[31:30]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15969]
INFO: [Synth 8-4471] merging register 'tmp_48_reg_16018_reg[1:0]' into 'p_add19_i32_shr_cast_reg_15634_reg[31:30]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:15981]
INFO: [Synth 8-4471] merging register 'tmp_52_reg_16093_reg[1:0]' into 'p_add19_i32_shr_cast_reg_15634_reg[31:30]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16057]
INFO: [Synth 8-4471] merging register 'tmp_56_reg_16168_reg[1:0]' into 'p_add19_i32_shr_cast_reg_15634_reg[31:30]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16071]
INFO: [Synth 8-4471] merging register 'tmp_60_reg_16243_reg[1:0]' into 'p_add19_i32_shr_cast_reg_15634_reg[31:30]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16081]
INFO: [Synth 8-4471] merging register 'tmp_64_reg_16313_reg[1:0]' into 'p_add19_i32_shr_cast_reg_15634_reg[31:30]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16093]
INFO: [Synth 8-4471] merging register 'rr_cast_reg_17328_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18465]
INFO: [Synth 8-4471] merging register 'gr_cast_reg_17333_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18467]
INFO: [Synth 8-4471] merging register 'br_cast_reg_17338_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18469]
INFO: [Synth 8-4471] merging register 'rr_1_cast_reg_17343_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18497]
INFO: [Synth 8-4471] merging register 'gr_1_cast_reg_17348_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18625]
INFO: [Synth 8-4471] merging register 'br_1_cast_reg_17353_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18753]
INFO: [Synth 8-4471] merging register 'rr_2_cast_reg_17358_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18519]
INFO: [Synth 8-4471] merging register 'gr_2_cast_reg_17363_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18647]
INFO: [Synth 8-4471] merging register 'br_2_cast_reg_17368_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18775]
INFO: [Synth 8-4471] merging register 'rr_3_cast_reg_17373_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18541]
INFO: [Synth 8-4471] merging register 'gr_3_cast_reg_17378_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18669]
INFO: [Synth 8-4471] merging register 'br_3_cast_reg_17383_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18797]
INFO: [Synth 8-4471] merging register 'rr_4_cast_reg_17388_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18563]
INFO: [Synth 8-4471] merging register 'gr_4_cast_reg_17393_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18691]
INFO: [Synth 8-4471] merging register 'br_4_cast_reg_17398_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18819]
INFO: [Synth 8-4471] merging register 'rr_5_cast_reg_17403_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18585]
INFO: [Synth 8-4471] merging register 'gr_5_cast_reg_17408_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18713]
INFO: [Synth 8-4471] merging register 'br_5_cast_reg_17413_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18841]
INFO: [Synth 8-4471] merging register 'rr_6_cast_reg_17418_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18593]
INFO: [Synth 8-4471] merging register 'gr_6_cast_reg_17423_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18721]
INFO: [Synth 8-4471] merging register 'br_6_cast_reg_17428_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18849]
INFO: [Synth 8-4471] merging register 'rr_7_cast_reg_17433_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18595]
INFO: [Synth 8-4471] merging register 'gr_7_cast_reg_17438_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18723]
INFO: [Synth 8-4471] merging register 'br_7_cast_reg_17443_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18851]
INFO: [Synth 8-4471] merging register 'rr_8_cast_reg_17448_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18597]
INFO: [Synth 8-4471] merging register 'gr_8_cast_reg_17453_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18725]
INFO: [Synth 8-4471] merging register 'br_8_cast_reg_17458_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18853]
INFO: [Synth 8-4471] merging register 'rr_9_cast_reg_17463_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18599]
INFO: [Synth 8-4471] merging register 'gr_9_cast_reg_17468_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18727]
INFO: [Synth 8-4471] merging register 'br_9_cast_reg_17473_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18855]
INFO: [Synth 8-4471] merging register 'rr_cast_19_reg_17478_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18603]
INFO: [Synth 8-4471] merging register 'gr_cast_20_reg_17483_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18731]
INFO: [Synth 8-4471] merging register 'br_cast_21_reg_17488_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18859]
INFO: [Synth 8-4471] merging register 'rr_10_cast_reg_17493_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18477]
INFO: [Synth 8-4471] merging register 'gr_10_cast_reg_17498_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18605]
INFO: [Synth 8-4471] merging register 'br_10_cast_reg_17503_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18733]
INFO: [Synth 8-4471] merging register 'rr_11_cast_reg_17508_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18479]
INFO: [Synth 8-4471] merging register 'gr_11_cast_reg_17513_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18607]
INFO: [Synth 8-4471] merging register 'br_11_cast_reg_17518_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18735]
INFO: [Synth 8-4471] merging register 'rr_12_cast_reg_17523_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18481]
INFO: [Synth 8-4471] merging register 'gr_12_cast_reg_17528_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18609]
INFO: [Synth 8-4471] merging register 'br_12_cast_reg_17533_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18737]
INFO: [Synth 8-4471] merging register 'rr_13_cast_reg_17538_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18483]
INFO: [Synth 8-4471] merging register 'gr_13_cast_reg_17543_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18611]
INFO: [Synth 8-4471] merging register 'br_13_cast_reg_17548_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18739]
INFO: [Synth 8-4471] merging register 'rr_14_cast_reg_17553_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18485]
INFO: [Synth 8-4471] merging register 'gr_14_cast_reg_17558_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18613]
INFO: [Synth 8-4471] merging register 'br_14_cast_reg_17563_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18741]
INFO: [Synth 8-4471] merging register 'rr_15_cast_reg_17568_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18487]
INFO: [Synth 8-4471] merging register 'gr_15_cast_reg_17573_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18615]
INFO: [Synth 8-4471] merging register 'br_15_cast_reg_17578_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18743]
INFO: [Synth 8-4471] merging register 'rr_16_cast_reg_17583_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18489]
INFO: [Synth 8-4471] merging register 'gr_16_cast_reg_17588_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18617]
INFO: [Synth 8-4471] merging register 'br_16_cast_reg_17593_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18745]
INFO: [Synth 8-4471] merging register 'rr_17_cast_reg_17598_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18491]
INFO: [Synth 8-4471] merging register 'gr_17_cast_reg_17603_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18619]
INFO: [Synth 8-4471] merging register 'br_17_cast_reg_17608_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18747]
INFO: [Synth 8-4471] merging register 'rr_18_cast_reg_17613_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18493]
INFO: [Synth 8-4471] merging register 'gr_18_cast_reg_17618_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18621]
INFO: [Synth 8-4471] merging register 'br_18_cast_reg_17623_reg[8:8]' into 'loc_cnt_reg_15522_reg[0:0]' [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18749]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19757]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19501]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19745]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19489]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19729]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19473]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19737]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19481]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19693]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19437]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19701]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19445]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19713]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19457]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19721]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19465]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19625]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19369]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19633]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19377]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19641]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19385]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19649]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19393]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19657]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19401]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19669]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19413]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19677]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19421]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19685]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19429]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19271]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19527]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19105]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19617]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19193]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19705]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19253]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19765]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19261]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19773]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19273]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19785]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19025]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19537]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19033]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19545]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19041]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19553]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19049]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19561]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19057]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19569]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19069]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19581]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19077]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19589]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19085]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19597]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19093]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19605]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19101]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:19613]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17833]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17739]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17729]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17723]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17721]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17711]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17699]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17697]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17687]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17679]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16781]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16909]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17673]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17671]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17665]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16777]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17659]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17649]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17647]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16905]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17641]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16831]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18393]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16747]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16703]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18387]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16785]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17505]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18279]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17927]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17661]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17861]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17861]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18083]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16901]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18375]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18353]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18309]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16895]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17883]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17859]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17837]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17793]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17733]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16671]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17749]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17727]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17683]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16887]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18273]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18271]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18269]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18263]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16883]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18259]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18237]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16799]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18193]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16879]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18149]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18127]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18059]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16873]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18015]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17993]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17949]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16869]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17715]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16667]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18381]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18377]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18373]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18371]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18367]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16865]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18363]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18361]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18357]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16861]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18351]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18349]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18347]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16795]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18343]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16857]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18339]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18337]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18333]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16851]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18325]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18323]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18321]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18317]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16847]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:17703]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:16663]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18313]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:18311]
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_reg_16168_reg' and it is trimmed from '9' to '7' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:7178]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_64_reg_16313_reg' and it is trimmed from '10' to '7' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:7194]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_60_reg_16243_reg' and it is trimmed from '10' to '7' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:7186]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_reg_16093_reg' and it is trimmed from '9' to '7' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:7170]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_48_reg_16018_reg' and it is trimmed from '8' to '7' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:7162]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_reg_15943_reg' and it is trimmed from '8' to '7' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:7154]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_right_addr_idx_1_5_reg_18694_reg' and it is trimmed from '32' to '16' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6427]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_right_addr_idx_1_4_reg_18619_reg' and it is trimmed from '32' to '16' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6420]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_right_addr_idx_1_3_reg_18544_reg' and it is trimmed from '32' to '16' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6413]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_right_addr_idx_1_2_reg_18469_reg' and it is trimmed from '32' to '16' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6406]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_right_addr_idx_1_1_reg_18400_reg' and it is trimmed from '32' to '16' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6399]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_right_addr_idx_1_reg_18333_reg' and it is trimmed from '32' to '16' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6434]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_left_addr_idx_1_5_reg_16201_reg' and it is trimmed from '32' to '17' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6378]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_left_addr_idx_1_4_reg_16126_reg' and it is trimmed from '32' to '17' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6371]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_left_addr_idx_1_3_reg_16051_reg' and it is trimmed from '32' to '17' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6364]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_left_addr_idx_1_2_reg_15976_reg' and it is trimmed from '32' to '17' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6357]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_left_addr_idx_1_1_reg_15907_reg' and it is trimmed from '32' to '17' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6350]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_left_addr_idx_1_reg_15840_reg' and it is trimmed from '32' to '17' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6385]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_right_addr_idx_reg_18292_reg' and it is trimmed from '32' to '16' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6441]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_left_addr_idx_reg_15794_reg' and it is trimmed from '32' to '17' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/disparity_pixel_coprocessor_v1_0/hdl/verilog/disparity_pixel_coprocessor.v:6392]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_3590_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_1_fu_3743_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_14_fu_3959_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_1_fu_4151_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_2_fu_4343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_3_fu_4539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_4_fu_4735_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_5_fu_4931_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_6_fu_5127_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_7_fu_5323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_6107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_1_fu_6289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_2_fu_6498_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_3_fu_6711_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_4_fu_6920_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_5_fu_7133_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_6_fu_7342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_7_fu_7538_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_3590_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_1_fu_3743_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_14_fu_3959_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_1_fu_4151_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_2_fu_4343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_3_fu_4539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_4_fu_4735_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_5_fu_4931_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_6_fu_5127_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_7_fu_5323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_6107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_1_fu_6289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_2_fu_6498_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_3_fu_6711_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_4_fu_6920_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_5_fu_7133_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_6_fu_7342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_7_fu_7538_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_17_i_i_fu_2054_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_21_i_i_fu_2086_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_1944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1251_i_fu_3262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_117_5_i_fu_2602_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg392_i_i_i2_cast27809_reloa_reg_6863_reg' and it is trimmed from '10' to '4' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/morphological_filter_v1_0/hdl/verilog/morphological_filter_Loop_loop_height_proc4101.v:4767]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
                   start |                             0001 |                             0001
              start_edge |                             0010 |                             0010
            scl_low_edge |                             0011 |                             0011
                 scl_low |                             0100 |                             0100
           scl_high_edge |                             0101 |                             0101
                scl_high |                             0110 |                             0110
               stop_edge |                             0111 |                             0111
               stop_wait |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                read_cha |                              001 |                              001
                 cha_rdy |                              010 |                              011
                read_chb |                              011 |                              010
                 chb_rdy |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bufctrl_reg' using encoding 'sequential' in module 'tx_encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized1'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:22:55 ; elapsed = 00:22:55 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 5094 ; free virtual = 14628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |disparity_pixel_coprocessor__GB0       |           1|     20078|
|2     |disparity_pixel_coprocessor__GB1       |           1|      5997|
|3     |disparity_pixel_coprocessor__GB2       |           1|      6922|
|4     |disparity_pixel_coprocessor__GB3       |           1|     16023|
|5     |disparity_pixel_coprocessor__GB4       |           1|     18042|
|6     |morphological_filter__GB0              |           1|     20520|
|7     |morphological_filter__GB1              |           1|     20583|
|8     |morphological_filter__GB2              |           1|     23993|
|9     |morphological_filter__GB3              |           1|     23311|
|10    |morphological_filter__GB4              |           1|     25048|
|11    |system_sys_audio_clkgen_0_clk_wiz__GC0 |           1|         4|
|12    |system__GCB0                           |           1|     31730|
|13    |system__GCB1                           |           1|     18173|
|14    |system_axi_vdma_0_1                    |           1|     14157|
|15    |system_top__GC0                        |           1|        72|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:23:01 ; elapsed = 00:23:01 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 5089 ; free virtual = 14622
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_1_fu_3743_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
DSP Report: Generating DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: operator disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: operator disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: Generating DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/buff0_reg, operation Mode is: ((PCIN>>17)+A*B2)'.
DSP Report: register B is absorbed into DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/buff0_reg is absorbed into DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_5ns_32s_32_3_U1/disparity_pixel_coprocessor_mul_5ns_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register B is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B2)')'.
DSP Report: register B is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register A is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: register disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: operator disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
DSP Report: operator disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP disparity_pixel_coprocessor_mul_32s_32s_32_6_U2/disparity_pixel_coprocessor_mul_32s_32s_32_6_MulnS_0_U/buff3_reg.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '55' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '5' to '4' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '13' to '12' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '17' to '16' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '21' to '20' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '24' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '29' to '28' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '33' to '32' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '37' to '36' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '41' to '40' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '45' to '44' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '49' to '48' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '53' to '52' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5545] ROM "tmp_17_i_i_fu_2054_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
DSP Report: Generating DSP tmp_9_i_i_reg_4062_reg, operation Mode is: ((A:0xa3d7)*B)'.
DSP Report: register tmp_9_i_i_reg_4062_reg is absorbed into DSP tmp_9_i_i_reg_4062_reg.
DSP Report: operator morphological_filter_mul_mul_17ns_8ns_22_1_U4/morphological_filter_mul_mul_17ns_8ns_22_1_DSP48_0_U/p is absorbed into DSP tmp_9_i_i_reg_4062_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-5545] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:25:18 ; elapsed = 00:25:42 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 3265 ; free virtual = 12815
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:25:18 ; elapsed = 00:25:42 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 3265 ; free virtual = 12815

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |disparity_pixel_coprocessor__GB0       |           1|     19962|
|2     |disparity_pixel_coprocessor__GB1       |           1|      6029|
|3     |disparity_pixel_coprocessor__GB2       |           1|      6990|
|4     |disparity_pixel_coprocessor__GB3       |           1|     16219|
|5     |disparity_pixel_coprocessor__GB4       |           1|     18561|
|6     |morphological_filter__GB0              |           1|     24695|
|7     |morphological_filter__GB1              |           1|     24607|
|8     |morphological_filter__GB2              |           1|     28901|
|9     |morphological_filter__GB3              |           1|     28101|
|10    |morphological_filter__GB4              |           1|     26184|
|11    |system_sys_audio_clkgen_0_clk_wiz__GC0 |           1|         4|
|12    |system__GCB0                           |           1|     31547|
|13    |system__GCB1                           |           1|     19170|
|14    |system_axi_vdma_0_1                    |           1|     14082|
|15    |system_top__GC0                        |           1|        70|
+------+---------------------------------------+------------+----------+
INFO: [Synth 8-3971] The signal right_buffer_U/disparity_pixel_coprocessor_left_buffer_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal left_buffer_U/disparity_pixel_coprocessor_left_buffer_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[16] ' (FDSE) to '\min_2_reg_2922_reg[17] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[17] ' (FDSE) to '\min_2_reg_2922_reg[18] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[18] ' (FDSE) to '\min_2_reg_2922_reg[19] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[19] ' (FDSE) to '\min_2_reg_2922_reg[20] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[20] ' (FDSE) to '\min_2_reg_2922_reg[21] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[21] ' (FDSE) to '\min_2_reg_2922_reg[22] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[22] ' (FDSE) to '\min_2_reg_2922_reg[23] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[23] ' (FDSE) to '\min_2_reg_2922_reg[24] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[24] ' (FDSE) to '\min_2_reg_2922_reg[25] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[25] ' (FDSE) to '\min_2_reg_2922_reg[26] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[26] ' (FDSE) to '\min_2_reg_2922_reg[27] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[27] ' (FDSE) to '\min_2_reg_2922_reg[28] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[28] ' (FDSE) to '\min_2_reg_2922_reg[29] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[29] ' (FDSE) to '\min_2_reg_2922_reg[30] '
INFO: [Synth 8-3886] merging instance '\min_2_reg_2922_reg[30] ' (FDSE) to '\min_2_reg_2922_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loc_cnt_cast1_reg_15528_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loc_cnt_cast1_reg_15528_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loc_cnt_cast1_reg_15528_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast3133_cast_reg_15629_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast3131_cast_reg_15624_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\left_buffer_idx_1_reg_15450_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast1_reg_15564_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast_reg_15559_reg[1] )
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_read/start_addr_reg[0] ' (FDRE) to 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_read/start_addr_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_write/start_addr_reg[0] ' (FDRE) to 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_write/start_addr_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_index_cast3133_cast_reg_15629_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast3133_cast_reg_15629_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_index_cast3131_cast_reg_15624_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast3131_cast_reg_15624_reg[12] )
INFO: [Synth 8-3886] merging instance '\left_buffer_idx_s_reg_15457_reg[3] ' (FDE) to '\bytes_per_window_line_reg_15442_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\left_buffer_idx_1_reg_15450_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\left_buffer_idx_1_reg_15450_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\left_buffer_idx_1_reg_15450_reg[3] )
INFO: [Synth 8-3886] merging instance '\mem_index_cast8_reg_15604_reg[10] ' (FDE) to '\mem_index_cast8_reg_15604_reg[9] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast7_reg_15599_reg[8] ' (FDE) to '\mem_index_cast7_reg_15599_reg[10] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast7_reg_15599_reg[9] ' (FDE) to '\mem_index_cast7_reg_15599_reg[10] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast6_reg_15594_reg[14] ' (FDE) to '\mem_index_cast2_reg_15569_reg[14] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast6_reg_15594_reg[13] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast6_reg_15594_reg[12] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast5_reg_15589_reg[14] ' (FDE) to '\mem_index_cast2_reg_15569_reg[14] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast5_reg_15589_reg[13] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast5_reg_15589_reg[12] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast4_reg_15584_reg[14] ' (FDE) to '\mem_index_cast2_reg_15569_reg[14] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast4_reg_15584_reg[13] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast4_reg_15584_reg[12] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3_reg_15574_reg[14] ' (FDE) to '\mem_index_cast2_reg_15569_reg[14] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3_reg_15574_reg[13] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3_reg_15574_reg[12] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast2_reg_15569_reg[14] ' (FDE) to '\mem_index_cast_reg_15559_reg[14] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast2_reg_15569_reg[13] ' (FDE) to '\mem_index_cast2_reg_15569_reg[12] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast2_reg_15569_reg[12] ' (FDE) to '\mem_index_cast_reg_15559_reg[13] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast1_reg_15564_reg[14] ' (FDE) to '\mem_index_cast_reg_15559_reg[14] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast1_reg_15564_reg[13] ' (FDE) to '\mem_index_cast_reg_15559_reg[13] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast1_reg_15564_reg[12] ' (FDE) to '\mem_index_cast_reg_15559_reg[13] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast1_reg_15564_reg[10] ' (FDE) to '\mem_index_cast1_reg_15564_reg[9] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast1_reg_15564_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_index_cast1_reg_15564_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast_reg_15559_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_index_cast_reg_15559_reg[14] )
INFO: [Synth 8-3886] merging instance '\mem_index_cast_reg_15559_reg[12] ' (FDE) to '\mem_index_cast_reg_15559_reg[13] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_index_cast_reg_15559_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_index_cast_reg_15559_reg[2] )
INFO: [Synth 8-3886] merging instance '\mem_index_cast_reg_15559_reg[8] ' (FDE) to '\mem_index_cast_reg_15559_reg[10] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast_reg_15559_reg[9] ' (FDE) to '\mem_index_cast_reg_15559_reg[10] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[0] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[1] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[2] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[3] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[4] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[5] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[6] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[7] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[8] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[9] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[10] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[11] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[12] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[13] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[14] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[15] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[16] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[17] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[18] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[19] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[20] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[21] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[22] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[23] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[24] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[25] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[26] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[27] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[28] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[29] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[30] ' (FDRE) to 'disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disparity_pixel_coprocessor_AXILiteS_s_axi_U/\int_ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loc_cnt_3_cast_reg_15539_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loc_cnt_3_cast_reg_15539_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_add19_i32_shr_cast_reg_15634_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_add19_i32_shr_cast_reg_15634_reg[30] )
INFO: [Synth 8-3886] merging instance '\gepindex10_reg_15832_reg[1] ' (FDSE) to '\gepindex10_reg_15832_reg[0] '
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[0] ' (FDRE) to 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[0] ' (FDRE) to 'disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disparity_pixel_coprocessor_MASTER_BUS_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance '\mem_index_cast8_reg_15604_reg[4] ' (FDE) to '\mem_index_cast1_reg_15564_reg[4] '
INFO: [Synth 8-3886] merging instance '\tmp_193_reg_18861_reg[0] ' (FDE) to '\tmp_193_reg_18861_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_102_reg_18796_reg[0] ' (FDE) to '\tmp_102_reg_18796_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_66_reg_16372_reg[0] ' (FDE) to '\tmp_66_reg_16372_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_63_reg_16307_reg[0] ' (FDE) to '\tmp_63_reg_16307_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_59_reg_16237_reg[0] ' (FDE) to '\tmp_59_reg_16237_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_55_reg_16162_reg[0] ' (FDE) to '\tmp_55_reg_16162_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_51_reg_16087_reg[0] ' (FDE) to '\tmp_51_reg_16087_reg[1] '
INFO: [Synth 8-3886] merging instance '\tmp_47_reg_16012_reg[0] ' (FDE) to '\tmp_47_reg_16012_reg[1] '
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[31] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_wreq/q_reg[30] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/align_len_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/align_len_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/start_addr_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/start_addr_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/end_addr_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/end_addr_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/start_addr_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/start_addr_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_resp_to_user/q_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/fifo_resp_to_user/q_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/sect_addr_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/sect_addr_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/could_multi_bursts.awaddr_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/could_multi_bursts.awaddr_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/bresp_tmp_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_write/bresp_tmp_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/fifo_rreq/q_reg[31] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/fifo_rreq/q_reg[30] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/start_addr_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/start_addr_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/start_addr_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/start_addr_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/align_len_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/align_len_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/end_addr_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/end_addr_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/sect_addr_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/sect_addr_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/could_multi_bursts.araddr_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/could_multi_bursts.araddr_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/fifo_rdata/q_reg[33] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/fifo_rdata/q_reg[32] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/bus_equal_gen.resp_buf_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\bus_read/bus_equal_gen.resp_buf_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_MASTER_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[31] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[30] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[29] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[28] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[27] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[26] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[25] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[24] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[23] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[22] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[21] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[20] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[19] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[18] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[17] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[16] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[15] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[14] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[13] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[12] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[11] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[10] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[9] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[8] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[7] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[6] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[5] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[4] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[3] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[2] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[1] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (\int_ap_return_reg[0] ) is unused and will be removed from module disparity_pixel_coprocessor_AXILiteS_s_axi.
INFO: [Synth 8-3886] merging instance '\gepindex58_reg_18464_reg[1] ' (FDSE) to '\gepindex58_reg_18464_reg[0] '
INFO: [Synth 8-3886] merging instance '\gepindex15_reg_15899_reg[1] ' (FDSE) to '\gepindex15_reg_15899_reg[0] '
INFO: [Synth 8-3886] merging instance '\tmp_81_reg_18505_reg[0] ' (FDE) to '\tmp_81_reg_18505_reg[1] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3133_cast_reg_15629_reg[3] ' (FDE) to '\mem_index_cast6_reg_15594_reg[3] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3133_cast_reg_15629_reg[4] ' (FDE) to '\mem_index_cast6_reg_15594_reg[4] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3133_cast_reg_15629_reg[5] ' (FDE) to '\mem_index_cast6_reg_15594_reg[5] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3131_cast_reg_15624_reg[3] ' (FDE) to '\mem_index_cast5_reg_15589_reg[3] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3131_cast_reg_15624_reg[4] ' (FDE) to '\mem_index_cast5_reg_15589_reg[4] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast3131_cast_reg_15624_reg[5] ' (FDE) to '\mem_index_cast5_reg_15589_reg[5] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast11_reg_15619_reg[3] ' (FDE) to '\mem_index_cast4_reg_15584_reg[3] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast11_reg_15619_reg[4] ' (FDE) to '\mem_index_cast4_reg_15584_reg[4] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast11_reg_15619_reg[5] ' (FDE) to '\mem_index_cast4_reg_15584_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\left_buffer_idx_3_reg_15464_reg[3] )
INFO: [Synth 8-3886] merging instance '\mem_index_cast10_reg_15614_reg[3] ' (FDE) to '\mem_index_cast3_reg_15574_reg[3] '
INFO: [Synth 8-3886] merging instance '\mem_index_cast10_reg_15614_reg[4] ' (FDE) to '\mem_index_cast3_reg_15574_reg[4] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loc_cnt_cast_reg_15533_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loc_cnt_cast_reg_15533_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bytes_per_window_line_reg_15442_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bytes_per_window_line_reg_15442_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bytes_per_window_line_reg_15442_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loc_cnt_reg_15522_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/\y_4_5_cast_i_reg_7991_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc2841_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[10] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[9] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[8] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[7] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[6] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[5] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[4] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[3] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[2] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
WARNING: [Synth 8-3332] Sequential element (\y_4_5_cast_i_reg_7991_reg[1] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc2841.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/\y_2_5_cast_i_reg_7992_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\morphological_filter_Block_crit_edge_i_i_i_i338_p_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\morphological_filter_Block_crit_edge_i_i_i_i338_p_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc1581_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[10] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[9] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[8] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[7] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[6] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[5] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[4] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[3] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[2] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
WARNING: [Synth 8-3332] Sequential element (\y_2_5_cast_i_reg_7992_reg[1] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc1581.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/\y_6_5_cast_i_reg_6914_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc4101_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[10] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[9] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[8] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[7] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[6] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[5] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[4] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[3] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
WARNING: [Synth 8-3332] Sequential element (\y_6_5_cast_i_reg_6914_reg[2] ) is unused and will be removed from module morphological_filter_Loop_loop_height_proc4101.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc321_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dmul_64ns_64ns_64_6_max_dsp_U1/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_AXIvideo2Mat_8_720_1280_0_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Mat2AXIvideo_8_720_1280_0_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\wdw_val_0_3_out_def_channel_fu_312_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morphological_filter_Loop_loop_height_proc_U0/\morphological_filter_dsqrt_64ns_64ns_64_31_U3/morphological_filter_ap_dsqrt_29_no_dsp_64_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:26:30 ; elapsed = 00:26:53 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 2931 ; free virtual = 12488
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:26:30 ; elapsed = 00:26:53 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 2931 ; free virtual = 12488

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |disparity_pixel_coprocessor__GB0       |           1|      9928|
|2     |disparity_pixel_coprocessor__GB1       |           1|      2921|
|3     |disparity_pixel_coprocessor__GB2       |           1|      3338|
|4     |disparity_pixel_coprocessor__GB3       |           1|      8760|
|5     |disparity_pixel_coprocessor__GB4       |           1|      9066|
|6     |morphological_filter__GB0              |           1|     17723|
|7     |morphological_filter__GB1              |           1|     17735|
|8     |morphological_filter__GB2              |           1|     20846|
|9     |morphological_filter__GB3              |           1|     20166|
|10    |morphological_filter__GB4              |           1|     18849|
|11    |system_sys_audio_clkgen_0_clk_wiz__GC0 |           1|         4|
|12    |system__GCB0                           |           1|     25303|
|13    |system__GCB1                           |           1|     16352|
|14    |system_axi_vdma_0_1                    |           1|     11640|
|15    |system_top__GC0                        |           1|        70|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1' to pin 'sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:26:51 ; elapsed = 00:27:15 . Memory (MB): peak = 2501.609 ; gain = 1659.910 ; free physical = 2840 ; free virtual = 12405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:27:25 ; elapsed = 00:27:50 . Memory (MB): peak = 2573.312 ; gain = 1731.613 ; free physical = 2745 ; free virtual = 12314
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |disparity_pixel_coprocessor__GB0       |           1|      9927|
|2     |disparity_pixel_coprocessor__GB1       |           1|      2920|
|3     |disparity_pixel_coprocessor__GB2       |           1|      3337|
|4     |disparity_pixel_coprocessor__GB3       |           1|      8734|
|5     |disparity_pixel_coprocessor__GB4       |           1|      9056|
|6     |morphological_filter__GB0              |           1|     17723|
|7     |morphological_filter__GB1              |           1|     17735|
|8     |morphological_filter__GB2              |           1|     20846|
|9     |morphological_filter__GB3              |           1|     20166|
|10    |morphological_filter__GB4              |           1|     18849|
|11    |system_sys_audio_clkgen_0_clk_wiz__GC0 |           1|         4|
|12    |system__GCB0                           |           1|     25303|
|13    |system__GCB1                           |           1|     16352|
|14    |system_axi_vdma_0_1                    |           1|     11640|
|15    |system_top__GC0                        |           1|        70|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/right_buffer_U/disparity_pixel_coprocessor_left_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/right_buffer_U/disparity_pixel_coprocessor_left_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/left_buffer_U/disparity_pixel_coprocessor_left_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/left_buffer_U/disparity_pixel_coprocessor_left_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/rBufTmp_U/disparity_pixel_coprocessor_rBufTmp_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/llBufTmp_U/disparity_pixel_coprocessor_lrBufTmp_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/llBufTmp_U/disparity_pixel_coprocessor_lrBufTmp_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/llBufTmp_U/disparity_pixel_coprocessor_lrBufTmp_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lrBufTmp_U/disparity_pixel_coprocessor_lrBufTmp_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lrBufTmp_U/disparity_pixel_coprocessor_lrBufTmp_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lrBufTmp_U/disparity_pixel_coprocessor_lrBufTmp_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_10_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_11_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_12_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_13_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_14_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_15_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_16_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_17_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_18_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_19_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_10_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_11_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_12_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_13_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_14_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_15_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_16_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_17_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_18_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_19_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_10_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_11_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_12_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_13_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_14_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_15_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_16_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_17_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_18_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_19_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_10_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_11_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_12_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_13_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_14_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_15_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_16_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_17_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_18_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_19_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:28:39 ; elapsed = 00:29:04 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2663 ; free virtual = 12231
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:28:39 ; elapsed = 00:29:04 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2663 ; free virtual = 12231

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:28:39 ; elapsed = 00:29:04 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2663 ; free virtual = 12231
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/i_tx_core/hdmi_enable_reg is being inverted and renamed to inst/i_tx_core/hdmi_enable_reg_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:492]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:492]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:402]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sefo/devel/dev_boards/zedBoard/self-backed/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:28:47 ; elapsed = 00:29:13 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2664 ; free virtual = 12232
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:28:48 ; elapsed = 00:29:14 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2663 ; free virtual = 12232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_1_0' in module 'fifo_generator_v13_0_1_synth' to reference 'reset_blk_ramfifo' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1_0' in module 'axi_vdma__parameterized1' to reference 'axi_vdma_vid_cdc__parameterized0' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1_0' in module 'axi_vdma__parameterized1' to reference 'axi_vdma_vid_cdc__parameterized1' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1_0' in module 'fifo_generator_v13_0_1_synth__parameterized6' to reference 'reset_blk_ramfifo__parameterized10' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1_0' in module 'fifo_generator_v13_0_1_synth__parameterized7' to reference 'reset_blk_ramfifo_235' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1_0' in module 'fifo_generator_v13_0_1_synth__parameterized5' to reference 'reset_blk_ramfifo_258' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1_0' in module 'fifo_generator_v13_0_1_synth__parameterized4' to reference 'reset_blk_ramfifo_260' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1_0' in module 'fifo_generator_v13_0_1_synth__parameterized3' to reference 'reset_blk_ramfifo_277' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:29:14 ; elapsed = 00:29:41 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2664 ; free virtual = 12232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:29:15 ; elapsed = 00:29:41 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2664 ; free virtual = 12232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:29:18 ; elapsed = 00:29:45 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2664 ; free virtual = 12232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:29:19 ; elapsed = 00:29:45 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2664 ; free virtual = 12232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__2  |     1|
|4     |DSP48E__3  |     1|
|5     |DSP48E__4  |     1|
|6     |DSP48E__5  |     1|
|7     |DSP48E__6  |     1|
|8     |DSP48E__7  |     1|
|9     |DSP48E__8  |     1|
|10    |BIBUF      |   130|
|11    |BUFG       |     7|
|12    |CARRY4     |  2922|
|13    |DSP48E1    |     1|
|14    |DSP48E1_10 |     1|
|15    |DSP48E1_11 |     1|
|16    |DSP48E1_12 |     1|
|17    |DSP48E1_13 |     1|
|18    |DSP48E1_14 |     1|
|19    |DSP48E1_15 |     1|
|20    |DSP48E1_16 |     1|
|21    |DSP48E1_17 |     1|
|22    |DSP48E1_18 |     1|
|23    |DSP48E1_3  |     1|
|24    |DSP48E1_4  |     1|
|25    |DSP48E1_5  |     1|
|26    |DSP48E1_6  |     1|
|27    |DSP48E1_7  |     1|
|28    |DSP48E1_8  |     1|
|29    |DSP48E1_9  |     1|
|30    |LUT1       |  3500|
|31    |LUT2       |  8176|
|32    |LUT3       |  7064|
|33    |LUT4       |  8724|
|34    |LUT5       |  4872|
|35    |LUT6       | 12521|
|36    |MMCME2_ADV |     2|
|37    |MUXCY      |  1977|
|38    |MUXCY_L    |    18|
|39    |MUXF7      |   387|
|40    |MUXF8      |     1|
|41    |ODDR       |     1|
|42    |PS7        |     1|
|43    |RAM32M     |    22|
|44    |RAM32X1D   |     2|
|45    |RAMB18E1   |     4|
|46    |RAMB18E1_1 |     3|
|47    |RAMB18E1_2 |    40|
|48    |RAMB36E1   |     8|
|49    |RAMB36E1_1 |     8|
|50    |RAMB36E1_2 |     1|
|51    |RAMB36E1_3 |     1|
|52    |SRL16      |     1|
|53    |SRL16E     |  2736|
|54    |SRLC32E    |   554|
|55    |XORCY      |  1912|
|56    |FDCE       |  1392|
|57    |FDE        |    16|
|58    |FDPE       |   197|
|59    |FDR        |    30|
|60    |FDRE       | 41702|
|61    |FDSE       |  1640|
|62    |IBUF       |     3|
|63    |IOBUF      |    38|
|64    |OBUF       |    25|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:29:19 ; elapsed = 00:29:45 . Memory (MB): peak = 2657.102 ; gain = 1815.402 ; free physical = 2664 ; free virtual = 12232
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1588 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:28:00 ; elapsed = 00:28:35 . Memory (MB): peak = 2661.016 ; gain = 1324.359 ; free physical = 2664 ; free virtual = 12232
Synthesis Optimization Complete : Time (s): cpu = 00:29:19 ; elapsed = 00:29:46 . Memory (MB): peak = 2661.016 ; gain = 1819.316 ; free physical = 2662 ; free virtual = 12230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7035 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/sys_audio_clkgen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 786 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 560 instances
  DSP48E => DSP48E1: 9 instances
  FDE => FDRE: 16 instances
  FDR => FDRE: 30 instances
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
7060 Infos, 483 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:31:40 ; elapsed = 00:30:10 . Memory (MB): peak = 2713.129 ; gain = 1722.527 ; free physical = 4789 ; free virtual = 14367
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2745.145 ; gain = 32.016 ; free physical = 4771 ; free virtual = 14364
report_utilization: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2745.145 ; gain = 0.000 ; free physical = 4771 ; free virtual = 14364
INFO: [Common 17-206] Exiting Vivado at Sat Mar 25 16:26:22 2017...
