timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use NMOS_4T_77406006_X2_Y1_1679758483 NMOS_4T_77406006_X2_Y1_1679758483_0 1 0 860 0 1 1512
use NMOS_4T_77406006_X2_Y1_1679758483 NMOS_4T_77406006_X2_Y1_1679758483_1 1 0 172 0 1 1512
use NMOS_S_74334133_X2_Y1_1679758484 NMOS_S_74334133_X2_Y1_1679758484_0 1 0 0 0 -1 1512
use INV_46031338_PG0_0_0_1679758481 INV_46031338_PG0_0_0_1679758481_0 1 0 3096 0 1 0
use SCM_PMOS_23436893_X2_Y1_1679758485 SCM_PMOS_23436893_X2_Y1_1679758485_0 1 0 688 0 -1 1512
use STAGE2_INV_90501218_PG0_0_0_1679758482 STAGE2_INV_90501218_PG0_0_0_1679758482_0 -1 0 3096 0 1 0
node "VREF" 0 0 1204 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VIN" 0 0 516 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VBIAS" 0 0 344 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "OUT" 0 0 3440 1428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2720_1484#" 2 264.942 2720 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37296 1444 7168 480 0 0 0 0 0 0 0 0
node "m1_1172_1316#" 4 -196.567 1172 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 58912 2440 21280 984 0 0 0 0 0 0 0 0
node "m1_602_1568#" 2 245.886 602 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21056 864 15344 772 38080 796 0 0 0 0 0 0
node "m1_688_1652#" 1 99.8184 688 1652 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_312_1400#" 1 164.903 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "VDD" 20 3732.94 1172 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51632 2404 338240 13088 576000 7520 472000 4472 0 0 0 0
node "VSS" 15 2005.86 484 2828 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33600 1648 231112 9150 586880 7976 606520 6084 0 0 0 0
node "w_1548_1506#" 1349 383.4 1548 1506 nw 0 0 0 0 127800 1452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_1172_1316#" "w_1548_1506#" 103.571
cap "VSS" "VDD" 1714.06
cap "m1_312_1400#" "m1_1172_1316#" 0.104101
cap "m1_688_1652#" "VDD" 2.05498
cap "m1_602_1568#" "VSS" 242.512
cap "m1_688_1652#" "m1_602_1568#" 175.916
cap "m1_1172_1316#" "VSS" 303.6
cap "m1_602_1568#" "VDD" 26.1616
cap "m1_1172_1316#" "VDD" 220.351
cap "m1_602_1568#" "m1_1172_1316#" 127.171
cap "m1_2720_1484#" "VSS" 230.192
cap "w_1548_1506#" "VSS" 49.2809
cap "m1_688_1652#" "w_1548_1506#" 1.83675
cap "m1_312_1400#" "VSS" 157.434
cap "m1_312_1400#" "m1_688_1652#" 3.80617
cap "m1_2720_1484#" "VDD" 32.6215
cap "w_1548_1506#" "VDD" 53.5616
cap "m1_312_1400#" "VDD" 13.0808
cap "m1_602_1568#" "m1_2720_1484#" 0.0220402
cap "m1_602_1568#" "w_1548_1506#" 1.68951
cap "m1_688_1652#" "VSS" 49.6119
cap "m1_312_1400#" "m1_602_1568#" 1.45959
cap "m1_2720_1484#" "m1_1172_1316#" 3.65579
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VREF" 1.445
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 0.855374
cap "VDD" "VBIAS" 76.5732
cap "VSS" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 0.906016
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VSS" 70.652
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 0.616142
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 0.494927
cap "VBIAS" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 1.47505
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VDD" 64.1692
cap "VDD" "VSS" 385.414
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VBIAS" 41.6866
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 11.5744
cap "VBIAS" "VSS" 2.47054
cap "VBIAS" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 0.258422
cap "VBIAS" "VIN" 0.961339
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VBIAS" 0.412315
cap "VSS" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" 22.9486
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" 38.5643
cap "VSS" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 32.5971
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" 0.140805
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 2.20903
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" 81.6135
cap "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 0.161559
cap "VSS" "VBIAS" 0.201855
cap "VDD" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 177.685
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "VBIAS" 0.142226
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "VSS" 17.6008
cap "VSS" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 0.0266311
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 0.0770825
cap "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" "VSS" 11.7673
cap "VDD" "VBIAS" 2.32421
cap "VDD" "VSS" 1325.88
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 147.679
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 1.23512
cap "VDD" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.416396
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" 2.26305
cap "VREF" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" 0.477684
cap "VSS" "VDD" 523.087
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.27471
cap "VSS" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 2.21112
cap "VSS" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 184.284
cap "VDD" "OUT" 23.1285
cap "VDD" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 25.6305
cap "OUT" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" -2.74286
cap "VSS" "OUT" 44.5928
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 45.7071
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 1.61607
cap "VDD" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 83.6605
cap "VSS" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 34.2519
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "VREF" 0.832135
cap "VSS" "VREF" 109.399
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/m1_312_1400#" 0.118647
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "VREF" 10.0742
cap "VIN" "VDD" 0.689012
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VREF" 2.33739
cap "VIN" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 2.58798
cap "VIN" "VSS" 127.842
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 53.8543
cap "VIN" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 19.7858
cap "VDD" "VSS" 191.052
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 42.6468
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VIN" 0.247499
cap "VSS" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 72.8547
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 32.7762
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VDD" 163.873
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "VSS" 504.343
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 218.054
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VSS" 167.723
cap "VIN" "VBIAS" 0.961339
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 249.139
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 1.08199
cap "VSS" "VBIAS" 10.1762
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "VBIAS" 0.0760244
cap "VIN" "VREF" 37.6851
cap "VDD" "VREF" 5.22185
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VDD" 6.13244
cap "VSS" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 179.265
cap "VDD" "VREF" 24.814
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 219.018
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.0456505
cap "VREF" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.253604
cap "VSS" "VDD" 600.668
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" -0.23282
cap "VIN" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 0.365324
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 1.90008
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "OUT" 0.157264
cap "VSS" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 21.4204
cap "VDD" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 123.945
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 0.520015
cap "VIN" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 1.42181
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 42.8394
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "VREF" 2.54126
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 6.0118
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 136.707
cap "VIN" "VSS" 0.0130009
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "VSS" 37.781
cap "VIN" "VDD" 0.123837
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "VDD" 93.4028
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "VSS" 257.597
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "VDD" 72.1089
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VREF" 0.646632
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.108334
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 123.263
cap "VREF" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" 32.617
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" -9.24585
cap "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "VSS" 24.2977
cap "VSS" "VREF" 8.01022
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "OUT" 2.93334
cap "VREF" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.11172
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "VSS" 0.0107121
cap "VSS" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 430.855
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "OUT" 1.12625
cap "OUT" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 65.6055
cap "VSS" "VDD" 430.84
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 39.2866
cap "SCM_PMOS_23436893_X2_Y1_1679758485_0/a_200_252#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.0142356
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.0513702
cap "VDD" "OUT" 126.418
cap "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" "VDD" 98.101
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 0.336999
cap "VDD" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" 0.0191765
cap "VSS" "OUT" 38.5354
cap "VSS" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_230_483#" 32.6404
cap "VSS" "SCM_PMOS_23436893_X2_Y1_1679758485_0/a_200_252#" 0.090704
cap "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "VDD" 0.238635
cap "VDD" "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" 423.076
cap "VSS" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" -0.0959467
cap "SCM_PMOS_23436893_X2_Y1_1679758485_0/w_0_0#" "VSS" 10.0316
cap "VSS" "INV_46031338_PG0_0_0_1679758481_0/PMOS_S_33331942_X2_Y1_1679758481_1679758481_0/w_0_0#" 23.3991
merge "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_0/a_147_483#" "INV_46031338_PG0_0_0_1679758481_0/VSUBS" -3693.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -13104 -916 0 0 0 0 0 0 0 0
merge "INV_46031338_PG0_0_0_1679758481_0/VSUBS" "INV_46031338_PG0_0_0_1679758481_0/NMOS_S_74334133_X2_Y1_1679758480_1679758481_0/a_147_483#"
merge "INV_46031338_PG0_0_0_1679758481_0/NMOS_S_74334133_X2_Y1_1679758480_1679758481_0/a_147_483#" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/VSUBS"
merge "STAGE2_INV_90501218_PG0_0_0_1679758482_0/VSUBS" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_147_483#"
merge "STAGE2_INV_90501218_PG0_0_0_1679758482_0/NMOS_S_74334133_X2_Y1_1679758480_1679758482_1/a_147_483#" "SCM_PMOS_23436893_X2_Y1_1679758485_0/VSUBS"
merge "SCM_PMOS_23436893_X2_Y1_1679758485_0/VSUBS" "NMOS_S_74334133_X2_Y1_1679758484_0/a_147_483#"
merge "NMOS_S_74334133_X2_Y1_1679758484_0/a_147_483#" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_241_1232#"
merge "NMOS_4T_77406006_X2_Y1_1679758483_1/a_241_1232#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_241_1232#"
merge "NMOS_4T_77406006_X2_Y1_1679758483_0/a_241_1232#" "VSUBS"
merge "VSUBS" "VSS"
merge "SCM_PMOS_23436893_X2_Y1_1679758485_0/a_200_252#" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" -964.646 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1904 -180 -1792 -176 0 0 0 0 0 0 0 0
merge "NMOS_4T_77406006_X2_Y1_1679758483_1/a_230_483#" "m1_602_1568#"
merge "INV_46031338_PG0_0_0_1679758481_0/PMOS_S_33331942_X2_Y1_1679758481_1679758481_0/w_0_0#" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" -4541.28 0 0 0 0 -75708 -4476 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12544 -896 0 0 0 0 0 0 0 0
merge "STAGE2_INV_90501218_PG0_0_0_1679758482_0/PMOS_S_33331942_X2_Y1_1679758481_1679758482_0/w_0_0#" "SCM_PMOS_23436893_X2_Y1_1679758485_0/w_0_0#"
merge "SCM_PMOS_23436893_X2_Y1_1679758485_0/w_0_0#" "VDD"
merge "VDD" "w_1548_1506#"
merge "STAGE2_INV_90501218_PG0_0_0_1679758482_0/m1_1000_560#" "SCM_PMOS_23436893_X2_Y1_1679758485_0/a_402_483#" -1293.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -3584 -240 0 0 0 0 0 0 0 0
merge "SCM_PMOS_23436893_X2_Y1_1679758485_0/a_402_483#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#"
merge "NMOS_4T_77406006_X2_Y1_1679758483_0/a_230_483#" "m1_1172_1316#"
merge "NMOS_4T_77406006_X2_Y1_1679758483_0/a_200_252#" "VREF" -98.5071 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_74334133_X2_Y1_1679758484_0/a_230_483#" "NMOS_4T_77406006_X2_Y1_1679758483_1/a_147_483#" -870.176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10976 -840 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_77406006_X2_Y1_1679758483_1/a_147_483#" "m1_312_1400#"
merge "m1_312_1400#" "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#"
merge "NMOS_4T_77406006_X2_Y1_1679758483_0/a_147_483#" "m1_688_1652#"
merge "INV_46031338_PG0_0_0_1679758481_0/m1_226_560#" "STAGE2_INV_90501218_PG0_0_0_1679758482_0/m1_312_1400#" -1527.89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "STAGE2_INV_90501218_PG0_0_0_1679758482_0/m1_312_1400#" "m1_2720_1484#"
