# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../trabajo.srcs/sources_1/new/top.vhd" \
"../../../../trabajo.srcs/sources_1/imports/SED/fsm.vhd" \
"../../../../trabajo.srcs/sources_1/new/formadorpalabra.vhd" \
"../../../../trabajo.srcs/sources_1/imports/SED/synchrnzr.vhd" \
"../../../../trabajo.srcs/sources_1/imports/SED/edgedtctr.vhd" \
"../../../../trabajo.srcs/sources_1/imports/SED/luces.vhd" \
"../../../../trabajo.srcs/sources_1/imports/SED/comprobadorpalabra.vhd" \
"../../../../trabajo.srcs/sim_1/new/top_tb.vhd" \

# Do not sort compile order
nosort
