#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023cb316c4b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023cb316c640 .scope module, "tb_ram_64x8" "tb_ram_64x8" 3 22;
 .timescale 0 0;
v0000023cb31b42e0_0 .var "address", 5 0;
v0000023cb31b4380_0 .var "clk", 0 0;
v0000023cb31b4420_0 .net "data", 7 0, v0000023cb3166fb0_0;  1 drivers
v0000023cb31b44c0_0 .var "din", 7 0;
v0000023cb31b4560_0 .var "wr", 0 0;
S_0000023cb3166d80 .scope module, "DUT" "ram_64x8" 3 30, 3 1 0, S_0000023cb316c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr";
    .port_info 2 /INPUT 6 "address";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 8 "data";
v0000023cb3166f10_0 .net "address", 5 0, v0000023cb31b42e0_0;  1 drivers
v0000023cb316bf40_0 .net "clk", 0 0, v0000023cb31b4380_0;  1 drivers
v0000023cb3166fb0_0 .var "data", 7 0;
v0000023cb3167050_0 .net "din", 7 0, v0000023cb31b44c0_0;  1 drivers
v0000023cb31670f0 .array "ram", 63 0, 7 0;
v0000023cb31b4240_0 .net "wr", 0 0, v0000023cb31b4560_0;  1 drivers
E_0000023cb31bae20 .event posedge, v0000023cb316bf40_0;
    .scope S_0000023cb3166d80;
T_0 ;
    %wait E_0000023cb31bae20;
    %load/vec4 v0000023cb31b4240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000023cb3167050_0;
    %load/vec4 v0000023cb3166f10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb31670f0, 0, 4;
T_0.0 ;
    %load/vec4 v0000023cb3166f10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000023cb31670f0, 4;
    %assign/vec4 v0000023cb3166fb0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023cb316c640;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023cb31b4380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023cb31b4560_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023cb31b42e0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023cb31b44c0_0, 0, 8;
    %vpi_call/w 3 44 "$monitor", "At time %0t, clk = %b, address = %h, din = %h, data = %h", $time, v0000023cb31b4380_0, v0000023cb31b42e0_0, v0000023cb31b44c0_0, v0000023cb31b4420_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb31b4560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023cb31b42e0_0, 0, 6;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000023cb31b44c0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023cb31b42e0_0, 0, 6;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0000023cb31b44c0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023cb31b42e0_0, 0, 6;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0000023cb31b44c0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023cb31b4560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023cb31b42e0_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023cb31b42e0_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023cb31b42e0_0, 0, 6;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000023cb316c640;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000023cb31b4380_0;
    %inv;
    %store/vec4 v0000023cb31b4380_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "ram.v";
