// Seed: 3811260171
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3
);
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output logic id_4
);
  parameter id_6 = 1;
  always_latch id_4 = -1;
  parameter integer id_7 = id_6;
  or primCall (id_2, id_0, id_3, id_1, id_6, id_7);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire [1 : -1] id_8;
endmodule
module module_2 ();
  localparam id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  module_2 modCall_1 ();
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wor id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_14 = id_11;
  wire id_17;
  wire id_18;
  assign id_5 = -1;
endmodule
