/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  reg [3:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  reg [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  reg [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_4z[1] ? celloutsig_1_9z[2] : celloutsig_1_10z[1];
  assign celloutsig_1_7z = ~(celloutsig_1_4z[1] & celloutsig_1_0z);
  assign celloutsig_0_3z = ~((in_data[56] | in_data[78]) & in_data[38]);
  assign celloutsig_1_2z = in_data[141] ^ celloutsig_1_0z;
  assign celloutsig_0_2z = in_data[71] ^ celloutsig_0_0z[1];
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ celloutsig_0_1z[7]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z ^ celloutsig_0_2z);
  assign celloutsig_1_11z = { celloutsig_1_9z[1], celloutsig_1_5z, celloutsig_1_0z } + celloutsig_1_9z[11:6];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, in_data[189:187] };
  assign celloutsig_1_0z = ! in_data[136:134];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || { in_data[177], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[122:120] % { 1'h1, in_data[184], celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[40:37] >> { celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_8z = { in_data[168:164], celloutsig_1_0z } <<< { celloutsig_1_6z[5:1], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[8:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } <<< celloutsig_1_6z[11:0];
  assign celloutsig_1_19z = celloutsig_1_11z <<< { celloutsig_1_11z[3:0], celloutsig_1_14z, celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[27:24];
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_6z = in_data[134:121];
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_10z = celloutsig_1_8z[3:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_18z = ~((celloutsig_1_13z[0] & celloutsig_1_5z[0]) | (celloutsig_1_10z[3] & celloutsig_1_14z));
  assign celloutsig_0_1z[9:4] = ~ { in_data[58:57], celloutsig_0_0z };
  assign celloutsig_0_1z[3:0] = celloutsig_0_1z[7:4];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
