// Seed: 2287738481
module module_0;
  assign id_1 = 1 & id_1 - 1 < 1'b0;
  assign module_1.id_5 = 0;
  id_2(
      1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6
);
  assign id_5 = 1;
  nor primCall (id_0, id_1, id_3, id_4, id_6);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
