# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/8c62/hdl" --include "/opt/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/ip/BRAM64_512/sim/BRAM64_512.v" \
"../../../../../Verilog_src/poly_arithmetic/butterfly_unit.v" \
"../../../../../Verilog_src/poly_arithmetic/ntt_const_lut.v" \
"../../../../../Verilog_src/poly_arithmetic/ntt_index_generator.v" \
"../../../../../Verilog_src/poly_arithmetic/polinomial_multiplication_input.v" \
"../../../../../Verilog_src/poly_arithmetic/polinomial_multiplication_output.v" \
"../../../../../Verilog_src/poly_arithmetic/polynomial_multiplication.v" \
"../../../../project_1.srcs/sim_1/new/tb_polmul.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
