{
    "code": "```verilog\nmodule TopModule (\n    input  [15:0] in,\n    output [7:0]  out_hi,\n    output [7:0]  out_lo\n);\n    assign out_hi = in[15:8];\n    assign out_lo = in[7:0];\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}