// Seed: 3089811198
`define pp_5 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
`define pp_6 0
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    output id_4
);
  reg id_5;
  generate
    always @(id_0 or posedge 1'h0 != 1'b0) begin
      if (id_5) begin
        SystemTFIdentifier;
        id_4 <= 1;
      end
    end
    if (1) begin
      type_0 id_6 (
          id_2#(.id_1(1)),
          id_2 == id_1,
          1 | id_3
      );
      type_1 id_7 (
          .id_0(id_2),
          .id_1(1)
      );
    end
  endgenerate
  assign id_4 = id_5;
  defparam id_8.id_9 = id_8;
  logic id_10 = 1;
endmodule
