

================================================================
== Vivado HLS Report for 'single_conv_calculat'
================================================================
* Date:           Sun Dec  6 12:52:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution4_partition
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cal_conv_2_0_load = load i32* @cal_conv_2_0, align 8" [conv.cpp:34]   --->   Operation 5 'load' 'cal_conv_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_2_0_load = load i32* @kernel_2_0, align 8" [conv.cpp:34]   --->   Operation 6 'load' 'kernel_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (8.47ns)   --->   "%mul_ln34_6 = mul nsw i32 %cal_conv_2_0_load, %kernel_2_0_load" [conv.cpp:34]   --->   Operation 7 'mul' 'mul_ln34_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cal_conv_2_1_load = load i32* @cal_conv_2_1, align 4" [conv.cpp:34]   --->   Operation 8 'load' 'cal_conv_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_2_1_load = load i32* @kernel_2_1, align 4" [conv.cpp:34]   --->   Operation 9 'load' 'kernel_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (8.47ns)   --->   "%mul_ln34_7 = mul nsw i32 %cal_conv_2_1_load, %kernel_2_1_load" [conv.cpp:34]   --->   Operation 10 'mul' 'mul_ln34_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cal_conv_2_2_load = load i32* @cal_conv_2_2, align 8" [conv.cpp:34]   --->   Operation 11 'load' 'cal_conv_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_2_2_load = load i32* @kernel_2_2, align 8" [conv.cpp:34]   --->   Operation 12 'load' 'kernel_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (8.47ns)   --->   "%mul_ln34_8 = mul nsw i32 %cal_conv_2_2_load, %kernel_2_2_load" [conv.cpp:34]   --->   Operation 13 'mul' 'mul_ln34_8' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.47>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%cal_conv_1_1_load = load i32* @cal_conv_1_1, align 4" [conv.cpp:34]   --->   Operation 14 'load' 'cal_conv_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_1_1_load = load i32* @kernel_1_1, align 4" [conv.cpp:34]   --->   Operation 15 'load' 'kernel_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (8.47ns)   --->   "%mul_ln34_4 = mul nsw i32 %cal_conv_1_1_load, %kernel_1_1_load" [conv.cpp:34]   --->   Operation 16 'mul' 'mul_ln34_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%cal_conv_1_2_load = load i32* @cal_conv_1_2, align 4" [conv.cpp:34]   --->   Operation 17 'load' 'cal_conv_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_1_2_load = load i32* @kernel_1_2, align 4" [conv.cpp:34]   --->   Operation 18 'load' 'kernel_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (8.47ns)   --->   "%mul_ln34_5 = mul nsw i32 %cal_conv_1_2_load, %kernel_1_2_load" [conv.cpp:34]   --->   Operation 19 'mul' 'mul_ln34_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_4 = add i32 %mul_ln34_7, %mul_ln34_8" [conv.cpp:34]   --->   Operation 20 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_5 = add i32 %add_ln34_4, %mul_ln34_6" [conv.cpp:34]   --->   Operation 21 'add' 'add_ln34_5' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 8.47>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%cal_conv_0_0_load = load i32* @cal_conv_0_0, align 16" [conv.cpp:34]   --->   Operation 22 'load' 'cal_conv_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_0_0_load = load i32* @kernel_0_0, align 16" [conv.cpp:34]   --->   Operation 23 'load' 'kernel_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (8.47ns)   --->   "%mul_ln34 = mul nsw i32 %cal_conv_0_0_load, %kernel_0_0_load" [conv.cpp:34]   --->   Operation 24 'mul' 'mul_ln34' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%cal_conv_0_1_load = load i32* @cal_conv_0_1, align 4" [conv.cpp:34]   --->   Operation 25 'load' 'cal_conv_0_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_0_1_load = load i32* @kernel_0_1, align 4" [conv.cpp:34]   --->   Operation 26 'load' 'kernel_0_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (8.47ns)   --->   "%mul_ln34_1 = mul nsw i32 %cal_conv_0_1_load, %kernel_0_1_load" [conv.cpp:34]   --->   Operation 27 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%cal_conv_0_2_load = load i32* @cal_conv_0_2, align 8" [conv.cpp:34]   --->   Operation 28 'load' 'cal_conv_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_0_2_load = load i32* @kernel_0_2, align 8" [conv.cpp:34]   --->   Operation 29 'load' 'kernel_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (8.47ns)   --->   "%mul_ln34_2 = mul nsw i32 %cal_conv_0_2_load, %kernel_0_2_load" [conv.cpp:34]   --->   Operation 30 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%cal_conv_1_0_load = load i32* @cal_conv_1_0, align 4" [conv.cpp:34]   --->   Operation 31 'load' 'cal_conv_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_1_0_load = load i32* @kernel_1_0, align 4" [conv.cpp:34]   --->   Operation 32 'load' 'kernel_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (8.47ns)   --->   "%mul_ln34_3 = mul nsw i32 %cal_conv_1_0_load, %kernel_1_0_load" [conv.cpp:34]   --->   Operation 33 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_3 = add i32 %mul_ln34_4, %mul_ln34_5" [conv.cpp:34]   --->   Operation 34 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_6 = add i32 %add_ln34_5, %add_ln34_3" [conv.cpp:34]   --->   Operation 35 'add' 'add_ln34_6' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.20>
ST_4 : Operation 36 [1/1] (2.70ns)   --->   "%add_ln34 = add i32 %mul_ln34, %mul_ln34_1" [conv.cpp:34]   --->   Operation 36 'add' 'add_ln34' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (2.70ns)   --->   "%add_ln34_1 = add i32 %mul_ln34_2, %mul_ln34_3" [conv.cpp:34]   --->   Operation 37 'add' 'add_ln34_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_2 = add i32 %add_ln34_1, %add_ln34" [conv.cpp:34]   --->   Operation 38 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add nsw i32 %add_ln34_6, %add_ln34_2" [conv.cpp:34]   --->   Operation 39 'add' 'add_ln34_7' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret i32 %add_ln34_7" [conv.cpp:37]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.47ns
The critical path consists of the following:
	'load' operation ('cal_conv_2_0_load', conv.cpp:34) on static variable 'cal_conv_2_0' [37]  (0 ns)
	'mul' operation ('mul_ln34_6', conv.cpp:34) [39]  (8.47 ns)

 <State 2>: 8.47ns
The critical path consists of the following:
	'load' operation ('cal_conv_1_1_load', conv.cpp:34) on static variable 'cal_conv_1_1' [31]  (0 ns)
	'mul' operation ('mul_ln34_4', conv.cpp:34) [33]  (8.47 ns)

 <State 3>: 8.47ns
The critical path consists of the following:
	'load' operation ('cal_conv_0_0_load', conv.cpp:34) on static variable 'cal_conv_0_0' [19]  (0 ns)
	'mul' operation ('mul_ln34', conv.cpp:34) [21]  (8.47 ns)

 <State 4>: 7.21ns
The critical path consists of the following:
	'add' operation ('add_ln34', conv.cpp:34) [46]  (2.7 ns)
	'add' operation ('add_ln34_2', conv.cpp:34) [48]  (0 ns)
	'add' operation ('add_ln34_7', conv.cpp:34) [53]  (4.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
