Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 26 14:03:07 2024
| Host         : 4328_COMP-14 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file nexys_CYBERcobra_timing_summary_routed.rpt -pb nexys_CYBERcobra_timing_summary_routed.pb -rpx nexys_CYBERcobra_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_CYBERcobra
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 102 register/latch pins with no clock driven by root clock pin: debounce/data_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 364 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.590        0.000                      0                   59        0.224        0.000                      0                   59        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.590        0.000                      0                   59        0.224        0.000                      0                   59        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.897ns (28.669%)  route 2.232ns (71.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.880     8.457    semseg_one2many/an_en
    SLICE_X3Y93          FDPE                                         r  semseg_one2many/an_ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X3Y93          FDPE                                         r  semseg_one2many/an_ff_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDPE (Setup_fdpe_C_CE)      -0.205    15.046    semseg_one2many/an_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.897ns (28.669%)  route 2.232ns (71.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.880     8.457    semseg_one2many/an_en
    SLICE_X3Y93          FDPE                                         r  semseg_one2many/an_ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X3Y93          FDPE                                         r  semseg_one2many/an_ff_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDPE (Setup_fdpe_C_CE)      -0.205    15.046    semseg_one2many/an_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.897ns (28.669%)  route 2.232ns (71.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.880     8.457    semseg_one2many/an_en
    SLICE_X3Y93          FDPE                                         r  semseg_one2many/an_ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X3Y93          FDPE                                         r  semseg_one2many/an_ff_reg[6]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDPE (Setup_fdpe_C_CE)      -0.205    15.046    semseg_one2many/an_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.897ns (28.669%)  route 2.232ns (71.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.880     8.457    semseg_one2many/an_en
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDPE (Setup_fdpe_C_CE)      -0.169    15.082    semseg_one2many/an_ff_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.897ns (28.669%)  route 2.232ns (71.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.880     8.457    semseg_one2many/an_en
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[4]_lopt_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDPE (Setup_fdpe_C_CE)      -0.169    15.082    semseg_one2many/an_ff_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.897ns (28.669%)  route 2.232ns (71.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.880     8.457    semseg_one2many/an_en
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[5]_lopt_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDPE (Setup_fdpe_C_CE)      -0.169    15.082    semseg_one2many/an_ff_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.897ns (28.669%)  route 2.232ns (71.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.880     8.457    semseg_one2many/an_en
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[7]_lopt_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDPE (Setup_fdpe_C_CE)      -0.169    15.082    semseg_one2many/an_ff_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.897ns (29.655%)  route 2.128ns (70.345%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.776     8.353    semseg_one2many/an_en
    SLICE_X2Y96          FDCE                                         r  semseg_one2many/an_ff_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X2Y96          FDCE                                         r  semseg_one2many/an_ff_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y96          FDCE (Setup_fdce_C_CE)      -0.169    15.082    semseg_one2many/an_ff_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.897ns (29.655%)  route 2.128ns (70.345%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.776     8.353    semseg_one2many/an_en
    SLICE_X2Y96          FDPE                                         r  semseg_one2many/an_ff_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X2Y96          FDPE                                         r  semseg_one2many/an_ff_reg[1]_lopt_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y96          FDPE (Setup_fdpe_C_CE)      -0.169    15.082    semseg_one2many/an_ff_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 semseg_one2many/counter_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.897ns (29.655%)  route 2.128ns (70.345%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.725     5.328    semseg_one2many/CLK
    SLICE_X6Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.478     5.806 f  semseg_one2many/counter_ff_reg[7]/Q
                         net (fo=4, routed)           0.885     6.691    semseg_one2many/counter_ff_reg[7]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.295     6.986 r  semseg_one2many/an_ff[7]_i_2/O
                         net (fo=1, routed)           0.466     7.452    semseg_one2many/an_ff[7]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.576 r  semseg_one2many/an_ff[7]_i_1/O
                         net (fo=16, routed)          0.776     8.353    semseg_one2many/an_en
    SLICE_X2Y96          FDPE                                         r  semseg_one2many/an_ff_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.605    15.028    semseg_one2many/CLK
    SLICE_X2Y96          FDPE                                         r  semseg_one2many/an_ff_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y96          FDPE (Setup_fdpe_C_CE)      -0.169    15.082    semseg_one2many/an_ff_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 semseg_one2many/counter_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/counter_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.094%)  route 0.146ns (43.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.604     1.523    semseg_one2many/CLK
    SLICE_X5Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  semseg_one2many/counter_ff_reg[0]/Q
                         net (fo=8, routed)           0.146     1.810    semseg_one2many/counter_ff_reg[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  semseg_one2many/counter_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     1.855    semseg_one2many/counter_next[5]
    SLICE_X7Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.875     2.040    semseg_one2many/CLK
    SLICE_X7Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[5]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.092     1.631    semseg_one2many/counter_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sync/sync_buffer_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/sync_buffer_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.483    sync/CLK
    SLICE_X55Y96         FDRE                                         r  sync/sync_buffer_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  sync/sync_buffer_ff_reg[0]/Q
                         net (fo=1, routed)           0.170     1.795    sync/sync_buffer_next[1]
    SLICE_X55Y96         FDRE                                         r  sync/sync_buffer_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.999    sync/CLK
    SLICE_X55Y96         FDRE                                         r  sync/sync_buffer_ff_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.066     1.549    sync/sync_buffer_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 semseg_one2many/an_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.479%)  route 0.167ns (50.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.604     1.523    semseg_one2many/CLK
    SLICE_X2Y94          FDCE                                         r  semseg_one2many/an_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  semseg_one2many/an_ff_reg[0]/Q
                         net (fo=17, routed)          0.167     1.855    semseg_one2many/Q[0]
    SLICE_X3Y93          FDPE                                         r  semseg_one2many/an_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.877     2.042    semseg_one2many/CLK
    SLICE_X3Y93          FDPE                                         r  semseg_one2many/an_ff_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y93          FDPE (Hold_fdpe_C_D)         0.070     1.609    semseg_one2many/an_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sync/sync_buffer_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/sync_buffer_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.483    sync/CLK
    SLICE_X55Y96         FDRE                                         r  sync/sync_buffer_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  sync/sync_buffer_ff_reg[1]/Q
                         net (fo=1, routed)           0.176     1.801    sync/sync_buffer_next[2]
    SLICE_X55Y96         FDRE                                         r  sync/sync_buffer_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.999    sync/CLK
    SLICE_X55Y96         FDRE                                         r  sync/sync_buffer_ff_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.070     1.553    sync/sync_buffer_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 semseg_one2many/counter_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/counter_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.604     1.523    semseg_one2many/CLK
    SLICE_X7Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  semseg_one2many/counter_ff_reg[1]/Q
                         net (fo=7, routed)           0.181     1.846    semseg_one2many/counter_ff_reg[1]
    SLICE_X7Y99          LUT5 (Prop_lut5_I1_O)        0.043     1.889 r  semseg_one2many/counter_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.889    semseg_one2many/counter_next[4]
    SLICE_X7Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.875     2.040    semseg_one2many/CLK
    SLICE_X7Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[4]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.107     1.630    semseg_one2many/counter_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 debounce/data_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (62.013%)  route 0.157ns (37.987%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.483    debounce/CLK
    SLICE_X55Y95         FDRE                                         r  debounce/data_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  debounce/data_o_reg/Q
                         net (fo=29, routed)          0.157     1.781    debounce/btnd_debounce
    SLICE_X54Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.826 r  debounce/counter_ff[4]_i_9/O
                         net (fo=1, routed)           0.000     1.826    sync/counter_ff_reg[7][0]
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  sync/counter_ff_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    debounce/counter_ff_reg[7]_1[0]
    SLICE_X54Y95         FDRE                                         r  debounce/counter_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.999    debounce/CLK
    SLICE_X54Y95         FDRE                                         r  debounce/counter_ff_reg[4]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.134     1.630    debounce/counter_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 debounce/data_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/counter_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (61.044%)  route 0.161ns (38.956%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.483    debounce/CLK
    SLICE_X55Y95         FDRE                                         r  debounce/data_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  debounce/data_o_reg/Q
                         net (fo=29, routed)          0.161     1.785    debounce/btnd_debounce
    SLICE_X54Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.830 r  debounce/counter_ff[4]_i_8/O
                         net (fo=1, routed)           0.000     1.830    sync/counter_ff_reg[7][1]
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.896 r  sync/counter_ff_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.896    debounce/counter_ff_reg[7]_1[1]
    SLICE_X54Y95         FDRE                                         r  debounce/counter_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.999    debounce/CLK
    SLICE_X54Y95         FDRE                                         r  debounce/counter_ff_reg[5]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.134     1.630    debounce/counter_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 semseg_one2many/an_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/an_ff_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.070%)  route 0.229ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.522    semseg_one2many/CLK
    SLICE_X4Y93          FDPE                                         r  semseg_one2many/an_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  semseg_one2many/an_ff_reg[4]/Q
                         net (fo=17, routed)          0.229     1.893    semseg_one2many/Q[4]
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.877     2.042    semseg_one2many/CLK
    SLICE_X2Y93          FDPE                                         r  semseg_one2many/an_ff_reg[5]_lopt_replica/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y93          FDPE (Hold_fdpe_C_D)         0.063     1.625    semseg_one2many/an_ff_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 semseg_one2many/counter_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/counter_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.604     1.523    semseg_one2many/CLK
    SLICE_X7Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  semseg_one2many/counter_ff_reg[1]/Q
                         net (fo=7, routed)           0.181     1.846    semseg_one2many/counter_ff_reg[1]
    SLICE_X7Y99          LUT4 (Prop_lut4_I2_O)        0.045     1.891 r  semseg_one2many/counter_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.891    semseg_one2many/counter_next[3]
    SLICE_X7Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.875     2.040    semseg_one2many/CLK
    SLICE_X7Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[3]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y99          FDCE (Hold_fdce_C_D)         0.092     1.615    semseg_one2many/counter_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 semseg_one2many/counter_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            semseg_one2many/counter_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.604     1.523    semseg_one2many/CLK
    SLICE_X5Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  semseg_one2many/counter_ff_reg[0]/Q
                         net (fo=8, routed)           0.180     1.845    semseg_one2many/counter_ff_reg[0]
    SLICE_X5Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.890 r  semseg_one2many/counter_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    semseg_one2many/counter_next[0]
    SLICE_X5Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.875     2.040    semseg_one2many/CLK
    SLICE_X5Y99          FDCE                                         r  semseg_one2many/counter_ff_reg[0]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y99          FDCE (Hold_fdce_C_D)         0.091     1.614    semseg_one2many/counter_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y94    debounce/counter_ff_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     semseg_one2many/an_ff_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     semseg_one2many/an_ff_reg[2]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     semseg_one2many/an_ff_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     semseg_one2many/an_ff_reg[3]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     semseg_one2many/an_ff_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     semseg_one2many/an_ff_reg[4]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     semseg_one2many/an_ff_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     semseg_one2many/an_ff_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y94    debounce/counter_ff_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     semseg_one2many/an_ff_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     semseg_one2many/an_ff_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     semseg_one2many/an_ff_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     semseg_one2many/an_ff_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     semseg_one2many/an_ff_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     semseg_one2many/an_ff_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     semseg_one2many/an_ff_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     semseg_one2many/an_ff_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     semseg_one2many/an_ff_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y94    debounce/counter_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y94    debounce/counter_ff_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     semseg_one2many/an_ff_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     semseg_one2many/an_ff_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     semseg_one2many/an_ff_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     semseg_one2many/an_ff_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     semseg_one2many/an_ff_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     semseg_one2many/an_ff_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     semseg_one2many/an_ff_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     semseg_one2many/an_ff_reg[5]/C



