{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 10:20:03 2020 " "Info: Processing started: Tue Jul 07 10:20:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7.v(12): instance has no name" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7.v(13): instance has no name" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset lab7.v(55) " "Error (10161): Verilog HDL error at lab7.v(55): object \"reset\" is not declared" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "rst lab7.v(57) " "Error (10206): Verilog HDL Module Declaration error at lab7.v(57): top module port \"rst\" is not found in the port list" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 57 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset lab7.v(66) " "Error (10161): Verilog HDL error at lab7.v(66): object \"reset\" is not declared" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset lab7.v(68) " "Error (10161): Verilog HDL error at lab7.v(68): object \"reset\" is not declared" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(26) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7.v(26): instance has no name" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7.v(27): instance has no name" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7.v(28): instance has no name" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7.v(14): instance has no name" {  } { { "lab7.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 6 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Error: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 07 10:20:04 2020 " "Error: Processing ended: Tue Jul 07 10:20:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 6 s " "Error: Quartus II Full Compilation was unsuccessful. 6 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
