// Seed: 1719280787
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  final id_6 <= id_18;
  wire id_19, id_20;
  module_0 modCall_1 ();
  supply1 id_21;
  assign id_21 = 1;
  assign id_10 = id_1;
  wire id_22;
  wire id_23;
  xor primCall (
      id_1, id_11, id_12, id_13, id_14, id_15, id_16, id_18, id_19, id_20, id_6, id_7, id_8, id_9
  );
  assign id_22 = id_14;
  wire id_24;
  wire id_25;
endmodule
