<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.15 2011-06-20, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="5">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_125&quot; = PERIOD &quot;clk_125_eth&quot; 7900 ps HIGH 50%;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X4Y28.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="11" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y24.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="12" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y33.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X90Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.542</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>1.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X90Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.052</twRouteDel><twTotDel>1.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X90Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.494</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X90Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.472</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>4.5</twPctLog><twPctRoute>95.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.000" period="5.000" constraintValue="5.000" deviceLimit="5.000" freqLimit="200.000" physResource="E2M/delayCtrl0_MapLib_replicate6/REFCLK" logResource="E2M/delayCtrl0_MapLib_replicate6/REFCLK" locationPin="IDELAYCTRL_X2Y1.REFCLK" clockNet="clk_200"/><twPinLimit anchorID="20" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/><twPinLimit anchorID="21" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_USER_INTERFACE&quot; = PERIOD &quot;clk_user_interface&quot; 5888 ps HIGH 50%;" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X4Y28.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y24.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y33.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_clk_o&quot; = PERIOD &quot;sysACE_clk_o&quot; 30.200 ns HIGH 50%;" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="29" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" locationPin="RAMB18_X4Y26.RDCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="30" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" locationPin="RAMB18_X4Y14.WRCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="31" type="MINHIGHPULSE" name="Trpw" slack="29.368" period="30.200" constraintValue="15.100" deviceLimit="0.416" physResource="E2M/EC/sysACE_MPADD&lt;5&gt;/SR" logResource="E2M/EC/sysACE_MPADD_2/SR" locationPin="SLICE_X94Y55.SR" clockNet="E2M/EC/sysACEreset"/></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_WE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPWE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.978</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>18.462</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>4.978</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.401</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>2.401</twRouteDel><twTotDel>4.978</twTotDel><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="35"><twSlack>2.398</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.161</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>1.259</twLogDel><twRouteDel>1.139</twRouteDel><twTotDel>2.398</twTotDel><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="36" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_OE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPOE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.707</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>18.733</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.128</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.579</twLogDel><twRouteDel>2.128</twRouteDel><twTotDel>4.707</twTotDel><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="39"><twSlack>2.055</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.163</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>1.261</twLogDel><twRouteDel>0.794</twRouteDel><twTotDel>2.055</twTotDel><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="40" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_MPDATAIN&quot; = FROM &quot;sysACE_MPDATA&quot; TO &quot;sysACE_clk_o&quot; 3.16ns DATAPATHONLY;" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMaxDel>3.184</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI9), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>-0.024</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.184</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>sysACE_MPDATA&lt;9&gt;</twComp><twBEL>sysACE_MPDATA&lt;9&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B9/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.493</twLogDel><twRouteDel>1.691</twRouteDel><twTotDel>3.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>-0.003</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AL18.PAD</twSrcSite><twPathDel><twSite>AL18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>sysACE_MPDATA&lt;12&gt;</twComp><twBEL>sysACE_MPDATA&lt;12&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B12/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.516</twLogDel><twRouteDel>1.647</twRouteDel><twTotDel>3.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI8), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>0.046</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;8&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;8&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AH22.PAD</twSrcSite><twPathDel><twSite>AH22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>sysACE_MPDATA&lt;8&gt;</twComp><twBEL>sysACE_MPDATA&lt;8&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B8/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.698</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>3.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="47"><twSlack>0.642</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>sysACE_MPDATA&lt;5&gt;</twComp><twBEL>sysACE_MPDATA&lt;5&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B5/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.125</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>0.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI10), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>0.656</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AJ15.PAD</twSrcSite><twPathDel><twSite>AJ15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.133</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI4), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>0.663</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;4&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;4&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AG16.PAD</twSrcSite><twPathDel><twSite>AG16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sysACE_MPDATA&lt;4&gt;</twComp><twBEL>sysACE_MPDATA&lt;4&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B4/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.121</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>0.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_ref_gtx&quot; = PERIOD &quot;emac_single_clk_ref_gtx&quot; 8 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_phy_rx&quot; = PERIOD &quot;emac_single_clk_phy_rx&quot; 7.5 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>1833</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>380</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.825</twMinPer></twConstHead><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X118Y102.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.675</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.724</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.782</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.617</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>1.476</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.866</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.533</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>2.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X118Y102.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.715</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.684</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.822</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.577</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>1.476</twRouteDel><twTotDel>2.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.906</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.493</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>2.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X118Y102.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.740</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.659</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.847</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.552</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.476</twRouteDel><twTotDel>2.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.931</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.468</twTotPathDel><twClkSkew dest = "0.945" src = "1.011">0.066</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X116Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y100.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y102.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>2.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X6Y19.DIPADIP0), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twTotPathDel>0.198</twTotPathDel><twClkSkew dest = "0.565" src = "0.421">-0.144</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X124Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X124Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y19.DIPADIP0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y19.CLKARDCLKL</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-41.9</twPctLog><twPctRoute>141.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X6Y19.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_6</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twTotPathDel>0.193</twTotPathDel><twClkSkew dest = "0.565" src = "0.433">-0.132</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_6</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X136Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X136Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y19.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.276</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y19.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-43.0</twPctLog><twPctRoute>143.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (SLICE_X124Y95.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twDest><twTotPathDel>0.071</twTotPathDel><twClkSkew dest = "0.056" src = "0.047">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X125Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.049</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0_rstpot</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.049</twRouteDel><twTotDel>0.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" locationPin="RAMB36_X6Y19.CLKARDCLKL" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe&lt;1&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK" locationPin="SLICE_X132Y93.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe&lt;1&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK" locationPin="SLICE_X132Y93.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_rd_to_wr&quot; = FROM &quot;tx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="82" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_wr_to_rd&quot; = FROM &quot;tx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="83" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_meta_protect&quot; = FROM &quot;tx_metastable&quot; 5 ns DATAPATHONLY;" ScopeName="">TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>146</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.196</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X151Y78.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>2.804</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twTotPathDel>2.196</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X138Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X138Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y78.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.645</twLogDel><twRouteDel>1.551</twRouteDel><twTotDel>2.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X136Y73.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>3.337</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.663</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X140Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y71.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y73.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>1.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>3.423</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X140Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y71.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;3&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y73.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>0.659</twRouteDel><twTotDel>1.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>3.425</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X140Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y71.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y73.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>0.566</twRouteDel><twTotDel>1.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X136Y73.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>3.377</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X140Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y71.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y73.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>1.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>3.463</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X140Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y71.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;3&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y73.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.878</twLogDel><twRouteDel>0.659</twRouteDel><twTotDel>1.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>3.465</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.535</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X140Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y71.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y73.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>0.566</twRouteDel><twTotDel>1.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (SLICE_X130Y78.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.121</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X130Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X130Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5 (SLICE_X136Y72.AX), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.152</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X139Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X139Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X136Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>0.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7 (SLICE_X136Y72.CX), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.156</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X139Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X139Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X136Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.042</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_addr&quot; = FROM &quot;tx_addr_rd&quot; TO &quot;tx_addr_wr&quot; 10 ns;" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.072</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X141Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>8.928</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>0.935</twTotPathDel><twClkSkew dest = "0.966" src = "1.039">0.073</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X146Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X146Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>0.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X141Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>8.928</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.935</twTotPathDel><twClkSkew dest = "0.966" src = "1.039">0.073</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X146Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X146Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>0.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X141Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>8.929</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>0.934</twTotPathDel><twClkSkew dest = "0.966" src = "1.039">0.073</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X146Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X146Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>0.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X140Y68.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="108"><twSlack>0.150</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew dest = "0.475" src = "0.444">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X140Y68.CX), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>0.151</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew dest = "0.475" src = "0.444">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X140Y68.AX), 1 path
</twPathRptBanner><twRacePath anchorID="110"><twSlack>0.192</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twClkSkew dest = "0.475" src = "0.444">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="111" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_wr_to_rd&quot; = FROM &quot;rx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="112" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_rd_to_wr&quot; = FROM &quot;rx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_phy_rx&quot;  8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.974</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 (SLICE_X114Y103.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>7.026</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twDest><twTotPathDel>0.974</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X115Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y103.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>0.974</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X114Y102.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>7.034</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twTotPathDel>0.966</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X115Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y98.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>0.966</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X114Y102.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>7.059</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twDest><twTotPathDel>0.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X115Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y102.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>0.941</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X114Y101.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="119"><twSlack>0.121</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X114Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X114Y101.AX), 1 path
</twPathRptBanner><twRacePath anchorID="120"><twSlack>0.149</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X114Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twLogDel>0.057</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.149</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 (SLICE_X114Y101.DX), 1 path
</twPathRptBanner><twRacePath anchorID="121"><twSlack>0.174</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X114Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.174</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="122" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_meta_protect&quot; = FROM &quot;rx_metastable&quot; 5 ns;" ScopeName="">TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.809</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X116Y102.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathFromToDelay"><twSlack>4.191</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3</twDest><twTotPathDel>0.693</twTotPathDel><twClkSkew dest = "0.948" src = "1.029">0.081</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X114Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X116Y103.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathFromToDelay"><twSlack>4.191</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twTotPathDel>0.693</twTotPathDel><twClkSkew dest = "0.950" src = "1.031">0.081</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X114Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y103.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X116Y101.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>4.192</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twDest><twTotPathDel>0.693</twTotPathDel><twClkSkew dest = "0.947" src = "1.027">0.080</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X114Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (SLICE_X126Y97.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="129"><twSlack>0.118</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X126Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X126Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X116Y101.AX), 1 path
</twPathRptBanner><twRacePath anchorID="130"><twSlack>0.138</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twDest><twClkSkew dest = "0.460" src = "0.437">0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X114Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X116Y101.CX), 1 path
</twPathRptBanner><twRacePath anchorID="131"><twSlack>0.138</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10</twDest><twClkSkew dest = "0.460" src = "0.437">0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X114Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="132" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_max_output_1&quot; = FROM &quot;tx_max_output&quot; TO &quot;tx_max_output_target&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP         &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>42500</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>569</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.149</twMaxDel></twConstHead><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_45 (SLICE_X91Y71.C6), 25 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathFromToDelay"><twSlack>0.851</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_11</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_45</twDest><twTotPathDel>7.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_11</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_45</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X67Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_45</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18</twBEL><twBEL>E2M/EC/tx_packet_payload_45</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>6.270</twRouteDel><twTotDel>7.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathFromToDelay"><twSlack>0.866</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_45</twDest><twTotPathDel>7.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_45</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_45</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18</twBEL><twBEL>E2M/EC/tx_packet_payload_45</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>6.255</twRouteDel><twTotDel>7.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathFromToDelay"><twSlack>1.130</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_8</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_45</twDest><twTotPathDel>6.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_8</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_45</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_45</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18</twBEL><twBEL>E2M/EC/tx_packet_payload_45</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>5.991</twRouteDel><twTotDel>6.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X92Y67.A1), 25 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathFromToDelay"><twSlack>0.925</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_11</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>7.075</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_11</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X67Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.239</twRouteDel><twTotDel>7.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>0.940</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>7.060</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.224</twRouteDel><twTotDel>7.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathFromToDelay"><twSlack>1.204</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_8</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>6.796</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_8</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>5.960</twRouteDel><twTotDel>6.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_47 (SLICE_X91Y65.C1), 25 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathFromToDelay"><twSlack>1.098</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_11</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_47</twDest><twTotPathDel>6.902</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_11</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_47</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X67Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X67Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.300</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;47&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_47</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>6.091</twRouteDel><twTotDel>6.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathFromToDelay"><twSlack>1.113</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_47</twDest><twTotPathDel>6.887</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_47</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.300</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;47&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_47</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>6.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathFromToDelay"><twSlack>1.377</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_8</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_47</twDest><twTotPathDel>6.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_8</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_47</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;5</twComp><twBEL>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.300</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;47&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_47</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>5.812</twRouteDel><twTotDel>6.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP
        &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_5 (SLICE_X89Y93.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="151"><twSlack>0.110</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_5</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_5</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X89Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT125</twBEL><twBEL>E2M/EC/tx_header_buffer_len_5</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X91Y92.D6), 1 path
</twPathRptBanner><twRacePath anchorID="152"><twSlack>0.132</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_8</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_8</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y92.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT157</twBEL><twBEL>E2M/EC/tx_header_buffer_len_8</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X89Y93.D4), 1 path
</twPathRptBanner><twRacePath anchorID="153"><twSlack>0.136</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_11</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_11</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X89Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y93.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT35</twBEL><twBEL>E2M/EC/tx_header_buffer_len_11</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="154" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_userRunClearToggle&quot; = FROM &quot;userRunClearTogUS&quot; TO &quot;userRunClearTogCS&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.166</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X93Y106.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathFromToDelay"><twSlack>6.834</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>1.166</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X92Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y106.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.712</twRouteDel><twTotDel>1.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X93Y107.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>7.028</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>0.972</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X92Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset_glue_rst</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X93Y107.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="159"><twSlack>0.248</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X92Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset_glue_rst</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.188</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X93Y106.A1), 1 path
</twPathRptBanner><twRacePath anchorID="160"><twSlack>0.320</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X92Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y106.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="161" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG&quot; = FROM &quot;hard_reset&quot; TO FFS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>8975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3065</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.328</twMaxDel></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_45 (SLICE_X91Y71.C6), 8 paths
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>0.672</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_45</twDest><twTotPathDel>7.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_45</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X126Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X126Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y83.D4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y83.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe&lt;0&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_45</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18</twBEL><twBEL>E2M/EC/tx_packet_payload_45</twBEL></twPathDel><twLogDel>0.973</twLogDel><twRouteDel>6.355</twRouteDel><twTotDel>7.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathFromToDelay"><twSlack>0.759</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_45</twDest><twTotPathDel>7.241</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_45</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X121Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X121Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y83.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y83.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe&lt;0&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_45</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18</twBEL><twBEL>E2M/EC/tx_packet_payload_45</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>6.307</twRouteDel><twTotDel>7.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>0.868</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_45</twDest><twTotPathDel>7.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_45</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X114Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X114Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y83.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe&lt;0&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_45</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18</twBEL><twBEL>E2M/EC/tx_packet_payload_45</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>6.153</twRouteDel><twTotDel>7.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X92Y67.A1), 8 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>0.746</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>7.254</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X126Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X126Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y83.D4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y83.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe&lt;0&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>6.324</twRouteDel><twTotDel>7.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>0.833</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>7.167</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X121Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X121Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y83.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y83.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe&lt;0&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>6.276</twRouteDel><twTotDel>7.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>0.942</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>7.058</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X114Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X114Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y83.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe&lt;0&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.955</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>6.122</twRouteDel><twTotDel>7.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X92Y67.A2), 4 paths
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>0.865</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>7.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X4Y14.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X4Y14.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.862</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>E2M/EC/tx_header_counter&lt;4&gt;</twComp><twBEL>E2M/EC/GND_20_o_GND_20_o_AND_50_o1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_50_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[35]11</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.414</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>1.129</twLogDel><twRouteDel>6.006</twRouteDel><twTotDel>7.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>2.468</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>5.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X88Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd9</twComp><twBEL>E2M/EC/_n4139&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>E2M/EC/_n4139&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;22</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[35]11</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.414</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>0.615</twLogDel><twRouteDel>4.917</twRouteDel><twTotDel>5.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>2.796</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_40</twDest><twTotPathDel>5.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_40</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X88Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y96.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>N403</twComp><twBEL>E2M/EC/rx_state_FSM_FFd12-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd12-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;22</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[35]11</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.414</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_packet_payload_40</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18</twBEL><twBEL>E2M/EC/tx_packet_payload_40</twBEL></twPathDel><twLogDel>0.748</twLogDel><twRouteDel>4.456</twRouteDel><twTotDel>5.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay (SLICE_X138Y72.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="180"><twSlack>0.086</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X138Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X138Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X138Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.101</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync_rt</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay</twBEL></twPathDel><twLogDel>0.014</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/rx_pre_reset_i_4 (SLICE_X110Y101.AX), 1 path
</twPathRptBanner><twRacePath anchorID="181"><twSlack>0.103</twSlack><twSrc BELType="FF">E2M/emac_ll/rx_pre_reset_i_3</twSrc><twDest BELType="FF">E2M/emac_ll/rx_pre_reset_i_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/rx_pre_reset_i_3</twSrc><twDest BELType='FF'>E2M/emac_ll/rx_pre_reset_i_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X111Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_i&lt;3&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_i&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_i_4</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/tx_pre_reset_i_4 (SLICE_X142Y72.AX), 1 path
</twPathRptBanner><twRacePath anchorID="182"><twSlack>0.103</twSlack><twSrc BELType="FF">E2M/emac_ll/tx_pre_reset_i_3</twSrc><twDest BELType="FF">E2M/emac_ll/tx_pre_reset_i_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/tx_pre_reset_i_3</twSrc><twDest BELType='FF'>E2M/emac_ll/tx_pre_reset_i_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_i&lt;3&gt;</twComp><twBEL>E2M/emac_ll/tx_pre_reset_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_i&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/tx_pre_reset_i_4</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="183" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG2&quot; = FROM &quot;hard_reset&quot; TO RAMS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>577</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>395</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.169</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU0), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>0.831</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y122.D4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.396</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y38.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>6.082</twRouteDel><twTotDel>7.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU1), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>0.831</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y122.D4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.396</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y38.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>6.082</twRouteDel><twTotDel>7.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU2), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>0.831</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y122.D4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.396</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y38.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>6.082</twRouteDel><twTotDel>7.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y26.RDEN), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="190"><twSlack>0.236</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y26.RDEN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y26.RDCLK</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.192</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>-0.077</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>-32.6</twPctLog><twPctRoute>132.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y14.ADDRARDADDRU13), 1 path
</twPathRptBanner><twRacePath anchorID="191"><twSlack>0.253</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X140Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X140Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y14.ADDRARDADDRU13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X7Y14.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y14.ADDRARDADDRL13), 1 path
</twPathRptBanner><twRacePath anchorID="192"><twSlack>0.254</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X140Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X140Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y14.ADDRARDADDRL13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X7Y14.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="193" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG3&quot; = FROM &quot;hard_reset&quot; TO CPUS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.885</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>3.115</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>4.885</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y48.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.051</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_VALID</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>0.834</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>4.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>3.169</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>4.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y50.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;1&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>3.321</twRouteDel><twTotDel>4.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>3.256</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>4.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y49.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.234</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>4.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="200"><twSlack>0.936</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X111Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACGTXCLK</twSite><twDelType>Tmacrem_RESET</twDelType><twDelInfo twEdge="twRising">-0.312</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.214</twLogDel><twRouteDel>1.150</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>-22.9</twPctLog><twPctRoute>122.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="201"><twSlack>0.936</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X111Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacrem_RESET</twDelType><twDelInfo twEdge="twRising">-0.312</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.214</twLogDel><twRouteDel>1.150</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>-22.9</twPctLog><twPctRoute>122.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
</twPathRptBanner><twRacePath anchorID="202"><twSlack>1.584</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.626</twRouteDel><twTotDel>1.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.7</twPctLog><twPctRoute>102.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
</twPathRptBanner><twRacePath anchorID="203"><twSlack>1.586</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y61.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.628</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.6</twPctLog><twPctRoute>102.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="204" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twConstName><twItemCnt>93192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5159</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.433</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunClearToggleControllerSide_0 (SLICE_X94Y106.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">E2M/EC/userRunClearToggle</twSrc><twDest BELType="FF">E2M/EC/userRunClearToggleControllerSide_0</twDest><twTotPathDel>1.165</twTotPathDel><twClkSkew dest = "3.084" src = "3.288">0.204</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunClearToggle</twSrc><twDest BELType='FF'>E2M/EC/userRunClearToggleControllerSide_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X89Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunClearToggle</twComp><twBEL>E2M/EC/userRunClearToggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>E2M/EC/userRunClearToggle</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/EC/userRunClearToggleControllerSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunClearToggleControllerSide_0</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.794</twRouteDel><twTotDel>1.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU0), 2 paths
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.567</twSlack><twSrc BELType="FF">E2M/EC/rx_state_FSM_FFd9</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.481</twTotPathDel><twClkSkew dest = "1.728" src = "1.616">-0.112</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/rx_state_FSM_FFd9</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd9</twComp><twBEL>E2M/EC/rx_state_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.396</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y38.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>6.389</twRouteDel><twTotDel>7.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.907</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterControllerSide</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.135</twTotPathDel><twClkSkew dest = "1.728" src = "1.622">-0.106</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterControllerSide</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterControllerSide</twComp><twBEL>E2M/EC/userRunRegisterControllerSide</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>E2M/EC/userRunRegisterControllerSide</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.396</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y38.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>6.087</twRouteDel><twTotDel>7.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU1), 2 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.567</twSlack><twSrc BELType="FF">E2M/EC/rx_state_FSM_FFd9</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.481</twTotPathDel><twClkSkew dest = "1.728" src = "1.616">-0.112</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/rx_state_FSM_FFd9</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X92Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd9</twComp><twBEL>E2M/EC/rx_state_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.396</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y38.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>6.389</twRouteDel><twTotDel>7.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.907</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterControllerSide</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.135</twTotPathDel><twClkSkew dest = "1.728" src = "1.622">-0.106</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterControllerSide</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterControllerSide</twComp><twBEL>E2M/EC/userRunRegisterControllerSide</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>E2M/EC/userRunRegisterControllerSide</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.396</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y38.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>6.087</twRouteDel><twTotDel>7.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_0</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>0.002</twTotPathDel><twClkSkew dest = "1.594" src = "1.604">0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_0</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X149Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X149Y79.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>E2M/emac_ll/tx_data_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMACTXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.652</twDelInfo><twComp>E2M/emac_ll/tx_data_i&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacckd_TXD</twDelType><twDelInfo twEdge="twFalling">-0.988</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.650</twLogDel><twRouteDel>0.652</twRouteDel><twTotDel>0.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-32500.0</twPctLog><twPctRoute>32600.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y16.DIADI27), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_27</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.182</twTotPathDel><twClkSkew dest = "0.625" src = "0.475">-0.150</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_reg_value_27</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;27&gt;</twComp><twBEL>E2M/EC/rx_reg_value_27</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y16.DIADI27</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y16.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-54.9</twPctLog><twPctRoute>154.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_4</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>0.030</twTotPathDel><twClkSkew dest = "1.594" src = "1.604">0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_4</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X149Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X149Y79.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>E2M/emac_ll/tx_data_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.CLIENTEMACTXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.680</twDelInfo><twComp>E2M/emac_ll/tx_data_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacckd_TXD</twDelType><twDelInfo twEdge="twFalling">-0.988</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.650</twLogDel><twRouteDel>0.680</twRouteDel><twTotDel>0.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-2166.7</twPctLog><twPctRoute>2266.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="221"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="222" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X4Y28.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="223" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y24.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="224" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y33.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="225" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.833333333 HIGH 50%;</twConstName><twItemCnt>11782</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3292</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.807</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (SLICE_X59Y153.B6), 2 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.193</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0</twDest><twTotPathDel>5.519</twTotPathDel><twClkSkew dest = "1.514" src = "1.740">0.226</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X4Y31.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X4Y31.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.500</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y32.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y32.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y153.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;0&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0</twBEL></twPathDel><twLogDel>3.369</twLogDel><twRouteDel>2.150</twRouteDel><twTotDel>5.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.468</twSlack><twSrc BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twSrc><twDest BELType="FF">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0</twDest><twTotPathDel>4.128</twTotPathDel><twClkSkew dest = "1.514" src = "1.856">0.342</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.101" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.062</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twSrc><twDest BELType='FF'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X4Y32.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>RAMB36_X4Y32.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y153.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/inputMemoryExternalReadData&lt;0&gt;</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0</twBEL></twPathDel><twLogDel>2.143</twLogDel><twRouteDel>1.985</twRouteDel><twTotDel>4.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_max_output_address_4 (SLICE_X78Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.284</twSlack><twSrc BELType="FF">E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType="FF">E2M/EC/tx_max_output_address_4</twDest><twTotPathDel>1.452</twTotPathDel><twClkSkew dest = "3.213" src = "3.293">0.080</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType='FF'>E2M/EC/tx_max_output_address_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp><twBEL>E2M/EC/resetMaxOutputAddress</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_4</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">clk_user_interface</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_max_output_address_5 (SLICE_X78Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.284</twSlack><twSrc BELType="FF">E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType="FF">E2M/EC/tx_max_output_address_5</twDest><twTotPathDel>1.452</twTotPathDel><twClkSkew dest = "3.213" src = "3.293">0.080</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType='FF'>E2M/EC/tx_max_output_address_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp><twBEL>E2M/EC/resetMaxOutputAddress</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_5</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">clk_user_interface</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.833333333 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y16.ADDRBWRADDRU10), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">tm/register32Address_5</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.198</twTotPathDel><twClkSkew dest = "0.625" src = "0.472">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/register32Address_5</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X99Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/register32Address&lt;7&gt;</twComp><twBEL>tm/register32Address_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y16.ADDRBWRADDRU10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>tm/register32Address&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y16.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y16.ADDRBWRADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">tm/register32Address_5</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.200</twTotPathDel><twClkSkew dest = "0.625" src = "0.472">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/register32Address_5</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X99Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/register32Address&lt;7&gt;</twComp><twBEL>tm/register32Address_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y16.ADDRBWRADDRL10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.199</twDelInfo><twComp>tm/register32Address&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y16.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y16.ADDRBWRADDRL5), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">tm/register32Address_0</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.206</twTotPathDel><twClkSkew dest = "0.625" src = "0.473">-0.152</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/register32Address_0</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X99Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/register32Address&lt;3&gt;</twComp><twBEL>tm/register32Address_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y16.ADDRBWRADDRL5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>tm/register32Address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y16.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="240"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.833333333 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="241" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X4Y28.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="242" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y24.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="243" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y33.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="244"><twConstRollup name="TS_CLK_200" fullName="TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="5.000" actualRollup="4.839" errors="0" errorRollup="0" items="1" itemsRollup="104974"/><twConstRollup name="TS_clk_125_eth_i" fullName="TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.433" actualRollup="N/A" errors="0" errorRollup="0" items="93192" itemsRollup="0"/><twConstRollup name="TS_clk_user_interface_i" fullName="TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.833333333 HIGH 50%;" type="child" depth="1" requirement="6.000" prefType="period" actual="5.807" actualRollup="N/A" errors="0" errorRollup="0" items="11782" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="245">1</twUnmetConstCnt><twDataSheet anchorID="246" twNameLen="17"><twSUH2ClkList anchorID="247" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.731</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.625</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.626</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.689</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.832</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.873</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.857</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.914</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.747</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.738</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.499</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.296</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.895</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.408</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.365</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.445</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="248" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "4.110" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.627" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "4.453" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="249" twDestWidth="8"><twDest>CLK_200N</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>7.433</twRiseRise><twRiseFall>4.208</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>7.433</twRiseRise><twRiseFall>4.208</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="250" twDestWidth="8"><twDest>CLK_200P</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>7.433</twRiseRise><twRiseFall>4.208</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>7.433</twRiseRise><twRiseFall>4.208</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="251" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>3.974</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>3.974</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>4.885</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="252" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>5.416</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>5.416</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>5.020</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="253"><twErrCnt>2</twErrCnt><twScore>27</twScore><twSetupScore>27</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>159077</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16306</twConnCnt></twConstCov><twStats anchorID="254"><twMinPer>7.433</twMinPer><twFootnote number="1" /><twMaxFreq>134.535</twMaxFreq><twMaxFromToDel>7.328</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jun 17 17:32:01 2013 </twTimestamp></twFoot><twClientInfo anchorID="255"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 673 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
