// Seed: 3729889446
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  always #1 begin
    SystemTFIdentifier(1'b0 | id_1 | 1'b0);
  end
  type_4(
      1'h0, id_1
  );
  wor id_2;
  assign id_2[1] = id_1;
  logic id_3;
endmodule
