//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.09 Education
//Created Time: Sat Feb 04 08:52:57 2023

`timescale 100 ps/100 ps
module PSRAM_Memory_Interface_HS_WB16(
	clk,
	rst_n,
	memory_clk,
	pll_lock,
	cmd0,
	cmd1,
	cmd_en0,
	cmd_en1,
	addr0,
	addr1,
	wr_data0,
	wr_data1,
	data_mask0,
	data_mask1,
	O_psram_ck,
	O_psram_ck_n,
	O_psram_reset_n,
	O_psram_cs_n,
	init_calib0,
	init_calib1,
	clk_out,
	rd_data0,
	rd_data1,
	rd_data_valid0,
	rd_data_valid1,
	IO_psram_rwds,
	IO_psram_dq
);
input clk;
input rst_n;
input memory_clk;
input pll_lock;
input cmd0;
input cmd1;
input cmd_en0;
input cmd_en1;
input [20:0] addr0;
input [20:0] addr1;
input [31:0] wr_data0;
input [31:0] wr_data1;
input [3:0] data_mask0;
input [3:0] data_mask1;
output [1:0] O_psram_ck;
output [1:0] O_psram_ck_n;
output [1:0] O_psram_reset_n;
output [1:0] O_psram_cs_n;
output init_calib0;
output init_calib1;
output clk_out;
output [31:0] rd_data0;
output [31:0] rd_data1;
output rd_data_valid0;
output rd_data_valid1;
inout [1:0] IO_psram_rwds;
inout [15:0] IO_psram_dq;
wire GND;
wire [15:0] IO_psram_dq;
wire [1:0] IO_psram_rwds;
wire [1:0] O_psram_ck;
wire [1:0] O_psram_ck_n;
wire [1:0] O_psram_cs_n;
wire [1:0] O_psram_reset_n;
wire VCC;
wire [20:0] addr0;
wire [20:0] addr1;
wire clk;
wire clk_out;
wire clk_x2;
wire cmd0;
wire cmd1;
wire cmd_en0;
wire cmd_en1;
wire [3:3] cs_memsync;
wire [3:0] data_mask0;
wire [3:0] data_mask1;
wire ddr_rsti;
wire dll_lock;
wire dll_lock_d;
wire dll_lock_d0;
wire dll_rsti;
wire [7:0] dll_step;
wire init_calib0;
wire init_calib1;
wire memory_clk;
wire n16_5;
wire n18_6;
wire n5_6;
wire pll_lock;
wire [31:0] rd_data0;
wire [31:0] rd_data1;
wire rd_data_valid0;
wire rd_data_valid1;
wire rst_n;
wire stop;
wire uddcntln;
wire [31:0] wr_data0;
wire [31:0] wr_data1;
wire \u_psram_sync/n13_3 ;
wire \u_psram_sync/n86_3 ;
wire \u_psram_sync/n348_9 ;
wire \u_psram_sync/n359_10 ;
wire \u_psram_sync/n282_16 ;
wire \u_psram_sync/n293_16 ;
wire \u_psram_sync/n304_16 ;
wire \u_psram_sync/n315_16 ;
wire \u_psram_sync/n326_16 ;
wire \u_psram_sync/n337_16 ;
wire \u_psram_sync/n389_5 ;
wire \u_psram_sync/n388_5 ;
wire \u_psram_sync/n387_5 ;
wire \u_psram_sync/n48_5 ;
wire \u_psram_sync/n46_5 ;
wire \u_psram_sync/n44_5 ;
wire \u_psram_sync/n42_5 ;
wire \u_psram_sync/n41_5 ;
wire \u_psram_sync/n40_5 ;
wire \u_psram_sync/n38_5 ;
wire \u_psram_sync/n37_5 ;
wire \u_psram_sync/n36_5 ;
wire \u_psram_sync/n86_4 ;
wire \u_psram_sync/n86_5 ;
wire \u_psram_sync/n86_6 ;
wire \u_psram_sync/n86_7 ;
wire \u_psram_sync/n348_10 ;
wire \u_psram_sync/n348_11 ;
wire \u_psram_sync/n348_12 ;
wire \u_psram_sync/n348_13 ;
wire \u_psram_sync/n359_11 ;
wire \u_psram_sync/n282_18 ;
wire \u_psram_sync/n293_17 ;
wire \u_psram_sync/n293_18 ;
wire \u_psram_sync/n304_17 ;
wire \u_psram_sync/n315_17 ;
wire \u_psram_sync/n315_18 ;
wire \u_psram_sync/n326_17 ;
wire \u_psram_sync/n326_18 ;
wire \u_psram_sync/n388_6 ;
wire \u_psram_sync/n387_6 ;
wire \u_psram_sync/n387_7 ;
wire \u_psram_sync/n51_6 ;
wire \u_psram_sync/n49_6 ;
wire \u_psram_sync/n47_6 ;
wire \u_psram_sync/n43_6 ;
wire \u_psram_sync/n41_6 ;
wire \u_psram_sync/n39_6 ;
wire \u_psram_sync/n37_6 ;
wire \u_psram_sync/n348_14 ;
wire \u_psram_sync/n348_15 ;
wire \u_psram_sync/n282_19 ;
wire \u_psram_sync/n282_20 ;
wire \u_psram_sync/n293_19 ;
wire \u_psram_sync/n315_19 ;
wire \u_psram_sync/n45_7 ;
wire \u_psram_sync/n282_22 ;
wire \u_psram_sync/n45_9 ;
wire \u_psram_sync/n49_8 ;
wire \u_psram_sync/n337_19 ;
wire \u_psram_sync/n40_8 ;
wire \u_psram_sync/n348_18 ;
wire \u_psram_sync/n39_11 ;
wire \u_psram_sync/lock_cnt_15_15 ;
wire \u_psram_sync/n43_11 ;
wire \u_psram_sync/n45_14 ;
wire \u_psram_sync/n47_11 ;
wire \u_psram_sync/n50_10 ;
wire \u_psram_sync/n51_11 ;
wire \u_psram_sync/lock_d2 ;
wire [1:0] \u_psram_sync/lock_syn ;
wire [5:2] \u_psram_sync/cs_memsync_0 ;
wire [1:0] \u_psram_sync/flag ;
wire [2:0] \u_psram_sync/count ;
wire [15:0] \u_psram_sync/lock_cnt ;
wire \u_psram_top0/n164_5 ;
wire \u_psram_top0/n163_5 ;
wire \u_psram_top0/n162_5 ;
wire \u_psram_top0/n161_5 ;
wire \u_psram_top0/n160_5 ;
wire \u_psram_top0/n159_5 ;
wire \u_psram_top0/n158_5 ;
wire \u_psram_top0/n157_5 ;
wire \u_psram_top0/n156_5 ;
wire \u_psram_top0/n155_5 ;
wire \u_psram_top0/n154_5 ;
wire \u_psram_top0/n153_5 ;
wire \u_psram_top0/n152_5 ;
wire \u_psram_top0/n151_5 ;
wire \u_psram_top0/n150_5 ;
wire \u_psram_top0/n149_5 ;
wire \u_psram_top0/n148_5 ;
wire \u_psram_top0/n147_5 ;
wire \u_psram_top0/n146_5 ;
wire \u_psram_top0/n145_5 ;
wire \u_psram_top0/n144_5 ;
wire \u_psram_top0/n143_5 ;
wire \u_psram_top0/n142_5 ;
wire \u_psram_top0/n141_5 ;
wire \u_psram_top0/n140_5 ;
wire \u_psram_top0/n139_5 ;
wire \u_psram_top0/n138_5 ;
wire \u_psram_top0/n137_5 ;
wire \u_psram_top0/n136_5 ;
wire \u_psram_top0/n135_5 ;
wire \u_psram_top0/n134_5 ;
wire \u_psram_top0/n133_5 ;
wire \u_psram_top0/rd_data_valid_calib ;
wire \u_psram_top0/rd_data_valid_d ;
wire \u_psram_top0/rd_data_valid_d0 ;
wire \u_psram_top0/config_done_Z ;
wire \u_psram_top0/cmd_calib ;
wire \u_psram_top0/cmd_en_calib ;
wire [31:0] \u_psram_top0/wr_data_d ;
wire [20:0] \u_psram_top0/addr_d ;
wire [3:0] \u_psram_top0/data_mask_d ;
wire [31:0] \u_psram_top0/rd_data_d ;
wire [31:0] \u_psram_top0/rdbk_data_d0 ;
wire [0:0] \u_psram_top0/readd_Z ;
wire [0:0] \u_psram_top0/calib_Z ;
wire [31:26] \u_psram_top0/wr_data_calib ;
wire [0:0] \u_psram_top0/SDTAP_Z ;
wire [0:0] \u_psram_top0/VALUE_Z ;
wire [62:15] \u_psram_top0/out_dq_Z ;
wire \u_psram_top0/u_psram_wd/n203_11 ;
wire \u_psram_top0/u_psram_wd/n259_5 ;
wire \u_psram_top0/u_psram_wd/ck_delay[0].iodelay_1_DF ;
wire \u_psram_top0/u_psram_wd/ckn_delay[0].iodelayn_1_DF ;
wire \u_psram_top0/u_psram_wd/n193_20_SUM ;
wire \u_psram_top0/u_psram_wd/n193_24 ;
wire \u_psram_top0/u_psram_wd/n193_21_SUM ;
wire \u_psram_top0/u_psram_wd/n193_26 ;
wire \u_psram_top0/u_psram_wd/n193_22_SUM ;
wire \u_psram_top0/u_psram_wd/n193_28 ;
wire \u_psram_top0/u_psram_wd/n193_23_SUM ;
wire \u_psram_top0/u_psram_wd/n193_30 ;
wire \u_psram_top0/u_psram_wd/n193_24_SUM ;
wire \u_psram_top0/u_psram_wd/n193_32 ;
wire \u_psram_top0/u_psram_wd/n193_25_SUM ;
wire \u_psram_top0/u_psram_wd/n193_34 ;
wire \u_psram_top0/u_psram_wd/n193_26_SUM ;
wire \u_psram_top0/u_psram_wd/n193_36 ;
wire \u_psram_top0/u_psram_wd/n193_27_SUM ;
wire \u_psram_top0/u_psram_wd/n193_38 ;
wire \u_psram_top0/u_psram_wd/n202_1 ;
wire \u_psram_top0/u_psram_wd/n202_2 ;
wire \u_psram_top0/u_psram_wd/n201_1 ;
wire \u_psram_top0/u_psram_wd/n201_2 ;
wire \u_psram_top0/u_psram_wd/n200_1 ;
wire \u_psram_top0/u_psram_wd/n200_2 ;
wire \u_psram_top0/u_psram_wd/n199_1 ;
wire \u_psram_top0/u_psram_wd/n199_2 ;
wire \u_psram_top0/u_psram_wd/n198_1 ;
wire \u_psram_top0/u_psram_wd/n198_2 ;
wire \u_psram_top0/u_psram_wd/n197_1 ;
wire \u_psram_top0/u_psram_wd/n197_2 ;
wire \u_psram_top0/u_psram_wd/n196_1 ;
wire \u_psram_top0/u_psram_wd/n196_2 ;
wire \u_psram_top0/u_psram_wd/n195_1 ;
wire \u_psram_top0/u_psram_wd/n195_0_COUT ;
wire [7:0] \u_psram_top0/u_psram_wd/in_dq ;
wire [0:0] \u_psram_top0/u_psram_wd/in_rwds ;
wire [8:0] \u_psram_top0/u_psram_wd/step ;
wire [7:0] \u_psram_top0/u_psram_wd/in_dq_p ;
wire [7:0] \u_psram_top0/u_psram_wd/DF_d ;
wire [0:0] \u_psram_top0/u_psram_wd/clk_out_d_0 ;
wire [0:0] \u_psram_top0/u_psram_wd/clkn_out_d ;
wire [0:0] \u_psram_top0/u_psram_wd/out_rwds ;
wire [0:0] \u_psram_top0/u_psram_wd/rwds_ts_Z ;
wire [0:0] \u_psram_top0/u_psram_wd/wr_cs ;
wire [7:0] \u_psram_top0/u_psram_wd/oser4_dq ;
wire [7:0] \u_psram_top0/u_psram_wd/oser4_dqts ;
wire [0:0] \u_psram_top0/u_psram_wd/clk_out ;
wire [0:0] \u_psram_top0/u_psram_wd/clkn_out ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_6 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_6 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_8 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n215_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n216_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n217_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n211_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n212_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n213_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n214_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n207_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n208_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n209_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n210_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n203_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n204_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n205_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n206_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n199_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n200_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n201_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n202_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n195_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n196_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n197_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n198_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n191_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n192_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n193_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n194_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n187_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n188_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n189_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n190_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n219_3 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n220_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n221_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n222_2 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen_1_Q1 ;
wire \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ;
wire [31:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq ;
wire [15:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w ;
wire [18:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r ;
wire [31:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 ;
wire [3:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 ;
wire [63:16] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA ;
wire [0:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren ;
wire [3:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 ;
wire [2:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 ;
wire [2:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 ;
wire [2:2] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 ;
wire [2:2] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 ;
wire [2:2] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 ;
wire [2:2] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 ;
wire [2:2] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d ;
wire [2:2] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d ;
wire [2:2] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d ;
wire [3:3] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d ;
wire [3:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 ;
wire [2:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 ;
wire [2:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 ;
wire [3:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 ;
wire [3:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 ;
wire [3:2] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all ;
wire [1:1] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 ;
wire [0:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 ;
wire [2:1] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d ;
wire [2:1] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 ;
wire [1:1] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 ;
wire [3:3] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 ;
wire [4:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr ;
wire [4:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss ;
wire [1:0] \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr ;
wire \u_psram_top0/u_psram_init/n159_3 ;
wire \u_psram_top0/u_psram_init/n242_3 ;
wire \u_psram_top0/u_psram_init/n484_3 ;
wire \u_psram_top0/u_psram_init/n529_3 ;
wire \u_psram_top0/u_psram_init/n858_3 ;
wire \u_psram_top0/u_psram_init/n920_3 ;
wire \u_psram_top0/u_psram_init/n937_4 ;
wire \u_psram_top0/u_psram_init/n958_3 ;
wire \u_psram_top0/u_psram_init/n973_3 ;
wire \u_psram_top0/u_psram_init/n1118_3 ;
wire \u_psram_top0/u_psram_init/n1151_3 ;
wire \u_psram_top0/u_psram_init/n1152_3 ;
wire \u_psram_top0/u_psram_init/n1153_3 ;
wire \u_psram_top0/u_psram_init/n1154_3 ;
wire \u_psram_top0/u_psram_init/n1155_3 ;
wire \u_psram_top0/u_psram_init/n1156_3 ;
wire \u_psram_top0/u_psram_init/n1157_3 ;
wire \u_psram_top0/u_psram_init/n1158_3 ;
wire \u_psram_top0/u_psram_init/n1159_3 ;
wire \u_psram_top0/u_psram_init/n1160_3 ;
wire \u_psram_top0/u_psram_init/n1161_3 ;
wire \u_psram_top0/u_psram_init/n1162_3 ;
wire \u_psram_top0/u_psram_init/n1163_3 ;
wire \u_psram_top0/u_psram_init/n1164_3 ;
wire \u_psram_top0/u_psram_init/n1165_3 ;
wire \u_psram_top0/u_psram_init/n1166_3 ;
wire \u_psram_top0/u_psram_init/n1167_3 ;
wire \u_psram_top0/u_psram_init/n1168_3 ;
wire \u_psram_top0/u_psram_init/n1169_3 ;
wire \u_psram_top0/u_psram_init/n1170_3 ;
wire \u_psram_top0/u_psram_init/n1171_3 ;
wire \u_psram_top0/u_psram_init/n1172_3 ;
wire \u_psram_top0/u_psram_init/n1173_3 ;
wire \u_psram_top0/u_psram_init/n1174_3 ;
wire \u_psram_top0/u_psram_init/n1175_3 ;
wire \u_psram_top0/u_psram_init/n1176_3 ;
wire \u_psram_top0/u_psram_init/n1177_3 ;
wire \u_psram_top0/u_psram_init/n1178_3 ;
wire \u_psram_top0/u_psram_init/n1179_3 ;
wire \u_psram_top0/u_psram_init/n1180_3 ;
wire \u_psram_top0/u_psram_init/n1181_3 ;
wire \u_psram_top0/u_psram_init/n1182_3 ;
wire \u_psram_top0/u_psram_init/n1328_3 ;
wire \u_psram_top0/u_psram_init/wr_data_31_5 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_8 ;
wire \u_psram_top0/u_psram_init/VALUE_0_5 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_8 ;
wire \u_psram_top0/u_psram_init/n_state.TVCS_WAITE ;
wire \u_psram_top0/u_psram_init/n_state.CONFIG_CR ;
wire \u_psram_top0/u_psram_init/n_state.WRITE_DATA ;
wire \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA ;
wire \u_psram_top0/u_psram_init/n_state.ADJUST_PHASE_WAITE ;
wire \u_psram_top0/u_psram_init/n_state.ADJUST_PHASE ;
wire \u_psram_top0/u_psram_init/n_state.INIT_CALIB_WAITE ;
wire \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE ;
wire \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY ;
wire \u_psram_top0/u_psram_init/n_state.INIT_CALIB_DONE ;
wire \u_psram_top0/u_psram_init/n1094_5 ;
wire \u_psram_top0/u_psram_init/n1093_5 ;
wire \u_psram_top0/u_psram_init/n1092_5 ;
wire \u_psram_top0/u_psram_init/n1091_5 ;
wire \u_psram_top0/u_psram_init/n1090_5 ;
wire \u_psram_top0/u_psram_init/n1089_5 ;
wire \u_psram_top0/u_psram_init/n908_6 ;
wire \u_psram_top0/u_psram_init/n907_6 ;
wire \u_psram_top0/u_psram_init/n874_5 ;
wire \u_psram_top0/u_psram_init/n872_5 ;
wire \u_psram_top0/u_psram_init/n794_5 ;
wire \u_psram_top0/u_psram_init/n793_5 ;
wire \u_psram_top0/u_psram_init/n792_5 ;
wire \u_psram_top0/u_psram_init/n791_5 ;
wire \u_psram_top0/u_psram_init/n790_5 ;
wire \u_psram_top0/u_psram_init/n789_5 ;
wire \u_psram_top0/u_psram_init/n788_5 ;
wire \u_psram_top0/u_psram_init/n787_5 ;
wire \u_psram_top0/u_psram_init/n786_5 ;
wire \u_psram_top0/u_psram_init/n674_6 ;
wire \u_psram_top0/u_psram_init/n191_5 ;
wire \u_psram_top0/u_psram_init/n190_5 ;
wire \u_psram_top0/u_psram_init/n188_5 ;
wire \u_psram_top0/u_psram_init/n187_5 ;
wire \u_psram_top0/u_psram_init/n185_5 ;
wire \u_psram_top0/u_psram_init/n184_5 ;
wire \u_psram_top0/u_psram_init/n183_5 ;
wire \u_psram_top0/u_psram_init/n182_5 ;
wire \u_psram_top0/u_psram_init/n180_5 ;
wire \u_psram_top0/u_psram_init/n957_5 ;
wire \u_psram_top0/u_psram_init/n956_5 ;
wire \u_psram_top0/u_psram_init/n497_5 ;
wire \u_psram_top0/u_psram_init/n495_5 ;
wire \u_psram_top0/u_psram_init/n255_5 ;
wire \u_psram_top0/u_psram_init/n254_5 ;
wire \u_psram_top0/u_psram_init/n253_5 ;
wire \u_psram_top0/u_psram_init/n178_5 ;
wire \u_psram_top0/u_psram_init/n679_5 ;
wire \u_psram_top0/u_psram_init/n1579_4 ;
wire \u_psram_top0/u_psram_init/n159_4 ;
wire \u_psram_top0/u_psram_init/n159_5 ;
wire \u_psram_top0/u_psram_init/n159_6 ;
wire \u_psram_top0/u_psram_init/n159_7 ;
wire \u_psram_top0/u_psram_init/out_dq_Z_15_5 ;
wire \u_psram_top0/u_psram_init/n529_4 ;
wire \u_psram_top0/u_psram_init/n529_5 ;
wire \u_psram_top0/u_psram_init/n858_4 ;
wire \u_psram_top0/u_psram_init/n937_5 ;
wire \u_psram_top0/u_psram_init/n973_4 ;
wire \u_psram_top0/u_psram_init/n973_5 ;
wire \u_psram_top0/u_psram_init/n973_6 ;
wire \u_psram_top0/u_psram_init/n1118_4 ;
wire \u_psram_top0/u_psram_init/n1118_5 ;
wire \u_psram_top0/u_psram_init/n1151_4 ;
wire \u_psram_top0/u_psram_init/n1152_4 ;
wire \u_psram_top0/u_psram_init/n1153_4 ;
wire \u_psram_top0/u_psram_init/n1154_4 ;
wire \u_psram_top0/u_psram_init/n1155_4 ;
wire \u_psram_top0/u_psram_init/n1156_4 ;
wire \u_psram_top0/u_psram_init/n1157_4 ;
wire \u_psram_top0/u_psram_init/n1158_4 ;
wire \u_psram_top0/u_psram_init/n1159_4 ;
wire \u_psram_top0/u_psram_init/n1167_4 ;
wire \u_psram_top0/u_psram_init/n1175_4 ;
wire \u_psram_top0/u_psram_init/wr_data_31_6 ;
wire \u_psram_top0/u_psram_init/read_over_9 ;
wire \u_psram_top0/u_psram_init/read_over_10 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_9 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_10 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_11 ;
wire \u_psram_top0/u_psram_init/n_state.IDLE_19 ;
wire \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 ;
wire \u_psram_top0/u_psram_init/n1091_6 ;
wire \u_psram_top0/u_psram_init/n906_7 ;
wire \u_psram_top0/u_psram_init/n875_6 ;
wire \u_psram_top0/u_psram_init/n791_6 ;
wire \u_psram_top0/u_psram_init/n788_6 ;
wire \u_psram_top0/u_psram_init/n786_6 ;
wire \u_psram_top0/u_psram_init/n674_7 ;
wire \u_psram_top0/u_psram_init/n189_6 ;
wire \u_psram_top0/u_psram_init/n186_6 ;
wire \u_psram_top0/u_psram_init/n183_6 ;
wire \u_psram_top0/u_psram_init/n181_6 ;
wire \u_psram_top0/u_psram_init/n179_6 ;
wire \u_psram_top0/u_psram_init/out_dq_Z_16_4 ;
wire \u_psram_top0/u_psram_init/n253_6 ;
wire \u_psram_top0/u_psram_init/n1579_5 ;
wire \u_psram_top0/u_psram_init/n1579_6 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_12 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_13 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_14 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_15 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_16 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_17 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_18 ;
wire \u_psram_top0/u_psram_init/n_state.IDLE_20 ;
wire \u_psram_top0/u_psram_init/n_state.IDLE_21 ;
wire \u_psram_top0/u_psram_init/n_state.IDLE_22 ;
wire \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_21 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_19 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_20 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_21 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_22 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_23 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_24 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_25 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_26 ;
wire \u_psram_top0/u_psram_init/n1090_8 ;
wire \u_psram_top0/u_psram_init/n179_8 ;
wire \u_psram_top0/u_psram_init/n242_6 ;
wire \u_psram_top0/u_psram_init/SDTAP_0_7 ;
wire \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_23 ;
wire \u_psram_top0/u_psram_init/read_cnt_8_10 ;
wire \u_psram_top0/u_psram_init/n675_8 ;
wire \u_psram_top0/u_psram_init/n677_8 ;
wire \u_psram_top0/u_psram_init/n873_8 ;
wire \u_psram_top0/u_psram_init/n875_8 ;
wire \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_11 ;
wire \u_psram_top0/u_psram_init/n906_9 ;
wire \u_psram_top0/u_psram_init/wr_data_31_9 ;
wire \u_psram_top0/u_psram_init/n484_6 ;
wire \u_psram_top0/u_psram_init/n496_7 ;
wire \u_psram_top0/u_psram_init/n256_7 ;
wire \u_psram_top0/u_psram_init/n498_7 ;
wire \u_psram_top0/u_psram_init/n_state.IDLE ;
wire \u_psram_top0/u_psram_init/n1240_7 ;
wire \u_psram_top0/u_psram_init/n1241_7 ;
wire \u_psram_top0/u_psram_init/n1242_7 ;
wire \u_psram_top0/u_psram_init/n1243_7 ;
wire \u_psram_top0/u_psram_init/n1244_7 ;
wire \u_psram_top0/u_psram_init/n1245_7 ;
wire \u_psram_top0/u_psram_init/n1246_7 ;
wire \u_psram_top0/u_psram_init/n1247_7 ;
wire \u_psram_top0/u_psram_init/n1248_7 ;
wire \u_psram_top0/u_psram_init/n1249_7 ;
wire \u_psram_top0/u_psram_init/n1250_7 ;
wire \u_psram_top0/u_psram_init/n1251_7 ;
wire \u_psram_top0/u_psram_init/n1252_7 ;
wire \u_psram_top0/u_psram_init/n1253_7 ;
wire \u_psram_top0/u_psram_init/n1254_7 ;
wire \u_psram_top0/u_psram_init/n1255_7 ;
wire \u_psram_top0/u_psram_init/n1256_7 ;
wire \u_psram_top0/u_psram_init/n1257_7 ;
wire \u_psram_top0/u_psram_init/n1258_7 ;
wire \u_psram_top0/u_psram_init/n1259_7 ;
wire \u_psram_top0/u_psram_init/n1260_7 ;
wire \u_psram_top0/u_psram_init/n1261_7 ;
wire \u_psram_top0/u_psram_init/n1262_7 ;
wire \u_psram_top0/u_psram_init/n1263_7 ;
wire \u_psram_top0/u_psram_init/n1264_7 ;
wire \u_psram_top0/u_psram_init/n1265_7 ;
wire \u_psram_top0/u_psram_init/n1266_7 ;
wire \u_psram_top0/u_psram_init/n1267_7 ;
wire \u_psram_top0/u_psram_init/n1268_7 ;
wire \u_psram_top0/u_psram_init/n1269_7 ;
wire \u_psram_top0/u_psram_init/n1270_7 ;
wire \u_psram_top0/u_psram_init/n1351_5 ;
wire \u_psram_top0/u_psram_init/n983_8 ;
wire \u_psram_top0/u_psram_init/n1573_5 ;
wire \u_psram_top0/u_psram_init/n1201_8 ;
wire \u_psram_top0/u_psram_init/n1579_8 ;
wire \u_psram_top0/u_psram_init/n181_9 ;
wire \u_psram_top0/u_psram_init/tvcs_cnt_15_14 ;
wire \u_psram_top0/u_psram_init/n186_9 ;
wire \u_psram_top0/u_psram_init/n189_9 ;
wire \u_psram_top0/u_psram_init/n192_8 ;
wire \u_psram_top0/u_psram_init/n193_8 ;
wire \u_psram_top0/u_psram_init/n251_8 ;
wire \u_psram_top0/u_psram_init/timer_cnt_5_15 ;
wire \u_psram_top0/u_psram_init/n252_8 ;
wire \u_psram_top0/u_psram_init/n493_8 ;
wire \u_psram_top0/u_psram_init/timer_cnt0_5_15 ;
wire \u_psram_top0/u_psram_init/n494_8 ;
wire \u_psram_top0/u_psram_init/n822_9 ;
wire \u_psram_top0/u_psram_init/n873_11 ;
wire \u_psram_top0/u_psram_init/timer_cnt1_5_12 ;
wire \u_psram_top0/u_psram_init/n876_8 ;
wire \u_psram_top0/u_psram_init/n877_8 ;
wire \u_psram_top0/u_psram_init/c_state.TVCS_WAITE ;
wire \u_psram_top0/u_psram_init/c_state.CONFIG_CR ;
wire \u_psram_top0/u_psram_init/c_state.WRITE_DATA ;
wire \u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ;
wire \u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE ;
wire \u_psram_top0/u_psram_init/c_state.ADJUST_PHASE ;
wire \u_psram_top0/u_psram_init/c_state.INIT_CALIB_WAITE ;
wire \u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE ;
wire \u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ;
wire \u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE ;
wire \u_psram_top0/u_psram_init/Tvcs_done ;
wire \u_psram_top0/u_psram_init/write_done ;
wire \u_psram_top0/u_psram_init/rd_data_valid_d_0 ;
wire \u_psram_top0/u_psram_init/timer_cnt1_clr ;
wire \u_psram_top0/u_psram_init/phase_over ;
wire \u_psram_top0/u_psram_init/c_state.IDLE ;
wire \u_psram_top0/u_psram_init/read_over ;
wire \u_psram_top0/u_psram_init/n838_1 ;
wire \u_psram_top0/u_psram_init/n838_2 ;
wire \u_psram_top0/u_psram_init/n837_1 ;
wire \u_psram_top0/u_psram_init/n837_2 ;
wire \u_psram_top0/u_psram_init/n836_1 ;
wire \u_psram_top0/u_psram_init/n836_2 ;
wire \u_psram_top0/u_psram_init/n835_1 ;
wire \u_psram_top0/u_psram_init/n835_0_COUT ;
wire \u_psram_top0/u_psram_init/n982_1 ;
wire \u_psram_top0/u_psram_init/n982_2 ;
wire \u_psram_top0/u_psram_init/n981_1 ;
wire \u_psram_top0/u_psram_init/n981_2 ;
wire \u_psram_top0/u_psram_init/n980_1 ;
wire \u_psram_top0/u_psram_init/n980_2 ;
wire \u_psram_top0/u_psram_init/n979_1 ;
wire \u_psram_top0/u_psram_init/n979_2 ;
wire \u_psram_top0/u_psram_init/n978_1 ;
wire \u_psram_top0/u_psram_init/n978_2 ;
wire \u_psram_top0/u_psram_init/n977_1 ;
wire \u_psram_top0/u_psram_init/n977_2 ;
wire \u_psram_top0/u_psram_init/n976_1 ;
wire \u_psram_top0/u_psram_init/n976_0_COUT ;
wire \u_psram_top0/u_psram_init/n1200_1 ;
wire \u_psram_top0/u_psram_init/n1200_2 ;
wire \u_psram_top0/u_psram_init/n1199_1 ;
wire \u_psram_top0/u_psram_init/n1199_2 ;
wire \u_psram_top0/u_psram_init/n1198_1 ;
wire \u_psram_top0/u_psram_init/n1198_2 ;
wire \u_psram_top0/u_psram_init/n1197_1 ;
wire \u_psram_top0/u_psram_init/n1197_0_COUT ;
wire \u_psram_top0/u_psram_init/calib_0_5 ;
wire \u_psram_top0/u_psram_init/n839_6 ;
wire [4:0] \u_psram_top0/u_psram_init/phase_cnt ;
wire [2:0] \u_psram_top0/u_psram_init/read_calibration[0].add_cnt ;
wire [7:0] \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 ;
wire [0:0] \u_psram_top0/u_psram_init/adjust_over ;
wire [4:0] \u_psram_top0/u_psram_init/read_calibration[0].times_reg ;
wire [0:0] \u_psram_top0/u_psram_init/delay_wait_over ;
wire [0:0] \u_psram_top0/u_psram_init/calib_done ;
wire [15:0] \u_psram_top0/u_psram_init/tvcs_cnt ;
wire [5:0] \u_psram_top0/u_psram_init/timer_cnt ;
wire [5:0] \u_psram_top0/u_psram_init/timer_cnt0 ;
wire [8:0] \u_psram_top0/u_psram_init/read_cnt ;
wire [5:0] \u_psram_top0/u_psram_init/timer_cnt1 ;
wire [2:0] \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr ;
wire [5:0] \u_psram_top0/u_psram_init/read_calibration[0].check_cnt ;
wire [31:0] \u_psram_top0/u_psram_init/read_calibration[0].id_reg ;
wire \u_psram_top1/n164_5 ;
wire \u_psram_top1/n163_5 ;
wire \u_psram_top1/n162_5 ;
wire \u_psram_top1/n161_5 ;
wire \u_psram_top1/n160_5 ;
wire \u_psram_top1/n159_5 ;
wire \u_psram_top1/n158_5 ;
wire \u_psram_top1/n157_5 ;
wire \u_psram_top1/n156_5 ;
wire \u_psram_top1/n155_5 ;
wire \u_psram_top1/n154_5 ;
wire \u_psram_top1/n153_5 ;
wire \u_psram_top1/n152_5 ;
wire \u_psram_top1/n151_5 ;
wire \u_psram_top1/n150_5 ;
wire \u_psram_top1/n149_5 ;
wire \u_psram_top1/n148_5 ;
wire \u_psram_top1/n147_5 ;
wire \u_psram_top1/n146_5 ;
wire \u_psram_top1/n145_5 ;
wire \u_psram_top1/n144_5 ;
wire \u_psram_top1/n143_5 ;
wire \u_psram_top1/n142_5 ;
wire \u_psram_top1/n141_5 ;
wire \u_psram_top1/n140_5 ;
wire \u_psram_top1/n139_5 ;
wire \u_psram_top1/n138_5 ;
wire \u_psram_top1/n137_5 ;
wire \u_psram_top1/n136_5 ;
wire \u_psram_top1/n135_5 ;
wire \u_psram_top1/n134_5 ;
wire \u_psram_top1/n133_5 ;
wire \u_psram_top1/rd_data_valid_calib ;
wire \u_psram_top1/rd_data_valid_d ;
wire \u_psram_top1/rd_data_valid_d0 ;
wire \u_psram_top1/config_done_Z ;
wire \u_psram_top1/cmd_calib ;
wire \u_psram_top1/cmd_en_calib ;
wire [31:0] \u_psram_top1/wr_data_d ;
wire [20:0] \u_psram_top1/addr_d ;
wire [3:0] \u_psram_top1/data_mask_d ;
wire [31:0] \u_psram_top1/rd_data_d ;
wire [31:0] \u_psram_top1/rdbk_data_d0 ;
wire [0:0] \u_psram_top1/readd_Z ;
wire [0:0] \u_psram_top1/calib_Z ;
wire [31:26] \u_psram_top1/wr_data_calib ;
wire [0:0] \u_psram_top1/SDTAP_Z ;
wire [0:0] \u_psram_top1/VALUE_Z ;
wire [62:15] \u_psram_top1/out_dq_Z ;
wire \u_psram_top1/u_psram_wd/n203_8 ;
wire \u_psram_top1/u_psram_wd/n257_5 ;
wire \u_psram_top1/u_psram_wd/ck_delay[0].iodelay_1_DF ;
wire \u_psram_top1/u_psram_wd/n193_20_SUM ;
wire \u_psram_top1/u_psram_wd/n193_24 ;
wire \u_psram_top1/u_psram_wd/n193_21_SUM ;
wire \u_psram_top1/u_psram_wd/n193_26 ;
wire \u_psram_top1/u_psram_wd/n193_22_SUM ;
wire \u_psram_top1/u_psram_wd/n193_28 ;
wire \u_psram_top1/u_psram_wd/n193_23_SUM ;
wire \u_psram_top1/u_psram_wd/n193_30 ;
wire \u_psram_top1/u_psram_wd/n193_24_SUM ;
wire \u_psram_top1/u_psram_wd/n193_32 ;
wire \u_psram_top1/u_psram_wd/n193_25_SUM ;
wire \u_psram_top1/u_psram_wd/n193_34 ;
wire \u_psram_top1/u_psram_wd/n193_26_SUM ;
wire \u_psram_top1/u_psram_wd/n193_36 ;
wire \u_psram_top1/u_psram_wd/n193_27_SUM ;
wire \u_psram_top1/u_psram_wd/n193_38 ;
wire \u_psram_top1/u_psram_wd/n202_1 ;
wire \u_psram_top1/u_psram_wd/n202_2 ;
wire \u_psram_top1/u_psram_wd/n201_1 ;
wire \u_psram_top1/u_psram_wd/n201_2 ;
wire \u_psram_top1/u_psram_wd/n200_1 ;
wire \u_psram_top1/u_psram_wd/n200_2 ;
wire \u_psram_top1/u_psram_wd/n199_1 ;
wire \u_psram_top1/u_psram_wd/n199_2 ;
wire \u_psram_top1/u_psram_wd/n198_1 ;
wire \u_psram_top1/u_psram_wd/n198_2 ;
wire \u_psram_top1/u_psram_wd/n197_1 ;
wire \u_psram_top1/u_psram_wd/n197_2 ;
wire \u_psram_top1/u_psram_wd/n196_1 ;
wire \u_psram_top1/u_psram_wd/n196_2 ;
wire \u_psram_top1/u_psram_wd/n195_1 ;
wire \u_psram_top1/u_psram_wd/n195_0_COUT ;
wire [7:0] \u_psram_top1/u_psram_wd/in_dq ;
wire [0:0] \u_psram_top1/u_psram_wd/in_rwds ;
wire [8:0] \u_psram_top1/u_psram_wd/step ;
wire [7:0] \u_psram_top1/u_psram_wd/in_dq_p ;
wire [7:0] \u_psram_top1/u_psram_wd/DF_d ;
wire [0:0] \u_psram_top1/u_psram_wd/clk_out_d_0 ;
wire [0:0] \u_psram_top1/u_psram_wd/out_rwds ;
wire [0:0] \u_psram_top1/u_psram_wd/rwds_ts_Z ;
wire [0:0] \u_psram_top1/u_psram_wd/wr_cs ;
wire [7:0] \u_psram_top1/u_psram_wd/oser4_dq ;
wire [7:0] \u_psram_top1/u_psram_wd/oser4_dqts ;
wire [0:0] \u_psram_top1/u_psram_wd/clk_out ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_4 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_6 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_8 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n215_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n216_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n217_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n211_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n212_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n213_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n214_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n207_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n208_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n209_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n210_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n203_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n204_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n205_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n206_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n199_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n200_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n201_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n202_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n195_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n196_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n197_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n198_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n191_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n192_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n193_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n194_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n187_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n188_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n189_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n190_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n219_3 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n220_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n221_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n222_2 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen_1_Q1 ;
wire \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ;
wire [31:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq ;
wire [15:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w ;
wire [18:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r ;
wire [31:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 ;
wire [3:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 ;
wire [63:16] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA ;
wire [0:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren ;
wire [3:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 ;
wire [2:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 ;
wire [2:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 ;
wire [2:2] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 ;
wire [2:2] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 ;
wire [2:2] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 ;
wire [2:2] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 ;
wire [2:2] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d ;
wire [2:2] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d ;
wire [2:2] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d ;
wire [3:3] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d ;
wire [3:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 ;
wire [2:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 ;
wire [2:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 ;
wire [3:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 ;
wire [3:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 ;
wire [3:2] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all ;
wire [1:1] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 ;
wire [0:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 ;
wire [2:1] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d ;
wire [2:1] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 ;
wire [1:1] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 ;
wire [3:3] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 ;
wire [4:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr ;
wire [4:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss ;
wire [1:0] \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr ;
wire \u_psram_top1/u_psram_init/n159_3 ;
wire \u_psram_top1/u_psram_init/n242_3 ;
wire \u_psram_top1/u_psram_init/n484_3 ;
wire \u_psram_top1/u_psram_init/n529_3 ;
wire \u_psram_top1/u_psram_init/n858_3 ;
wire \u_psram_top1/u_psram_init/n920_3 ;
wire \u_psram_top1/u_psram_init/n937_4 ;
wire \u_psram_top1/u_psram_init/n958_3 ;
wire \u_psram_top1/u_psram_init/n973_3 ;
wire \u_psram_top1/u_psram_init/n1118_3 ;
wire \u_psram_top1/u_psram_init/n1151_3 ;
wire \u_psram_top1/u_psram_init/n1152_3 ;
wire \u_psram_top1/u_psram_init/n1153_3 ;
wire \u_psram_top1/u_psram_init/n1154_3 ;
wire \u_psram_top1/u_psram_init/n1155_3 ;
wire \u_psram_top1/u_psram_init/n1156_3 ;
wire \u_psram_top1/u_psram_init/n1157_3 ;
wire \u_psram_top1/u_psram_init/n1158_3 ;
wire \u_psram_top1/u_psram_init/n1159_3 ;
wire \u_psram_top1/u_psram_init/n1160_3 ;
wire \u_psram_top1/u_psram_init/n1161_3 ;
wire \u_psram_top1/u_psram_init/n1162_3 ;
wire \u_psram_top1/u_psram_init/n1163_3 ;
wire \u_psram_top1/u_psram_init/n1164_3 ;
wire \u_psram_top1/u_psram_init/n1165_3 ;
wire \u_psram_top1/u_psram_init/n1166_3 ;
wire \u_psram_top1/u_psram_init/n1167_3 ;
wire \u_psram_top1/u_psram_init/n1168_3 ;
wire \u_psram_top1/u_psram_init/n1169_3 ;
wire \u_psram_top1/u_psram_init/n1170_3 ;
wire \u_psram_top1/u_psram_init/n1171_3 ;
wire \u_psram_top1/u_psram_init/n1172_3 ;
wire \u_psram_top1/u_psram_init/n1173_3 ;
wire \u_psram_top1/u_psram_init/n1174_3 ;
wire \u_psram_top1/u_psram_init/n1175_3 ;
wire \u_psram_top1/u_psram_init/n1176_3 ;
wire \u_psram_top1/u_psram_init/n1177_3 ;
wire \u_psram_top1/u_psram_init/n1178_3 ;
wire \u_psram_top1/u_psram_init/n1179_3 ;
wire \u_psram_top1/u_psram_init/n1180_3 ;
wire \u_psram_top1/u_psram_init/n1181_3 ;
wire \u_psram_top1/u_psram_init/n1182_3 ;
wire \u_psram_top1/u_psram_init/n1328_3 ;
wire \u_psram_top1/u_psram_init/wr_data_31_5 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_8 ;
wire \u_psram_top1/u_psram_init/VALUE_0_5 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_8 ;
wire \u_psram_top1/u_psram_init/n_state.TVCS_WAITE ;
wire \u_psram_top1/u_psram_init/n_state.CONFIG_CR ;
wire \u_psram_top1/u_psram_init/n_state.WRITE_DATA ;
wire \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA ;
wire \u_psram_top1/u_psram_init/n_state.ADJUST_PHASE_WAITE ;
wire \u_psram_top1/u_psram_init/n_state.ADJUST_PHASE ;
wire \u_psram_top1/u_psram_init/n_state.INIT_CALIB_WAITE ;
wire \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE ;
wire \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY ;
wire \u_psram_top1/u_psram_init/n_state.INIT_CALIB_DONE ;
wire \u_psram_top1/u_psram_init/n1094_5 ;
wire \u_psram_top1/u_psram_init/n1093_5 ;
wire \u_psram_top1/u_psram_init/n1092_5 ;
wire \u_psram_top1/u_psram_init/n1091_5 ;
wire \u_psram_top1/u_psram_init/n1090_5 ;
wire \u_psram_top1/u_psram_init/n1089_5 ;
wire \u_psram_top1/u_psram_init/n908_6 ;
wire \u_psram_top1/u_psram_init/n907_6 ;
wire \u_psram_top1/u_psram_init/n874_5 ;
wire \u_psram_top1/u_psram_init/n872_5 ;
wire \u_psram_top1/u_psram_init/n794_5 ;
wire \u_psram_top1/u_psram_init/n793_5 ;
wire \u_psram_top1/u_psram_init/n792_5 ;
wire \u_psram_top1/u_psram_init/n791_5 ;
wire \u_psram_top1/u_psram_init/n790_5 ;
wire \u_psram_top1/u_psram_init/n789_5 ;
wire \u_psram_top1/u_psram_init/n788_5 ;
wire \u_psram_top1/u_psram_init/n787_5 ;
wire \u_psram_top1/u_psram_init/n786_5 ;
wire \u_psram_top1/u_psram_init/n674_6 ;
wire \u_psram_top1/u_psram_init/n191_5 ;
wire \u_psram_top1/u_psram_init/n190_5 ;
wire \u_psram_top1/u_psram_init/n188_5 ;
wire \u_psram_top1/u_psram_init/n187_5 ;
wire \u_psram_top1/u_psram_init/n185_5 ;
wire \u_psram_top1/u_psram_init/n183_5 ;
wire \u_psram_top1/u_psram_init/n182_5 ;
wire \u_psram_top1/u_psram_init/n180_5 ;
wire \u_psram_top1/u_psram_init/n957_5 ;
wire \u_psram_top1/u_psram_init/n956_5 ;
wire \u_psram_top1/u_psram_init/n497_5 ;
wire \u_psram_top1/u_psram_init/n495_5 ;
wire \u_psram_top1/u_psram_init/n255_5 ;
wire \u_psram_top1/u_psram_init/n254_5 ;
wire \u_psram_top1/u_psram_init/n253_5 ;
wire \u_psram_top1/u_psram_init/n178_5 ;
wire \u_psram_top1/u_psram_init/n679_5 ;
wire \u_psram_top1/u_psram_init/n1579_4 ;
wire \u_psram_top1/u_psram_init/n159_4 ;
wire \u_psram_top1/u_psram_init/n159_5 ;
wire \u_psram_top1/u_psram_init/n159_6 ;
wire \u_psram_top1/u_psram_init/n159_7 ;
wire \u_psram_top1/u_psram_init/out_dq_Z_15_5 ;
wire \u_psram_top1/u_psram_init/n529_4 ;
wire \u_psram_top1/u_psram_init/n529_5 ;
wire \u_psram_top1/u_psram_init/n858_4 ;
wire \u_psram_top1/u_psram_init/n937_5 ;
wire \u_psram_top1/u_psram_init/n973_4 ;
wire \u_psram_top1/u_psram_init/n973_5 ;
wire \u_psram_top1/u_psram_init/n973_6 ;
wire \u_psram_top1/u_psram_init/n1118_4 ;
wire \u_psram_top1/u_psram_init/n1118_5 ;
wire \u_psram_top1/u_psram_init/n1151_4 ;
wire \u_psram_top1/u_psram_init/n1152_4 ;
wire \u_psram_top1/u_psram_init/n1153_4 ;
wire \u_psram_top1/u_psram_init/n1154_4 ;
wire \u_psram_top1/u_psram_init/n1155_4 ;
wire \u_psram_top1/u_psram_init/n1156_4 ;
wire \u_psram_top1/u_psram_init/n1157_4 ;
wire \u_psram_top1/u_psram_init/n1158_4 ;
wire \u_psram_top1/u_psram_init/n1159_4 ;
wire \u_psram_top1/u_psram_init/n1167_4 ;
wire \u_psram_top1/u_psram_init/n1175_4 ;
wire \u_psram_top1/u_psram_init/wr_data_31_6 ;
wire \u_psram_top1/u_psram_init/read_over_9 ;
wire \u_psram_top1/u_psram_init/read_over_10 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_9 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_10 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_11 ;
wire \u_psram_top1/u_psram_init/n_state.IDLE_19 ;
wire \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 ;
wire \u_psram_top1/u_psram_init/n1091_6 ;
wire \u_psram_top1/u_psram_init/n875_6 ;
wire \u_psram_top1/u_psram_init/n791_6 ;
wire \u_psram_top1/u_psram_init/n788_6 ;
wire \u_psram_top1/u_psram_init/n786_6 ;
wire \u_psram_top1/u_psram_init/n674_7 ;
wire \u_psram_top1/u_psram_init/n189_6 ;
wire \u_psram_top1/u_psram_init/n186_6 ;
wire \u_psram_top1/u_psram_init/n184_6 ;
wire \u_psram_top1/u_psram_init/n181_6 ;
wire \u_psram_top1/u_psram_init/n179_6 ;
wire \u_psram_top1/u_psram_init/out_dq_Z_16_4 ;
wire \u_psram_top1/u_psram_init/n253_6 ;
wire \u_psram_top1/u_psram_init/n1579_5 ;
wire \u_psram_top1/u_psram_init/n1579_6 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_12 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_13 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_14 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_15 ;
wire \u_psram_top1/u_psram_init/n_state.IDLE_20 ;
wire \u_psram_top1/u_psram_init/n_state.IDLE_21 ;
wire \u_psram_top1/u_psram_init/n_state.IDLE_22 ;
wire \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_21 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_16 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_17 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_18 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_19 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_20 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_21 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_22 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_23 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_24 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_25 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_26 ;
wire \u_psram_top1/u_psram_init/n1090_8 ;
wire \u_psram_top1/u_psram_init/n179_8 ;
wire \u_psram_top1/u_psram_init/n242_6 ;
wire \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_11 ;
wire \u_psram_top1/u_psram_init/n906_9 ;
wire \u_psram_top1/u_psram_init/SDTAP_0_7 ;
wire \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_23 ;
wire \u_psram_top1/u_psram_init/read_cnt_8_10 ;
wire \u_psram_top1/u_psram_init/n182_8 ;
wire \u_psram_top1/u_psram_init/n184_8 ;
wire \u_psram_top1/u_psram_init/n675_8 ;
wire \u_psram_top1/u_psram_init/n677_8 ;
wire \u_psram_top1/u_psram_init/n873_8 ;
wire \u_psram_top1/u_psram_init/n875_8 ;
wire \u_psram_top1/u_psram_init/n181_8 ;
wire \u_psram_top1/u_psram_init/wr_data_31_9 ;
wire \u_psram_top1/u_psram_init/n484_6 ;
wire \u_psram_top1/u_psram_init/n496_7 ;
wire \u_psram_top1/u_psram_init/n256_7 ;
wire \u_psram_top1/u_psram_init/n498_7 ;
wire \u_psram_top1/u_psram_init/n_state.IDLE ;
wire \u_psram_top1/u_psram_init/n1240_7 ;
wire \u_psram_top1/u_psram_init/n1241_7 ;
wire \u_psram_top1/u_psram_init/n1242_7 ;
wire \u_psram_top1/u_psram_init/n1243_7 ;
wire \u_psram_top1/u_psram_init/n1244_7 ;
wire \u_psram_top1/u_psram_init/n1245_7 ;
wire \u_psram_top1/u_psram_init/n1246_7 ;
wire \u_psram_top1/u_psram_init/n1247_7 ;
wire \u_psram_top1/u_psram_init/n1248_7 ;
wire \u_psram_top1/u_psram_init/n1249_7 ;
wire \u_psram_top1/u_psram_init/n1250_7 ;
wire \u_psram_top1/u_psram_init/n1251_7 ;
wire \u_psram_top1/u_psram_init/n1252_7 ;
wire \u_psram_top1/u_psram_init/n1253_7 ;
wire \u_psram_top1/u_psram_init/n1254_7 ;
wire \u_psram_top1/u_psram_init/n1255_7 ;
wire \u_psram_top1/u_psram_init/n1256_7 ;
wire \u_psram_top1/u_psram_init/n1257_7 ;
wire \u_psram_top1/u_psram_init/n1258_7 ;
wire \u_psram_top1/u_psram_init/n1259_7 ;
wire \u_psram_top1/u_psram_init/n1260_7 ;
wire \u_psram_top1/u_psram_init/n1261_7 ;
wire \u_psram_top1/u_psram_init/n1262_7 ;
wire \u_psram_top1/u_psram_init/n1263_7 ;
wire \u_psram_top1/u_psram_init/n1264_7 ;
wire \u_psram_top1/u_psram_init/n1265_7 ;
wire \u_psram_top1/u_psram_init/n1266_7 ;
wire \u_psram_top1/u_psram_init/n1267_7 ;
wire \u_psram_top1/u_psram_init/n1268_7 ;
wire \u_psram_top1/u_psram_init/n1269_7 ;
wire \u_psram_top1/u_psram_init/n1270_7 ;
wire \u_psram_top1/u_psram_init/n1351_5 ;
wire \u_psram_top1/u_psram_init/n983_8 ;
wire \u_psram_top1/u_psram_init/n1573_5 ;
wire \u_psram_top1/u_psram_init/n1201_8 ;
wire \u_psram_top1/u_psram_init/n1579_8 ;
wire \u_psram_top1/u_psram_init/n186_9 ;
wire \u_psram_top1/u_psram_init/tvcs_cnt_15_13 ;
wire \u_psram_top1/u_psram_init/n189_9 ;
wire \u_psram_top1/u_psram_init/n192_8 ;
wire \u_psram_top1/u_psram_init/n193_8 ;
wire \u_psram_top1/u_psram_init/n251_8 ;
wire \u_psram_top1/u_psram_init/timer_cnt_5_15 ;
wire \u_psram_top1/u_psram_init/n252_8 ;
wire \u_psram_top1/u_psram_init/n493_8 ;
wire \u_psram_top1/u_psram_init/timer_cnt0_5_15 ;
wire \u_psram_top1/u_psram_init/n494_8 ;
wire \u_psram_top1/u_psram_init/n822_9 ;
wire \u_psram_top1/u_psram_init/n873_11 ;
wire \u_psram_top1/u_psram_init/timer_cnt1_5_12 ;
wire \u_psram_top1/u_psram_init/n876_8 ;
wire \u_psram_top1/u_psram_init/n877_8 ;
wire \u_psram_top1/u_psram_init/c_state.TVCS_WAITE ;
wire \u_psram_top1/u_psram_init/c_state.CONFIG_CR ;
wire \u_psram_top1/u_psram_init/c_state.WRITE_DATA ;
wire \u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ;
wire \u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE ;
wire \u_psram_top1/u_psram_init/c_state.ADJUST_PHASE ;
wire \u_psram_top1/u_psram_init/c_state.INIT_CALIB_WAITE ;
wire \u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE ;
wire \u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ;
wire \u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE ;
wire \u_psram_top1/u_psram_init/Tvcs_done ;
wire \u_psram_top1/u_psram_init/write_done ;
wire \u_psram_top1/u_psram_init/rd_data_valid_d_1 ;
wire \u_psram_top1/u_psram_init/timer_cnt1_clr ;
wire \u_psram_top1/u_psram_init/phase_over ;
wire \u_psram_top1/u_psram_init/c_state.IDLE ;
wire \u_psram_top1/u_psram_init/read_over ;
wire \u_psram_top1/u_psram_init/n838_1 ;
wire \u_psram_top1/u_psram_init/n838_2 ;
wire \u_psram_top1/u_psram_init/n837_1 ;
wire \u_psram_top1/u_psram_init/n837_2 ;
wire \u_psram_top1/u_psram_init/n836_1 ;
wire \u_psram_top1/u_psram_init/n836_2 ;
wire \u_psram_top1/u_psram_init/n835_1 ;
wire \u_psram_top1/u_psram_init/n835_0_COUT ;
wire \u_psram_top1/u_psram_init/n982_1 ;
wire \u_psram_top1/u_psram_init/n982_2 ;
wire \u_psram_top1/u_psram_init/n981_1 ;
wire \u_psram_top1/u_psram_init/n981_2 ;
wire \u_psram_top1/u_psram_init/n980_1 ;
wire \u_psram_top1/u_psram_init/n980_2 ;
wire \u_psram_top1/u_psram_init/n979_1 ;
wire \u_psram_top1/u_psram_init/n979_2 ;
wire \u_psram_top1/u_psram_init/n978_1 ;
wire \u_psram_top1/u_psram_init/n978_2 ;
wire \u_psram_top1/u_psram_init/n977_1 ;
wire \u_psram_top1/u_psram_init/n977_2 ;
wire \u_psram_top1/u_psram_init/n976_1 ;
wire \u_psram_top1/u_psram_init/n976_0_COUT ;
wire \u_psram_top1/u_psram_init/n1200_1 ;
wire \u_psram_top1/u_psram_init/n1200_2 ;
wire \u_psram_top1/u_psram_init/n1199_1 ;
wire \u_psram_top1/u_psram_init/n1199_2 ;
wire \u_psram_top1/u_psram_init/n1198_1 ;
wire \u_psram_top1/u_psram_init/n1198_2 ;
wire \u_psram_top1/u_psram_init/n1197_1 ;
wire \u_psram_top1/u_psram_init/n1197_0_COUT ;
wire \u_psram_top1/u_psram_init/calib_0_5 ;
wire \u_psram_top1/u_psram_init/n839_6 ;
wire [4:0] \u_psram_top1/u_psram_init/phase_cnt ;
wire [2:0] \u_psram_top1/u_psram_init/read_calibration[0].add_cnt ;
wire [7:0] \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 ;
wire [0:0] \u_psram_top1/u_psram_init/adjust_over ;
wire [4:0] \u_psram_top1/u_psram_init/read_calibration[0].times_reg ;
wire [0:0] \u_psram_top1/u_psram_init/delay_wait_over ;
wire [0:0] \u_psram_top1/u_psram_init/calib_done ;
wire [15:0] \u_psram_top1/u_psram_init/tvcs_cnt ;
wire [5:0] \u_psram_top1/u_psram_init/timer_cnt ;
wire [5:0] \u_psram_top1/u_psram_init/timer_cnt0 ;
wire [8:0] \u_psram_top1/u_psram_init/read_cnt ;
wire [5:0] \u_psram_top1/u_psram_init/timer_cnt1 ;
wire [2:0] \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr ;
wire [5:0] \u_psram_top1/u_psram_init/read_calibration[0].check_cnt ;
wire [31:0] \u_psram_top1/u_psram_init/read_calibration[0].id_reg ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(O_psram_reset_n[0]),
	.O(O_psram_reset_n[1])
);
IOBUF \u_psram_top0/u_psram_wd/dq_iobuf_gen[0].dq_iobuf  (
	.I(\u_psram_top0/u_psram_wd/oser4_dq [0]),
	.OEN(\u_psram_top0/u_psram_wd/oser4_dqts [0]),
	.IO(IO_psram_dq[0]),
	.O(\u_psram_top0/u_psram_wd/in_dq [0])
);
IOBUF \u_psram_top0/u_psram_wd/dq_iobuf_gen[1].dq_iobuf  (
	.I(\u_psram_top0/u_psram_wd/oser4_dq [1]),
	.OEN(\u_psram_top0/u_psram_wd/oser4_dqts [1]),
	.IO(IO_psram_dq[1]),
	.O(\u_psram_top0/u_psram_wd/in_dq [1])
);
IOBUF \u_psram_top0/u_psram_wd/dq_iobuf_gen[2].dq_iobuf  (
	.I(\u_psram_top0/u_psram_wd/oser4_dq [2]),
	.OEN(\u_psram_top0/u_psram_wd/oser4_dqts [2]),
	.IO(IO_psram_dq[2]),
	.O(\u_psram_top0/u_psram_wd/in_dq [2])
);
IOBUF \u_psram_top0/u_psram_wd/dq_iobuf_gen[3].dq_iobuf  (
	.I(\u_psram_top0/u_psram_wd/oser4_dq [3]),
	.OEN(\u_psram_top0/u_psram_wd/oser4_dqts [3]),
	.IO(IO_psram_dq[3]),
	.O(\u_psram_top0/u_psram_wd/in_dq [3])
);
IOBUF \u_psram_top0/u_psram_wd/dq_iobuf_gen[4].dq_iobuf  (
	.I(\u_psram_top0/u_psram_wd/oser4_dq [4]),
	.OEN(\u_psram_top0/u_psram_wd/oser4_dqts [4]),
	.IO(IO_psram_dq[4]),
	.O(\u_psram_top0/u_psram_wd/in_dq [4])
);
IOBUF \u_psram_top0/u_psram_wd/dq_iobuf_gen[5].dq_iobuf  (
	.I(\u_psram_top0/u_psram_wd/oser4_dq [5]),
	.OEN(\u_psram_top0/u_psram_wd/oser4_dqts [5]),
	.IO(IO_psram_dq[5]),
	.O(\u_psram_top0/u_psram_wd/in_dq [5])
);
IOBUF \u_psram_top0/u_psram_wd/dq_iobuf_gen[6].dq_iobuf  (
	.I(\u_psram_top0/u_psram_wd/oser4_dq [6]),
	.OEN(\u_psram_top0/u_psram_wd/oser4_dqts [6]),
	.IO(IO_psram_dq[6]),
	.O(\u_psram_top0/u_psram_wd/in_dq [6])
);
IOBUF \u_psram_top0/u_psram_wd/dq_iobuf_gen[7].dq_iobuf  (
	.I(\u_psram_top0/u_psram_wd/oser4_dq [7]),
	.OEN(\u_psram_top0/u_psram_wd/oser4_dqts [7]),
	.IO(IO_psram_dq[7]),
	.O(\u_psram_top0/u_psram_wd/in_dq [7])
);
OBUF \u_psram_top0/u_psram_wd/ck_obuf_sigle_gen[0].u_clk_gen  (
	.I(\u_psram_top0/u_psram_wd/clk_out_d_0 [0]),
	.O(O_psram_ck[0])
);
OBUF \u_psram_top0/u_psram_wd/ck_obuf_sigle_gen[0].u_clkn_gen_n  (
	.I(\u_psram_top0/u_psram_wd/clkn_out_d [0]),
	.O(O_psram_ck_n[0])
);
IOBUF \u_psram_top0/u_psram_wd/rwds_iobuf_gen[0].rwds_iobuf  (
	.I(\u_psram_top0/u_psram_wd/out_rwds [0]),
	.OEN(\u_psram_top0/u_psram_wd/rwds_ts_Z [0]),
	.IO(IO_psram_rwds[0]),
	.O(\u_psram_top0/u_psram_wd/in_rwds [0])
);
OBUF \u_psram_top0/u_psram_wd/cs_iobuf_gen[0].cs_obuf  (
	.I(\u_psram_top0/u_psram_wd/wr_cs [0]),
	.O(O_psram_cs_n[0])
);
IOBUF \u_psram_top1/u_psram_wd/dq_iobuf_gen[0].dq_iobuf  (
	.I(\u_psram_top1/u_psram_wd/oser4_dq [0]),
	.OEN(\u_psram_top1/u_psram_wd/oser4_dqts [0]),
	.IO(IO_psram_dq[8]),
	.O(\u_psram_top1/u_psram_wd/in_dq [0])
);
IOBUF \u_psram_top1/u_psram_wd/dq_iobuf_gen[1].dq_iobuf  (
	.I(\u_psram_top1/u_psram_wd/oser4_dq [1]),
	.OEN(\u_psram_top1/u_psram_wd/oser4_dqts [1]),
	.IO(IO_psram_dq[9]),
	.O(\u_psram_top1/u_psram_wd/in_dq [1])
);
IOBUF \u_psram_top1/u_psram_wd/dq_iobuf_gen[2].dq_iobuf  (
	.I(\u_psram_top1/u_psram_wd/oser4_dq [2]),
	.OEN(\u_psram_top1/u_psram_wd/oser4_dqts [2]),
	.IO(IO_psram_dq[10]),
	.O(\u_psram_top1/u_psram_wd/in_dq [2])
);
IOBUF \u_psram_top1/u_psram_wd/dq_iobuf_gen[3].dq_iobuf  (
	.I(\u_psram_top1/u_psram_wd/oser4_dq [3]),
	.OEN(\u_psram_top1/u_psram_wd/oser4_dqts [3]),
	.IO(IO_psram_dq[11]),
	.O(\u_psram_top1/u_psram_wd/in_dq [3])
);
IOBUF \u_psram_top1/u_psram_wd/dq_iobuf_gen[4].dq_iobuf  (
	.I(\u_psram_top1/u_psram_wd/oser4_dq [4]),
	.OEN(\u_psram_top1/u_psram_wd/oser4_dqts [4]),
	.IO(IO_psram_dq[12]),
	.O(\u_psram_top1/u_psram_wd/in_dq [4])
);
IOBUF \u_psram_top1/u_psram_wd/dq_iobuf_gen[5].dq_iobuf  (
	.I(\u_psram_top1/u_psram_wd/oser4_dq [5]),
	.OEN(\u_psram_top1/u_psram_wd/oser4_dqts [5]),
	.IO(IO_psram_dq[13]),
	.O(\u_psram_top1/u_psram_wd/in_dq [5])
);
IOBUF \u_psram_top1/u_psram_wd/dq_iobuf_gen[6].dq_iobuf  (
	.I(\u_psram_top1/u_psram_wd/oser4_dq [6]),
	.OEN(\u_psram_top1/u_psram_wd/oser4_dqts [6]),
	.IO(IO_psram_dq[14]),
	.O(\u_psram_top1/u_psram_wd/in_dq [6])
);
IOBUF \u_psram_top1/u_psram_wd/dq_iobuf_gen[7].dq_iobuf  (
	.I(\u_psram_top1/u_psram_wd/oser4_dq [7]),
	.OEN(\u_psram_top1/u_psram_wd/oser4_dqts [7]),
	.IO(IO_psram_dq[15]),
	.O(\u_psram_top1/u_psram_wd/in_dq [7])
);
ELVDS_OBUF \u_psram_top1/u_psram_wd/ck_obuf_diff_gen[0].u_clk_gen  (
	.I(\u_psram_top1/u_psram_wd/clk_out_d_0 [0]),
	.O(O_psram_ck[1]),
	.OB(O_psram_ck_n[1])
);
IOBUF \u_psram_top1/u_psram_wd/rwds_iobuf_gen[0].rwds_iobuf  (
	.I(\u_psram_top1/u_psram_wd/out_rwds [0]),
	.OEN(\u_psram_top1/u_psram_wd/rwds_ts_Z [0]),
	.IO(IO_psram_rwds[1]),
	.O(\u_psram_top1/u_psram_wd/in_rwds [0])
);
OBUF \u_psram_top1/u_psram_wd/cs_iobuf_gen[0].cs_obuf  (
	.I(\u_psram_top1/u_psram_wd/wr_cs [0]),
	.O(O_psram_cs_n[1])
);
LUT2 n16_s1 (
	.I0(cs_memsync[3]),
	.I1(dll_rsti),
	.F(n16_5)
);
defparam n16_s1.INIT=4'h1;
DLL u_dll (
	.CLKIN(clk_x2),
	.STOP(n5_6),
	.RESET(dll_rsti),
	.UPDNCNTL(uddcntln),
	.LOCK(dll_lock),
	.STEP({dll_step[7:0]})
);
defparam u_dll.DIV_SEL=1'b1;
defparam u_dll.CODESCAL="101";
defparam u_dll.SCAL_EN="false";
defparam u_dll.DLL_FORCE=0;
DHCEN u_dhcen_clk_x2p (
	.CLKIN(memory_clk),
	.CE(stop),
	.CLKOUT(clk_x2)
);
CLKDIV clkdiv (
	.HCLKIN(clk_x2),
	.RESETN(n16_5),
	.CALIB(GND),
	.CLKOUT(clk_out)
);
defparam clkdiv.GSREN="false";
defparam clkdiv.DIV_MODE="2";
LUT1 n5_s2 (
	.I0(pll_lock),
	.F(n5_6)
);
defparam n5_s2.INIT=2'h1;
INV n18_s2 (
	.I(rst_n),
	.O(n18_6)
);
LUT2 \u_psram_sync/n13_s0  (
	.I0(pll_lock),
	.I1(dll_lock),
	.F(\u_psram_sync/n13_3 )
);
defparam \u_psram_sync/n13_s0 .INIT=4'h8;
LUT4 \u_psram_sync/n86_s0  (
	.I0(\u_psram_sync/n86_4 ),
	.I1(\u_psram_sync/n86_5 ),
	.I2(\u_psram_sync/n86_6 ),
	.I3(\u_psram_sync/n86_7 ),
	.F(\u_psram_sync/n86_3 )
);
defparam \u_psram_sync/n86_s0 .INIT=16'h8000;
LUT4 \u_psram_sync/n348_s5  (
	.I0(\u_psram_sync/n348_10 ),
	.I1(\u_psram_sync/n348_11 ),
	.I2(\u_psram_sync/n348_12 ),
	.I3(\u_psram_sync/n348_13 ),
	.F(\u_psram_sync/n348_9 )
);
defparam \u_psram_sync/n348_s5 .INIT=16'h0A0C;
LUT2 \u_psram_sync/n359_s6  (
	.I0(\u_psram_sync/n359_11 ),
	.I1(\u_psram_sync/n348_11 ),
	.F(\u_psram_sync/n359_10 )
);
defparam \u_psram_sync/n359_s6 .INIT=4'hB;
LUT4 \u_psram_sync/n282_s12  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_sync/n348_13 ),
	.I2(\u_psram_sync/n282_22 ),
	.I3(\u_psram_sync/n282_18 ),
	.F(\u_psram_sync/n282_16 )
);
defparam \u_psram_sync/n282_s12 .INIT=16'hFF40;
LUT4 \u_psram_sync/n293_s12  (
	.I0(\u_psram_sync/flag [0]),
	.I1(stop),
	.I2(\u_psram_sync/n293_17 ),
	.I3(\u_psram_sync/n293_18 ),
	.F(\u_psram_sync/n293_16 )
);
defparam \u_psram_sync/n293_s12 .INIT=16'h5CCC;
LUT4 \u_psram_sync/n304_s12  (
	.I0(\u_psram_sync/n348_11 ),
	.I1(\u_psram_sync/n293_17 ),
	.I2(cs_memsync[3]),
	.I3(\u_psram_sync/n304_17 ),
	.F(\u_psram_sync/n304_16 )
);
defparam \u_psram_sync/n304_s12 .INIT=16'hFFB0;
LUT3 \u_psram_sync/n315_s12  (
	.I0(\u_psram_sync/n315_17 ),
	.I1(\u_psram_sync/cs_memsync_0 [2]),
	.I2(\u_psram_sync/n315_18 ),
	.F(\u_psram_sync/n315_16 )
);
defparam \u_psram_sync/n315_s12 .INIT=8'hF4;
LUT4 \u_psram_sync/n326_s12  (
	.I0(\u_psram_sync/n348_11 ),
	.I1(\u_psram_sync/n293_17 ),
	.I2(\u_psram_sync/n326_17 ),
	.I3(\u_psram_sync/n326_18 ),
	.F(\u_psram_sync/n326_16 )
);
defparam \u_psram_sync/n326_s12 .INIT=16'hF4FF;
LUT4 \u_psram_sync/n337_s12  (
	.I0(\u_psram_sync/n337_19 ),
	.I1(\u_psram_sync/lock_d2 ),
	.I2(\u_psram_sync/n348_13 ),
	.I3(O_psram_reset_n[0]),
	.F(\u_psram_sync/n337_16 )
);
defparam \u_psram_sync/n337_s12 .INIT=16'hCFA0;
LUT4 \u_psram_sync/n389_s1  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_sync/lock_d2 ),
	.I2(\u_psram_sync/n348_13 ),
	.I3(\u_psram_sync/count [0]),
	.F(\u_psram_sync/n389_5 )
);
defparam \u_psram_sync/n389_s1 .INIT=16'h004F;
LUT3 \u_psram_sync/n388_s1  (
	.I0(\u_psram_sync/count [0]),
	.I1(\u_psram_sync/count [1]),
	.I2(\u_psram_sync/n388_6 ),
	.F(\u_psram_sync/n388_5 )
);
defparam \u_psram_sync/n388_s1 .INIT=8'h60;
LUT4 \u_psram_sync/n387_s1  (
	.I0(\u_psram_sync/n387_6 ),
	.I1(\u_psram_sync/count [2]),
	.I2(\u_psram_sync/n387_7 ),
	.I3(\u_psram_sync/n388_6 ),
	.F(\u_psram_sync/n387_5 )
);
defparam \u_psram_sync/n387_s1 .INIT=16'h2C00;
LUT4 \u_psram_sync/n48_s1  (
	.I0(\u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_sync/n49_6 ),
	.I2(\u_psram_sync/lock_cnt [3]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n48_5 )
);
defparam \u_psram_sync/n48_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n46_s1  (
	.I0(\u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_sync/n47_6 ),
	.I2(\u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n46_5 )
);
defparam \u_psram_sync/n46_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n44_s1  (
	.I0(\u_psram_sync/lock_cnt [6]),
	.I1(\u_psram_sync/n45_9 ),
	.I2(\u_psram_sync/lock_cnt [7]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n44_5 )
);
defparam \u_psram_sync/n44_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n42_s1  (
	.I0(\u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_sync/n43_6 ),
	.I2(\u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n42_5 )
);
defparam \u_psram_sync/n42_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n41_s1  (
	.I0(\u_psram_sync/n43_6 ),
	.I1(\u_psram_sync/n41_6 ),
	.I2(\u_psram_sync/lock_cnt [10]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n41_5 )
);
defparam \u_psram_sync/n41_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n40_s1  (
	.I0(\u_psram_sync/n43_6 ),
	.I1(\u_psram_sync/n40_8 ),
	.I2(\u_psram_sync/lock_cnt [11]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n40_5 )
);
defparam \u_psram_sync/n40_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n38_s1  (
	.I0(\u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_sync/n39_6 ),
	.I2(\u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n38_5 )
);
defparam \u_psram_sync/n38_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n37_s1  (
	.I0(\u_psram_sync/n39_6 ),
	.I1(\u_psram_sync/n37_6 ),
	.I2(\u_psram_sync/lock_cnt [14]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n37_5 )
);
defparam \u_psram_sync/n37_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n36_s1  (
	.I0(\u_psram_sync/lock_cnt [14]),
	.I1(\u_psram_sync/n51_6 ),
	.I2(\u_psram_sync/n39_6 ),
	.I3(\u_psram_sync/n37_6 ),
	.F(\u_psram_sync/n36_5 )
);
defparam \u_psram_sync/n36_s1 .INIT=16'h8000;
LUT4 \u_psram_sync/n86_s1  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_sync/lock_cnt [2]),
	.F(\u_psram_sync/n86_4 )
);
defparam \u_psram_sync/n86_s1 .INIT=16'h0001;
LUT4 \u_psram_sync/n86_s2  (
	.I0(\u_psram_sync/lock_cnt [7]),
	.I1(\u_psram_sync/lock_cnt [8]),
	.I2(\u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_sync/lock_cnt [10]),
	.F(\u_psram_sync/n86_5 )
);
defparam \u_psram_sync/n86_s2 .INIT=16'h0001;
LUT4 \u_psram_sync/n86_s3  (
	.I0(\u_psram_sync/lock_cnt [11]),
	.I1(\u_psram_sync/lock_cnt [12]),
	.I2(\u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_sync/lock_cnt [14]),
	.F(\u_psram_sync/n86_6 )
);
defparam \u_psram_sync/n86_s3 .INIT=16'h0100;
LUT4 \u_psram_sync/n86_s4  (
	.I0(\u_psram_sync/lock_cnt [3]),
	.I1(\u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_sync/lock_cnt [6]),
	.F(\u_psram_sync/n86_7 )
);
defparam \u_psram_sync/n86_s4 .INIT=16'h0001;
LUT2 \u_psram_sync/n348_s6  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_sync/n282_22 ),
	.F(\u_psram_sync/n348_10 )
);
defparam \u_psram_sync/n348_s6 .INIT=4'h1;
LUT4 \u_psram_sync/n348_s7  (
	.I0(\u_psram_sync/n348_14 ),
	.I1(\u_psram_sync/n348_15 ),
	.I2(uddcntln),
	.I3(cs_memsync[3]),
	.F(\u_psram_sync/n348_11 )
);
defparam \u_psram_sync/n348_s7 .INIT=16'hCFF5;
LUT4 \u_psram_sync/n348_s8  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_sync/flag [0]),
	.I2(\u_psram_sync/n348_18 ),
	.I3(\u_psram_sync/flag [1]),
	.F(\u_psram_sync/n348_12 )
);
defparam \u_psram_sync/n348_s8 .INIT=16'h00BF;
LUT4 \u_psram_sync/n348_s9  (
	.I0(cs_memsync[3]),
	.I1(stop),
	.I2(uddcntln),
	.I3(\u_psram_sync/n387_6 ),
	.F(\u_psram_sync/n348_13 )
);
defparam \u_psram_sync/n348_s9 .INIT=16'h1000;
LUT4 \u_psram_sync/n359_s7  (
	.I0(\u_psram_sync/n348_18 ),
	.I1(\u_psram_sync/n348_13 ),
	.I2(O_psram_reset_n[0]),
	.I3(\u_psram_sync/flag [0]),
	.F(\u_psram_sync/n359_11 )
);
defparam \u_psram_sync/n359_s7 .INIT=16'h3500;
LUT4 \u_psram_sync/n282_s14  (
	.I0(cs_memsync[3]),
	.I1(\u_psram_sync/flag [0]),
	.I2(\u_psram_sync/n282_20 ),
	.I3(\u_psram_sync/cs_memsync_0 [5]),
	.F(\u_psram_sync/n282_18 )
);
defparam \u_psram_sync/n282_s14 .INIT=16'hBF00;
LUT3 \u_psram_sync/n293_s13  (
	.I0(\u_psram_sync/count [2]),
	.I1(\u_psram_sync/count [1]),
	.I2(\u_psram_sync/count [0]),
	.F(\u_psram_sync/n293_17 )
);
defparam \u_psram_sync/n293_s13 .INIT=8'h40;
LUT4 \u_psram_sync/n293_s14  (
	.I0(cs_memsync[3]),
	.I1(\u_psram_sync/cs_memsync_0 [5]),
	.I2(uddcntln),
	.I3(\u_psram_sync/n293_19 ),
	.F(\u_psram_sync/n293_18 )
);
defparam \u_psram_sync/n293_s14 .INIT=16'h4000;
LUT4 \u_psram_sync/n304_s13  (
	.I0(\u_psram_sync/flag [0]),
	.I1(\u_psram_sync/n348_15 ),
	.I2(\u_psram_sync/n293_17 ),
	.I3(\u_psram_sync/n293_18 ),
	.F(\u_psram_sync/n304_17 )
);
defparam \u_psram_sync/n304_s13 .INIT=16'h1000;
LUT4 \u_psram_sync/n315_s13  (
	.I0(\u_psram_sync/n348_15 ),
	.I1(uddcntln),
	.I2(\u_psram_sync/n293_17 ),
	.I3(\u_psram_sync/flag [0]),
	.F(\u_psram_sync/n315_17 )
);
defparam \u_psram_sync/n315_s13 .INIT=16'h4000;
LUT4 \u_psram_sync/n315_s14  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_sync/lock_d2 ),
	.I2(\u_psram_sync/n348_13 ),
	.I3(\u_psram_sync/n315_19 ),
	.F(\u_psram_sync/n315_18 )
);
defparam \u_psram_sync/n315_s14 .INIT=16'h4000;
LUT4 \u_psram_sync/n326_s13  (
	.I0(\u_psram_sync/flag [0]),
	.I1(\u_psram_sync/n348_15 ),
	.I2(\u_psram_sync/n293_17 ),
	.I3(uddcntln),
	.F(\u_psram_sync/n326_17 )
);
defparam \u_psram_sync/n326_s13 .INIT=16'hEF00;
LUT2 \u_psram_sync/n326_s14  (
	.I0(\u_psram_sync/n348_13 ),
	.I1(\u_psram_sync/n293_18 ),
	.F(\u_psram_sync/n326_18 )
);
defparam \u_psram_sync/n326_s14 .INIT=4'h1;
LUT4 \u_psram_sync/n388_s2  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_sync/lock_d2 ),
	.I2(\u_psram_sync/n348_13 ),
	.I3(\u_psram_sync/n315_19 ),
	.F(\u_psram_sync/n388_6 )
);
defparam \u_psram_sync/n388_s2 .INIT=16'h004F;
LUT2 \u_psram_sync/n387_s2  (
	.I0(\u_psram_sync/cs_memsync_0 [5]),
	.I1(\u_psram_sync/cs_memsync_0 [2]),
	.F(\u_psram_sync/n387_6 )
);
defparam \u_psram_sync/n387_s2 .INIT=4'h1;
LUT2 \u_psram_sync/n387_s3  (
	.I0(\u_psram_sync/count [0]),
	.I1(\u_psram_sync/count [1]),
	.F(\u_psram_sync/n387_7 )
);
defparam \u_psram_sync/n387_s3 .INIT=4'h8;
LUT2 \u_psram_sync/n51_s2  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.F(\u_psram_sync/n51_6 )
);
defparam \u_psram_sync/n51_s2 .INIT=4'h4;
LUT2 \u_psram_sync/n49_s2  (
	.I0(\u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_sync/lock_cnt [1]),
	.F(\u_psram_sync/n49_6 )
);
defparam \u_psram_sync/n49_s2 .INIT=4'h8;
LUT4 \u_psram_sync/n47_s2  (
	.I0(\u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_sync/lock_cnt [1]),
	.I2(\u_psram_sync/lock_cnt [2]),
	.I3(\u_psram_sync/lock_cnt [3]),
	.F(\u_psram_sync/n47_6 )
);
defparam \u_psram_sync/n47_s2 .INIT=16'h8000;
LUT4 \u_psram_sync/n43_s2  (
	.I0(\u_psram_sync/lock_cnt [6]),
	.I1(\u_psram_sync/lock_cnt [7]),
	.I2(\u_psram_sync/n47_6 ),
	.I3(\u_psram_sync/n45_7 ),
	.F(\u_psram_sync/n43_6 )
);
defparam \u_psram_sync/n43_s2 .INIT=16'h8000;
LUT2 \u_psram_sync/n41_s2  (
	.I0(\u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_sync/lock_cnt [9]),
	.F(\u_psram_sync/n41_6 )
);
defparam \u_psram_sync/n41_s2 .INIT=4'h8;
LUT4 \u_psram_sync/n39_s2  (
	.I0(\u_psram_sync/lock_cnt [10]),
	.I1(\u_psram_sync/lock_cnt [11]),
	.I2(\u_psram_sync/n43_6 ),
	.I3(\u_psram_sync/n41_6 ),
	.F(\u_psram_sync/n39_6 )
);
defparam \u_psram_sync/n39_s2 .INIT=16'h8000;
LUT2 \u_psram_sync/n37_s2  (
	.I0(\u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_sync/lock_cnt [13]),
	.F(\u_psram_sync/n37_6 )
);
defparam \u_psram_sync/n37_s2 .INIT=4'h8;
LUT4 \u_psram_sync/n348_s10  (
	.I0(cs_memsync[3]),
	.I1(\u_psram_sync/cs_memsync_0 [5]),
	.I2(stop),
	.I3(\u_psram_sync/cs_memsync_0 [2]),
	.F(\u_psram_sync/n348_14 )
);
defparam \u_psram_sync/n348_s10 .INIT=16'h0100;
LUT4 \u_psram_sync/n348_s11  (
	.I0(\u_psram_sync/n293_19 ),
	.I1(cs_memsync[3]),
	.I2(stop),
	.I3(\u_psram_sync/cs_memsync_0 [5]),
	.F(\u_psram_sync/n348_15 )
);
defparam \u_psram_sync/n348_s11 .INIT=16'h5FFC;
LUT2 \u_psram_sync/n282_s15  (
	.I0(\u_psram_sync/flag [0]),
	.I1(\u_psram_sync/count [2]),
	.F(\u_psram_sync/n282_19 )
);
defparam \u_psram_sync/n282_s15 .INIT=4'h4;
LUT4 \u_psram_sync/n282_s16  (
	.I0(stop),
	.I1(uddcntln),
	.I2(\u_psram_sync/n293_17 ),
	.I3(\u_psram_sync/n293_19 ),
	.F(\u_psram_sync/n282_20 )
);
defparam \u_psram_sync/n282_s16 .INIT=16'h4000;
LUT2 \u_psram_sync/n293_s15  (
	.I0(\u_psram_sync/cs_memsync_0 [2]),
	.I1(O_psram_reset_n[0]),
	.F(\u_psram_sync/n293_19 )
);
defparam \u_psram_sync/n293_s15 .INIT=4'h1;
LUT4 \u_psram_sync/n315_s15  (
	.I0(\u_psram_sync/count [1]),
	.I1(\u_psram_sync/flag [1]),
	.I2(\u_psram_sync/count [0]),
	.I3(\u_psram_sync/n282_19 ),
	.F(\u_psram_sync/n315_19 )
);
defparam \u_psram_sync/n315_s15 .INIT=16'h1000;
LUT2 \u_psram_sync/n45_s3  (
	.I0(\u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_sync/lock_cnt [5]),
	.F(\u_psram_sync/n45_7 )
);
defparam \u_psram_sync/n45_s3 .INIT=4'h8;
LUT2 \u_psram_sync/ddr_rsti_s0  (
	.I0(cs_memsync[3]),
	.I1(dll_rsti),
	.F(ddr_rsti)
);
defparam \u_psram_sync/ddr_rsti_s0 .INIT=4'hE;
LUT4 \u_psram_sync/n282_s17  (
	.I0(\u_psram_sync/flag [1]),
	.I1(\u_psram_sync/n387_7 ),
	.I2(\u_psram_sync/flag [0]),
	.I3(\u_psram_sync/count [2]),
	.F(\u_psram_sync/n282_22 )
);
defparam \u_psram_sync/n282_s17 .INIT=16'h0800;
LUT3 \u_psram_sync/n45_s4  (
	.I0(\u_psram_sync/n47_6 ),
	.I1(\u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_sync/lock_cnt [5]),
	.F(\u_psram_sync/n45_9 )
);
defparam \u_psram_sync/n45_s4 .INIT=8'h80;
LUT4 \u_psram_sync/n49_s3  (
	.I0(\u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n49_8 )
);
defparam \u_psram_sync/n49_s3 .INIT=16'h6A00;
LUT4 \u_psram_sync/n337_s14  (
	.I0(\u_psram_sync/count [2]),
	.I1(\u_psram_sync/flag [0]),
	.I2(\u_psram_sync/count [0]),
	.I3(\u_psram_sync/count [1]),
	.F(\u_psram_sync/n337_19 )
);
defparam \u_psram_sync/n337_s14 .INIT=16'h8000;
LUT3 \u_psram_sync/n40_s3  (
	.I0(\u_psram_sync/lock_cnt [10]),
	.I1(\u_psram_sync/lock_cnt [8]),
	.I2(\u_psram_sync/lock_cnt [9]),
	.F(\u_psram_sync/n40_8 )
);
defparam \u_psram_sync/n40_s3 .INIT=8'h80;
LUT4 \u_psram_sync/n348_s13  (
	.I0(\u_psram_sync/count [2]),
	.I1(\u_psram_sync/count [1]),
	.I2(\u_psram_sync/count [0]),
	.I3(\u_psram_sync/n348_14 ),
	.F(\u_psram_sync/n348_18 )
);
defparam \u_psram_sync/n348_s13 .INIT=16'h4000;
LUT4 \u_psram_sync/n39_s5  (
	.I0(\u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_sync/n39_6 ),
	.I2(\u_psram_sync/lock_cnt [15]),
	.I3(\u_psram_sync/lock_syn [1]),
	.F(\u_psram_sync/n39_11 )
);
defparam \u_psram_sync/n39_s5 .INIT=16'hA600;
LUT2 \u_psram_sync/lock_cnt_15_s4  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.F(\u_psram_sync/lock_cnt_15_15 )
);
defparam \u_psram_sync/lock_cnt_15_s4 .INIT=4'h7;
LUT4 \u_psram_sync/n43_s5  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [8]),
	.I3(\u_psram_sync/n43_6 ),
	.F(\u_psram_sync/n43_11 )
);
defparam \u_psram_sync/n43_s5 .INIT=16'h84C0;
LUT4 \u_psram_sync/n45_s7  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [6]),
	.I3(\u_psram_sync/n45_9 ),
	.F(\u_psram_sync/n45_14 )
);
defparam \u_psram_sync/n45_s7 .INIT=16'h84C0;
LUT4 \u_psram_sync/n47_s5  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [4]),
	.I3(\u_psram_sync/n47_6 ),
	.F(\u_psram_sync/n47_11 )
);
defparam \u_psram_sync/n47_s5 .INIT=16'h84C0;
LUT4 \u_psram_sync/n50_s4  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_sync/lock_cnt [0]),
	.F(\u_psram_sync/n50_10 )
);
defparam \u_psram_sync/n50_s4 .INIT=16'h84C0;
LUT3 \u_psram_sync/n51_s5  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [0]),
	.F(\u_psram_sync/n51_11 )
);
defparam \u_psram_sync/n51_s5 .INIT=8'h84;
DFFC \u_psram_sync/lock_syn_0_s0  (
	.D(\u_psram_sync/n13_3 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_syn [0])
);
defparam \u_psram_sync/lock_syn_0_s0 .INIT=1'b0;
DFFCE \u_psram_sync/lock_d2_s0  (
	.D(VCC),
	.CLK(clk),
	.CE(\u_psram_sync/n86_3 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_d2 )
);
defparam \u_psram_sync/lock_d2_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_5_s0  (
	.D(\u_psram_sync/n282_16 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/cs_memsync_0 [5])
);
defparam \u_psram_sync/cs_memsync_5_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_4_s0  (
	.D(\u_psram_sync/n293_16 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(stop)
);
defparam \u_psram_sync/cs_memsync_4_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_3_s0  (
	.D(\u_psram_sync/n304_16 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(cs_memsync[3])
);
defparam \u_psram_sync/cs_memsync_3_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_2_s0  (
	.D(\u_psram_sync/n315_16 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/cs_memsync_0 [2])
);
defparam \u_psram_sync/cs_memsync_2_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_0_s0  (
	.D(\u_psram_sync/n337_16 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(O_psram_reset_n[0])
);
defparam \u_psram_sync/cs_memsync_0_s0 .INIT=1'b0;
DFFP \u_psram_sync/dll_rst_s0  (
	.D(GND),
	.CLK(clk),
	.PRESET(n18_6),
	.Q(dll_rsti)
);
defparam \u_psram_sync/dll_rst_s0 .INIT=1'b1;
DFFC \u_psram_sync/flag_1_s0  (
	.D(\u_psram_sync/n348_9 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/flag [1])
);
defparam \u_psram_sync/flag_1_s0 .INIT=1'b0;
DFFC \u_psram_sync/flag_0_s0  (
	.D(\u_psram_sync/n359_10 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/flag [0])
);
defparam \u_psram_sync/flag_0_s0 .INIT=1'b0;
DFFC \u_psram_sync/count_2_s0  (
	.D(\u_psram_sync/n387_5 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/count [2])
);
defparam \u_psram_sync/count_2_s0 .INIT=1'b0;
DFFC \u_psram_sync/count_1_s0  (
	.D(\u_psram_sync/n388_5 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/count [1])
);
defparam \u_psram_sync/count_1_s0 .INIT=1'b0;
DFFC \u_psram_sync/count_0_s0  (
	.D(\u_psram_sync/n389_5 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/count [0])
);
defparam \u_psram_sync/count_0_s0 .INIT=1'b0;
DFFC \u_psram_sync/lock_syn_1_s0  (
	.D(\u_psram_sync/lock_syn [0]),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_syn [1])
);
defparam \u_psram_sync/lock_syn_1_s0 .INIT=1'b0;
DFFP \u_psram_sync/cs_memsync_1_s0  (
	.D(\u_psram_sync/n326_16 ),
	.CLK(clk),
	.PRESET(n18_6),
	.Q(uddcntln)
);
defparam \u_psram_sync/cs_memsync_1_s0 .INIT=1'b1;
DFFCE \u_psram_sync/lock_cnt_15_s1  (
	.D(\u_psram_sync/n36_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [15])
);
defparam \u_psram_sync/lock_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_14_s1  (
	.D(\u_psram_sync/n37_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [14])
);
defparam \u_psram_sync/lock_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_13_s1  (
	.D(\u_psram_sync/n38_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [13])
);
defparam \u_psram_sync/lock_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_11_s1  (
	.D(\u_psram_sync/n40_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [11])
);
defparam \u_psram_sync/lock_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_10_s1  (
	.D(\u_psram_sync/n41_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [10])
);
defparam \u_psram_sync/lock_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_9_s1  (
	.D(\u_psram_sync/n42_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [9])
);
defparam \u_psram_sync/lock_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_7_s1  (
	.D(\u_psram_sync/n44_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [7])
);
defparam \u_psram_sync/lock_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_5_s1  (
	.D(\u_psram_sync/n46_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [5])
);
defparam \u_psram_sync/lock_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_3_s1  (
	.D(\u_psram_sync/n48_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [3])
);
defparam \u_psram_sync/lock_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_2_s1  (
	.D(\u_psram_sync/n49_8 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [2])
);
defparam \u_psram_sync/lock_cnt_2_s1 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_12_s3  (
	.D(\u_psram_sync/n39_11 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [12])
);
defparam \u_psram_sync/lock_cnt_12_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_8_s3  (
	.D(\u_psram_sync/n43_11 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [8])
);
defparam \u_psram_sync/lock_cnt_8_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_6_s3  (
	.D(\u_psram_sync/n45_14 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [6])
);
defparam \u_psram_sync/lock_cnt_6_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_4_s3  (
	.D(\u_psram_sync/n47_11 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [4])
);
defparam \u_psram_sync/lock_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_1_s3  (
	.D(\u_psram_sync/n50_10 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [1])
);
defparam \u_psram_sync/lock_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_0_s3  (
	.D(\u_psram_sync/n51_11 ),
	.CLK(clk),
	.CLEAR(n18_6),
	.Q(\u_psram_sync/lock_cnt [0])
);
defparam \u_psram_sync/lock_cnt_0_s3 .INIT=1'b0;
LUT3 \u_psram_top0/wr_data_d_31_s0  (
	.I0(wr_data0[31]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [31])
);
defparam \u_psram_top0/wr_data_d_31_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_30_s0  (
	.I0(\u_psram_top0/wr_data_calib [30]),
	.I1(wr_data0[30]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [30])
);
defparam \u_psram_top0/wr_data_d_30_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_29_s0  (
	.I0(wr_data0[29]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [29])
);
defparam \u_psram_top0/wr_data_d_29_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_28_s0  (
	.I0(\u_psram_top0/wr_data_calib [30]),
	.I1(wr_data0[28]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [28])
);
defparam \u_psram_top0/wr_data_d_28_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_27_s0  (
	.I0(wr_data0[27]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [27])
);
defparam \u_psram_top0/wr_data_d_27_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_26_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[26]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [26])
);
defparam \u_psram_top0/wr_data_d_26_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_24_s0  (
	.I0(\u_psram_top0/wr_data_calib [30]),
	.I1(wr_data0[24]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [24])
);
defparam \u_psram_top0/wr_data_d_24_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_23_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[23]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [23])
);
defparam \u_psram_top0/wr_data_d_23_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_22_s0  (
	.I0(wr_data0[22]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [22])
);
defparam \u_psram_top0/wr_data_d_22_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_21_s0  (
	.I0(\u_psram_top0/wr_data_calib [30]),
	.I1(wr_data0[21]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [21])
);
defparam \u_psram_top0/wr_data_d_21_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_20_s0  (
	.I0(wr_data0[20]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [20])
);
defparam \u_psram_top0/wr_data_d_20_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_19_s0  (
	.I0(\u_psram_top0/wr_data_calib [30]),
	.I1(wr_data0[19]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [19])
);
defparam \u_psram_top0/wr_data_d_19_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_18_s0  (
	.I0(wr_data0[18]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [18])
);
defparam \u_psram_top0/wr_data_d_18_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_17_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[17]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [17])
);
defparam \u_psram_top0/wr_data_d_17_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_15_s0  (
	.I0(wr_data0[15]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [15])
);
defparam \u_psram_top0/wr_data_d_15_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_14_s0  (
	.I0(wr_data0[14]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [14])
);
defparam \u_psram_top0/wr_data_d_14_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_13_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[13]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [13])
);
defparam \u_psram_top0/wr_data_d_13_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_12_s0  (
	.I0(\u_psram_top0/wr_data_calib [30]),
	.I1(wr_data0[12]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [12])
);
defparam \u_psram_top0/wr_data_d_12_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_9_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[9]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [9])
);
defparam \u_psram_top0/wr_data_d_9_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_8_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[8]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [8])
);
defparam \u_psram_top0/wr_data_d_8_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_7_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[7]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [7])
);
defparam \u_psram_top0/wr_data_d_7_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_6_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[6]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [6])
);
defparam \u_psram_top0/wr_data_d_6_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_4_s0  (
	.I0(wr_data0[4]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [4])
);
defparam \u_psram_top0/wr_data_d_4_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/wr_data_d_3_s0  (
	.I0(\u_psram_top0/wr_data_calib [26]),
	.I1(wr_data0[3]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [3])
);
defparam \u_psram_top0/wr_data_d_3_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_2_s0  (
	.I0(\u_psram_top0/wr_data_calib [30]),
	.I1(wr_data0[2]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [2])
);
defparam \u_psram_top0/wr_data_d_2_s0 .INIT=8'hCA;
LUT3 \u_psram_top0/wr_data_d_0_s0  (
	.I0(wr_data0[0]),
	.I1(\u_psram_top0/wr_data_calib [31]),
	.I2(init_calib0),
	.F(\u_psram_top0/wr_data_d [0])
);
defparam \u_psram_top0/wr_data_d_0_s0 .INIT=8'hAC;
LUT2 \u_psram_top0/wr_data_d_25_s1  (
	.I0(init_calib0),
	.I1(wr_data0[25]),
	.F(\u_psram_top0/wr_data_d [25])
);
defparam \u_psram_top0/wr_data_d_25_s1 .INIT=4'h8;
LUT2 \u_psram_top0/wr_data_d_16_s1  (
	.I0(init_calib0),
	.I1(wr_data0[16]),
	.F(\u_psram_top0/wr_data_d [16])
);
defparam \u_psram_top0/wr_data_d_16_s1 .INIT=4'h8;
LUT2 \u_psram_top0/wr_data_d_11_s1  (
	.I0(init_calib0),
	.I1(wr_data0[11]),
	.F(\u_psram_top0/wr_data_d [11])
);
defparam \u_psram_top0/wr_data_d_11_s1 .INIT=4'h8;
LUT2 \u_psram_top0/wr_data_d_10_s1  (
	.I0(init_calib0),
	.I1(wr_data0[10]),
	.F(\u_psram_top0/wr_data_d [10])
);
defparam \u_psram_top0/wr_data_d_10_s1 .INIT=4'h8;
LUT2 \u_psram_top0/wr_data_d_5_s1  (
	.I0(init_calib0),
	.I1(wr_data0[5]),
	.F(\u_psram_top0/wr_data_d [5])
);
defparam \u_psram_top0/wr_data_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top0/wr_data_d_1_s1  (
	.I0(init_calib0),
	.I1(wr_data0[1]),
	.F(\u_psram_top0/wr_data_d [1])
);
defparam \u_psram_top0/wr_data_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_20_s1  (
	.I0(init_calib0),
	.I1(addr0[20]),
	.F(\u_psram_top0/addr_d [20])
);
defparam \u_psram_top0/addr_d_20_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_19_s1  (
	.I0(init_calib0),
	.I1(addr0[19]),
	.F(\u_psram_top0/addr_d [19])
);
defparam \u_psram_top0/addr_d_19_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_18_s1  (
	.I0(init_calib0),
	.I1(addr0[18]),
	.F(\u_psram_top0/addr_d [18])
);
defparam \u_psram_top0/addr_d_18_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_17_s1  (
	.I0(init_calib0),
	.I1(addr0[17]),
	.F(\u_psram_top0/addr_d [17])
);
defparam \u_psram_top0/addr_d_17_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_16_s1  (
	.I0(init_calib0),
	.I1(addr0[16]),
	.F(\u_psram_top0/addr_d [16])
);
defparam \u_psram_top0/addr_d_16_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_15_s1  (
	.I0(init_calib0),
	.I1(addr0[15]),
	.F(\u_psram_top0/addr_d [15])
);
defparam \u_psram_top0/addr_d_15_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_14_s1  (
	.I0(init_calib0),
	.I1(addr0[14]),
	.F(\u_psram_top0/addr_d [14])
);
defparam \u_psram_top0/addr_d_14_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_13_s1  (
	.I0(init_calib0),
	.I1(addr0[13]),
	.F(\u_psram_top0/addr_d [13])
);
defparam \u_psram_top0/addr_d_13_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_12_s1  (
	.I0(init_calib0),
	.I1(addr0[12]),
	.F(\u_psram_top0/addr_d [12])
);
defparam \u_psram_top0/addr_d_12_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_11_s1  (
	.I0(init_calib0),
	.I1(addr0[11]),
	.F(\u_psram_top0/addr_d [11])
);
defparam \u_psram_top0/addr_d_11_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_10_s1  (
	.I0(init_calib0),
	.I1(addr0[10]),
	.F(\u_psram_top0/addr_d [10])
);
defparam \u_psram_top0/addr_d_10_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_9_s1  (
	.I0(init_calib0),
	.I1(addr0[9]),
	.F(\u_psram_top0/addr_d [9])
);
defparam \u_psram_top0/addr_d_9_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_8_s1  (
	.I0(init_calib0),
	.I1(addr0[8]),
	.F(\u_psram_top0/addr_d [8])
);
defparam \u_psram_top0/addr_d_8_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_7_s1  (
	.I0(init_calib0),
	.I1(addr0[7]),
	.F(\u_psram_top0/addr_d [7])
);
defparam \u_psram_top0/addr_d_7_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_6_s1  (
	.I0(init_calib0),
	.I1(addr0[6]),
	.F(\u_psram_top0/addr_d [6])
);
defparam \u_psram_top0/addr_d_6_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_5_s1  (
	.I0(init_calib0),
	.I1(addr0[5]),
	.F(\u_psram_top0/addr_d [5])
);
defparam \u_psram_top0/addr_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_4_s1  (
	.I0(init_calib0),
	.I1(addr0[4]),
	.F(\u_psram_top0/addr_d [4])
);
defparam \u_psram_top0/addr_d_4_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_3_s1  (
	.I0(init_calib0),
	.I1(addr0[3]),
	.F(\u_psram_top0/addr_d [3])
);
defparam \u_psram_top0/addr_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_2_s1  (
	.I0(init_calib0),
	.I1(addr0[2]),
	.F(\u_psram_top0/addr_d [2])
);
defparam \u_psram_top0/addr_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_1_s1  (
	.I0(init_calib0),
	.I1(addr0[1]),
	.F(\u_psram_top0/addr_d [1])
);
defparam \u_psram_top0/addr_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top0/addr_d_0_s1  (
	.I0(init_calib0),
	.I1(addr0[0]),
	.F(\u_psram_top0/addr_d [0])
);
defparam \u_psram_top0/addr_d_0_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n164_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [0]),
	.F(\u_psram_top0/n164_5 )
);
defparam \u_psram_top0/n164_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n163_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [1]),
	.F(\u_psram_top0/n163_5 )
);
defparam \u_psram_top0/n163_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n162_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [2]),
	.F(\u_psram_top0/n162_5 )
);
defparam \u_psram_top0/n162_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n161_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [3]),
	.F(\u_psram_top0/n161_5 )
);
defparam \u_psram_top0/n161_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n160_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [4]),
	.F(\u_psram_top0/n160_5 )
);
defparam \u_psram_top0/n160_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n159_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [5]),
	.F(\u_psram_top0/n159_5 )
);
defparam \u_psram_top0/n159_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n158_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [6]),
	.F(\u_psram_top0/n158_5 )
);
defparam \u_psram_top0/n158_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n157_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [7]),
	.F(\u_psram_top0/n157_5 )
);
defparam \u_psram_top0/n157_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n156_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [8]),
	.F(\u_psram_top0/n156_5 )
);
defparam \u_psram_top0/n156_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n155_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [9]),
	.F(\u_psram_top0/n155_5 )
);
defparam \u_psram_top0/n155_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n154_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [10]),
	.F(\u_psram_top0/n154_5 )
);
defparam \u_psram_top0/n154_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n153_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [11]),
	.F(\u_psram_top0/n153_5 )
);
defparam \u_psram_top0/n153_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n152_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [12]),
	.F(\u_psram_top0/n152_5 )
);
defparam \u_psram_top0/n152_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n151_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [13]),
	.F(\u_psram_top0/n151_5 )
);
defparam \u_psram_top0/n151_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n150_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [14]),
	.F(\u_psram_top0/n150_5 )
);
defparam \u_psram_top0/n150_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n149_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [15]),
	.F(\u_psram_top0/n149_5 )
);
defparam \u_psram_top0/n149_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n148_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [16]),
	.F(\u_psram_top0/n148_5 )
);
defparam \u_psram_top0/n148_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n147_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [17]),
	.F(\u_psram_top0/n147_5 )
);
defparam \u_psram_top0/n147_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n146_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [18]),
	.F(\u_psram_top0/n146_5 )
);
defparam \u_psram_top0/n146_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n145_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [19]),
	.F(\u_psram_top0/n145_5 )
);
defparam \u_psram_top0/n145_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n144_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [20]),
	.F(\u_psram_top0/n144_5 )
);
defparam \u_psram_top0/n144_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n143_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [21]),
	.F(\u_psram_top0/n143_5 )
);
defparam \u_psram_top0/n143_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n142_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [22]),
	.F(\u_psram_top0/n142_5 )
);
defparam \u_psram_top0/n142_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n141_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [23]),
	.F(\u_psram_top0/n141_5 )
);
defparam \u_psram_top0/n141_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n140_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [24]),
	.F(\u_psram_top0/n140_5 )
);
defparam \u_psram_top0/n140_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n139_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [25]),
	.F(\u_psram_top0/n139_5 )
);
defparam \u_psram_top0/n139_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n138_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [26]),
	.F(\u_psram_top0/n138_5 )
);
defparam \u_psram_top0/n138_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n137_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [27]),
	.F(\u_psram_top0/n137_5 )
);
defparam \u_psram_top0/n137_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n136_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [28]),
	.F(\u_psram_top0/n136_5 )
);
defparam \u_psram_top0/n136_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n135_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [29]),
	.F(\u_psram_top0/n135_5 )
);
defparam \u_psram_top0/n135_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n134_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [30]),
	.F(\u_psram_top0/n134_5 )
);
defparam \u_psram_top0/n134_s1 .INIT=4'h8;
LUT2 \u_psram_top0/n133_s1  (
	.I0(\u_psram_top0/rd_data_valid_d0 ),
	.I1(\u_psram_top0/rdbk_data_d0 [31]),
	.F(\u_psram_top0/n133_5 )
);
defparam \u_psram_top0/n133_s1 .INIT=4'h8;
LUT2 \u_psram_top0/data_mask_d_0_s1  (
	.I0(init_calib0),
	.I1(data_mask0[0]),
	.F(\u_psram_top0/data_mask_d [0])
);
defparam \u_psram_top0/data_mask_d_0_s1 .INIT=4'h8;
LUT2 \u_psram_top0/data_mask_d_1_s1  (
	.I0(init_calib0),
	.I1(data_mask0[1]),
	.F(\u_psram_top0/data_mask_d [1])
);
defparam \u_psram_top0/data_mask_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top0/data_mask_d_2_s1  (
	.I0(init_calib0),
	.I1(data_mask0[2]),
	.F(\u_psram_top0/data_mask_d [2])
);
defparam \u_psram_top0/data_mask_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top0/data_mask_d_3_s1  (
	.I0(init_calib0),
	.I1(data_mask0[3]),
	.F(\u_psram_top0/data_mask_d [3])
);
defparam \u_psram_top0/data_mask_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top0/rd_data_valid_calib_s1  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_valid_d ),
	.F(\u_psram_top0/rd_data_valid_calib )
);
defparam \u_psram_top0/rd_data_valid_calib_s1 .INIT=4'h4;
LUT2 \u_psram_top0/rd_data_valid0_d_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_valid_d ),
	.F(rd_data_valid0)
);
defparam \u_psram_top0/rd_data_valid0_d_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_0_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [0]),
	.F(rd_data0[0])
);
defparam \u_psram_top0/rd_data0_d_0_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_1_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [1]),
	.F(rd_data0[1])
);
defparam \u_psram_top0/rd_data0_d_1_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_2_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [2]),
	.F(rd_data0[2])
);
defparam \u_psram_top0/rd_data0_d_2_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_3_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [3]),
	.F(rd_data0[3])
);
defparam \u_psram_top0/rd_data0_d_3_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_4_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [4]),
	.F(rd_data0[4])
);
defparam \u_psram_top0/rd_data0_d_4_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_5_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [5]),
	.F(rd_data0[5])
);
defparam \u_psram_top0/rd_data0_d_5_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_6_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [6]),
	.F(rd_data0[6])
);
defparam \u_psram_top0/rd_data0_d_6_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_7_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [7]),
	.F(rd_data0[7])
);
defparam \u_psram_top0/rd_data0_d_7_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_8_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [8]),
	.F(rd_data0[8])
);
defparam \u_psram_top0/rd_data0_d_8_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_9_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [9]),
	.F(rd_data0[9])
);
defparam \u_psram_top0/rd_data0_d_9_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_10_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [10]),
	.F(rd_data0[10])
);
defparam \u_psram_top0/rd_data0_d_10_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_11_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [11]),
	.F(rd_data0[11])
);
defparam \u_psram_top0/rd_data0_d_11_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_12_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [12]),
	.F(rd_data0[12])
);
defparam \u_psram_top0/rd_data0_d_12_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_13_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [13]),
	.F(rd_data0[13])
);
defparam \u_psram_top0/rd_data0_d_13_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_14_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [14]),
	.F(rd_data0[14])
);
defparam \u_psram_top0/rd_data0_d_14_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_15_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [15]),
	.F(rd_data0[15])
);
defparam \u_psram_top0/rd_data0_d_15_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_16_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [16]),
	.F(rd_data0[16])
);
defparam \u_psram_top0/rd_data0_d_16_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_17_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [17]),
	.F(rd_data0[17])
);
defparam \u_psram_top0/rd_data0_d_17_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_18_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [18]),
	.F(rd_data0[18])
);
defparam \u_psram_top0/rd_data0_d_18_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_19_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [19]),
	.F(rd_data0[19])
);
defparam \u_psram_top0/rd_data0_d_19_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_20_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [20]),
	.F(rd_data0[20])
);
defparam \u_psram_top0/rd_data0_d_20_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_21_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [21]),
	.F(rd_data0[21])
);
defparam \u_psram_top0/rd_data0_d_21_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_22_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [22]),
	.F(rd_data0[22])
);
defparam \u_psram_top0/rd_data0_d_22_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_23_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [23]),
	.F(rd_data0[23])
);
defparam \u_psram_top0/rd_data0_d_23_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_24_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [24]),
	.F(rd_data0[24])
);
defparam \u_psram_top0/rd_data0_d_24_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_25_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [25]),
	.F(rd_data0[25])
);
defparam \u_psram_top0/rd_data0_d_25_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_26_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [26]),
	.F(rd_data0[26])
);
defparam \u_psram_top0/rd_data0_d_26_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_27_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [27]),
	.F(rd_data0[27])
);
defparam \u_psram_top0/rd_data0_d_27_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_28_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [28]),
	.F(rd_data0[28])
);
defparam \u_psram_top0/rd_data0_d_28_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_29_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [29]),
	.F(rd_data0[29])
);
defparam \u_psram_top0/rd_data0_d_29_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_30_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [30]),
	.F(rd_data0[30])
);
defparam \u_psram_top0/rd_data0_d_30_s .INIT=4'h8;
LUT2 \u_psram_top0/rd_data0_d_31_s  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_d [31]),
	.F(rd_data0[31])
);
defparam \u_psram_top0/rd_data0_d_31_s .INIT=4'h8;
DFFC \u_psram_top0/rd_data_d_31_s0  (
	.D(\u_psram_top0/n133_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [31])
);
defparam \u_psram_top0/rd_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_30_s0  (
	.D(\u_psram_top0/n134_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [30])
);
defparam \u_psram_top0/rd_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_29_s0  (
	.D(\u_psram_top0/n135_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [29])
);
defparam \u_psram_top0/rd_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_28_s0  (
	.D(\u_psram_top0/n136_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [28])
);
defparam \u_psram_top0/rd_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_27_s0  (
	.D(\u_psram_top0/n137_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [27])
);
defparam \u_psram_top0/rd_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_26_s0  (
	.D(\u_psram_top0/n138_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [26])
);
defparam \u_psram_top0/rd_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_25_s0  (
	.D(\u_psram_top0/n139_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [25])
);
defparam \u_psram_top0/rd_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_24_s0  (
	.D(\u_psram_top0/n140_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [24])
);
defparam \u_psram_top0/rd_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_23_s0  (
	.D(\u_psram_top0/n141_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [23])
);
defparam \u_psram_top0/rd_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_22_s0  (
	.D(\u_psram_top0/n142_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [22])
);
defparam \u_psram_top0/rd_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_21_s0  (
	.D(\u_psram_top0/n143_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [21])
);
defparam \u_psram_top0/rd_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_20_s0  (
	.D(\u_psram_top0/n144_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [20])
);
defparam \u_psram_top0/rd_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_19_s0  (
	.D(\u_psram_top0/n145_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [19])
);
defparam \u_psram_top0/rd_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_18_s0  (
	.D(\u_psram_top0/n146_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [18])
);
defparam \u_psram_top0/rd_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_17_s0  (
	.D(\u_psram_top0/n147_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [17])
);
defparam \u_psram_top0/rd_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_16_s0  (
	.D(\u_psram_top0/n148_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [16])
);
defparam \u_psram_top0/rd_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_15_s0  (
	.D(\u_psram_top0/n149_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [15])
);
defparam \u_psram_top0/rd_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_14_s0  (
	.D(\u_psram_top0/n150_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [14])
);
defparam \u_psram_top0/rd_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_13_s0  (
	.D(\u_psram_top0/n151_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [13])
);
defparam \u_psram_top0/rd_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_12_s0  (
	.D(\u_psram_top0/n152_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [12])
);
defparam \u_psram_top0/rd_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_11_s0  (
	.D(\u_psram_top0/n153_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [11])
);
defparam \u_psram_top0/rd_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_10_s0  (
	.D(\u_psram_top0/n154_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [10])
);
defparam \u_psram_top0/rd_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_9_s0  (
	.D(\u_psram_top0/n155_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [9])
);
defparam \u_psram_top0/rd_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_8_s0  (
	.D(\u_psram_top0/n156_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [8])
);
defparam \u_psram_top0/rd_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_7_s0  (
	.D(\u_psram_top0/n157_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [7])
);
defparam \u_psram_top0/rd_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_6_s0  (
	.D(\u_psram_top0/n158_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [6])
);
defparam \u_psram_top0/rd_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_5_s0  (
	.D(\u_psram_top0/n159_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [5])
);
defparam \u_psram_top0/rd_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_4_s0  (
	.D(\u_psram_top0/n160_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [4])
);
defparam \u_psram_top0/rd_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_3_s0  (
	.D(\u_psram_top0/n161_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [3])
);
defparam \u_psram_top0/rd_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_2_s0  (
	.D(\u_psram_top0/n162_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [2])
);
defparam \u_psram_top0/rd_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_1_s0  (
	.D(\u_psram_top0/n163_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [1])
);
defparam \u_psram_top0/rd_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_d_0_s0  (
	.D(\u_psram_top0/n164_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_d [0])
);
defparam \u_psram_top0/rd_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/rd_data_valid_d_s0  (
	.D(\u_psram_top0/rd_data_valid_d0 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_valid_d )
);
defparam \u_psram_top0/rd_data_valid_d_s0 .INIT=1'b0;
LUT3 \u_psram_top0/u_psram_wd/n203_s3  (
	.I0(\u_psram_top0/u_psram_wd/step [0]),
	.I1(\u_psram_top0/u_psram_wd/n193_38 ),
	.I2(dll_lock_d),
	.F(\u_psram_top0/u_psram_wd/n203_11 )
);
defparam \u_psram_top0/u_psram_wd/n203_s3 .INIT=8'h9A;
LUT2 \u_psram_top0/u_psram_wd/n259_s1  (
	.I0(\u_psram_top0/u_psram_wd/n193_38 ),
	.I1(dll_lock_d),
	.F(\u_psram_top0/u_psram_wd/n259_5 )
);
defparam \u_psram_top0/u_psram_wd/n259_s1 .INIT=4'h4;
DFFCE \u_psram_top0/u_psram_wd/step_8_s0  (
	.D(\u_psram_top0/u_psram_wd/n195_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/n259_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [8])
);
defparam \u_psram_top0/u_psram_wd/step_8_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/step_7_s0  (
	.D(\u_psram_top0/u_psram_wd/n196_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/n259_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [7])
);
defparam \u_psram_top0/u_psram_wd/step_7_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/step_6_s0  (
	.D(\u_psram_top0/u_psram_wd/n197_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/n259_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [6])
);
defparam \u_psram_top0/u_psram_wd/step_6_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/step_5_s0  (
	.D(\u_psram_top0/u_psram_wd/n198_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/n259_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [5])
);
defparam \u_psram_top0/u_psram_wd/step_5_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/step_4_s0  (
	.D(\u_psram_top0/u_psram_wd/n199_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/n259_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [4])
);
defparam \u_psram_top0/u_psram_wd/step_4_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/step_3_s0  (
	.D(\u_psram_top0/u_psram_wd/n200_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/n259_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [3])
);
defparam \u_psram_top0/u_psram_wd/step_3_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/step_2_s0  (
	.D(\u_psram_top0/u_psram_wd/n201_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/n259_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [2])
);
defparam \u_psram_top0/u_psram_wd/step_2_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/step_1_s0  (
	.D(\u_psram_top0/u_psram_wd/n202_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/n259_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [1])
);
defparam \u_psram_top0/u_psram_wd/step_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/dll_lock_d0_s0  (
	.D(dll_lock),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(dll_lock_d0)
);
defparam \u_psram_top0/u_psram_wd/dll_lock_d0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/step_0_s1  (
	.D(\u_psram_top0/u_psram_wd/n203_11 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/step [0])
);
defparam \u_psram_top0/u_psram_wd/step_0_s1 .INIT=1'b0;
IODELAY \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/in_dq [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top0/SDTAP_Z [0]),
	.VALUE(\u_psram_top0/VALUE_Z [0]),
	.DO(\u_psram_top0/u_psram_wd/in_dq_p [0]),
	.DF(\u_psram_top0/u_psram_wd/DF_d [0])
);
defparam \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/in_dq [1]),
	.SETN(GND),
	.SDTAP(\u_psram_top0/SDTAP_Z [0]),
	.VALUE(\u_psram_top0/VALUE_Z [0]),
	.DO(\u_psram_top0/u_psram_wd/in_dq_p [1]),
	.DF(\u_psram_top0/u_psram_wd/DF_d [1])
);
defparam \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/in_dq [2]),
	.SETN(GND),
	.SDTAP(\u_psram_top0/SDTAP_Z [0]),
	.VALUE(\u_psram_top0/VALUE_Z [0]),
	.DO(\u_psram_top0/u_psram_wd/in_dq_p [2]),
	.DF(\u_psram_top0/u_psram_wd/DF_d [2])
);
defparam \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/in_dq [3]),
	.SETN(GND),
	.SDTAP(\u_psram_top0/SDTAP_Z [0]),
	.VALUE(\u_psram_top0/VALUE_Z [0]),
	.DO(\u_psram_top0/u_psram_wd/in_dq_p [3]),
	.DF(\u_psram_top0/u_psram_wd/DF_d [3])
);
defparam \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/in_dq [4]),
	.SETN(GND),
	.SDTAP(\u_psram_top0/SDTAP_Z [0]),
	.VALUE(\u_psram_top0/VALUE_Z [0]),
	.DO(\u_psram_top0/u_psram_wd/in_dq_p [4]),
	.DF(\u_psram_top0/u_psram_wd/DF_d [4])
);
defparam \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/in_dq [5]),
	.SETN(GND),
	.SDTAP(\u_psram_top0/SDTAP_Z [0]),
	.VALUE(\u_psram_top0/VALUE_Z [0]),
	.DO(\u_psram_top0/u_psram_wd/in_dq_p [5]),
	.DF(\u_psram_top0/u_psram_wd/DF_d [5])
);
defparam \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/in_dq [6]),
	.SETN(GND),
	.SDTAP(\u_psram_top0/SDTAP_Z [0]),
	.VALUE(\u_psram_top0/VALUE_Z [0]),
	.DO(\u_psram_top0/u_psram_wd/in_dq_p [6]),
	.DF(\u_psram_top0/u_psram_wd/DF_d [6])
);
defparam \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/in_dq [7]),
	.SETN(GND),
	.SDTAP(\u_psram_top0/SDTAP_Z [0]),
	.VALUE(\u_psram_top0/VALUE_Z [0]),
	.DO(\u_psram_top0/u_psram_wd/in_dq_p [7]),
	.DF(\u_psram_top0/u_psram_wd/DF_d [7])
);
defparam \u_psram_top0/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/ck_delay[0].iodelay  (
	.DI(\u_psram_top0/u_psram_wd/clk_out [0]),
	.SETN(GND),
	.SDTAP(dll_lock_d),
	.VALUE(\u_psram_top0/u_psram_wd/step [0]),
	.DO(\u_psram_top0/u_psram_wd/clk_out_d_0 [0]),
	.DF(\u_psram_top0/u_psram_wd/ck_delay[0].iodelay_1_DF )
);
defparam \u_psram_top0/u_psram_wd/ck_delay[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top0/u_psram_wd/ckn_delay[0].iodelayn  (
	.DI(\u_psram_top0/u_psram_wd/clkn_out [0]),
	.SETN(GND),
	.SDTAP(dll_lock_d),
	.VALUE(\u_psram_top0/u_psram_wd/step [0]),
	.DO(\u_psram_top0/u_psram_wd/clkn_out_d [0]),
	.DF(\u_psram_top0/u_psram_wd/ckn_delay[0].iodelayn_1_DF )
);
defparam \u_psram_top0/u_psram_wd/ckn_delay[0].iodelayn .C_STATIC_DLY=0;
ALU \u_psram_top0/u_psram_wd/n193_s19  (
	.I0(VCC),
	.I1(dll_step[0]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/step [1]),
	.COUT(\u_psram_top0/u_psram_wd/n193_24 ),
	.SUM(\u_psram_top0/u_psram_wd/n193_20_SUM )
);
defparam \u_psram_top0/u_psram_wd/n193_s19 .ALU_MODE=1;
ALU \u_psram_top0/u_psram_wd/n193_s20  (
	.I0(\u_psram_top0/u_psram_wd/step [2]),
	.I1(dll_step[1]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n193_24 ),
	.COUT(\u_psram_top0/u_psram_wd/n193_26 ),
	.SUM(\u_psram_top0/u_psram_wd/n193_21_SUM )
);
defparam \u_psram_top0/u_psram_wd/n193_s20 .ALU_MODE=1;
ALU \u_psram_top0/u_psram_wd/n193_s21  (
	.I0(\u_psram_top0/u_psram_wd/step [3]),
	.I1(dll_step[2]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n193_26 ),
	.COUT(\u_psram_top0/u_psram_wd/n193_28 ),
	.SUM(\u_psram_top0/u_psram_wd/n193_22_SUM )
);
defparam \u_psram_top0/u_psram_wd/n193_s21 .ALU_MODE=1;
ALU \u_psram_top0/u_psram_wd/n193_s22  (
	.I0(\u_psram_top0/u_psram_wd/step [4]),
	.I1(dll_step[3]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n193_28 ),
	.COUT(\u_psram_top0/u_psram_wd/n193_30 ),
	.SUM(\u_psram_top0/u_psram_wd/n193_23_SUM )
);
defparam \u_psram_top0/u_psram_wd/n193_s22 .ALU_MODE=1;
ALU \u_psram_top0/u_psram_wd/n193_s23  (
	.I0(\u_psram_top0/u_psram_wd/step [5]),
	.I1(dll_step[4]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n193_30 ),
	.COUT(\u_psram_top0/u_psram_wd/n193_32 ),
	.SUM(\u_psram_top0/u_psram_wd/n193_24_SUM )
);
defparam \u_psram_top0/u_psram_wd/n193_s23 .ALU_MODE=1;
ALU \u_psram_top0/u_psram_wd/n193_s24  (
	.I0(\u_psram_top0/u_psram_wd/step [6]),
	.I1(dll_step[5]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n193_32 ),
	.COUT(\u_psram_top0/u_psram_wd/n193_34 ),
	.SUM(\u_psram_top0/u_psram_wd/n193_25_SUM )
);
defparam \u_psram_top0/u_psram_wd/n193_s24 .ALU_MODE=1;
ALU \u_psram_top0/u_psram_wd/n193_s25  (
	.I0(\u_psram_top0/u_psram_wd/step [7]),
	.I1(dll_step[6]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n193_34 ),
	.COUT(\u_psram_top0/u_psram_wd/n193_36 ),
	.SUM(\u_psram_top0/u_psram_wd/n193_26_SUM )
);
defparam \u_psram_top0/u_psram_wd/n193_s25 .ALU_MODE=1;
ALU \u_psram_top0/u_psram_wd/n193_s26  (
	.I0(\u_psram_top0/u_psram_wd/step [8]),
	.I1(dll_step[7]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n193_36 ),
	.COUT(\u_psram_top0/u_psram_wd/n193_38 ),
	.SUM(\u_psram_top0/u_psram_wd/n193_27_SUM )
);
defparam \u_psram_top0/u_psram_wd/n193_s26 .ALU_MODE=1;
ALU \u_psram_top0/u_psram_wd/n202_s  (
	.I0(\u_psram_top0/u_psram_wd/step [1]),
	.I1(\u_psram_top0/u_psram_wd/step [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top0/u_psram_wd/n202_2 ),
	.SUM(\u_psram_top0/u_psram_wd/n202_1 )
);
defparam \u_psram_top0/u_psram_wd/n202_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_wd/n201_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_wd/step [2]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n202_2 ),
	.COUT(\u_psram_top0/u_psram_wd/n201_2 ),
	.SUM(\u_psram_top0/u_psram_wd/n201_1 )
);
defparam \u_psram_top0/u_psram_wd/n201_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_wd/n200_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_wd/step [3]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n201_2 ),
	.COUT(\u_psram_top0/u_psram_wd/n200_2 ),
	.SUM(\u_psram_top0/u_psram_wd/n200_1 )
);
defparam \u_psram_top0/u_psram_wd/n200_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_wd/n199_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_wd/step [4]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n200_2 ),
	.COUT(\u_psram_top0/u_psram_wd/n199_2 ),
	.SUM(\u_psram_top0/u_psram_wd/n199_1 )
);
defparam \u_psram_top0/u_psram_wd/n199_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_wd/n198_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_wd/step [5]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n199_2 ),
	.COUT(\u_psram_top0/u_psram_wd/n198_2 ),
	.SUM(\u_psram_top0/u_psram_wd/n198_1 )
);
defparam \u_psram_top0/u_psram_wd/n198_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_wd/n197_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_wd/step [6]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n198_2 ),
	.COUT(\u_psram_top0/u_psram_wd/n197_2 ),
	.SUM(\u_psram_top0/u_psram_wd/n197_1 )
);
defparam \u_psram_top0/u_psram_wd/n197_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_wd/n196_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_wd/step [7]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n197_2 ),
	.COUT(\u_psram_top0/u_psram_wd/n196_2 ),
	.SUM(\u_psram_top0/u_psram_wd/n196_1 )
);
defparam \u_psram_top0/u_psram_wd/n196_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_wd/n195_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_wd/step [8]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_wd/n196_2 ),
	.COUT(\u_psram_top0/u_psram_wd/n195_0_COUT ),
	.SUM(\u_psram_top0/u_psram_wd/n195_1 )
);
defparam \u_psram_top0/u_psram_wd/n195_s .ALU_MODE=0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n2024_s0  (
	.I0(\u_psram_top0/cmd_en_calib ),
	.I1(cmd_en0),
	.I2(init_calib0),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n2024_s0 .INIT=8'hCA;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [2]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s0 .INIT=16'h8F88;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [2]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_s0 .INIT=16'h8F88;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 [2]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_s0 .INIT=16'h8F88;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_s0 .INIT=4'hE;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_s0 .INIT=4'hE;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_s0 .INIT=4'h4;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_s0 .INIT=8'hAC;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0 .INIT=8'h5C;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [27]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_4 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0 .INIT=16'h008F;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_4 ),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0 .INIT=8'h3A;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [23]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_4 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0 .INIT=16'h008F;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0 .INIT=8'h5C;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0 .INIT=8'h5C;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0 .INIT=8'h5C;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0 .INIT=8'h5C;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0 .INIT=8'h5C;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0 .INIT=8'h5C;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0 .INIT=8'h5C;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 ),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0 .INIT=8'h3A;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 ),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0 .INIT=8'hCA;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s1 .INIT=16'h0100;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1 .INIT=16'h0001;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s1 .INIT=4'h4;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1 .INIT=16'h0F11;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top0/out_dq_Z [62]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_6 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_s1 .INIT=16'h1000;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3 .INIT=4'hE;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3 .INIT=4'hE;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [18]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3 .INIT=16'hFCFA;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s1 .INIT=4'h8;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s1 .INIT=8'h78;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s1 .INIT=16'h7F80;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_6 ),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s1 .INIT=16'h35C0;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_s1 .INIT=16'h7F80;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [0]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [17]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [21]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [20]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [25]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [28]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [7]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [6]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [11]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [10]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [15]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [14]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [19]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [18]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [22]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [26]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [31]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1 .INIT=16'hAC00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [30]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1 .INIT=16'hCA00;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_s1 .INIT=8'h40;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [2]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_s1 .INIT=8'h40;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n222_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n221_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n220_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n219_3 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n217_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n216_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n215_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n214_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n213_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n212_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n211_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n210_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n209_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n208_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n207_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n206_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n205_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n204_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n203_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n202_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n201_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n200_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n199_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n198_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n197_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n196_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n195_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n194_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n193_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n192_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n191_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n190_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n189_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n188_2 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n187_3 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_s1 .INIT=4'h8;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_s1 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s1 .INIT=8'h01;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s2 .INIT=8'h01;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s2 .INIT=4'h1;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [29]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1 .INIT=8'hD0;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I1(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2 .INIT=4'h1;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [24]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [16]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [13]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [12]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [9]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [8]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [5]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [4]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [2]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1 .INIT=8'h35;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1 .INIT=8'hCA;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s2 .INIT=4'h1;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top0/config_done_Z ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s2 .INIT=16'h0E00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2 .INIT=16'hF0EE;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_6 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_s2 .INIT=4'h1;
LUT2 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s4  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s4 .INIT=4'h8;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_6 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s2 .INIT=8'h80;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5 .INIT=16'h0100;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [15]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4 .INIT=16'hFFFE;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s1  (
	.I0(\u_psram_top0/cmd_calib ),
	.I1(cmd0),
	.I2(init_calib0),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s1 .INIT=16'h3500;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s2  (
	.I0(\u_psram_top0/cmd_calib ),
	.I1(cmd0),
	.I2(init_calib0),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s2 .INIT=16'hCA00;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top0/out_dq_Z [62]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_6 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1 .INIT=16'hEFFF;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s3 .INIT=16'h0001;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5 .INIT=16'hFFFE;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4 .INIT=16'hFFFE;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s2 .INIT=16'h7F80;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s2 .INIT=16'h1444;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s3 .INIT=16'h000E;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [1]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2 .INIT=8'hE0;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2 .INIT=8'hE0;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 [2]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1 .INIT=16'hFFE0;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s1  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [3]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s1 .INIT=16'hFFE0;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3 .INIT=16'h2A66;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6 .INIT=16'h80FF;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s3 .INIT=16'h4C33;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0]),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_s3 .INIT=16'h1222;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0]),
	.I2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_s3 .INIT=8'h14;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_psram_top0/calib_Z [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s3 .INIT=8'h6A;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top0/calib_Z [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6 .INIT=8'hF4;
LUT3 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s3  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top0/calib_Z [0]),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s3 .INIT=8'h1A;
LUT4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_s3  (
	.I0(\u_psram_top0/cmd_calib ),
	.I1(cmd0),
	.I2(init_calib0),
	.I3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_8 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_s3 .INIT=16'h35FF;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_15_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [14]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [15])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_15_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [14])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_13_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_13_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [10]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [9]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [10])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [8]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [9])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [8])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_7_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_7_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [5]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_5_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [4]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [5])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_5_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [4])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [18])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_17_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [16]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_17_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [16])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_15_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_15_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_13_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_13_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [11]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [10]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [11])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [9]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [10])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [8]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [9])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [7]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [8])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [7])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [5]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [4]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [5])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [4])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_31_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [31])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_30_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [30])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_29_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [29])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_28_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [28])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_27_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [27])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_26_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [26])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_25_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [25])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_24_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [24])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_23_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [23])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_22_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [22])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_21_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [21])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_20_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [20])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_19_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [19])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_18_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [18])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_17_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [17])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_16_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [16])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_15_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [15])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_14_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [14])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_13_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [13])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_12_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [12])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_11_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [11])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_10_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [10])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_9_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [9])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [8])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_7_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [7])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_6_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [6])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_5_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [5])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_4_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [4])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [60])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0  (
	.D(\u_psram_top0/addr_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0  (
	.D(\u_psram_top0/addr_d [19]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0  (
	.D(\u_psram_top0/addr_d [18]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0  (
	.D(\u_psram_top0/addr_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0  (
	.D(\u_psram_top0/addr_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0  (
	.D(\u_psram_top0/addr_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0  (
	.D(\u_psram_top0/addr_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0  (
	.D(\u_psram_top0/addr_d [13]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0  (
	.D(\u_psram_top0/addr_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0  (
	.D(\u_psram_top0/addr_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0  (
	.D(\u_psram_top0/addr_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0  (
	.D(\u_psram_top0/addr_d [9]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0  (
	.D(\u_psram_top0/addr_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0  (
	.D(\u_psram_top0/addr_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0  (
	.D(\u_psram_top0/addr_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0  (
	.D(\u_psram_top0/addr_d [5]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0  (
	.D(\u_psram_top0/addr_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0  (
	.D(\u_psram_top0/addr_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0  (
	.D(\u_psram_top0/addr_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0  (
	.D(\u_psram_top0/addr_d [1]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0  (
	.D(\u_psram_top0/addr_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0  (
	.D(\u_psram_top0/out_dq_Z [62]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q3_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [60]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q3_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0  (
	.D(\u_psram_top0/out_dq_Z [15]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0  (
	.D(\u_psram_top0/out_dq_Z [16]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1_1_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di1_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5_3_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/di5_3_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/readd_Z [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_s0  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/rd_data_valid_d0 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s3  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s3  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s3  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3  (
	.D(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3 .INIT=1'b0;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/wr_data_d [24], \u_psram_top0/wr_data_d [16], \u_psram_top0/wr_data_d [8], \u_psram_top0/wr_data_d [0]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n215_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n216_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n217_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/wr_data_d [25], \u_psram_top0/wr_data_d [17], \u_psram_top0/wr_data_d [9], \u_psram_top0/wr_data_d [1]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n211_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n212_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n213_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n214_2 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/wr_data_d [26], \u_psram_top0/wr_data_d [18], \u_psram_top0/wr_data_d [10], \u_psram_top0/wr_data_d [2]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n207_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n208_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n209_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n210_2 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/wr_data_d [27], \u_psram_top0/wr_data_d [19], \u_psram_top0/wr_data_d [11], \u_psram_top0/wr_data_d [3]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n203_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n204_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n205_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n206_2 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/wr_data_d [28], \u_psram_top0/wr_data_d [20], \u_psram_top0/wr_data_d [12], \u_psram_top0/wr_data_d [4]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n199_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n200_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n201_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n202_2 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/wr_data_d [29], \u_psram_top0/wr_data_d [21], \u_psram_top0/wr_data_d [13], \u_psram_top0/wr_data_d [5]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n195_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n196_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n197_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n198_2 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/wr_data_d [30], \u_psram_top0/wr_data_d [22], \u_psram_top0/wr_data_d [14], \u_psram_top0/wr_data_d [6]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n191_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n192_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n193_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n194_2 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/wr_data_d [31], \u_psram_top0/wr_data_d [23], \u_psram_top0/wr_data_d [15], \u_psram_top0/wr_data_d [7]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n187_3 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n188_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n189_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n190_2 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top0/data_mask_d [3:0]}),
	.WAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n219_3 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n220_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n221_2 , \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n222_2 }));
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s .INIT_0=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s .INIT_1=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s .INIT_2=16'h0000;
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s .INIT_3=16'h0000;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [2]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [1]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ),
	.Q0(\u_psram_top0/u_psram_wd/out_rwds [0]),
	.Q1(\u_psram_top0/u_psram_wd/rwds_ts_Z [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 ),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top0/u_psram_wd/wr_cs [0]),
	.Q1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top0/u_psram_wd/oser4_dq [0]),
	.Q1(\u_psram_top0/u_psram_wd/oser4_dqts [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top0/u_psram_wd/oser4_dq [1]),
	.Q1(\u_psram_top0/u_psram_wd/oser4_dqts [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top0/u_psram_wd/oser4_dq [2]),
	.Q1(\u_psram_top0/u_psram_wd/oser4_dqts [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top0/u_psram_wd/oser4_dq [3]),
	.Q1(\u_psram_top0/u_psram_wd/oser4_dqts [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top0/u_psram_wd/oser4_dq [4]),
	.Q1(\u_psram_top0/u_psram_wd/oser4_dqts [4])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top0/u_psram_wd/oser4_dq [5]),
	.Q1(\u_psram_top0/u_psram_wd/oser4_dqts [5])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top0/u_psram_wd/oser4_dq [6]),
	.Q1(\u_psram_top0/u_psram_wd/oser4_dqts [6])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top0/u_psram_wd/oser4_dq [7]),
	.Q1(\u_psram_top0/u_psram_wd/oser4_dqts [7])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
IDES4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top0/u_psram_wd/in_dq_p [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top0/calib_Z [0]),
	.Q0(\u_psram_top0/rdbk_data_d0 [24]),
	.Q1(\u_psram_top0/rdbk_data_d0 [16]),
	.Q2(\u_psram_top0/rdbk_data_d0 [8]),
	.Q3(\u_psram_top0/rdbk_data_d0 [0])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top0/u_psram_wd/in_dq_p [1]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top0/calib_Z [0]),
	.Q0(\u_psram_top0/rdbk_data_d0 [25]),
	.Q1(\u_psram_top0/rdbk_data_d0 [17]),
	.Q2(\u_psram_top0/rdbk_data_d0 [9]),
	.Q3(\u_psram_top0/rdbk_data_d0 [1])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top0/u_psram_wd/in_dq_p [2]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top0/calib_Z [0]),
	.Q0(\u_psram_top0/rdbk_data_d0 [26]),
	.Q1(\u_psram_top0/rdbk_data_d0 [18]),
	.Q2(\u_psram_top0/rdbk_data_d0 [10]),
	.Q3(\u_psram_top0/rdbk_data_d0 [2])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top0/u_psram_wd/in_dq_p [3]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top0/calib_Z [0]),
	.Q0(\u_psram_top0/rdbk_data_d0 [27]),
	.Q1(\u_psram_top0/rdbk_data_d0 [19]),
	.Q2(\u_psram_top0/rdbk_data_d0 [11]),
	.Q3(\u_psram_top0/rdbk_data_d0 [3])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top0/u_psram_wd/in_dq_p [4]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top0/calib_Z [0]),
	.Q0(\u_psram_top0/rdbk_data_d0 [28]),
	.Q1(\u_psram_top0/rdbk_data_d0 [20]),
	.Q2(\u_psram_top0/rdbk_data_d0 [12]),
	.Q3(\u_psram_top0/rdbk_data_d0 [4])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top0/u_psram_wd/in_dq_p [5]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top0/calib_Z [0]),
	.Q0(\u_psram_top0/rdbk_data_d0 [29]),
	.Q1(\u_psram_top0/rdbk_data_d0 [21]),
	.Q2(\u_psram_top0/rdbk_data_d0 [13]),
	.Q3(\u_psram_top0/rdbk_data_d0 [5])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top0/u_psram_wd/in_dq_p [6]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top0/calib_Z [0]),
	.Q0(\u_psram_top0/rdbk_data_d0 [30]),
	.Q1(\u_psram_top0/rdbk_data_d0 [22]),
	.Q2(\u_psram_top0/rdbk_data_d0 [14]),
	.Q3(\u_psram_top0/rdbk_data_d0 [6])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
IDES4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top0/u_psram_wd/in_dq_p [7]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top0/calib_Z [0]),
	.Q0(\u_psram_top0/rdbk_data_d0 [31]),
	.Q1(\u_psram_top0/rdbk_data_d0 [23]),
	.Q2(\u_psram_top0/rdbk_data_d0 [15]),
	.Q3(\u_psram_top0/rdbk_data_d0 [7])
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_5 ),
	.D1(GND),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n1538_5 ),
	.D3(GND),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top0/u_psram_wd/clk_out [0]),
	.Q1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .TXCLK_POL=1'b0;
OSER4 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen  (
	.D0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ),
	.D1(VCC),
	.D2(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ),
	.D3(VCC),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top0/u_psram_wd/clkn_out [0]),
	.Q1(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen_1_Q1 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .GSREN="false";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .LSREN="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .HWL="true";
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .TXCLK_POL=1'b0;
LUT1 \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_s2  (
	.I0(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.F(\u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 )
);
defparam \u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_s2 .INIT=2'h1;
LUT4 \u_psram_top0/u_psram_init/n159_s0  (
	.I0(\u_psram_top0/u_psram_init/n159_4 ),
	.I1(\u_psram_top0/u_psram_init/n159_5 ),
	.I2(\u_psram_top0/u_psram_init/n159_6 ),
	.I3(\u_psram_top0/u_psram_init/n159_7 ),
	.F(\u_psram_top0/u_psram_init/n159_3 )
);
defparam \u_psram_top0/u_psram_init/n159_s0 .INIT=16'h8000;
LUT3 \u_psram_top0/u_psram_init/n242_s0  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top0/u_psram_init/n242_6 ),
	.F(\u_psram_top0/u_psram_init/n242_3 )
);
defparam \u_psram_top0/u_psram_init/n242_s0 .INIT=8'h80;
LUT3 \u_psram_top0/u_psram_init/out_dq_Z_15_s  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [2]),
	.I2(\u_psram_top0/u_psram_init/out_dq_Z_15_5 ),
	.F(\u_psram_top0/out_dq_Z [15])
);
defparam \u_psram_top0/u_psram_init/out_dq_Z_15_s .INIT=8'h40;
LUT3 \u_psram_top0/u_psram_init/n484_s0  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top0/u_psram_init/n484_6 ),
	.F(\u_psram_top0/u_psram_init/n484_3 )
);
defparam \u_psram_top0/u_psram_init/n484_s0 .INIT=8'h80;
LUT4 \u_psram_top0/u_psram_init/n529_s0  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top0/u_psram_init/n529_4 ),
	.I3(\u_psram_top0/u_psram_init/n529_5 ),
	.F(\u_psram_top0/u_psram_init/n529_3 )
);
defparam \u_psram_top0/u_psram_init/n529_s0 .INIT=16'h1000;
LUT3 \u_psram_top0/u_psram_init/n858_s0  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n858_4 ),
	.F(\u_psram_top0/u_psram_init/n858_3 )
);
defparam \u_psram_top0/u_psram_init/n858_s0 .INIT=8'h80;
LUT2 \u_psram_top0/u_psram_init/n920_s0  (
	.I0(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top0/u_psram_init/n920_3 )
);
defparam \u_psram_top0/u_psram_init/n920_s0 .INIT=4'hE;
LUT2 \u_psram_top0/u_psram_init/n937_s1  (
	.I0(\u_psram_top0/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top0/u_psram_init/n937_5 ),
	.F(\u_psram_top0/u_psram_init/n937_4 )
);
defparam \u_psram_top0/u_psram_init/n937_s1 .INIT=4'h1;
LUT4 \u_psram_top0/u_psram_init/n958_s0  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [1]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [2]),
	.I2(\u_psram_top0/readd_Z [0]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [0]),
	.F(\u_psram_top0/u_psram_init/n958_3 )
);
defparam \u_psram_top0/u_psram_init/n958_s0 .INIT=16'h00FE;
LUT4 \u_psram_top0/u_psram_init/n973_s0  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top0/u_psram_init/n973_4 ),
	.I2(\u_psram_top0/u_psram_init/n973_5 ),
	.I3(\u_psram_top0/u_psram_init/n973_6 ),
	.F(\u_psram_top0/u_psram_init/n973_3 )
);
defparam \u_psram_top0/u_psram_init/n973_s0 .INIT=16'h4000;
LUT3 \u_psram_top0/u_psram_init/n1118_s0  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I1(\u_psram_top0/u_psram_init/n1118_4 ),
	.I2(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1118_3 )
);
defparam \u_psram_top0/u_psram_init/n1118_s0 .INIT=8'h80;
LUT3 \u_psram_top0/u_psram_init/n1151_s0  (
	.I0(\u_psram_top0/u_psram_init/n858_4 ),
	.I1(\u_psram_top0/u_psram_init/n1151_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1151_3 )
);
defparam \u_psram_top0/u_psram_init/n1151_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1152_s0  (
	.I0(\u_psram_top0/u_psram_init/n1151_4 ),
	.I1(\u_psram_top0/u_psram_init/n1152_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1152_3 )
);
defparam \u_psram_top0/u_psram_init/n1152_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1153_s0  (
	.I0(\u_psram_top0/u_psram_init/n1151_4 ),
	.I1(\u_psram_top0/u_psram_init/n1153_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1153_3 )
);
defparam \u_psram_top0/u_psram_init/n1153_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1154_s0  (
	.I0(\u_psram_top0/u_psram_init/n1151_4 ),
	.I1(\u_psram_top0/u_psram_init/n1154_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1154_3 )
);
defparam \u_psram_top0/u_psram_init/n1154_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1155_s0  (
	.I0(\u_psram_top0/u_psram_init/n1151_4 ),
	.I1(\u_psram_top0/u_psram_init/n1155_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1155_3 )
);
defparam \u_psram_top0/u_psram_init/n1155_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1156_s0  (
	.I0(\u_psram_top0/u_psram_init/n1151_4 ),
	.I1(\u_psram_top0/u_psram_init/n1156_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1156_3 )
);
defparam \u_psram_top0/u_psram_init/n1156_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1157_s0  (
	.I0(\u_psram_top0/u_psram_init/n1151_4 ),
	.I1(\u_psram_top0/u_psram_init/n1157_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1157_3 )
);
defparam \u_psram_top0/u_psram_init/n1157_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1158_s0  (
	.I0(\u_psram_top0/u_psram_init/n1151_4 ),
	.I1(\u_psram_top0/u_psram_init/n1158_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1158_3 )
);
defparam \u_psram_top0/u_psram_init/n1158_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1159_s0  (
	.I0(\u_psram_top0/u_psram_init/n858_4 ),
	.I1(\u_psram_top0/u_psram_init/n1159_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1159_3 )
);
defparam \u_psram_top0/u_psram_init/n1159_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1160_s0  (
	.I0(\u_psram_top0/u_psram_init/n1152_4 ),
	.I1(\u_psram_top0/u_psram_init/n1159_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1160_3 )
);
defparam \u_psram_top0/u_psram_init/n1160_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1161_s0  (
	.I0(\u_psram_top0/u_psram_init/n1153_4 ),
	.I1(\u_psram_top0/u_psram_init/n1159_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1161_3 )
);
defparam \u_psram_top0/u_psram_init/n1161_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1162_s0  (
	.I0(\u_psram_top0/u_psram_init/n1154_4 ),
	.I1(\u_psram_top0/u_psram_init/n1159_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1162_3 )
);
defparam \u_psram_top0/u_psram_init/n1162_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1163_s0  (
	.I0(\u_psram_top0/u_psram_init/n1155_4 ),
	.I1(\u_psram_top0/u_psram_init/n1159_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1163_3 )
);
defparam \u_psram_top0/u_psram_init/n1163_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1164_s0  (
	.I0(\u_psram_top0/u_psram_init/n1156_4 ),
	.I1(\u_psram_top0/u_psram_init/n1159_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1164_3 )
);
defparam \u_psram_top0/u_psram_init/n1164_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1165_s0  (
	.I0(\u_psram_top0/u_psram_init/n1157_4 ),
	.I1(\u_psram_top0/u_psram_init/n1159_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1165_3 )
);
defparam \u_psram_top0/u_psram_init/n1165_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1166_s0  (
	.I0(\u_psram_top0/u_psram_init/n1158_4 ),
	.I1(\u_psram_top0/u_psram_init/n1159_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1166_3 )
);
defparam \u_psram_top0/u_psram_init/n1166_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1167_s0  (
	.I0(\u_psram_top0/u_psram_init/n858_4 ),
	.I1(\u_psram_top0/u_psram_init/n1167_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1167_3 )
);
defparam \u_psram_top0/u_psram_init/n1167_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1168_s0  (
	.I0(\u_psram_top0/u_psram_init/n1152_4 ),
	.I1(\u_psram_top0/u_psram_init/n1167_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1168_3 )
);
defparam \u_psram_top0/u_psram_init/n1168_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1169_s0  (
	.I0(\u_psram_top0/u_psram_init/n1153_4 ),
	.I1(\u_psram_top0/u_psram_init/n1167_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1169_3 )
);
defparam \u_psram_top0/u_psram_init/n1169_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1170_s0  (
	.I0(\u_psram_top0/u_psram_init/n1154_4 ),
	.I1(\u_psram_top0/u_psram_init/n1167_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1170_3 )
);
defparam \u_psram_top0/u_psram_init/n1170_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1171_s0  (
	.I0(\u_psram_top0/u_psram_init/n1155_4 ),
	.I1(\u_psram_top0/u_psram_init/n1167_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1171_3 )
);
defparam \u_psram_top0/u_psram_init/n1171_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1172_s0  (
	.I0(\u_psram_top0/u_psram_init/n1156_4 ),
	.I1(\u_psram_top0/u_psram_init/n1167_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1172_3 )
);
defparam \u_psram_top0/u_psram_init/n1172_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1173_s0  (
	.I0(\u_psram_top0/u_psram_init/n1157_4 ),
	.I1(\u_psram_top0/u_psram_init/n1167_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1173_3 )
);
defparam \u_psram_top0/u_psram_init/n1173_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1174_s0  (
	.I0(\u_psram_top0/u_psram_init/n1158_4 ),
	.I1(\u_psram_top0/u_psram_init/n1167_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1174_3 )
);
defparam \u_psram_top0/u_psram_init/n1174_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1175_s0  (
	.I0(\u_psram_top0/u_psram_init/n858_4 ),
	.I1(\u_psram_top0/u_psram_init/n1175_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1175_3 )
);
defparam \u_psram_top0/u_psram_init/n1175_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1176_s0  (
	.I0(\u_psram_top0/u_psram_init/n1152_4 ),
	.I1(\u_psram_top0/u_psram_init/n1175_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1176_3 )
);
defparam \u_psram_top0/u_psram_init/n1176_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1177_s0  (
	.I0(\u_psram_top0/u_psram_init/n1153_4 ),
	.I1(\u_psram_top0/u_psram_init/n1175_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1177_3 )
);
defparam \u_psram_top0/u_psram_init/n1177_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1178_s0  (
	.I0(\u_psram_top0/u_psram_init/n1154_4 ),
	.I1(\u_psram_top0/u_psram_init/n1175_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1178_3 )
);
defparam \u_psram_top0/u_psram_init/n1178_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1179_s0  (
	.I0(\u_psram_top0/u_psram_init/n1155_4 ),
	.I1(\u_psram_top0/u_psram_init/n1175_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1179_3 )
);
defparam \u_psram_top0/u_psram_init/n1179_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1180_s0  (
	.I0(\u_psram_top0/u_psram_init/n1156_4 ),
	.I1(\u_psram_top0/u_psram_init/n1175_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1180_3 )
);
defparam \u_psram_top0/u_psram_init/n1180_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1181_s0  (
	.I0(\u_psram_top0/u_psram_init/n1157_4 ),
	.I1(\u_psram_top0/u_psram_init/n1175_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1181_3 )
);
defparam \u_psram_top0/u_psram_init/n1181_s0 .INIT=8'hF8;
LUT3 \u_psram_top0/u_psram_init/n1182_s0  (
	.I0(\u_psram_top0/u_psram_init/n1158_4 ),
	.I1(\u_psram_top0/u_psram_init/n1175_4 ),
	.I2(\u_psram_top0/u_psram_init/n1579_8 ),
	.F(\u_psram_top0/u_psram_init/n1182_3 )
);
defparam \u_psram_top0/u_psram_init/n1182_s0 .INIT=8'hF8;
LUT2 \u_psram_top0/u_psram_init/n1328_s0  (
	.I0(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I1(\u_psram_top0/u_psram_init/n1579_4 ),
	.F(\u_psram_top0/u_psram_init/n1328_3 )
);
defparam \u_psram_top0/u_psram_init/n1328_s0 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_init/wr_data_31_s3  (
	.I0(\u_psram_top0/u_psram_init/n529_3 ),
	.I1(\u_psram_top0/u_psram_init/wr_data_31_6 ),
	.F(\u_psram_top0/u_psram_init/wr_data_31_5 )
);
defparam \u_psram_top0/u_psram_init/wr_data_31_s3 .INIT=4'hB;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_s3  (
	.I0(\u_psram_top0/rd_data_valid_calib ),
	.I1(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top0/cmd_en_calib ),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_8 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_s3 .INIT=16'hFFF8;
LUT3 \u_psram_top0/u_psram_init/VALUE_0_s3  (
	.I0(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top0/u_psram_init/adjust_over [0]),
	.F(\u_psram_top0/u_psram_init/VALUE_0_5 )
);
defparam \u_psram_top0/u_psram_init/VALUE_0_s3 .INIT=8'hFE;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s3  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_9 ),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_10 ),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_11 ),
	.I3(\u_psram_top0/u_psram_init/read_over ),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_8 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s3 .INIT=16'hFFE0;
LUT3 \u_psram_top0/u_psram_init/n_state.TVCS_WAITE_s15  (
	.I0(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I2(\u_psram_top0/u_psram_init/c_state.IDLE ),
	.F(\u_psram_top0/u_psram_init/n_state.TVCS_WAITE )
);
defparam \u_psram_top0/u_psram_init/n_state.TVCS_WAITE_s15 .INIT=8'hF4;
LUT4 \u_psram_top0/u_psram_init/n_state.CONFIG_CR_s14  (
	.I0(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top0/u_psram_init/Tvcs_done ),
	.I2(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I3(\u_psram_top0/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top0/u_psram_init/n_state.CONFIG_CR )
);
defparam \u_psram_top0/u_psram_init/n_state.CONFIG_CR_s14 .INIT=16'hF5C0;
LUT4 \u_psram_top0/u_psram_init/n_state.WRITE_DATA_s14  (
	.I0(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top0/u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_top0/config_done_Z ),
	.I3(\u_psram_top0/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top0/u_psram_init/n_state.WRITE_DATA )
);
defparam \u_psram_top0/u_psram_init/n_state.WRITE_DATA_s14 .INIT=16'hF444;
LUT3 \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_s15  (
	.I0(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_23 ),
	.F(\u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA )
);
defparam \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_s15 .INIT=8'h4F;
LUT4 \u_psram_top0/u_psram_init/n_state.ADJUST_PHASE_WAITE_s14  (
	.I0(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top0/u_psram_init/read_over ),
	.I2(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.I3(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top0/u_psram_init/n_state.ADJUST_PHASE_WAITE )
);
defparam \u_psram_top0/u_psram_init/n_state.ADJUST_PHASE_WAITE_s14 .INIT=16'hF5C0;
LUT3 \u_psram_top0/u_psram_init/n_state.ADJUST_PHASE_s15  (
	.I0(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE ),
	.I2(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top0/u_psram_init/n_state.ADJUST_PHASE )
);
defparam \u_psram_top0/u_psram_init/n_state.ADJUST_PHASE_s15 .INIT=8'hF4;
LUT4 \u_psram_top0/u_psram_init/n_state.INIT_CALIB_WAITE_s15  (
	.I0(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE ),
	.I1(\u_psram_top0/u_psram_init/calib_done [0]),
	.I2(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I3(\u_psram_top0/u_psram_init/c_state.INIT_CALIB_WAITE ),
	.F(\u_psram_top0/u_psram_init/n_state.INIT_CALIB_WAITE )
);
defparam \u_psram_top0/u_psram_init/n_state.INIT_CALIB_WAITE_s15 .INIT=16'h8F88;
LUT4 \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE_s15  (
	.I0(\u_psram_top0/u_psram_init/phase_over ),
	.I1(\u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 ),
	.I2(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I3(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE )
);
defparam \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE_s15 .INIT=16'h8F88;
LUT4 \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_s14  (
	.I0(\u_psram_top0/u_psram_init/delay_wait_over [0]),
	.I1(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_top0/u_psram_init/n_state.IDLE_19 ),
	.I3(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_top0/u_psram_init/n_state.ADJUST_DELAY )
);
defparam \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_s14 .INIT=16'h8F88;
LUT2 \u_psram_top0/u_psram_init/n_state.INIT_CALIB_DONE_s15  (
	.I0(\u_psram_top0/u_psram_init/c_state.INIT_CALIB_WAITE ),
	.I1(\u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE ),
	.F(\u_psram_top0/u_psram_init/n_state.INIT_CALIB_DONE )
);
defparam \u_psram_top0/u_psram_init/n_state.INIT_CALIB_DONE_s15 .INIT=4'hE;
LUT2 \u_psram_top0/u_psram_init/n1094_s1  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/read_over ),
	.F(\u_psram_top0/u_psram_init/n1094_5 )
);
defparam \u_psram_top0/u_psram_init/n1094_s1 .INIT=4'h1;
LUT3 \u_psram_top0/u_psram_init/n1093_s1  (
	.I0(\u_psram_top0/u_psram_init/read_over ),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top0/u_psram_init/n1093_5 )
);
defparam \u_psram_top0/u_psram_init/n1093_s1 .INIT=8'h14;
LUT4 \u_psram_top0/u_psram_init/n1092_s1  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/read_over ),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n1092_5 )
);
defparam \u_psram_top0/u_psram_init/n1092_s1 .INIT=16'h0708;
LUT3 \u_psram_top0/u_psram_init/n1091_s1  (
	.I0(\u_psram_top0/u_psram_init/read_over ),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_top0/u_psram_init/n1091_6 ),
	.F(\u_psram_top0/u_psram_init/n1091_5 )
);
defparam \u_psram_top0/u_psram_init/n1091_s1 .INIT=8'h14;
LUT3 \u_psram_top0/u_psram_init/n1090_s1  (
	.I0(\u_psram_top0/u_psram_init/read_over ),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n1090_8 ),
	.F(\u_psram_top0/u_psram_init/n1090_5 )
);
defparam \u_psram_top0/u_psram_init/n1090_s1 .INIT=8'h14;
LUT4 \u_psram_top0/u_psram_init/n1089_s1  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [4]),
	.I1(\u_psram_top0/u_psram_init/n1090_8 ),
	.I2(\u_psram_top0/u_psram_init/read_over ),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top0/u_psram_init/n1089_5 )
);
defparam \u_psram_top0/u_psram_init/n1089_s1 .INIT=16'h0708;
LUT4 \u_psram_top0/u_psram_init/n908_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top0/cmd_en_calib ),
	.F(\u_psram_top0/u_psram_init/n908_6 )
);
defparam \u_psram_top0/u_psram_init/n908_s2 .INIT=16'h008F;
LUT4 \u_psram_top0/u_psram_init/n907_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top0/cmd_en_calib ),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_top0/u_psram_init/n907_6 )
);
defparam \u_psram_top0/u_psram_init/n907_s2 .INIT=16'h0B0C;
LUT4 \u_psram_top0/u_psram_init/n874_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top0/u_psram_init/n875_6 ),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top0/u_psram_init/timer_cnt1 [3]),
	.F(\u_psram_top0/u_psram_init/n874_5 )
);
defparam \u_psram_top0/u_psram_init/n874_s1 .INIT=16'h0708;
LUT4 \u_psram_top0/u_psram_init/n872_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top0/u_psram_init/n873_8 ),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top0/u_psram_init/timer_cnt1 [5]),
	.F(\u_psram_top0/u_psram_init/n872_5 )
);
defparam \u_psram_top0/u_psram_init/n872_s1 .INIT=16'h0708;
LUT2 \u_psram_top0/u_psram_init/n794_s1  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_top0/u_psram_init/n794_5 )
);
defparam \u_psram_top0/u_psram_init/n794_s1 .INIT=4'h1;
LUT3 \u_psram_top0/u_psram_init/n793_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/read_cnt [0]),
	.I2(\u_psram_top0/u_psram_init/read_cnt [1]),
	.F(\u_psram_top0/u_psram_init/n793_5 )
);
defparam \u_psram_top0/u_psram_init/n793_s1 .INIT=8'h14;
LUT4 \u_psram_top0/u_psram_init/n792_s1  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top0/u_psram_init/read_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n792_5 )
);
defparam \u_psram_top0/u_psram_init/n792_s1 .INIT=16'h0708;
LUT3 \u_psram_top0/u_psram_init/n791_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/read_cnt [3]),
	.I2(\u_psram_top0/u_psram_init/n791_6 ),
	.F(\u_psram_top0/u_psram_init/n791_5 )
);
defparam \u_psram_top0/u_psram_init/n791_s1 .INIT=8'h14;
LUT4 \u_psram_top0/u_psram_init/n790_s1  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/n791_6 ),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top0/u_psram_init/read_cnt [4]),
	.F(\u_psram_top0/u_psram_init/n790_5 )
);
defparam \u_psram_top0/u_psram_init/n790_s1 .INIT=16'h0708;
LUT3 \u_psram_top0/u_psram_init/n789_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/read_cnt [5]),
	.I2(\u_psram_top0/u_psram_init/read_over_9 ),
	.F(\u_psram_top0/u_psram_init/n789_5 )
);
defparam \u_psram_top0/u_psram_init/n789_s1 .INIT=8'h14;
LUT3 \u_psram_top0/u_psram_init/n788_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/read_cnt [6]),
	.I2(\u_psram_top0/u_psram_init/n788_6 ),
	.F(\u_psram_top0/u_psram_init/n788_5 )
);
defparam \u_psram_top0/u_psram_init/n788_s1 .INIT=8'h14;
LUT4 \u_psram_top0/u_psram_init/n787_s1  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [6]),
	.I1(\u_psram_top0/u_psram_init/n788_6 ),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top0/u_psram_init/read_cnt [7]),
	.F(\u_psram_top0/u_psram_init/n787_5 )
);
defparam \u_psram_top0/u_psram_init/n787_s1 .INIT=16'h0708;
LUT4 \u_psram_top0/u_psram_init/n786_s1  (
	.I0(\u_psram_top0/u_psram_init/n788_6 ),
	.I1(\u_psram_top0/u_psram_init/n786_6 ),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top0/u_psram_init/read_cnt [8]),
	.F(\u_psram_top0/u_psram_init/n786_5 )
);
defparam \u_psram_top0/u_psram_init/n786_s1 .INIT=16'h0708;
LUT2 \u_psram_top0/u_psram_init/n674_s2  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top0/u_psram_init/n674_7 ),
	.F(\u_psram_top0/u_psram_init/n674_6 )
);
defparam \u_psram_top0/u_psram_init/n674_s2 .INIT=4'h4;
LUT3 \u_psram_top0/u_psram_init/n191_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n191_5 )
);
defparam \u_psram_top0/u_psram_init/n191_s1 .INIT=8'h78;
LUT4 \u_psram_top0/u_psram_init/n190_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top0/u_psram_init/n190_5 )
);
defparam \u_psram_top0/u_psram_init/n190_s1 .INIT=16'h7F80;
LUT3 \u_psram_top0/u_psram_init/n188_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top0/u_psram_init/n189_6 ),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [5]),
	.F(\u_psram_top0/u_psram_init/n188_5 )
);
defparam \u_psram_top0/u_psram_init/n188_s1 .INIT=8'h78;
LUT4 \u_psram_top0/u_psram_init/n187_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top0/u_psram_init/n189_6 ),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [6]),
	.F(\u_psram_top0/u_psram_init/n187_5 )
);
defparam \u_psram_top0/u_psram_init/n187_s1 .INIT=16'h7F80;
LUT3 \u_psram_top0/u_psram_init/n185_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top0/u_psram_init/n186_6 ),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [8]),
	.F(\u_psram_top0/u_psram_init/n185_5 )
);
defparam \u_psram_top0/u_psram_init/n185_s1 .INIT=8'h78;
LUT4 \u_psram_top0/u_psram_init/n184_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [8]),
	.I2(\u_psram_top0/u_psram_init/n186_6 ),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_top0/u_psram_init/n184_5 )
);
defparam \u_psram_top0/u_psram_init/n184_s1 .INIT=16'h7F80;
LUT3 \u_psram_top0/u_psram_init/n183_s1  (
	.I0(\u_psram_top0/u_psram_init/n186_6 ),
	.I1(\u_psram_top0/u_psram_init/n183_6 ),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [10]),
	.F(\u_psram_top0/u_psram_init/n183_5 )
);
defparam \u_psram_top0/u_psram_init/n183_s1 .INIT=8'h78;
LUT4 \u_psram_top0/u_psram_init/n182_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [10]),
	.I1(\u_psram_top0/u_psram_init/n186_6 ),
	.I2(\u_psram_top0/u_psram_init/n183_6 ),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top0/u_psram_init/n182_5 )
);
defparam \u_psram_top0/u_psram_init/n182_s1 .INIT=16'h7F80;
LUT3 \u_psram_top0/u_psram_init/n180_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top0/u_psram_init/n181_6 ),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top0/u_psram_init/n180_5 )
);
defparam \u_psram_top0/u_psram_init/n180_s1 .INIT=8'h78;
LUT2 \u_psram_top0/u_psram_init/n957_s1  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [1]),
	.F(\u_psram_top0/u_psram_init/n957_5 )
);
defparam \u_psram_top0/u_psram_init/n957_s1 .INIT=4'h6;
LUT3 \u_psram_top0/u_psram_init/n956_s1  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n956_5 )
);
defparam \u_psram_top0/u_psram_init/n956_s1 .INIT=8'h78;
LUT3 \u_psram_top0/u_psram_init/out_dq_Z_16_s  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [2]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [3]),
	.I2(\u_psram_top0/u_psram_init/out_dq_Z_16_4 ),
	.F(\u_psram_top0/out_dq_Z [16])
);
defparam \u_psram_top0/u_psram_init/out_dq_Z_16_s .INIT=8'h40;
LUT3 \u_psram_top0/u_psram_init/n497_s1  (
	.I0(\u_psram_top0/u_psram_init/n484_3 ),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top0/u_psram_init/n497_5 )
);
defparam \u_psram_top0/u_psram_init/n497_s1 .INIT=8'hBE;
LUT4 \u_psram_top0/u_psram_init/n495_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top0/u_psram_init/n529_4 ),
	.I2(\u_psram_top0/u_psram_init/n484_3 ),
	.I3(\u_psram_top0/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top0/u_psram_init/n495_5 )
);
defparam \u_psram_top0/u_psram_init/n495_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top0/u_psram_init/n255_s1  (
	.I0(\u_psram_top0/u_psram_init/n242_3 ),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top0/u_psram_init/n255_5 )
);
defparam \u_psram_top0/u_psram_init/n255_s1 .INIT=8'hBE;
LUT4 \u_psram_top0/u_psram_init/n254_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n242_3 ),
	.I3(\u_psram_top0/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n254_5 )
);
defparam \u_psram_top0/u_psram_init/n254_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top0/u_psram_init/n253_s1  (
	.I0(\u_psram_top0/u_psram_init/n242_3 ),
	.I1(\u_psram_top0/u_psram_init/n253_6 ),
	.I2(\u_psram_top0/u_psram_init/timer_cnt [3]),
	.F(\u_psram_top0/u_psram_init/n253_5 )
);
defparam \u_psram_top0/u_psram_init/n253_s1 .INIT=8'hBE;
LUT4 \u_psram_top0/u_psram_init/n178_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [14]),
	.I1(\u_psram_top0/u_psram_init/n181_6 ),
	.I2(\u_psram_top0/u_psram_init/n179_6 ),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top0/u_psram_init/n178_5 )
);
defparam \u_psram_top0/u_psram_init/n178_s1 .INIT=16'h7F80;
LUT2 \u_psram_top0/u_psram_init/n679_s1  (
	.I0(\u_psram_top0/u_psram_init/n529_3 ),
	.I1(\u_psram_top0/u_psram_init/wr_data_31_6 ),
	.F(\u_psram_top0/u_psram_init/n679_5 )
);
defparam \u_psram_top0/u_psram_init/n679_s1 .INIT=4'hE;
LUT4 \u_psram_top0/u_psram_init/n1579_s1  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [1]),
	.I2(\u_psram_top0/u_psram_init/n1579_5 ),
	.I3(\u_psram_top0/u_psram_init/n1579_6 ),
	.F(\u_psram_top0/u_psram_init/n1579_4 )
);
defparam \u_psram_top0/u_psram_init/n1579_s1 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/n159_s1  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top0/u_psram_init/n159_4 )
);
defparam \u_psram_top0/u_psram_init/n159_s1 .INIT=16'h0001;
LUT4 \u_psram_top0/u_psram_init/n159_s2  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [10]),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top0/u_psram_init/n159_5 )
);
defparam \u_psram_top0/u_psram_init/n159_s2 .INIT=16'h0001;
LUT4 \u_psram_top0/u_psram_init/n159_s3  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [13]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [14]),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top0/u_psram_init/n159_6 )
);
defparam \u_psram_top0/u_psram_init/n159_s3 .INIT=16'h0100;
LUT4 \u_psram_top0/u_psram_init/n159_s4  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_top0/u_psram_init/n159_7 )
);
defparam \u_psram_top0/u_psram_init/n159_s4 .INIT=16'h0001;
LUT4 \u_psram_top0/u_psram_init/out_dq_Z_15_s0  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt [5]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt [4]),
	.F(\u_psram_top0/u_psram_init/out_dq_Z_15_5 )
);
defparam \u_psram_top0/u_psram_init/out_dq_Z_15_s0 .INIT=16'h0100;
LUT2 \u_psram_top0/u_psram_init/n529_s1  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top0/u_psram_init/n529_4 )
);
defparam \u_psram_top0/u_psram_init/n529_s1 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_init/n529_s2  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top0/u_psram_init/n529_5 )
);
defparam \u_psram_top0/u_psram_init/n529_s2 .INIT=4'h4;
LUT3 \u_psram_top0/u_psram_init/n858_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n858_4 )
);
defparam \u_psram_top0/u_psram_init/n858_s1 .INIT=8'h80;
LUT4 \u_psram_top0/u_psram_init/n937_s2  (
	.I0(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [0]),
	.I3(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top0/u_psram_init/n937_5 )
);
defparam \u_psram_top0/u_psram_init/n937_s2 .INIT=16'h0F77;
LUT4 \u_psram_top0/u_psram_init/n973_s1  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [4]),
	.F(\u_psram_top0/u_psram_init/n973_4 )
);
defparam \u_psram_top0/u_psram_init/n973_s1 .INIT=16'h1001;
LUT4 \u_psram_top0/u_psram_init/n973_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [0]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [1]),
	.F(\u_psram_top0/u_psram_init/n973_5 )
);
defparam \u_psram_top0/u_psram_init/n973_s2 .INIT=16'h9009;
LUT4 \u_psram_top0/u_psram_init/n973_s3  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [2]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [3]),
	.F(\u_psram_top0/u_psram_init/n973_6 )
);
defparam \u_psram_top0/u_psram_init/n973_s3 .INIT=16'h9009;
LUT4 \u_psram_top0/u_psram_init/n1118_s1  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [2]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top0/u_psram_init/n1118_4 )
);
defparam \u_psram_top0/u_psram_init/n1118_s1 .INIT=16'h1000;
LUT4 \u_psram_top0/u_psram_init/n1118_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [3]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [4]),
	.F(\u_psram_top0/u_psram_init/n1118_5 )
);
defparam \u_psram_top0/u_psram_init/n1118_s2 .INIT=16'h4000;
LUT3 \u_psram_top0/u_psram_init/n1151_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n1118_3 ),
	.F(\u_psram_top0/u_psram_init/n1151_4 )
);
defparam \u_psram_top0/u_psram_init/n1151_s1 .INIT=8'h80;
LUT3 \u_psram_top0/u_psram_init/n1152_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n1152_4 )
);
defparam \u_psram_top0/u_psram_init/n1152_s1 .INIT=8'h40;
LUT3 \u_psram_top0/u_psram_init/n1153_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.I2(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n1153_4 )
);
defparam \u_psram_top0/u_psram_init/n1153_s1 .INIT=8'h40;
LUT3 \u_psram_top0/u_psram_init/n1154_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n1154_4 )
);
defparam \u_psram_top0/u_psram_init/n1154_s1 .INIT=8'h10;
LUT3 \u_psram_top0/u_psram_init/n1155_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top0/u_psram_init/n1155_4 )
);
defparam \u_psram_top0/u_psram_init/n1155_s1 .INIT=8'h40;
LUT3 \u_psram_top0/u_psram_init/n1156_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.I2(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.F(\u_psram_top0/u_psram_init/n1156_4 )
);
defparam \u_psram_top0/u_psram_init/n1156_s1 .INIT=8'h10;
LUT3 \u_psram_top0/u_psram_init/n1157_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.I2(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top0/u_psram_init/n1157_4 )
);
defparam \u_psram_top0/u_psram_init/n1157_s1 .INIT=8'h10;
LUT3 \u_psram_top0/u_psram_init/n1158_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n1158_4 )
);
defparam \u_psram_top0/u_psram_init/n1158_s1 .INIT=8'h01;
LUT3 \u_psram_top0/u_psram_init/n1159_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n1118_3 ),
	.F(\u_psram_top0/u_psram_init/n1159_4 )
);
defparam \u_psram_top0/u_psram_init/n1159_s1 .INIT=8'h40;
LUT3 \u_psram_top0/u_psram_init/n1167_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [4]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top0/u_psram_init/n1118_3 ),
	.F(\u_psram_top0/u_psram_init/n1167_4 )
);
defparam \u_psram_top0/u_psram_init/n1167_s1 .INIT=8'h40;
LUT3 \u_psram_top0/u_psram_init/n1175_s1  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n1118_3 ),
	.F(\u_psram_top0/u_psram_init/n1175_4 )
);
defparam \u_psram_top0/u_psram_init/n1175_s1 .INIT=8'h10;
LUT4 \u_psram_top0/u_psram_init/wr_data_31_s4  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt1 [5]),
	.I2(\u_psram_top0/u_psram_init/wr_data_31_9 ),
	.I3(\u_psram_top0/u_psram_init/n873_8 ),
	.F(\u_psram_top0/u_psram_init/wr_data_31_6 )
);
defparam \u_psram_top0/u_psram_init/wr_data_31_s4 .INIT=16'h0100;
LUT3 \u_psram_top0/u_psram_init/read_over_s4  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/read_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n791_6 ),
	.F(\u_psram_top0/u_psram_init/read_over_9 )
);
defparam \u_psram_top0/u_psram_init/read_over_s4 .INIT=8'h80;
LUT4 \u_psram_top0/u_psram_init/read_over_s5  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [5]),
	.I1(\u_psram_top0/u_psram_init/read_cnt [6]),
	.I2(\u_psram_top0/u_psram_init/read_cnt [7]),
	.I3(\u_psram_top0/u_psram_init/read_cnt [8]),
	.F(\u_psram_top0/u_psram_init/read_over_10 )
);
defparam \u_psram_top0/u_psram_init/read_over_s5 .INIT=16'h0001;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s4  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_12 ),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_13 ),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_14 ),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_15 ),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_9 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s4 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s5  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top0/rd_data_d [31]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_16 ),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_10 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s5 .INIT=16'h1000;
LUT2 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s6  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_17 ),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_18 ),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_11 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s6 .INIT=4'h8;
LUT3 \u_psram_top0/u_psram_init/n_state.IDLE_s15  (
	.I0(\u_psram_top0/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top0/u_psram_init/n_state.IDLE_21 ),
	.I2(\u_psram_top0/u_psram_init/n_state.IDLE_22 ),
	.F(\u_psram_top0/u_psram_init/n_state.IDLE_19 )
);
defparam \u_psram_top0/u_psram_init/n_state.IDLE_s15 .INIT=8'h80;
LUT2 \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE_s16  (
	.I0(\u_psram_top0/u_psram_init/calib_done [0]),
	.I1(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE ),
	.F(\u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 )
);
defparam \u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE_s16 .INIT=4'h4;
LUT3 \u_psram_top0/u_psram_init/n1091_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n1091_6 )
);
defparam \u_psram_top0/u_psram_init/n1091_s2 .INIT=8'h80;
LUT2 \u_psram_top0/u_psram_init/n906_s3  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_top0/u_psram_init/n906_7 )
);
defparam \u_psram_top0/u_psram_init/n906_s3 .INIT=4'h8;
LUT2 \u_psram_top0/u_psram_init/n875_s2  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top0/u_psram_init/n875_6 )
);
defparam \u_psram_top0/u_psram_init/n875_s2 .INIT=4'h8;
LUT3 \u_psram_top0/u_psram_init/n791_s2  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/read_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n791_6 )
);
defparam \u_psram_top0/u_psram_init/n791_s2 .INIT=8'h80;
LUT4 \u_psram_top0/u_psram_init/n788_s2  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/read_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/read_cnt [5]),
	.I3(\u_psram_top0/u_psram_init/n791_6 ),
	.F(\u_psram_top0/u_psram_init/n788_6 )
);
defparam \u_psram_top0/u_psram_init/n788_s2 .INIT=16'h8000;
LUT2 \u_psram_top0/u_psram_init/n786_s2  (
	.I0(\u_psram_top0/u_psram_init/read_cnt [6]),
	.I1(\u_psram_top0/u_psram_init/read_cnt [7]),
	.F(\u_psram_top0/u_psram_init/n786_6 )
);
defparam \u_psram_top0/u_psram_init/n786_s2 .INIT=4'h8;
LUT4 \u_psram_top0/u_psram_init/n674_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt0 [2]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top0/u_psram_init/n674_7 )
);
defparam \u_psram_top0/u_psram_init/n674_s3 .INIT=16'h1000;
LUT4 \u_psram_top0/u_psram_init/n189_s2  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top0/u_psram_init/n189_6 )
);
defparam \u_psram_top0/u_psram_init/n189_s2 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/n186_s2  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top0/u_psram_init/n189_6 ),
	.F(\u_psram_top0/u_psram_init/n186_6 )
);
defparam \u_psram_top0/u_psram_init/n186_s2 .INIT=16'h8000;
LUT3 \u_psram_top0/u_psram_init/n183_s2  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [8]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_top0/u_psram_init/n183_6 )
);
defparam \u_psram_top0/u_psram_init/n183_s2 .INIT=8'h80;
LUT4 \u_psram_top0/u_psram_init/n181_s2  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [10]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [11]),
	.I2(\u_psram_top0/u_psram_init/n186_6 ),
	.I3(\u_psram_top0/u_psram_init/n183_6 ),
	.F(\u_psram_top0/u_psram_init/n181_6 )
);
defparam \u_psram_top0/u_psram_init/n181_s2 .INIT=16'h8000;
LUT2 \u_psram_top0/u_psram_init/n179_s2  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top0/u_psram_init/n179_6 )
);
defparam \u_psram_top0/u_psram_init/n179_s2 .INIT=4'h8;
LUT4 \u_psram_top0/u_psram_init/out_dq_Z_16_s0  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt [4]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt [5]),
	.F(\u_psram_top0/u_psram_init/out_dq_Z_16_4 )
);
defparam \u_psram_top0/u_psram_init/out_dq_Z_16_s0 .INIT=16'h0100;
LUT3 \u_psram_top0/u_psram_init/n253_s2  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n253_6 )
);
defparam \u_psram_top0/u_psram_init/n253_s2 .INIT=8'h80;
LUT4 \u_psram_top0/u_psram_init/n1579_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [7]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [8]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [9]),
	.F(\u_psram_top0/u_psram_init/n1579_5 )
);
defparam \u_psram_top0/u_psram_init/n1579_s2 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/n1579_s3  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [3]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [4]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [5]),
	.F(\u_psram_top0/u_psram_init/n1579_6 )
);
defparam \u_psram_top0/u_psram_init/n1579_s3 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s7  (
	.I0(\u_psram_top0/rd_data_d [19]),
	.I1(\u_psram_top0/rd_data_d [15]),
	.I2(\u_psram_top0/rd_data_d [18]),
	.I3(\u_psram_top0/rd_data_d [14]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_12 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s7 .INIT=16'h4000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s8  (
	.I0(\u_psram_top0/rd_data_d [2]),
	.I1(\u_psram_top0/rd_data_d [12]),
	.I2(\u_psram_top0/rd_data_d [4]),
	.I3(\u_psram_top0/rd_data_d [0]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_13 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s8 .INIT=16'h1000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s9  (
	.I0(\u_psram_top0/rd_data_d [21]),
	.I1(\u_psram_top0/rd_data_d [24]),
	.I2(\u_psram_top0/rd_data_d [22]),
	.I3(\u_psram_top0/rd_data_d [20]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_14 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s9 .INIT=16'h1000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s10  (
	.I0(\u_psram_top0/rd_data_d [30]),
	.I1(\u_psram_top0/rd_data_d [31]),
	.I2(\u_psram_top0/u_psram_init/n906_7 ),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_19 ),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_15 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s10 .INIT=16'h4000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s11  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_20 ),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_21 ),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_22 ),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_23 ),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_16 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s11 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s12  (
	.I0(\u_psram_top0/rd_data_d [5]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_24 ),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_25 ),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_26 ),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_17 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s12 .INIT=16'h4000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s13  (
	.I0(\u_psram_top0/rd_data_d [10]),
	.I1(\u_psram_top0/rd_data_d [11]),
	.I2(\u_psram_top0/rd_data_d [9]),
	.I3(\u_psram_top0/rd_data_d [13]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_18 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s13 .INIT=16'h1000;
LUT4 \u_psram_top0/u_psram_init/n_state.IDLE_s16  (
	.I0(\u_psram_top0/u_psram_init/write_done ),
	.I1(\u_psram_top0/u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_top0/u_psram_init/read_over ),
	.I3(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top0/u_psram_init/n_state.IDLE_20 )
);
defparam \u_psram_top0/u_psram_init/n_state.IDLE_s16 .INIT=16'hB0BB;
LUT4 \u_psram_top0/u_psram_init/n_state.IDLE_s17  (
	.I0(\u_psram_top0/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.I2(\u_psram_top0/config_done_Z ),
	.I3(\u_psram_top0/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top0/u_psram_init/n_state.IDLE_21 )
);
defparam \u_psram_top0/u_psram_init/n_state.IDLE_s17 .INIT=16'hB0BB;
LUT4 \u_psram_top0/u_psram_init/n_state.IDLE_s18  (
	.I0(\u_psram_top0/u_psram_init/Tvcs_done ),
	.I1(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I2(\u_psram_top0/u_psram_init/delay_wait_over [0]),
	.I3(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top0/u_psram_init/n_state.IDLE_22 )
);
defparam \u_psram_top0/u_psram_init/n_state.IDLE_s18 .INIT=16'hB0BB;
LUT4 \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_s17  (
	.I0(\u_psram_top0/u_psram_init/c_state.WRITE_DATA ),
	.I1(\u_psram_top0/u_psram_init/write_done ),
	.I2(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_top0/u_psram_init/adjust_over [0]),
	.F(\u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_21 )
);
defparam \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_s17 .INIT=16'h0777;
LUT3 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s14  (
	.I0(\u_psram_top0/rd_data_d [28]),
	.I1(\u_psram_top0/rd_data_d [27]),
	.I2(\u_psram_top0/rd_data_d [29]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_19 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s14 .INIT=8'h40;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s15  (
	.I0(\u_psram_top0/rd_data_d [27]),
	.I1(\u_psram_top0/rd_data_d [29]),
	.I2(\u_psram_top0/rd_data_d [28]),
	.I3(\u_psram_top0/rd_data_d [30]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_20 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s15 .INIT=16'h1000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s16  (
	.I0(\u_psram_top0/rd_data_d [14]),
	.I1(\u_psram_top0/rd_data_d [15]),
	.I2(\u_psram_top0/rd_data_d [18]),
	.I3(\u_psram_top0/rd_data_d [19]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_21 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s16 .INIT=16'h0100;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s17  (
	.I0(\u_psram_top0/rd_data_d [0]),
	.I1(\u_psram_top0/rd_data_d [4]),
	.I2(\u_psram_top0/rd_data_d [2]),
	.I3(\u_psram_top0/rd_data_d [12]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_22 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s17 .INIT=16'h1000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s18  (
	.I0(\u_psram_top0/rd_data_d [20]),
	.I1(\u_psram_top0/rd_data_d [22]),
	.I2(\u_psram_top0/rd_data_d [21]),
	.I3(\u_psram_top0/rd_data_d [24]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_23 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s18 .INIT=16'h1000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s19  (
	.I0(\u_psram_top0/rd_data_d [16]),
	.I1(\u_psram_top0/rd_data_d [7]),
	.I2(\u_psram_top0/rd_data_d [8]),
	.I3(\u_psram_top0/rd_data_d [6]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_24 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s19 .INIT=16'h4000;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s20  (
	.I0(init_calib0),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top0/rd_data_d [1]),
	.I3(\u_psram_top0/rd_data_d [3]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_25 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s20 .INIT=16'h0100;
LUT4 \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s21  (
	.I0(\u_psram_top0/rd_data_d [25]),
	.I1(\u_psram_top0/rd_data_d [23]),
	.I2(\u_psram_top0/rd_data_d [17]),
	.I3(\u_psram_top0/rd_data_d [26]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_26 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s21 .INIT=16'h4000;
LUT4 \u_psram_top0/u_psram_init/n1090_s3  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I3(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n1090_8 )
);
defparam \u_psram_top0/u_psram_init/n1090_s3 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/n179_s3  (
	.I0(\u_psram_top0/u_psram_init/n181_6 ),
	.I1(\u_psram_top0/u_psram_init/tvcs_cnt [12]),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [13]),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [14]),
	.F(\u_psram_top0/u_psram_init/n179_8 )
);
defparam \u_psram_top0/u_psram_init/n179_s3 .INIT=16'h7F80;
LUT4 \u_psram_top0/u_psram_init/n242_s2  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [0]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt [1]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top0/u_psram_init/n242_6 )
);
defparam \u_psram_top0/u_psram_init/n242_s2 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/SDTAP_0_s4  (
	.I0(\u_psram_top0/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top0/u_psram_init/SDTAP_0_7 )
);
defparam \u_psram_top0/u_psram_init/SDTAP_0_s4 .INIT=16'hFFF4;
LUT4 \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_s18  (
	.I0(\u_psram_top0/u_psram_init/calib_done [0]),
	.I1(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE ),
	.I2(\u_psram_top0/u_psram_init/phase_over ),
	.I3(\u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_21 ),
	.F(\u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_23 )
);
defparam \u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA_s18 .INIT=16'hFB00;
LUT4 \u_psram_top0/u_psram_init/out_dq_Z_62_s0  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [2]),
	.I2(\u_psram_top0/u_psram_init/out_dq_Z_15_5 ),
	.I3(\u_psram_top0/out_dq_Z [16]),
	.F(\u_psram_top0/out_dq_Z [62])
);
defparam \u_psram_top0/u_psram_init/out_dq_Z_62_s0 .INIT=16'hFF40;
LUT4 \u_psram_top0/u_psram_init/read_cnt_8_s4  (
	.I0(init_calib0),
	.I1(\u_psram_top0/rd_data_valid_d ),
	.I2(\u_psram_top0/u_psram_init/rd_data_valid_d_0 ),
	.I3(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_top0/u_psram_init/read_cnt_8_10 )
);
defparam \u_psram_top0/u_psram_init/read_cnt_8_s4 .INIT=16'hFFB0;
LUT3 \u_psram_top0/u_psram_init/n675_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top0/u_psram_init/n674_7 ),
	.F(\u_psram_top0/u_psram_init/n675_8 )
);
defparam \u_psram_top0/u_psram_init/n675_s3 .INIT=8'h10;
LUT3 \u_psram_top0/u_psram_init/n677_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top0/u_psram_init/n674_7 ),
	.F(\u_psram_top0/u_psram_init/n677_8 )
);
defparam \u_psram_top0/u_psram_init/n677_s3 .INIT=8'h20;
LUT4 \u_psram_top0/u_psram_init/n873_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt1 [3]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top0/u_psram_init/n873_8 )
);
defparam \u_psram_top0/u_psram_init/n873_s3 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/n875_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/timer_cnt1 [2]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top0/u_psram_init/n875_8 )
);
defparam \u_psram_top0/u_psram_init/n875_s3 .INIT=16'h1444;
LUT3 \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_s5  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_11 )
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_s5 .INIT=8'h80;
LUT4 \u_psram_top0/u_psram_init/n906_s4  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(\u_psram_top0/cmd_en_calib ),
	.F(\u_psram_top0/u_psram_init/n906_9 )
);
defparam \u_psram_top0/u_psram_init/n906_s4 .INIT=16'h00F8;
LUT3 \u_psram_top0/u_psram_init/wr_data_31_s6  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top0/u_psram_init/n674_7 ),
	.F(\u_psram_top0/u_psram_init/wr_data_31_9 )
);
defparam \u_psram_top0/u_psram_init/wr_data_31_s6 .INIT=8'h70;
LUT4 \u_psram_top0/u_psram_init/n484_s2  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top0/u_psram_init/n484_6 )
);
defparam \u_psram_top0/u_psram_init/n484_s2 .INIT=16'h8000;
LUT4 \u_psram_top0/u_psram_init/n496_s2  (
	.I0(\u_psram_top0/u_psram_init/n484_3 ),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top0/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top0/u_psram_init/n496_7 )
);
defparam \u_psram_top0/u_psram_init/n496_s2 .INIT=16'hBFEA;
LUT4 \u_psram_top0/u_psram_init/n256_s2  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top0/u_psram_init/n242_6 ),
	.I3(\u_psram_top0/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top0/u_psram_init/n256_7 )
);
defparam \u_psram_top0/u_psram_init/n256_s2 .INIT=16'h80FF;
LUT4 \u_psram_top0/u_psram_init/n498_s2  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top0/u_psram_init/n484_6 ),
	.I3(\u_psram_top0/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top0/u_psram_init/n498_7 )
);
defparam \u_psram_top0/u_psram_init/n498_s2 .INIT=16'h80FF;
LUT4 \u_psram_top0/u_psram_init/n_state.IDLE_s19  (
	.I0(\u_psram_top0/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top0/u_psram_init/n_state.IDLE_21 ),
	.I2(\u_psram_top0/u_psram_init/n_state.IDLE_22 ),
	.I3(\u_psram_top0/u_psram_init/c_state.IDLE ),
	.F(\u_psram_top0/u_psram_init/n_state.IDLE )
);
defparam \u_psram_top0/u_psram_init/n_state.IDLE_s19 .INIT=16'h7F00;
LUT4 \u_psram_top0/u_psram_init/n1240_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [31]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1240_7 )
);
defparam \u_psram_top0/u_psram_init/n1240_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1241_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [30]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1241_7 )
);
defparam \u_psram_top0/u_psram_init/n1241_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1242_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [29]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1242_7 )
);
defparam \u_psram_top0/u_psram_init/n1242_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1243_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [28]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1243_7 )
);
defparam \u_psram_top0/u_psram_init/n1243_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1244_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [27]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1244_7 )
);
defparam \u_psram_top0/u_psram_init/n1244_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1245_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [26]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1245_7 )
);
defparam \u_psram_top0/u_psram_init/n1245_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1246_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [25]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1246_7 )
);
defparam \u_psram_top0/u_psram_init/n1246_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1247_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [24]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1247_7 )
);
defparam \u_psram_top0/u_psram_init/n1247_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1248_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [23]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1248_7 )
);
defparam \u_psram_top0/u_psram_init/n1248_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1249_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [22]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1249_7 )
);
defparam \u_psram_top0/u_psram_init/n1249_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1250_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [21]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1250_7 )
);
defparam \u_psram_top0/u_psram_init/n1250_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1251_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [20]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1251_7 )
);
defparam \u_psram_top0/u_psram_init/n1251_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1252_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [19]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1252_7 )
);
defparam \u_psram_top0/u_psram_init/n1252_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1253_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [18]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1253_7 )
);
defparam \u_psram_top0/u_psram_init/n1253_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1254_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [17]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1254_7 )
);
defparam \u_psram_top0/u_psram_init/n1254_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1255_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [16]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1255_7 )
);
defparam \u_psram_top0/u_psram_init/n1255_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1256_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [15]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1256_7 )
);
defparam \u_psram_top0/u_psram_init/n1256_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1257_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [14]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1257_7 )
);
defparam \u_psram_top0/u_psram_init/n1257_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1258_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [13]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1258_7 )
);
defparam \u_psram_top0/u_psram_init/n1258_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1259_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [12]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1259_7 )
);
defparam \u_psram_top0/u_psram_init/n1259_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1260_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [11]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1260_7 )
);
defparam \u_psram_top0/u_psram_init/n1260_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1261_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [10]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1261_7 )
);
defparam \u_psram_top0/u_psram_init/n1261_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1262_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [9]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1262_7 )
);
defparam \u_psram_top0/u_psram_init/n1262_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1263_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [8]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1263_7 )
);
defparam \u_psram_top0/u_psram_init/n1263_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1264_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [7]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1264_7 )
);
defparam \u_psram_top0/u_psram_init/n1264_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1265_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1265_7 )
);
defparam \u_psram_top0/u_psram_init/n1265_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1266_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [5]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1266_7 )
);
defparam \u_psram_top0/u_psram_init/n1266_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1267_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [4]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1267_7 )
);
defparam \u_psram_top0/u_psram_init/n1267_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1268_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [3]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1268_7 )
);
defparam \u_psram_top0/u_psram_init/n1268_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1269_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1269_7 )
);
defparam \u_psram_top0/u_psram_init/n1269_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1270_s2  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [1]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1270_7 )
);
defparam \u_psram_top0/u_psram_init/n1270_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/n1351_s1  (
	.I0(\u_psram_top0/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top0/u_psram_init/n1118_4 ),
	.I3(\u_psram_top0/u_psram_init/n1118_5 ),
	.F(\u_psram_top0/u_psram_init/n1351_5 )
);
defparam \u_psram_top0/u_psram_init/n1351_s1 .INIT=16'h8000;
LUT3 \u_psram_top0/u_psram_init/n983_s3  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top0/u_psram_init/n973_3 ),
	.I2(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_top0/u_psram_init/n983_8 )
);
defparam \u_psram_top0/u_psram_init/n983_s3 .INIT=8'h9A;
LUT2 \u_psram_top0/u_psram_init/n1573_s1  (
	.I0(\u_psram_top0/u_psram_init/n973_3 ),
	.I1(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_top0/u_psram_init/n1573_5 )
);
defparam \u_psram_top0/u_psram_init/n1573_s1 .INIT=4'h4;
LUT4 \u_psram_top0/u_psram_init/n1201_s3  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [0]),
	.I1(\u_psram_top0/u_psram_init/n1118_3 ),
	.I2(\u_psram_top0/u_psram_init/n1579_4 ),
	.I3(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top0/u_psram_init/n1201_8 )
);
defparam \u_psram_top0/u_psram_init/n1201_s3 .INIT=16'hA9AA;
LUT3 \u_psram_top0/u_psram_init/n1579_s4  (
	.I0(\u_psram_top0/u_psram_init/n1118_3 ),
	.I1(\u_psram_top0/u_psram_init/n1579_4 ),
	.I2(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top0/u_psram_init/n1579_8 )
);
defparam \u_psram_top0/u_psram_init/n1579_s4 .INIT=8'h10;
LUT4 \u_psram_top0/u_psram_init/n181_s4  (
	.I0(\u_psram_top0/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top0/u_psram_init/n181_6 ),
	.I2(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I3(\u_psram_top0/u_psram_init/n159_3 ),
	.F(\u_psram_top0/u_psram_init/n181_9 )
);
defparam \u_psram_top0/u_psram_init/n181_s4 .INIT=16'h666A;
LUT2 \u_psram_top0/u_psram_init/tvcs_cnt_15_s4  (
	.I0(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top0/u_psram_init/n159_3 ),
	.F(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 )
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_15_s4 .INIT=4'hE;
LUT4 \u_psram_top0/u_psram_init/n186_s4  (
	.I0(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top0/u_psram_init/n159_3 ),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [7]),
	.I3(\u_psram_top0/u_psram_init/n186_6 ),
	.F(\u_psram_top0/u_psram_init/n186_9 )
);
defparam \u_psram_top0/u_psram_init/n186_s4 .INIT=16'h1EF0;
LUT4 \u_psram_top0/u_psram_init/n189_s4  (
	.I0(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top0/u_psram_init/n159_3 ),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [4]),
	.I3(\u_psram_top0/u_psram_init/n189_6 ),
	.F(\u_psram_top0/u_psram_init/n189_9 )
);
defparam \u_psram_top0/u_psram_init/n189_s4 .INIT=16'h1EF0;
LUT4 \u_psram_top0/u_psram_init/n192_s3  (
	.I0(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top0/u_psram_init/n159_3 ),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [1]),
	.I3(\u_psram_top0/u_psram_init/tvcs_cnt [0]),
	.F(\u_psram_top0/u_psram_init/n192_8 )
);
defparam \u_psram_top0/u_psram_init/n192_s3 .INIT=16'h1EF0;
LUT3 \u_psram_top0/u_psram_init/n193_s3  (
	.I0(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top0/u_psram_init/n159_3 ),
	.I2(\u_psram_top0/u_psram_init/tvcs_cnt [0]),
	.F(\u_psram_top0/u_psram_init/n193_8 )
);
defparam \u_psram_top0/u_psram_init/n193_s3 .INIT=8'h12;
LUT4 \u_psram_top0/u_psram_init/n251_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n242_6 ),
	.I3(\u_psram_top0/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top0/u_psram_init/n251_8 )
);
defparam \u_psram_top0/u_psram_init/n251_s3 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/timer_cnt_5_s6  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n242_6 ),
	.I3(\u_psram_top0/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top0/u_psram_init/timer_cnt_5_15 )
);
defparam \u_psram_top0/u_psram_init/timer_cnt_5_s6 .INIT=16'hFF80;
LUT4 \u_psram_top0/u_psram_init/n252_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top0/u_psram_init/n242_6 ),
	.I3(\u_psram_top0/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top0/u_psram_init/n252_8 )
);
defparam \u_psram_top0/u_psram_init/n252_s3 .INIT=16'hBCCC;
LUT4 \u_psram_top0/u_psram_init/n493_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top0/u_psram_init/n484_6 ),
	.I3(\u_psram_top0/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top0/u_psram_init/n493_8 )
);
defparam \u_psram_top0/u_psram_init/n493_s3 .INIT=16'hEAAA;
LUT4 \u_psram_top0/u_psram_init/timer_cnt0_5_s6  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top0/u_psram_init/n484_6 ),
	.I3(\u_psram_top0/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top0/u_psram_init/timer_cnt0_5_15 )
);
defparam \u_psram_top0/u_psram_init/timer_cnt0_5_s6 .INIT=16'hFF80;
LUT4 \u_psram_top0/u_psram_init/n494_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top0/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top0/u_psram_init/n484_6 ),
	.I3(\u_psram_top0/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top0/u_psram_init/n494_8 )
);
defparam \u_psram_top0/u_psram_init/n494_s3 .INIT=16'hBCCC;
LUT4 \u_psram_top0/u_psram_init/n822_s4  (
	.I0(\u_psram_top0/u_psram_init/read_over ),
	.I1(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I2(\u_psram_top0/u_psram_init/read_over_9 ),
	.I3(\u_psram_top0/u_psram_init/read_over_10 ),
	.F(\u_psram_top0/u_psram_init/n822_9 )
);
defparam \u_psram_top0/u_psram_init/n822_s4 .INIT=16'h3222;
LUT4 \u_psram_top0/u_psram_init/n873_s5  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/timer_cnt1 [4]),
	.I2(\u_psram_top0/u_psram_init/n873_8 ),
	.I3(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top0/u_psram_init/n873_11 )
);
defparam \u_psram_top0/u_psram_init/n873_s5 .INIT=16'h1444;
LUT2 \u_psram_top0/u_psram_init/timer_cnt1_5_s4  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top0/u_psram_init/timer_cnt1_5_12 )
);
defparam \u_psram_top0/u_psram_init/timer_cnt1_5_s4 .INIT=4'hE;
LUT4 \u_psram_top0/u_psram_init/n876_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1 [1]),
	.I3(\u_psram_top0/u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_top0/u_psram_init/n876_8 )
);
defparam \u_psram_top0/u_psram_init/n876_s3 .INIT=16'h1450;
LUT3 \u_psram_top0/u_psram_init/n877_s3  (
	.I0(\u_psram_top0/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top0/u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_top0/u_psram_init/n877_8 )
);
defparam \u_psram_top0/u_psram_init/n877_s3 .INIT=8'h14;
DFFC \u_psram_top0/u_psram_init/c_state.TVCS_WAITE_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.TVCS_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.TVCS_WAITE )
);
defparam \u_psram_top0/u_psram_init/c_state.TVCS_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.CONFIG_CR_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.CONFIG_CR ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.CONFIG_CR )
);
defparam \u_psram_top0/u_psram_init/c_state.CONFIG_CR_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.WRITE_DATA_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.WRITE_DATA ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.WRITE_DATA )
);
defparam \u_psram_top0/u_psram_init/c_state.WRITE_DATA_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.READ_CHECK_DATA ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA )
);
defparam \u_psram_top0/u_psram_init/c_state.READ_CHECK_DATA_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE )
);
defparam \u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.ADJUST_PHASE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE )
);
defparam \u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.INIT_CALIB_WAITE_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.INIT_CALIB_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.INIT_CALIB_WAITE )
);
defparam \u_psram_top0/u_psram_init/c_state.INIT_CALIB_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.ADJUST_DELAY_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE )
);
defparam \u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.ADJUST_DELAY ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.ADJUST_DELAY )
);
defparam \u_psram_top0/u_psram_init/c_state.ADJUST_DELAY_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.INIT_CALIB_DONE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE )
);
defparam \u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/Tvcs_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n159_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/Tvcs_done )
);
defparam \u_psram_top0/u_psram_init/Tvcs_done_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/config_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n242_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/config_done_Z )
);
defparam \u_psram_top0/u_psram_init/config_done_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/write_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n484_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/write_done )
);
defparam \u_psram_top0/u_psram_init/write_done_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/cmd_s0  (
	.D(\u_psram_top0/u_psram_init/n529_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/cmd_calib )
);
defparam \u_psram_top0/u_psram_init/cmd_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/cmd_en_s0  (
	.D(\u_psram_top0/u_psram_init/n679_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/cmd_en_calib )
);
defparam \u_psram_top0/u_psram_init/cmd_en_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/rd_data_valid_d_s0  (
	.D(\u_psram_top0/rd_data_valid_calib ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/rd_data_valid_d_0 )
);
defparam \u_psram_top0/u_psram_init/rd_data_valid_d_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/timer_cnt1_clr_s0  (
	.D(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt1_clr )
);
defparam \u_psram_top0/u_psram_init/timer_cnt1_clr_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/phase_cnt_4_s0  (
	.D(\u_psram_top0/u_psram_init/n835_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/phase_cnt [4])
);
defparam \u_psram_top0/u_psram_init/phase_cnt_4_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/phase_cnt_3_s0  (
	.D(\u_psram_top0/u_psram_init/n836_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/phase_cnt [3])
);
defparam \u_psram_top0/u_psram_init/phase_cnt_3_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/phase_cnt_2_s0  (
	.D(\u_psram_top0/u_psram_init/n837_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/phase_cnt [2])
);
defparam \u_psram_top0/u_psram_init/phase_cnt_2_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/phase_cnt_1_s0  (
	.D(\u_psram_top0/u_psram_init/n838_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/phase_cnt [1])
);
defparam \u_psram_top0/u_psram_init/phase_cnt_1_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/phase_cnt_0_s0  (
	.D(\u_psram_top0/u_psram_init/n839_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/phase_cnt [0])
);
defparam \u_psram_top0/u_psram_init/phase_cnt_0_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/phase_over_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n858_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/phase_over )
);
defparam \u_psram_top0/u_psram_init/phase_over_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/read_calibration[0].add_cnt_2_s0  (
	.D(\u_psram_top0/u_psram_init/n956_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [2])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt_2_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/read_calibration[0].add_cnt_1_s0  (
	.D(\u_psram_top0/u_psram_init/n957_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [1])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt_1_s0 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/read_calibration[0].add_cnt_0_s0  (
	.D(\u_psram_top0/u_psram_init/n958_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt [0])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt_0_s0 .INIT=1'b0;
DFFPE \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_7_s0  (
	.D(\u_psram_top0/u_psram_init/n976_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1573_5 ),
	.PRESET(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [7])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_7_s0 .INIT=1'b1;
DFFPE \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_6_s0  (
	.D(\u_psram_top0/u_psram_init/n977_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1573_5 ),
	.PRESET(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [6])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_6_s0 .INIT=1'b1;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_5_s0  (
	.D(\u_psram_top0/u_psram_init/n978_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [5])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_5_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_4_s0  (
	.D(\u_psram_top0/u_psram_init/n979_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [4])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_4_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_3_s0  (
	.D(\u_psram_top0/u_psram_init/n980_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [3])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_3_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_2_s0  (
	.D(\u_psram_top0/u_psram_init/n981_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [2])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_2_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_1_s0  (
	.D(\u_psram_top0/u_psram_init/n982_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [1])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_1_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/adjust_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n973_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/adjust_over [0])
);
defparam \u_psram_top0/u_psram_init/adjust_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].times_reg_4_s0  (
	.D(\u_psram_top0/u_psram_init/n1197_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1579_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [4])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].times_reg_4_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].times_reg_3_s0  (
	.D(\u_psram_top0/u_psram_init/n1198_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1579_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [3])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].times_reg_3_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].times_reg_2_s0  (
	.D(\u_psram_top0/u_psram_init/n1199_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1579_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [2])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].times_reg_2_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].times_reg_1_s0  (
	.D(\u_psram_top0/u_psram_init/n1200_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1579_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [1])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].times_reg_1_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/delay_wait_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1328_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/delay_wait_over [0])
);
defparam \u_psram_top0/u_psram_init/delay_wait_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/calib_done_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1351_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/calib_done [0])
);
defparam \u_psram_top0/u_psram_init/calib_done_0_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/calib_0_s0  (
	.D(\u_psram_top0/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/calib_0_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/calib_Z [0])
);
defparam \u_psram_top0/u_psram_init/calib_0_s0 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/init_calib_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE ),
	.CLEAR(ddr_rsti),
	.Q(init_calib0)
);
defparam \u_psram_top0/u_psram_init/init_calib_s0 .INIT=1'b0;
DFFP \u_psram_top0/u_psram_init/c_state.IDLE_s0  (
	.D(\u_psram_top0/u_psram_init/n_state.IDLE ),
	.CLK(clk_out),
	.PRESET(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/c_state.IDLE )
);
defparam \u_psram_top0/u_psram_init/c_state.IDLE_s0 .INIT=1'b1;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_15_s1  (
	.D(\u_psram_top0/u_psram_init/n178_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [15])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_14_s1  (
	.D(\u_psram_top0/u_psram_init/n179_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [14])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_13_s1  (
	.D(\u_psram_top0/u_psram_init/n180_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [13])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_11_s1  (
	.D(\u_psram_top0/u_psram_init/n182_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [11])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_10_s1  (
	.D(\u_psram_top0/u_psram_init/n183_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [10])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_9_s1  (
	.D(\u_psram_top0/u_psram_init/n184_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [9])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_8_s1  (
	.D(\u_psram_top0/u_psram_init/n185_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [8])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_6_s1  (
	.D(\u_psram_top0/u_psram_init/n187_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [6])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_5_s1  (
	.D(\u_psram_top0/u_psram_init/n188_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [5])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_3_s1  (
	.D(\u_psram_top0/u_psram_init/n190_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [3])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/tvcs_cnt_2_s1  (
	.D(\u_psram_top0/u_psram_init/n191_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/tvcs_cnt_15_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [2])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt_3_s1  (
	.D(\u_psram_top0/u_psram_init/n253_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt [3])
);
defparam \u_psram_top0/u_psram_init/timer_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt_2_s1  (
	.D(\u_psram_top0/u_psram_init/n254_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt [2])
);
defparam \u_psram_top0/u_psram_init/timer_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt_1_s1  (
	.D(\u_psram_top0/u_psram_init/n255_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt [1])
);
defparam \u_psram_top0/u_psram_init/timer_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt_0_s1  (
	.D(\u_psram_top0/u_psram_init/n256_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt [0])
);
defparam \u_psram_top0/u_psram_init/timer_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt0_3_s1  (
	.D(\u_psram_top0/u_psram_init/n495_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt0 [3])
);
defparam \u_psram_top0/u_psram_init/timer_cnt0_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt0_2_s1  (
	.D(\u_psram_top0/u_psram_init/n496_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt0 [2])
);
defparam \u_psram_top0/u_psram_init/timer_cnt0_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt0_1_s1  (
	.D(\u_psram_top0/u_psram_init/n497_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt0 [1])
);
defparam \u_psram_top0/u_psram_init/timer_cnt0_1_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt0_0_s1  (
	.D(\u_psram_top0/u_psram_init/n498_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt0 [0])
);
defparam \u_psram_top0/u_psram_init/timer_cnt0_0_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/wr_data_31_s1  (
	.D(\u_psram_top0/u_psram_init/n677_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/wr_data_calib [31])
);
defparam \u_psram_top0/u_psram_init/wr_data_31_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/wr_data_30_s1  (
	.D(\u_psram_top0/u_psram_init/n675_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/wr_data_calib [30])
);
defparam \u_psram_top0/u_psram_init/wr_data_30_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/wr_data_26_s1  (
	.D(\u_psram_top0/u_psram_init/n674_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/wr_data_calib [26])
);
defparam \u_psram_top0/u_psram_init/wr_data_26_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_8_s1  (
	.D(\u_psram_top0/u_psram_init/n786_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [8])
);
defparam \u_psram_top0/u_psram_init/read_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_7_s1  (
	.D(\u_psram_top0/u_psram_init/n787_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [7])
);
defparam \u_psram_top0/u_psram_init/read_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_6_s1  (
	.D(\u_psram_top0/u_psram_init/n788_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [6])
);
defparam \u_psram_top0/u_psram_init/read_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_5_s1  (
	.D(\u_psram_top0/u_psram_init/n789_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [5])
);
defparam \u_psram_top0/u_psram_init/read_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_4_s1  (
	.D(\u_psram_top0/u_psram_init/n790_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [4])
);
defparam \u_psram_top0/u_psram_init/read_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_3_s1  (
	.D(\u_psram_top0/u_psram_init/n791_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [3])
);
defparam \u_psram_top0/u_psram_init/read_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_2_s1  (
	.D(\u_psram_top0/u_psram_init/n792_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [2])
);
defparam \u_psram_top0/u_psram_init/read_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_1_s1  (
	.D(\u_psram_top0/u_psram_init/n793_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [1])
);
defparam \u_psram_top0/u_psram_init/read_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_cnt_0_s1  (
	.D(\u_psram_top0/u_psram_init/n794_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_cnt [0])
);
defparam \u_psram_top0/u_psram_init/read_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt1_5_s1  (
	.D(\u_psram_top0/u_psram_init/n872_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt1 [5])
);
defparam \u_psram_top0/u_psram_init/timer_cnt1_5_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt1_3_s1  (
	.D(\u_psram_top0/u_psram_init/n874_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt1 [3])
);
defparam \u_psram_top0/u_psram_init/timer_cnt1_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/timer_cnt1_2_s1  (
	.D(\u_psram_top0/u_psram_init/n875_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt1 [2])
);
defparam \u_psram_top0/u_psram_init/timer_cnt1_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_s1  (
	.D(\u_psram_top0/u_psram_init/n906_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [2])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_1_s1  (
	.D(\u_psram_top0/u_psram_init/n907_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [1])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_0_s1  (
	.D(\u_psram_top0/u_psram_init/n908_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].wr_ptr [0])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/SDTAP_0_s1  (
	.D(\u_psram_top0/u_psram_init/n920_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/SDTAP_0_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/SDTAP_Z [0])
);
defparam \u_psram_top0/u_psram_init/SDTAP_0_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/VALUE_0_s1  (
	.D(\u_psram_top0/u_psram_init/n937_4 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/VALUE_0_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/VALUE_Z [0])
);
defparam \u_psram_top0/u_psram_init/VALUE_0_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s1  (
	.D(\u_psram_top0/u_psram_init/n1089_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [5])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_4_s1  (
	.D(\u_psram_top0/u_psram_init/n1090_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [4])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_3_s1  (
	.D(\u_psram_top0/u_psram_init/n1091_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [3])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_2_s1  (
	.D(\u_psram_top0/u_psram_init/n1092_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [2])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_1_s1  (
	.D(\u_psram_top0/u_psram_init/n1093_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [1])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_0_s1  (
	.D(\u_psram_top0/u_psram_init/n1094_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].check_cnt [0])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].check_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_31_s1  (
	.D(\u_psram_top0/u_psram_init/n1118_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1151_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [31])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_30_s1  (
	.D(\u_psram_top0/u_psram_init/n1240_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1152_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [30])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_29_s1  (
	.D(\u_psram_top0/u_psram_init/n1241_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1153_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [29])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_28_s1  (
	.D(\u_psram_top0/u_psram_init/n1242_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1154_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [28])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_27_s1  (
	.D(\u_psram_top0/u_psram_init/n1243_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1155_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [27])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_26_s1  (
	.D(\u_psram_top0/u_psram_init/n1244_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1156_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [26])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_25_s1  (
	.D(\u_psram_top0/u_psram_init/n1245_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1157_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [25])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_24_s1  (
	.D(\u_psram_top0/u_psram_init/n1246_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1158_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [24])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_23_s1  (
	.D(\u_psram_top0/u_psram_init/n1247_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1159_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [23])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_22_s1  (
	.D(\u_psram_top0/u_psram_init/n1248_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1160_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [22])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_21_s1  (
	.D(\u_psram_top0/u_psram_init/n1249_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1161_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [21])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_20_s1  (
	.D(\u_psram_top0/u_psram_init/n1250_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1162_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [20])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_19_s1  (
	.D(\u_psram_top0/u_psram_init/n1251_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1163_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [19])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_18_s1  (
	.D(\u_psram_top0/u_psram_init/n1252_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1164_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [18])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_17_s1  (
	.D(\u_psram_top0/u_psram_init/n1253_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1165_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [17])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_16_s1  (
	.D(\u_psram_top0/u_psram_init/n1254_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1166_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [16])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_15_s1  (
	.D(\u_psram_top0/u_psram_init/n1255_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1167_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [15])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_15_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_14_s1  (
	.D(\u_psram_top0/u_psram_init/n1256_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1168_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [14])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_14_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_13_s1  (
	.D(\u_psram_top0/u_psram_init/n1257_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1169_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [13])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_13_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_12_s1  (
	.D(\u_psram_top0/u_psram_init/n1258_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1170_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [12])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_12_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_11_s1  (
	.D(\u_psram_top0/u_psram_init/n1259_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1171_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [11])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_11_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_10_s1  (
	.D(\u_psram_top0/u_psram_init/n1260_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1172_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [10])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_10_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_9_s1  (
	.D(\u_psram_top0/u_psram_init/n1261_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1173_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [9])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_9_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_8_s1  (
	.D(\u_psram_top0/u_psram_init/n1262_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1174_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [8])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_7_s1  (
	.D(\u_psram_top0/u_psram_init/n1263_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1175_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [7])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_6_s1  (
	.D(\u_psram_top0/u_psram_init/n1264_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1176_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [6])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_5_s1  (
	.D(\u_psram_top0/u_psram_init/n1265_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1177_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [5])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_4_s1  (
	.D(\u_psram_top0/u_psram_init/n1266_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1178_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [4])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_3_s1  (
	.D(\u_psram_top0/u_psram_init/n1267_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1179_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [3])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_2_s1  (
	.D(\u_psram_top0/u_psram_init/n1268_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1180_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [2])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_1_s1  (
	.D(\u_psram_top0/u_psram_init/n1269_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1181_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [1])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_top0/u_psram_init/read_calibration[0].id_reg_0_s1  (
	.D(\u_psram_top0/u_psram_init/n1270_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top0/u_psram_init/n1182_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].id_reg [0])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].id_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_0_s1  (
	.D(\u_psram_top0/u_psram_init/n983_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [0])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].add_cnt0_0_s1 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/read_calibration[0].times_reg_0_s1  (
	.D(\u_psram_top0/u_psram_init/n1201_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [0])
);
defparam \u_psram_top0/u_psram_init/read_calibration[0].times_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/tvcs_cnt_12_s3  (
	.D(\u_psram_top0/u_psram_init/n181_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [12])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_12_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/tvcs_cnt_7_s3  (
	.D(\u_psram_top0/u_psram_init/n186_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [7])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_7_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/tvcs_cnt_4_s3  (
	.D(\u_psram_top0/u_psram_init/n189_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [4])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/tvcs_cnt_1_s3  (
	.D(\u_psram_top0/u_psram_init/n192_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [1])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/tvcs_cnt_0_s3  (
	.D(\u_psram_top0/u_psram_init/n193_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/tvcs_cnt [0])
);
defparam \u_psram_top0/u_psram_init/tvcs_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/timer_cnt_5_s5  (
	.D(\u_psram_top0/u_psram_init/n251_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt [5])
);
defparam \u_psram_top0/u_psram_init/timer_cnt_5_s5 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/timer_cnt_4_s3  (
	.D(\u_psram_top0/u_psram_init/n252_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt [4])
);
defparam \u_psram_top0/u_psram_init/timer_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/timer_cnt0_5_s5  (
	.D(\u_psram_top0/u_psram_init/n493_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt0 [5])
);
defparam \u_psram_top0/u_psram_init/timer_cnt0_5_s5 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/timer_cnt0_4_s3  (
	.D(\u_psram_top0/u_psram_init/n494_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt0 [4])
);
defparam \u_psram_top0/u_psram_init/timer_cnt0_4_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/read_over_s6  (
	.D(\u_psram_top0/u_psram_init/n822_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/read_over )
);
defparam \u_psram_top0/u_psram_init/read_over_s6 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/timer_cnt1_4_s3  (
	.D(\u_psram_top0/u_psram_init/n873_11 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt1 [4])
);
defparam \u_psram_top0/u_psram_init/timer_cnt1_4_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/timer_cnt1_1_s3  (
	.D(\u_psram_top0/u_psram_init/n876_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt1 [1])
);
defparam \u_psram_top0/u_psram_init/timer_cnt1_1_s3 .INIT=1'b0;
DFFC \u_psram_top0/u_psram_init/timer_cnt1_0_s3  (
	.D(\u_psram_top0/u_psram_init/n877_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top0/u_psram_init/timer_cnt1 [0])
);
defparam \u_psram_top0/u_psram_init/timer_cnt1_0_s3 .INIT=1'b0;
ALU \u_psram_top0/u_psram_init/n838_s  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top0/u_psram_init/n838_2 ),
	.SUM(\u_psram_top0/u_psram_init/n838_1 )
);
defparam \u_psram_top0/u_psram_init/n838_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n837_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [2]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n838_2 ),
	.COUT(\u_psram_top0/u_psram_init/n837_2 ),
	.SUM(\u_psram_top0/u_psram_init/n837_1 )
);
defparam \u_psram_top0/u_psram_init/n837_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n836_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [3]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n837_2 ),
	.COUT(\u_psram_top0/u_psram_init/n836_2 ),
	.SUM(\u_psram_top0/u_psram_init/n836_1 )
);
defparam \u_psram_top0/u_psram_init/n836_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n835_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/phase_cnt [4]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n836_2 ),
	.COUT(\u_psram_top0/u_psram_init/n835_0_COUT ),
	.SUM(\u_psram_top0/u_psram_init/n835_1 )
);
defparam \u_psram_top0/u_psram_init/n835_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n982_s  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top0/u_psram_init/n982_2 ),
	.SUM(\u_psram_top0/u_psram_init/n982_1 )
);
defparam \u_psram_top0/u_psram_init/n982_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n981_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n982_2 ),
	.COUT(\u_psram_top0/u_psram_init/n981_2 ),
	.SUM(\u_psram_top0/u_psram_init/n981_1 )
);
defparam \u_psram_top0/u_psram_init/n981_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n980_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n981_2 ),
	.COUT(\u_psram_top0/u_psram_init/n980_2 ),
	.SUM(\u_psram_top0/u_psram_init/n980_1 )
);
defparam \u_psram_top0/u_psram_init/n980_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n979_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n980_2 ),
	.COUT(\u_psram_top0/u_psram_init/n979_2 ),
	.SUM(\u_psram_top0/u_psram_init/n979_1 )
);
defparam \u_psram_top0/u_psram_init/n979_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n978_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n979_2 ),
	.COUT(\u_psram_top0/u_psram_init/n978_2 ),
	.SUM(\u_psram_top0/u_psram_init/n978_1 )
);
defparam \u_psram_top0/u_psram_init/n978_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n977_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n978_2 ),
	.COUT(\u_psram_top0/u_psram_init/n977_2 ),
	.SUM(\u_psram_top0/u_psram_init/n977_1 )
);
defparam \u_psram_top0/u_psram_init/n977_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n976_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n977_2 ),
	.COUT(\u_psram_top0/u_psram_init/n976_0_COUT ),
	.SUM(\u_psram_top0/u_psram_init/n976_1 )
);
defparam \u_psram_top0/u_psram_init/n976_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n1200_s  (
	.I0(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [1]),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top0/u_psram_init/n1200_2 ),
	.SUM(\u_psram_top0/u_psram_init/n1200_1 )
);
defparam \u_psram_top0/u_psram_init/n1200_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n1199_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [2]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n1200_2 ),
	.COUT(\u_psram_top0/u_psram_init/n1199_2 ),
	.SUM(\u_psram_top0/u_psram_init/n1199_1 )
);
defparam \u_psram_top0/u_psram_init/n1199_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n1198_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [3]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n1199_2 ),
	.COUT(\u_psram_top0/u_psram_init/n1198_2 ),
	.SUM(\u_psram_top0/u_psram_init/n1198_1 )
);
defparam \u_psram_top0/u_psram_init/n1198_s .ALU_MODE=0;
ALU \u_psram_top0/u_psram_init/n1197_s  (
	.I0(GND),
	.I1(\u_psram_top0/u_psram_init/read_calibration[0].times_reg [4]),
	.I3(GND),
	.CIN(\u_psram_top0/u_psram_init/n1198_2 ),
	.COUT(\u_psram_top0/u_psram_init/n1197_0_COUT ),
	.SUM(\u_psram_top0/u_psram_init/n1197_1 )
);
defparam \u_psram_top0/u_psram_init/n1197_s .ALU_MODE=0;
INV \u_psram_top0/u_psram_init/calib_0_s3  (
	.I(\u_psram_top0/u_psram_init/calib_done [0]),
	.O(\u_psram_top0/u_psram_init/calib_0_5 )
);
LUT1 \u_psram_top0/u_psram_init/n839_s2  (
	.I0(\u_psram_top0/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top0/u_psram_init/n839_6 )
);
defparam \u_psram_top0/u_psram_init/n839_s2 .INIT=2'h1;
LUT3 \u_psram_top1/wr_data_d_31_s0  (
	.I0(wr_data1[31]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [31])
);
defparam \u_psram_top1/wr_data_d_31_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_30_s0  (
	.I0(\u_psram_top1/wr_data_calib [30]),
	.I1(wr_data1[30]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [30])
);
defparam \u_psram_top1/wr_data_d_30_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_29_s0  (
	.I0(wr_data1[29]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [29])
);
defparam \u_psram_top1/wr_data_d_29_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_28_s0  (
	.I0(\u_psram_top1/wr_data_calib [30]),
	.I1(wr_data1[28]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [28])
);
defparam \u_psram_top1/wr_data_d_28_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_27_s0  (
	.I0(wr_data1[27]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [27])
);
defparam \u_psram_top1/wr_data_d_27_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_26_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[26]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [26])
);
defparam \u_psram_top1/wr_data_d_26_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_24_s0  (
	.I0(\u_psram_top1/wr_data_calib [30]),
	.I1(wr_data1[24]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [24])
);
defparam \u_psram_top1/wr_data_d_24_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_23_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[23]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [23])
);
defparam \u_psram_top1/wr_data_d_23_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_22_s0  (
	.I0(wr_data1[22]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [22])
);
defparam \u_psram_top1/wr_data_d_22_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_21_s0  (
	.I0(\u_psram_top1/wr_data_calib [30]),
	.I1(wr_data1[21]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [21])
);
defparam \u_psram_top1/wr_data_d_21_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_20_s0  (
	.I0(wr_data1[20]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [20])
);
defparam \u_psram_top1/wr_data_d_20_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_19_s0  (
	.I0(\u_psram_top1/wr_data_calib [30]),
	.I1(wr_data1[19]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [19])
);
defparam \u_psram_top1/wr_data_d_19_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_18_s0  (
	.I0(wr_data1[18]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [18])
);
defparam \u_psram_top1/wr_data_d_18_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_17_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[17]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [17])
);
defparam \u_psram_top1/wr_data_d_17_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_15_s0  (
	.I0(wr_data1[15]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [15])
);
defparam \u_psram_top1/wr_data_d_15_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_14_s0  (
	.I0(wr_data1[14]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [14])
);
defparam \u_psram_top1/wr_data_d_14_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_13_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[13]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [13])
);
defparam \u_psram_top1/wr_data_d_13_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_12_s0  (
	.I0(\u_psram_top1/wr_data_calib [30]),
	.I1(wr_data1[12]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [12])
);
defparam \u_psram_top1/wr_data_d_12_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_9_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[9]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [9])
);
defparam \u_psram_top1/wr_data_d_9_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_8_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[8]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [8])
);
defparam \u_psram_top1/wr_data_d_8_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_7_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[7]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [7])
);
defparam \u_psram_top1/wr_data_d_7_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_6_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[6]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [6])
);
defparam \u_psram_top1/wr_data_d_6_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_4_s0  (
	.I0(wr_data1[4]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [4])
);
defparam \u_psram_top1/wr_data_d_4_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/wr_data_d_3_s0  (
	.I0(\u_psram_top1/wr_data_calib [26]),
	.I1(wr_data1[3]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [3])
);
defparam \u_psram_top1/wr_data_d_3_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_2_s0  (
	.I0(\u_psram_top1/wr_data_calib [30]),
	.I1(wr_data1[2]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [2])
);
defparam \u_psram_top1/wr_data_d_2_s0 .INIT=8'hCA;
LUT3 \u_psram_top1/wr_data_d_0_s0  (
	.I0(wr_data1[0]),
	.I1(\u_psram_top1/wr_data_calib [31]),
	.I2(init_calib1),
	.F(\u_psram_top1/wr_data_d [0])
);
defparam \u_psram_top1/wr_data_d_0_s0 .INIT=8'hAC;
LUT2 \u_psram_top1/wr_data_d_25_s1  (
	.I0(init_calib1),
	.I1(wr_data1[25]),
	.F(\u_psram_top1/wr_data_d [25])
);
defparam \u_psram_top1/wr_data_d_25_s1 .INIT=4'h8;
LUT2 \u_psram_top1/wr_data_d_16_s1  (
	.I0(init_calib1),
	.I1(wr_data1[16]),
	.F(\u_psram_top1/wr_data_d [16])
);
defparam \u_psram_top1/wr_data_d_16_s1 .INIT=4'h8;
LUT2 \u_psram_top1/wr_data_d_11_s1  (
	.I0(init_calib1),
	.I1(wr_data1[11]),
	.F(\u_psram_top1/wr_data_d [11])
);
defparam \u_psram_top1/wr_data_d_11_s1 .INIT=4'h8;
LUT2 \u_psram_top1/wr_data_d_10_s1  (
	.I0(init_calib1),
	.I1(wr_data1[10]),
	.F(\u_psram_top1/wr_data_d [10])
);
defparam \u_psram_top1/wr_data_d_10_s1 .INIT=4'h8;
LUT2 \u_psram_top1/wr_data_d_5_s1  (
	.I0(init_calib1),
	.I1(wr_data1[5]),
	.F(\u_psram_top1/wr_data_d [5])
);
defparam \u_psram_top1/wr_data_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top1/wr_data_d_1_s1  (
	.I0(init_calib1),
	.I1(wr_data1[1]),
	.F(\u_psram_top1/wr_data_d [1])
);
defparam \u_psram_top1/wr_data_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_20_s1  (
	.I0(init_calib1),
	.I1(addr1[20]),
	.F(\u_psram_top1/addr_d [20])
);
defparam \u_psram_top1/addr_d_20_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_19_s1  (
	.I0(init_calib1),
	.I1(addr1[19]),
	.F(\u_psram_top1/addr_d [19])
);
defparam \u_psram_top1/addr_d_19_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_18_s1  (
	.I0(init_calib1),
	.I1(addr1[18]),
	.F(\u_psram_top1/addr_d [18])
);
defparam \u_psram_top1/addr_d_18_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_17_s1  (
	.I0(init_calib1),
	.I1(addr1[17]),
	.F(\u_psram_top1/addr_d [17])
);
defparam \u_psram_top1/addr_d_17_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_16_s1  (
	.I0(init_calib1),
	.I1(addr1[16]),
	.F(\u_psram_top1/addr_d [16])
);
defparam \u_psram_top1/addr_d_16_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_15_s1  (
	.I0(init_calib1),
	.I1(addr1[15]),
	.F(\u_psram_top1/addr_d [15])
);
defparam \u_psram_top1/addr_d_15_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_14_s1  (
	.I0(init_calib1),
	.I1(addr1[14]),
	.F(\u_psram_top1/addr_d [14])
);
defparam \u_psram_top1/addr_d_14_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_13_s1  (
	.I0(init_calib1),
	.I1(addr1[13]),
	.F(\u_psram_top1/addr_d [13])
);
defparam \u_psram_top1/addr_d_13_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_12_s1  (
	.I0(init_calib1),
	.I1(addr1[12]),
	.F(\u_psram_top1/addr_d [12])
);
defparam \u_psram_top1/addr_d_12_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_11_s1  (
	.I0(init_calib1),
	.I1(addr1[11]),
	.F(\u_psram_top1/addr_d [11])
);
defparam \u_psram_top1/addr_d_11_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_10_s1  (
	.I0(init_calib1),
	.I1(addr1[10]),
	.F(\u_psram_top1/addr_d [10])
);
defparam \u_psram_top1/addr_d_10_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_9_s1  (
	.I0(init_calib1),
	.I1(addr1[9]),
	.F(\u_psram_top1/addr_d [9])
);
defparam \u_psram_top1/addr_d_9_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_8_s1  (
	.I0(init_calib1),
	.I1(addr1[8]),
	.F(\u_psram_top1/addr_d [8])
);
defparam \u_psram_top1/addr_d_8_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_7_s1  (
	.I0(init_calib1),
	.I1(addr1[7]),
	.F(\u_psram_top1/addr_d [7])
);
defparam \u_psram_top1/addr_d_7_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_6_s1  (
	.I0(init_calib1),
	.I1(addr1[6]),
	.F(\u_psram_top1/addr_d [6])
);
defparam \u_psram_top1/addr_d_6_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_5_s1  (
	.I0(init_calib1),
	.I1(addr1[5]),
	.F(\u_psram_top1/addr_d [5])
);
defparam \u_psram_top1/addr_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_4_s1  (
	.I0(init_calib1),
	.I1(addr1[4]),
	.F(\u_psram_top1/addr_d [4])
);
defparam \u_psram_top1/addr_d_4_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_3_s1  (
	.I0(init_calib1),
	.I1(addr1[3]),
	.F(\u_psram_top1/addr_d [3])
);
defparam \u_psram_top1/addr_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_2_s1  (
	.I0(init_calib1),
	.I1(addr1[2]),
	.F(\u_psram_top1/addr_d [2])
);
defparam \u_psram_top1/addr_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_1_s1  (
	.I0(init_calib1),
	.I1(addr1[1]),
	.F(\u_psram_top1/addr_d [1])
);
defparam \u_psram_top1/addr_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top1/addr_d_0_s1  (
	.I0(init_calib1),
	.I1(addr1[0]),
	.F(\u_psram_top1/addr_d [0])
);
defparam \u_psram_top1/addr_d_0_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n164_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [0]),
	.F(\u_psram_top1/n164_5 )
);
defparam \u_psram_top1/n164_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n163_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [1]),
	.F(\u_psram_top1/n163_5 )
);
defparam \u_psram_top1/n163_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n162_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [2]),
	.F(\u_psram_top1/n162_5 )
);
defparam \u_psram_top1/n162_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n161_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [3]),
	.F(\u_psram_top1/n161_5 )
);
defparam \u_psram_top1/n161_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n160_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [4]),
	.F(\u_psram_top1/n160_5 )
);
defparam \u_psram_top1/n160_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n159_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [5]),
	.F(\u_psram_top1/n159_5 )
);
defparam \u_psram_top1/n159_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n158_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [6]),
	.F(\u_psram_top1/n158_5 )
);
defparam \u_psram_top1/n158_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n157_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [7]),
	.F(\u_psram_top1/n157_5 )
);
defparam \u_psram_top1/n157_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n156_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [8]),
	.F(\u_psram_top1/n156_5 )
);
defparam \u_psram_top1/n156_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n155_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [9]),
	.F(\u_psram_top1/n155_5 )
);
defparam \u_psram_top1/n155_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n154_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [10]),
	.F(\u_psram_top1/n154_5 )
);
defparam \u_psram_top1/n154_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n153_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [11]),
	.F(\u_psram_top1/n153_5 )
);
defparam \u_psram_top1/n153_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n152_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [12]),
	.F(\u_psram_top1/n152_5 )
);
defparam \u_psram_top1/n152_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n151_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [13]),
	.F(\u_psram_top1/n151_5 )
);
defparam \u_psram_top1/n151_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n150_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [14]),
	.F(\u_psram_top1/n150_5 )
);
defparam \u_psram_top1/n150_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n149_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [15]),
	.F(\u_psram_top1/n149_5 )
);
defparam \u_psram_top1/n149_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n148_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [16]),
	.F(\u_psram_top1/n148_5 )
);
defparam \u_psram_top1/n148_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n147_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [17]),
	.F(\u_psram_top1/n147_5 )
);
defparam \u_psram_top1/n147_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n146_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [18]),
	.F(\u_psram_top1/n146_5 )
);
defparam \u_psram_top1/n146_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n145_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [19]),
	.F(\u_psram_top1/n145_5 )
);
defparam \u_psram_top1/n145_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n144_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [20]),
	.F(\u_psram_top1/n144_5 )
);
defparam \u_psram_top1/n144_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n143_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [21]),
	.F(\u_psram_top1/n143_5 )
);
defparam \u_psram_top1/n143_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n142_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [22]),
	.F(\u_psram_top1/n142_5 )
);
defparam \u_psram_top1/n142_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n141_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [23]),
	.F(\u_psram_top1/n141_5 )
);
defparam \u_psram_top1/n141_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n140_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [24]),
	.F(\u_psram_top1/n140_5 )
);
defparam \u_psram_top1/n140_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n139_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [25]),
	.F(\u_psram_top1/n139_5 )
);
defparam \u_psram_top1/n139_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n138_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [26]),
	.F(\u_psram_top1/n138_5 )
);
defparam \u_psram_top1/n138_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n137_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [27]),
	.F(\u_psram_top1/n137_5 )
);
defparam \u_psram_top1/n137_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n136_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [28]),
	.F(\u_psram_top1/n136_5 )
);
defparam \u_psram_top1/n136_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n135_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [29]),
	.F(\u_psram_top1/n135_5 )
);
defparam \u_psram_top1/n135_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n134_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [30]),
	.F(\u_psram_top1/n134_5 )
);
defparam \u_psram_top1/n134_s1 .INIT=4'h8;
LUT2 \u_psram_top1/n133_s1  (
	.I0(\u_psram_top1/rd_data_valid_d0 ),
	.I1(\u_psram_top1/rdbk_data_d0 [31]),
	.F(\u_psram_top1/n133_5 )
);
defparam \u_psram_top1/n133_s1 .INIT=4'h8;
LUT2 \u_psram_top1/data_mask_d_0_s1  (
	.I0(init_calib1),
	.I1(data_mask1[0]),
	.F(\u_psram_top1/data_mask_d [0])
);
defparam \u_psram_top1/data_mask_d_0_s1 .INIT=4'h8;
LUT2 \u_psram_top1/data_mask_d_1_s1  (
	.I0(init_calib1),
	.I1(data_mask1[1]),
	.F(\u_psram_top1/data_mask_d [1])
);
defparam \u_psram_top1/data_mask_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top1/data_mask_d_2_s1  (
	.I0(init_calib1),
	.I1(data_mask1[2]),
	.F(\u_psram_top1/data_mask_d [2])
);
defparam \u_psram_top1/data_mask_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top1/data_mask_d_3_s1  (
	.I0(init_calib1),
	.I1(data_mask1[3]),
	.F(\u_psram_top1/data_mask_d [3])
);
defparam \u_psram_top1/data_mask_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top1/rd_data_valid_calib_s1  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_valid_d ),
	.F(\u_psram_top1/rd_data_valid_calib )
);
defparam \u_psram_top1/rd_data_valid_calib_s1 .INIT=4'h4;
LUT2 \u_psram_top1/rd_data_valid1_d_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_valid_d ),
	.F(rd_data_valid1)
);
defparam \u_psram_top1/rd_data_valid1_d_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_0_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [0]),
	.F(rd_data1[0])
);
defparam \u_psram_top1/rd_data1_d_0_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_1_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [1]),
	.F(rd_data1[1])
);
defparam \u_psram_top1/rd_data1_d_1_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_2_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [2]),
	.F(rd_data1[2])
);
defparam \u_psram_top1/rd_data1_d_2_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_3_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [3]),
	.F(rd_data1[3])
);
defparam \u_psram_top1/rd_data1_d_3_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_4_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [4]),
	.F(rd_data1[4])
);
defparam \u_psram_top1/rd_data1_d_4_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_5_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [5]),
	.F(rd_data1[5])
);
defparam \u_psram_top1/rd_data1_d_5_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_6_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [6]),
	.F(rd_data1[6])
);
defparam \u_psram_top1/rd_data1_d_6_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_7_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [7]),
	.F(rd_data1[7])
);
defparam \u_psram_top1/rd_data1_d_7_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_8_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [8]),
	.F(rd_data1[8])
);
defparam \u_psram_top1/rd_data1_d_8_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_9_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [9]),
	.F(rd_data1[9])
);
defparam \u_psram_top1/rd_data1_d_9_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_10_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [10]),
	.F(rd_data1[10])
);
defparam \u_psram_top1/rd_data1_d_10_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_11_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [11]),
	.F(rd_data1[11])
);
defparam \u_psram_top1/rd_data1_d_11_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_12_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [12]),
	.F(rd_data1[12])
);
defparam \u_psram_top1/rd_data1_d_12_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_13_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [13]),
	.F(rd_data1[13])
);
defparam \u_psram_top1/rd_data1_d_13_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_14_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [14]),
	.F(rd_data1[14])
);
defparam \u_psram_top1/rd_data1_d_14_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_15_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [15]),
	.F(rd_data1[15])
);
defparam \u_psram_top1/rd_data1_d_15_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_16_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [16]),
	.F(rd_data1[16])
);
defparam \u_psram_top1/rd_data1_d_16_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_17_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [17]),
	.F(rd_data1[17])
);
defparam \u_psram_top1/rd_data1_d_17_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_18_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [18]),
	.F(rd_data1[18])
);
defparam \u_psram_top1/rd_data1_d_18_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_19_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [19]),
	.F(rd_data1[19])
);
defparam \u_psram_top1/rd_data1_d_19_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_20_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [20]),
	.F(rd_data1[20])
);
defparam \u_psram_top1/rd_data1_d_20_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_21_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [21]),
	.F(rd_data1[21])
);
defparam \u_psram_top1/rd_data1_d_21_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_22_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [22]),
	.F(rd_data1[22])
);
defparam \u_psram_top1/rd_data1_d_22_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_23_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [23]),
	.F(rd_data1[23])
);
defparam \u_psram_top1/rd_data1_d_23_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_24_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [24]),
	.F(rd_data1[24])
);
defparam \u_psram_top1/rd_data1_d_24_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_25_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [25]),
	.F(rd_data1[25])
);
defparam \u_psram_top1/rd_data1_d_25_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_26_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [26]),
	.F(rd_data1[26])
);
defparam \u_psram_top1/rd_data1_d_26_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_27_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [27]),
	.F(rd_data1[27])
);
defparam \u_psram_top1/rd_data1_d_27_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_28_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [28]),
	.F(rd_data1[28])
);
defparam \u_psram_top1/rd_data1_d_28_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_29_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [29]),
	.F(rd_data1[29])
);
defparam \u_psram_top1/rd_data1_d_29_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_30_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [30]),
	.F(rd_data1[30])
);
defparam \u_psram_top1/rd_data1_d_30_s .INIT=4'h8;
LUT2 \u_psram_top1/rd_data1_d_31_s  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_d [31]),
	.F(rd_data1[31])
);
defparam \u_psram_top1/rd_data1_d_31_s .INIT=4'h8;
DFFC \u_psram_top1/rd_data_d_31_s0  (
	.D(\u_psram_top1/n133_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [31])
);
defparam \u_psram_top1/rd_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_30_s0  (
	.D(\u_psram_top1/n134_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [30])
);
defparam \u_psram_top1/rd_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_29_s0  (
	.D(\u_psram_top1/n135_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [29])
);
defparam \u_psram_top1/rd_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_28_s0  (
	.D(\u_psram_top1/n136_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [28])
);
defparam \u_psram_top1/rd_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_27_s0  (
	.D(\u_psram_top1/n137_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [27])
);
defparam \u_psram_top1/rd_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_26_s0  (
	.D(\u_psram_top1/n138_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [26])
);
defparam \u_psram_top1/rd_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_25_s0  (
	.D(\u_psram_top1/n139_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [25])
);
defparam \u_psram_top1/rd_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_24_s0  (
	.D(\u_psram_top1/n140_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [24])
);
defparam \u_psram_top1/rd_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_23_s0  (
	.D(\u_psram_top1/n141_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [23])
);
defparam \u_psram_top1/rd_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_22_s0  (
	.D(\u_psram_top1/n142_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [22])
);
defparam \u_psram_top1/rd_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_21_s0  (
	.D(\u_psram_top1/n143_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [21])
);
defparam \u_psram_top1/rd_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_20_s0  (
	.D(\u_psram_top1/n144_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [20])
);
defparam \u_psram_top1/rd_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_19_s0  (
	.D(\u_psram_top1/n145_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [19])
);
defparam \u_psram_top1/rd_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_18_s0  (
	.D(\u_psram_top1/n146_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [18])
);
defparam \u_psram_top1/rd_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_17_s0  (
	.D(\u_psram_top1/n147_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [17])
);
defparam \u_psram_top1/rd_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_16_s0  (
	.D(\u_psram_top1/n148_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [16])
);
defparam \u_psram_top1/rd_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_15_s0  (
	.D(\u_psram_top1/n149_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [15])
);
defparam \u_psram_top1/rd_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_14_s0  (
	.D(\u_psram_top1/n150_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [14])
);
defparam \u_psram_top1/rd_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_13_s0  (
	.D(\u_psram_top1/n151_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [13])
);
defparam \u_psram_top1/rd_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_12_s0  (
	.D(\u_psram_top1/n152_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [12])
);
defparam \u_psram_top1/rd_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_11_s0  (
	.D(\u_psram_top1/n153_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [11])
);
defparam \u_psram_top1/rd_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_10_s0  (
	.D(\u_psram_top1/n154_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [10])
);
defparam \u_psram_top1/rd_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_9_s0  (
	.D(\u_psram_top1/n155_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [9])
);
defparam \u_psram_top1/rd_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_8_s0  (
	.D(\u_psram_top1/n156_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [8])
);
defparam \u_psram_top1/rd_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_7_s0  (
	.D(\u_psram_top1/n157_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [7])
);
defparam \u_psram_top1/rd_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_6_s0  (
	.D(\u_psram_top1/n158_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [6])
);
defparam \u_psram_top1/rd_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_5_s0  (
	.D(\u_psram_top1/n159_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [5])
);
defparam \u_psram_top1/rd_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_4_s0  (
	.D(\u_psram_top1/n160_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [4])
);
defparam \u_psram_top1/rd_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_3_s0  (
	.D(\u_psram_top1/n161_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [3])
);
defparam \u_psram_top1/rd_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_2_s0  (
	.D(\u_psram_top1/n162_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [2])
);
defparam \u_psram_top1/rd_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_1_s0  (
	.D(\u_psram_top1/n163_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [1])
);
defparam \u_psram_top1/rd_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_d_0_s0  (
	.D(\u_psram_top1/n164_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_d [0])
);
defparam \u_psram_top1/rd_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/rd_data_valid_d_s0  (
	.D(\u_psram_top1/rd_data_valid_d0 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_valid_d )
);
defparam \u_psram_top1/rd_data_valid_d_s0 .INIT=1'b0;
LUT3 \u_psram_top1/u_psram_wd/n203_s3  (
	.I0(dll_lock_d),
	.I1(\u_psram_top1/u_psram_wd/step [0]),
	.I2(\u_psram_top1/u_psram_wd/n193_38 ),
	.F(\u_psram_top1/u_psram_wd/n203_8 )
);
defparam \u_psram_top1/u_psram_wd/n203_s3 .INIT=8'hC6;
LUT2 \u_psram_top1/u_psram_wd/n257_s1  (
	.I0(dll_lock_d),
	.I1(\u_psram_top1/u_psram_wd/n193_38 ),
	.F(\u_psram_top1/u_psram_wd/n257_5 )
);
defparam \u_psram_top1/u_psram_wd/n257_s1 .INIT=4'h2;
DFFC \u_psram_top1/u_psram_wd/dll_lock_d_s0  (
	.D(dll_lock_d0),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(dll_lock_d)
);
defparam \u_psram_top1/u_psram_wd/dll_lock_d_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/step_8_s0  (
	.D(\u_psram_top1/u_psram_wd/n195_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/n257_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [8])
);
defparam \u_psram_top1/u_psram_wd/step_8_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/step_7_s0  (
	.D(\u_psram_top1/u_psram_wd/n196_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/n257_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [7])
);
defparam \u_psram_top1/u_psram_wd/step_7_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/step_6_s0  (
	.D(\u_psram_top1/u_psram_wd/n197_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/n257_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [6])
);
defparam \u_psram_top1/u_psram_wd/step_6_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/step_5_s0  (
	.D(\u_psram_top1/u_psram_wd/n198_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/n257_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [5])
);
defparam \u_psram_top1/u_psram_wd/step_5_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/step_4_s0  (
	.D(\u_psram_top1/u_psram_wd/n199_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/n257_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [4])
);
defparam \u_psram_top1/u_psram_wd/step_4_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/step_3_s0  (
	.D(\u_psram_top1/u_psram_wd/n200_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/n257_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [3])
);
defparam \u_psram_top1/u_psram_wd/step_3_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/step_2_s0  (
	.D(\u_psram_top1/u_psram_wd/n201_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/n257_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [2])
);
defparam \u_psram_top1/u_psram_wd/step_2_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/step_1_s0  (
	.D(\u_psram_top1/u_psram_wd/n202_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/n257_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [1])
);
defparam \u_psram_top1/u_psram_wd/step_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/step_0_s1  (
	.D(\u_psram_top1/u_psram_wd/n203_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/step [0])
);
defparam \u_psram_top1/u_psram_wd/step_0_s1 .INIT=1'b0;
IODELAY \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/in_dq [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top1/SDTAP_Z [0]),
	.VALUE(\u_psram_top1/VALUE_Z [0]),
	.DO(\u_psram_top1/u_psram_wd/in_dq_p [0]),
	.DF(\u_psram_top1/u_psram_wd/DF_d [0])
);
defparam \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/in_dq [1]),
	.SETN(GND),
	.SDTAP(\u_psram_top1/SDTAP_Z [0]),
	.VALUE(\u_psram_top1/VALUE_Z [0]),
	.DO(\u_psram_top1/u_psram_wd/in_dq_p [1]),
	.DF(\u_psram_top1/u_psram_wd/DF_d [1])
);
defparam \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/in_dq [2]),
	.SETN(GND),
	.SDTAP(\u_psram_top1/SDTAP_Z [0]),
	.VALUE(\u_psram_top1/VALUE_Z [0]),
	.DO(\u_psram_top1/u_psram_wd/in_dq_p [2]),
	.DF(\u_psram_top1/u_psram_wd/DF_d [2])
);
defparam \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/in_dq [3]),
	.SETN(GND),
	.SDTAP(\u_psram_top1/SDTAP_Z [0]),
	.VALUE(\u_psram_top1/VALUE_Z [0]),
	.DO(\u_psram_top1/u_psram_wd/in_dq_p [3]),
	.DF(\u_psram_top1/u_psram_wd/DF_d [3])
);
defparam \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/in_dq [4]),
	.SETN(GND),
	.SDTAP(\u_psram_top1/SDTAP_Z [0]),
	.VALUE(\u_psram_top1/VALUE_Z [0]),
	.DO(\u_psram_top1/u_psram_wd/in_dq_p [4]),
	.DF(\u_psram_top1/u_psram_wd/DF_d [4])
);
defparam \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/in_dq [5]),
	.SETN(GND),
	.SDTAP(\u_psram_top1/SDTAP_Z [0]),
	.VALUE(\u_psram_top1/VALUE_Z [0]),
	.DO(\u_psram_top1/u_psram_wd/in_dq_p [5]),
	.DF(\u_psram_top1/u_psram_wd/DF_d [5])
);
defparam \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/in_dq [6]),
	.SETN(GND),
	.SDTAP(\u_psram_top1/SDTAP_Z [0]),
	.VALUE(\u_psram_top1/VALUE_Z [0]),
	.DO(\u_psram_top1/u_psram_wd/in_dq_p [6]),
	.DF(\u_psram_top1/u_psram_wd/DF_d [6])
);
defparam \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/in_dq [7]),
	.SETN(GND),
	.SDTAP(\u_psram_top1/SDTAP_Z [0]),
	.VALUE(\u_psram_top1/VALUE_Z [0]),
	.DO(\u_psram_top1/u_psram_wd/in_dq_p [7]),
	.DF(\u_psram_top1/u_psram_wd/DF_d [7])
);
defparam \u_psram_top1/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top1/u_psram_wd/ck_delay[0].iodelay  (
	.DI(\u_psram_top1/u_psram_wd/clk_out [0]),
	.SETN(GND),
	.SDTAP(dll_lock_d),
	.VALUE(\u_psram_top1/u_psram_wd/step [0]),
	.DO(\u_psram_top1/u_psram_wd/clk_out_d_0 [0]),
	.DF(\u_psram_top1/u_psram_wd/ck_delay[0].iodelay_1_DF )
);
defparam \u_psram_top1/u_psram_wd/ck_delay[0].iodelay .C_STATIC_DLY=0;
ALU \u_psram_top1/u_psram_wd/n193_s19  (
	.I0(VCC),
	.I1(dll_step[0]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/step [1]),
	.COUT(\u_psram_top1/u_psram_wd/n193_24 ),
	.SUM(\u_psram_top1/u_psram_wd/n193_20_SUM )
);
defparam \u_psram_top1/u_psram_wd/n193_s19 .ALU_MODE=1;
ALU \u_psram_top1/u_psram_wd/n193_s20  (
	.I0(\u_psram_top1/u_psram_wd/step [2]),
	.I1(dll_step[1]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n193_24 ),
	.COUT(\u_psram_top1/u_psram_wd/n193_26 ),
	.SUM(\u_psram_top1/u_psram_wd/n193_21_SUM )
);
defparam \u_psram_top1/u_psram_wd/n193_s20 .ALU_MODE=1;
ALU \u_psram_top1/u_psram_wd/n193_s21  (
	.I0(\u_psram_top1/u_psram_wd/step [3]),
	.I1(dll_step[2]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n193_26 ),
	.COUT(\u_psram_top1/u_psram_wd/n193_28 ),
	.SUM(\u_psram_top1/u_psram_wd/n193_22_SUM )
);
defparam \u_psram_top1/u_psram_wd/n193_s21 .ALU_MODE=1;
ALU \u_psram_top1/u_psram_wd/n193_s22  (
	.I0(\u_psram_top1/u_psram_wd/step [4]),
	.I1(dll_step[3]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n193_28 ),
	.COUT(\u_psram_top1/u_psram_wd/n193_30 ),
	.SUM(\u_psram_top1/u_psram_wd/n193_23_SUM )
);
defparam \u_psram_top1/u_psram_wd/n193_s22 .ALU_MODE=1;
ALU \u_psram_top1/u_psram_wd/n193_s23  (
	.I0(\u_psram_top1/u_psram_wd/step [5]),
	.I1(dll_step[4]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n193_30 ),
	.COUT(\u_psram_top1/u_psram_wd/n193_32 ),
	.SUM(\u_psram_top1/u_psram_wd/n193_24_SUM )
);
defparam \u_psram_top1/u_psram_wd/n193_s23 .ALU_MODE=1;
ALU \u_psram_top1/u_psram_wd/n193_s24  (
	.I0(\u_psram_top1/u_psram_wd/step [6]),
	.I1(dll_step[5]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n193_32 ),
	.COUT(\u_psram_top1/u_psram_wd/n193_34 ),
	.SUM(\u_psram_top1/u_psram_wd/n193_25_SUM )
);
defparam \u_psram_top1/u_psram_wd/n193_s24 .ALU_MODE=1;
ALU \u_psram_top1/u_psram_wd/n193_s25  (
	.I0(\u_psram_top1/u_psram_wd/step [7]),
	.I1(dll_step[6]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n193_34 ),
	.COUT(\u_psram_top1/u_psram_wd/n193_36 ),
	.SUM(\u_psram_top1/u_psram_wd/n193_26_SUM )
);
defparam \u_psram_top1/u_psram_wd/n193_s25 .ALU_MODE=1;
ALU \u_psram_top1/u_psram_wd/n193_s26  (
	.I0(\u_psram_top1/u_psram_wd/step [8]),
	.I1(dll_step[7]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n193_36 ),
	.COUT(\u_psram_top1/u_psram_wd/n193_38 ),
	.SUM(\u_psram_top1/u_psram_wd/n193_27_SUM )
);
defparam \u_psram_top1/u_psram_wd/n193_s26 .ALU_MODE=1;
ALU \u_psram_top1/u_psram_wd/n202_s  (
	.I0(\u_psram_top1/u_psram_wd/step [1]),
	.I1(\u_psram_top1/u_psram_wd/step [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top1/u_psram_wd/n202_2 ),
	.SUM(\u_psram_top1/u_psram_wd/n202_1 )
);
defparam \u_psram_top1/u_psram_wd/n202_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_wd/n201_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_wd/step [2]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n202_2 ),
	.COUT(\u_psram_top1/u_psram_wd/n201_2 ),
	.SUM(\u_psram_top1/u_psram_wd/n201_1 )
);
defparam \u_psram_top1/u_psram_wd/n201_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_wd/n200_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_wd/step [3]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n201_2 ),
	.COUT(\u_psram_top1/u_psram_wd/n200_2 ),
	.SUM(\u_psram_top1/u_psram_wd/n200_1 )
);
defparam \u_psram_top1/u_psram_wd/n200_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_wd/n199_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_wd/step [4]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n200_2 ),
	.COUT(\u_psram_top1/u_psram_wd/n199_2 ),
	.SUM(\u_psram_top1/u_psram_wd/n199_1 )
);
defparam \u_psram_top1/u_psram_wd/n199_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_wd/n198_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_wd/step [5]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n199_2 ),
	.COUT(\u_psram_top1/u_psram_wd/n198_2 ),
	.SUM(\u_psram_top1/u_psram_wd/n198_1 )
);
defparam \u_psram_top1/u_psram_wd/n198_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_wd/n197_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_wd/step [6]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n198_2 ),
	.COUT(\u_psram_top1/u_psram_wd/n197_2 ),
	.SUM(\u_psram_top1/u_psram_wd/n197_1 )
);
defparam \u_psram_top1/u_psram_wd/n197_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_wd/n196_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_wd/step [7]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n197_2 ),
	.COUT(\u_psram_top1/u_psram_wd/n196_2 ),
	.SUM(\u_psram_top1/u_psram_wd/n196_1 )
);
defparam \u_psram_top1/u_psram_wd/n196_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_wd/n195_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_wd/step [8]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_wd/n196_2 ),
	.COUT(\u_psram_top1/u_psram_wd/n195_0_COUT ),
	.SUM(\u_psram_top1/u_psram_wd/n195_1 )
);
defparam \u_psram_top1/u_psram_wd/n195_s .ALU_MODE=0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n2024_s0  (
	.I0(\u_psram_top1/cmd_en_calib ),
	.I1(cmd_en1),
	.I2(init_calib1),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n2024_s0 .INIT=8'hCA;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [2]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s0 .INIT=16'h8F88;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [2]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_s0 .INIT=16'h8F88;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 [2]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_s0 .INIT=16'h8F88;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_s0 .INIT=4'hE;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_s0 .INIT=4'hE;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_s0 .INIT=4'h4;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_s0 .INIT=8'hAC;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0 .INIT=8'h5C;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [27]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_4 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0 .INIT=16'h008F;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_4 ),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0 .INIT=8'h3A;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [23]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_4 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0 .INIT=16'h008F;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0 .INIT=8'h5C;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0 .INIT=8'h5C;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0 .INIT=8'h5C;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0 .INIT=8'h5C;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0 .INIT=8'h5C;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0 .INIT=8'h5C;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0 .INIT=8'h5C;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 ),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0 .INIT=8'h3A;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 ),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0 .INIT=8'hCA;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s0  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top1/out_dq_Z [62]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_4 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s0 .INIT=16'hEFFF;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s1 .INIT=16'h0100;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1 .INIT=16'h0001;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s1 .INIT=4'h4;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1 .INIT=16'h0F11;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3 .INIT=4'hE;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3 .INIT=4'hE;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [18]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3 .INIT=16'hFCFA;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s1 .INIT=4'h8;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s1 .INIT=8'h78;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s1 .INIT=16'h7F80;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_6 ),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s1 .INIT=16'h35C0;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_s1 .INIT=16'h7F80;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [0]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [17]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [21]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [20]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [25]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [28]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [7]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [6]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [11]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [10]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [15]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [14]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [19]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [18]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [22]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [26]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [31]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1 .INIT=16'hAC00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [30]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1 .INIT=16'hCA00;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_s1 .INIT=8'h40;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [2]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_s1 .INIT=8'h40;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n222_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n221_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n220_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n219_3 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n217_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n216_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n215_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n214_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n213_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n212_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n211_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n210_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n209_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n208_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n207_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n206_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n205_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n204_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n203_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n202_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n201_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n200_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n199_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n198_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n197_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n196_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n195_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n194_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n193_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n192_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n191_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n190_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n189_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n188_2 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n187_3 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_s1 .INIT=4'h8;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_s1 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s1 .INIT=8'h01;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s2 .INIT=8'h01;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s2 .INIT=4'h1;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [29]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1 .INIT=8'hD0;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.I1(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2 .INIT=4'h1;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [24]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [16]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [13]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [12]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [9]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [8]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [5]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [4]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [2]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1 .INIT=8'h35;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1 .INIT=8'hCA;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_4 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1 .INIT=4'h1;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_6 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s2 .INIT=4'h1;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top1/config_done_Z ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s2 .INIT=16'h0E00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_6 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2 .INIT=16'hF0EE;
LUT2 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s4  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_9 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s4 .INIT=4'h8;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_6 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s2 .INIT=8'h80;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5 .INIT=16'h0100;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [15]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4 .INIT=16'hFFFE;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s1  (
	.I0(\u_psram_top1/cmd_calib ),
	.I1(cmd1),
	.I2(init_calib1),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s1 .INIT=16'h3500;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s2  (
	.I0(\u_psram_top1/cmd_calib ),
	.I1(cmd1),
	.I2(init_calib1),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s2 .INIT=16'hCA00;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_s3 .INIT=16'h0001;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5 .INIT=16'hFFFE;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4 .INIT=16'hFFFE;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s2 .INIT=16'h7F80;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s2 .INIT=16'h1444;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s3 .INIT=16'h000E;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [1]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2 .INIT=8'hE0;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2 .INIT=8'hE0;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 [2]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1 .INIT=16'hFFE0;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s1  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [3]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s1 .INIT=16'hFFE0;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3 .INIT=16'h2A66;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6 .INIT=16'h80FF;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_5 ),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_4 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s3 .INIT=16'h4C33;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0]),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_s3 .INIT=16'h1222;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0]),
	.I2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_s3 .INIT=8'h14;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_psram_top1/calib_Z [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s3 .INIT=8'h6A;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top1/calib_Z [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6 .INIT=8'hF4;
LUT3 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s3  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top1/calib_Z [0]),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s3 .INIT=8'h1A;
LUT4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_s3  (
	.I0(\u_psram_top1/cmd_calib ),
	.I1(cmd1),
	.I2(init_calib1),
	.I3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_8 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_s3 .INIT=16'h35FF;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_15_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [14]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [15])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_15_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [14])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_13_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [13])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_13_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [12])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [10]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [11])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [9]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [10])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [8]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [9])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [8])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_7_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_7_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [5]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [6])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_5_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [4]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [5])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_5_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [4])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [18])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_17_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [16]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [17])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_17_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [16])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_15_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [15])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_15_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [14])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_13_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [13])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_13_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [11]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [12])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [10]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [11])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [9]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [10])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [8]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [9])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [7]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [8])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [7])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [5]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [6])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [4]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [5])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [4])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_31_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n223_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [31])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_30_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [30])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_29_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [29])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_28_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [28])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_27_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [27])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_26_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [26])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_25_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [25])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_24_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [24])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_23_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [23])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_22_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [22])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_21_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [21])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_20_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [20])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_19_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [19])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_18_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [18])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_17_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [17])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_16_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [16])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_15_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [15])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_14_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [14])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_13_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [13])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_12_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [12])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_11_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [11])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_10_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [10])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_9_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [9])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [8])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_7_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [7])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_6_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [6])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_5_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [5])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_4_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [4])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [60])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0  (
	.D(\u_psram_top1/addr_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0  (
	.D(\u_psram_top1/addr_d [19]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0  (
	.D(\u_psram_top1/addr_d [18]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0  (
	.D(\u_psram_top1/addr_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0  (
	.D(\u_psram_top1/addr_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0  (
	.D(\u_psram_top1/addr_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0  (
	.D(\u_psram_top1/addr_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0  (
	.D(\u_psram_top1/addr_d [13]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0  (
	.D(\u_psram_top1/addr_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0  (
	.D(\u_psram_top1/addr_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0  (
	.D(\u_psram_top1/addr_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0  (
	.D(\u_psram_top1/addr_d [9]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0  (
	.D(\u_psram_top1/addr_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0  (
	.D(\u_psram_top1/addr_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0  (
	.D(\u_psram_top1/addr_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0  (
	.D(\u_psram_top1/addr_d [5]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0  (
	.D(\u_psram_top1/addr_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0  (
	.D(\u_psram_top1/addr_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0  (
	.D(\u_psram_top1/addr_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0  (
	.D(\u_psram_top1/addr_d [1]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0  (
	.D(\u_psram_top1/addr_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0  (
	.D(\u_psram_top1/out_dq_Z [62]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q3_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [60]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q3_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q3 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0  (
	.D(\u_psram_top1/out_dq_Z [15]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0  (
	.D(\u_psram_top1/out_dq_Z [16]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1216_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1191_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1_1_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1196_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di1_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5_3_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5 [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/di5_3_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1323_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/readd_Z [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_s0  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [0]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w [7]),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n136_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n298_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n881_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n905_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1332_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/rd_data_valid_d0 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s3  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s3  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n172_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s3  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n173_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3  (
	.D(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3 .INIT=1'b0;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/wr_data_d [24], \u_psram_top1/wr_data_d [16], \u_psram_top1/wr_data_d [8], \u_psram_top1/wr_data_d [0]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n215_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n216_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n217_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n218_3 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/wr_data_d [25], \u_psram_top1/wr_data_d [17], \u_psram_top1/wr_data_d [9], \u_psram_top1/wr_data_d [1]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n211_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n212_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n213_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n214_2 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/wr_data_d [26], \u_psram_top1/wr_data_d [18], \u_psram_top1/wr_data_d [10], \u_psram_top1/wr_data_d [2]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n207_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n208_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n209_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n210_2 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/wr_data_d [27], \u_psram_top1/wr_data_d [19], \u_psram_top1/wr_data_d [11], \u_psram_top1/wr_data_d [3]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n203_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n204_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n205_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n206_2 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_3_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/wr_data_d [28], \u_psram_top1/wr_data_d [20], \u_psram_top1/wr_data_d [12], \u_psram_top1/wr_data_d [4]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n199_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n200_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n201_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n202_2 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_4_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/wr_data_d [29], \u_psram_top1/wr_data_d [21], \u_psram_top1/wr_data_d [13], \u_psram_top1/wr_data_d [5]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n195_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n196_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n197_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n198_2 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/wr_data_d [30], \u_psram_top1/wr_data_d [22], \u_psram_top1/wr_data_d [14], \u_psram_top1/wr_data_d [6]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n191_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n192_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n193_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n194_2 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_6_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/wr_data_d [31], \u_psram_top1/wr_data_d [23], \u_psram_top1/wr_data_d [15], \u_psram_top1/wr_data_d [7]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n187_3 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n188_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n189_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n190_2 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_7_s .INIT_3=16'h0000;
RAM16SDP4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s  (
	.CLK(clk_out),
	.WRE(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n154_7 ),
	.DI({\u_psram_top1/data_mask_d [3:0]}),
	.WAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1:0]}),
	.RAD({GND, GND, \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr [1:0]}),
	.DO({\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n219_3 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n220_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n221_2 , \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n222_2 }));
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s .INIT_0=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s .INIT_1=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s .INIT_2=16'h0000;
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s .INIT_3=16'h0000;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [2]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [1]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 ),
	.Q0(\u_psram_top1/u_psram_wd/out_rwds [0]),
	.Q1(\u_psram_top1/u_psram_wd/rwds_ts_Z [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_5 ),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_5 ),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top1/u_psram_wd/wr_cs [0]),
	.Q1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top1/u_psram_wd/oser4_dq [0]),
	.Q1(\u_psram_top1/u_psram_wd/oser4_dqts [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top1/u_psram_wd/oser4_dq [1]),
	.Q1(\u_psram_top1/u_psram_wd/oser4_dqts [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top1/u_psram_wd/oser4_dq [2]),
	.Q1(\u_psram_top1/u_psram_wd/oser4_dqts [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top1/u_psram_wd/oser4_dq [3]),
	.Q1(\u_psram_top1/u_psram_wd/oser4_dqts [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top1/u_psram_wd/oser4_dq [4]),
	.Q1(\u_psram_top1/u_psram_wd/oser4_dqts [4])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top1/u_psram_wd/oser4_dq [5]),
	.Q1(\u_psram_top1/u_psram_wd/oser4_dqts [5])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top1/u_psram_wd/oser4_dq [6]),
	.Q1(\u_psram_top1/u_psram_wd/oser4_dqts [6])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_5 ),
	.TX1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_5 ),
	.Q0(\u_psram_top1/u_psram_wd/oser4_dq [7]),
	.Q1(\u_psram_top1/u_psram_wd/oser4_dqts [7])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
IDES4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top1/u_psram_wd/in_dq_p [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top1/calib_Z [0]),
	.Q0(\u_psram_top1/rdbk_data_d0 [24]),
	.Q1(\u_psram_top1/rdbk_data_d0 [16]),
	.Q2(\u_psram_top1/rdbk_data_d0 [8]),
	.Q3(\u_psram_top1/rdbk_data_d0 [0])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top1/u_psram_wd/in_dq_p [1]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top1/calib_Z [0]),
	.Q0(\u_psram_top1/rdbk_data_d0 [25]),
	.Q1(\u_psram_top1/rdbk_data_d0 [17]),
	.Q2(\u_psram_top1/rdbk_data_d0 [9]),
	.Q3(\u_psram_top1/rdbk_data_d0 [1])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top1/u_psram_wd/in_dq_p [2]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top1/calib_Z [0]),
	.Q0(\u_psram_top1/rdbk_data_d0 [26]),
	.Q1(\u_psram_top1/rdbk_data_d0 [18]),
	.Q2(\u_psram_top1/rdbk_data_d0 [10]),
	.Q3(\u_psram_top1/rdbk_data_d0 [2])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top1/u_psram_wd/in_dq_p [3]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top1/calib_Z [0]),
	.Q0(\u_psram_top1/rdbk_data_d0 [27]),
	.Q1(\u_psram_top1/rdbk_data_d0 [19]),
	.Q2(\u_psram_top1/rdbk_data_d0 [11]),
	.Q3(\u_psram_top1/rdbk_data_d0 [3])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top1/u_psram_wd/in_dq_p [4]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top1/calib_Z [0]),
	.Q0(\u_psram_top1/rdbk_data_d0 [28]),
	.Q1(\u_psram_top1/rdbk_data_d0 [20]),
	.Q2(\u_psram_top1/rdbk_data_d0 [12]),
	.Q3(\u_psram_top1/rdbk_data_d0 [4])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top1/u_psram_wd/in_dq_p [5]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top1/calib_Z [0]),
	.Q0(\u_psram_top1/rdbk_data_d0 [29]),
	.Q1(\u_psram_top1/rdbk_data_d0 [21]),
	.Q2(\u_psram_top1/rdbk_data_d0 [13]),
	.Q3(\u_psram_top1/rdbk_data_d0 [5])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top1/u_psram_wd/in_dq_p [6]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top1/calib_Z [0]),
	.Q0(\u_psram_top1/rdbk_data_d0 [30]),
	.Q1(\u_psram_top1/rdbk_data_d0 [22]),
	.Q2(\u_psram_top1/rdbk_data_d0 [14]),
	.Q3(\u_psram_top1/rdbk_data_d0 [6])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
IDES4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top1/u_psram_wd/in_dq_p [7]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(\u_psram_top1/calib_Z [0]),
	.Q0(\u_psram_top1/rdbk_data_d0 [31]),
	.Q1(\u_psram_top1/rdbk_data_d0 [23]),
	.Q2(\u_psram_top1/rdbk_data_d0 [15]),
	.Q3(\u_psram_top1/rdbk_data_d0 [7])
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
OSER4 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen  (
	.D0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ),
	.D1(VCC),
	.D2(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0 ),
	.D3(VCC),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top1/u_psram_wd/clk_out [0]),
	.Q1(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen_1_Q1 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen .GSREN="false";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen .LSREN="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen .HWL="true";
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen .TXCLK_POL=1'b0;
LUT1 \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_s2  (
	.I0(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.F(\u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_6 )
);
defparam \u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/n864_s2 .INIT=2'h1;
LUT4 \u_psram_top1/u_psram_init/n159_s0  (
	.I0(\u_psram_top1/u_psram_init/n159_4 ),
	.I1(\u_psram_top1/u_psram_init/n159_5 ),
	.I2(\u_psram_top1/u_psram_init/n159_6 ),
	.I3(\u_psram_top1/u_psram_init/n159_7 ),
	.F(\u_psram_top1/u_psram_init/n159_3 )
);
defparam \u_psram_top1/u_psram_init/n159_s0 .INIT=16'h8000;
LUT3 \u_psram_top1/u_psram_init/n242_s0  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top1/u_psram_init/n242_6 ),
	.F(\u_psram_top1/u_psram_init/n242_3 )
);
defparam \u_psram_top1/u_psram_init/n242_s0 .INIT=8'h80;
LUT3 \u_psram_top1/u_psram_init/out_dq_Z_15_s  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [2]),
	.I2(\u_psram_top1/u_psram_init/out_dq_Z_15_5 ),
	.F(\u_psram_top1/out_dq_Z [15])
);
defparam \u_psram_top1/u_psram_init/out_dq_Z_15_s .INIT=8'h40;
LUT3 \u_psram_top1/u_psram_init/n484_s0  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top1/u_psram_init/n484_6 ),
	.F(\u_psram_top1/u_psram_init/n484_3 )
);
defparam \u_psram_top1/u_psram_init/n484_s0 .INIT=8'h80;
LUT4 \u_psram_top1/u_psram_init/n529_s0  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top1/u_psram_init/n529_4 ),
	.I3(\u_psram_top1/u_psram_init/n529_5 ),
	.F(\u_psram_top1/u_psram_init/n529_3 )
);
defparam \u_psram_top1/u_psram_init/n529_s0 .INIT=16'h1000;
LUT3 \u_psram_top1/u_psram_init/n858_s0  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n858_4 ),
	.F(\u_psram_top1/u_psram_init/n858_3 )
);
defparam \u_psram_top1/u_psram_init/n858_s0 .INIT=8'h80;
LUT2 \u_psram_top1/u_psram_init/n920_s0  (
	.I0(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top1/u_psram_init/n920_3 )
);
defparam \u_psram_top1/u_psram_init/n920_s0 .INIT=4'hE;
LUT2 \u_psram_top1/u_psram_init/n937_s1  (
	.I0(\u_psram_top1/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top1/u_psram_init/n937_5 ),
	.F(\u_psram_top1/u_psram_init/n937_4 )
);
defparam \u_psram_top1/u_psram_init/n937_s1 .INIT=4'h1;
LUT4 \u_psram_top1/u_psram_init/n958_s0  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [1]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [2]),
	.I2(\u_psram_top1/readd_Z [0]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [0]),
	.F(\u_psram_top1/u_psram_init/n958_3 )
);
defparam \u_psram_top1/u_psram_init/n958_s0 .INIT=16'h00FE;
LUT4 \u_psram_top1/u_psram_init/n973_s0  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top1/u_psram_init/n973_4 ),
	.I2(\u_psram_top1/u_psram_init/n973_5 ),
	.I3(\u_psram_top1/u_psram_init/n973_6 ),
	.F(\u_psram_top1/u_psram_init/n973_3 )
);
defparam \u_psram_top1/u_psram_init/n973_s0 .INIT=16'h4000;
LUT3 \u_psram_top1/u_psram_init/n1118_s0  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top1/u_psram_init/n1118_4 ),
	.I2(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1118_3 )
);
defparam \u_psram_top1/u_psram_init/n1118_s0 .INIT=8'h80;
LUT3 \u_psram_top1/u_psram_init/n1151_s0  (
	.I0(\u_psram_top1/u_psram_init/n858_4 ),
	.I1(\u_psram_top1/u_psram_init/n1151_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1151_3 )
);
defparam \u_psram_top1/u_psram_init/n1151_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1152_s0  (
	.I0(\u_psram_top1/u_psram_init/n1151_4 ),
	.I1(\u_psram_top1/u_psram_init/n1152_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1152_3 )
);
defparam \u_psram_top1/u_psram_init/n1152_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1153_s0  (
	.I0(\u_psram_top1/u_psram_init/n1151_4 ),
	.I1(\u_psram_top1/u_psram_init/n1153_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1153_3 )
);
defparam \u_psram_top1/u_psram_init/n1153_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1154_s0  (
	.I0(\u_psram_top1/u_psram_init/n1151_4 ),
	.I1(\u_psram_top1/u_psram_init/n1154_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1154_3 )
);
defparam \u_psram_top1/u_psram_init/n1154_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1155_s0  (
	.I0(\u_psram_top1/u_psram_init/n1151_4 ),
	.I1(\u_psram_top1/u_psram_init/n1155_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1155_3 )
);
defparam \u_psram_top1/u_psram_init/n1155_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1156_s0  (
	.I0(\u_psram_top1/u_psram_init/n1151_4 ),
	.I1(\u_psram_top1/u_psram_init/n1156_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1156_3 )
);
defparam \u_psram_top1/u_psram_init/n1156_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1157_s0  (
	.I0(\u_psram_top1/u_psram_init/n1151_4 ),
	.I1(\u_psram_top1/u_psram_init/n1157_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1157_3 )
);
defparam \u_psram_top1/u_psram_init/n1157_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1158_s0  (
	.I0(\u_psram_top1/u_psram_init/n1151_4 ),
	.I1(\u_psram_top1/u_psram_init/n1158_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1158_3 )
);
defparam \u_psram_top1/u_psram_init/n1158_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1159_s0  (
	.I0(\u_psram_top1/u_psram_init/n858_4 ),
	.I1(\u_psram_top1/u_psram_init/n1159_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1159_3 )
);
defparam \u_psram_top1/u_psram_init/n1159_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1160_s0  (
	.I0(\u_psram_top1/u_psram_init/n1152_4 ),
	.I1(\u_psram_top1/u_psram_init/n1159_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1160_3 )
);
defparam \u_psram_top1/u_psram_init/n1160_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1161_s0  (
	.I0(\u_psram_top1/u_psram_init/n1153_4 ),
	.I1(\u_psram_top1/u_psram_init/n1159_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1161_3 )
);
defparam \u_psram_top1/u_psram_init/n1161_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1162_s0  (
	.I0(\u_psram_top1/u_psram_init/n1154_4 ),
	.I1(\u_psram_top1/u_psram_init/n1159_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1162_3 )
);
defparam \u_psram_top1/u_psram_init/n1162_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1163_s0  (
	.I0(\u_psram_top1/u_psram_init/n1155_4 ),
	.I1(\u_psram_top1/u_psram_init/n1159_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1163_3 )
);
defparam \u_psram_top1/u_psram_init/n1163_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1164_s0  (
	.I0(\u_psram_top1/u_psram_init/n1156_4 ),
	.I1(\u_psram_top1/u_psram_init/n1159_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1164_3 )
);
defparam \u_psram_top1/u_psram_init/n1164_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1165_s0  (
	.I0(\u_psram_top1/u_psram_init/n1157_4 ),
	.I1(\u_psram_top1/u_psram_init/n1159_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1165_3 )
);
defparam \u_psram_top1/u_psram_init/n1165_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1166_s0  (
	.I0(\u_psram_top1/u_psram_init/n1158_4 ),
	.I1(\u_psram_top1/u_psram_init/n1159_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1166_3 )
);
defparam \u_psram_top1/u_psram_init/n1166_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1167_s0  (
	.I0(\u_psram_top1/u_psram_init/n858_4 ),
	.I1(\u_psram_top1/u_psram_init/n1167_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1167_3 )
);
defparam \u_psram_top1/u_psram_init/n1167_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1168_s0  (
	.I0(\u_psram_top1/u_psram_init/n1152_4 ),
	.I1(\u_psram_top1/u_psram_init/n1167_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1168_3 )
);
defparam \u_psram_top1/u_psram_init/n1168_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1169_s0  (
	.I0(\u_psram_top1/u_psram_init/n1153_4 ),
	.I1(\u_psram_top1/u_psram_init/n1167_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1169_3 )
);
defparam \u_psram_top1/u_psram_init/n1169_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1170_s0  (
	.I0(\u_psram_top1/u_psram_init/n1154_4 ),
	.I1(\u_psram_top1/u_psram_init/n1167_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1170_3 )
);
defparam \u_psram_top1/u_psram_init/n1170_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1171_s0  (
	.I0(\u_psram_top1/u_psram_init/n1155_4 ),
	.I1(\u_psram_top1/u_psram_init/n1167_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1171_3 )
);
defparam \u_psram_top1/u_psram_init/n1171_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1172_s0  (
	.I0(\u_psram_top1/u_psram_init/n1156_4 ),
	.I1(\u_psram_top1/u_psram_init/n1167_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1172_3 )
);
defparam \u_psram_top1/u_psram_init/n1172_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1173_s0  (
	.I0(\u_psram_top1/u_psram_init/n1157_4 ),
	.I1(\u_psram_top1/u_psram_init/n1167_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1173_3 )
);
defparam \u_psram_top1/u_psram_init/n1173_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1174_s0  (
	.I0(\u_psram_top1/u_psram_init/n1158_4 ),
	.I1(\u_psram_top1/u_psram_init/n1167_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1174_3 )
);
defparam \u_psram_top1/u_psram_init/n1174_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1175_s0  (
	.I0(\u_psram_top1/u_psram_init/n858_4 ),
	.I1(\u_psram_top1/u_psram_init/n1175_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1175_3 )
);
defparam \u_psram_top1/u_psram_init/n1175_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1176_s0  (
	.I0(\u_psram_top1/u_psram_init/n1152_4 ),
	.I1(\u_psram_top1/u_psram_init/n1175_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1176_3 )
);
defparam \u_psram_top1/u_psram_init/n1176_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1177_s0  (
	.I0(\u_psram_top1/u_psram_init/n1153_4 ),
	.I1(\u_psram_top1/u_psram_init/n1175_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1177_3 )
);
defparam \u_psram_top1/u_psram_init/n1177_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1178_s0  (
	.I0(\u_psram_top1/u_psram_init/n1154_4 ),
	.I1(\u_psram_top1/u_psram_init/n1175_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1178_3 )
);
defparam \u_psram_top1/u_psram_init/n1178_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1179_s0  (
	.I0(\u_psram_top1/u_psram_init/n1155_4 ),
	.I1(\u_psram_top1/u_psram_init/n1175_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1179_3 )
);
defparam \u_psram_top1/u_psram_init/n1179_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1180_s0  (
	.I0(\u_psram_top1/u_psram_init/n1156_4 ),
	.I1(\u_psram_top1/u_psram_init/n1175_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1180_3 )
);
defparam \u_psram_top1/u_psram_init/n1180_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1181_s0  (
	.I0(\u_psram_top1/u_psram_init/n1157_4 ),
	.I1(\u_psram_top1/u_psram_init/n1175_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1181_3 )
);
defparam \u_psram_top1/u_psram_init/n1181_s0 .INIT=8'hF8;
LUT3 \u_psram_top1/u_psram_init/n1182_s0  (
	.I0(\u_psram_top1/u_psram_init/n1158_4 ),
	.I1(\u_psram_top1/u_psram_init/n1175_4 ),
	.I2(\u_psram_top1/u_psram_init/n1579_8 ),
	.F(\u_psram_top1/u_psram_init/n1182_3 )
);
defparam \u_psram_top1/u_psram_init/n1182_s0 .INIT=8'hF8;
LUT2 \u_psram_top1/u_psram_init/n1328_s0  (
	.I0(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I1(\u_psram_top1/u_psram_init/n1579_4 ),
	.F(\u_psram_top1/u_psram_init/n1328_3 )
);
defparam \u_psram_top1/u_psram_init/n1328_s0 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_init/wr_data_31_s3  (
	.I0(\u_psram_top1/u_psram_init/n529_3 ),
	.I1(\u_psram_top1/u_psram_init/wr_data_31_6 ),
	.F(\u_psram_top1/u_psram_init/wr_data_31_5 )
);
defparam \u_psram_top1/u_psram_init/wr_data_31_s3 .INIT=4'hB;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s3  (
	.I0(\u_psram_top1/rd_data_valid_calib ),
	.I1(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top1/cmd_en_calib ),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_8 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s3 .INIT=16'hFFF8;
LUT3 \u_psram_top1/u_psram_init/VALUE_0_s3  (
	.I0(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top1/u_psram_init/adjust_over [0]),
	.F(\u_psram_top1/u_psram_init/VALUE_0_5 )
);
defparam \u_psram_top1/u_psram_init/VALUE_0_s3 .INIT=8'hFE;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s3  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_9 ),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_10 ),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_11 ),
	.I3(\u_psram_top1/u_psram_init/read_over ),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_8 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s3 .INIT=16'hFFE0;
LUT3 \u_psram_top1/u_psram_init/n_state.TVCS_WAITE_s15  (
	.I0(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE ),
	.I2(\u_psram_top1/u_psram_init/c_state.IDLE ),
	.F(\u_psram_top1/u_psram_init/n_state.TVCS_WAITE )
);
defparam \u_psram_top1/u_psram_init/n_state.TVCS_WAITE_s15 .INIT=8'hF4;
LUT4 \u_psram_top1/u_psram_init/n_state.CONFIG_CR_s14  (
	.I0(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top1/u_psram_init/Tvcs_done ),
	.I2(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE ),
	.I3(\u_psram_top1/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top1/u_psram_init/n_state.CONFIG_CR )
);
defparam \u_psram_top1/u_psram_init/n_state.CONFIG_CR_s14 .INIT=16'hF5C0;
LUT4 \u_psram_top1/u_psram_init/n_state.WRITE_DATA_s14  (
	.I0(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top1/u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_top1/config_done_Z ),
	.I3(\u_psram_top1/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top1/u_psram_init/n_state.WRITE_DATA )
);
defparam \u_psram_top1/u_psram_init/n_state.WRITE_DATA_s14 .INIT=16'hF444;
LUT3 \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_s15  (
	.I0(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_23 ),
	.F(\u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA )
);
defparam \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_s15 .INIT=8'h4F;
LUT4 \u_psram_top1/u_psram_init/n_state.ADJUST_PHASE_WAITE_s14  (
	.I0(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top1/u_psram_init/read_over ),
	.I2(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.I3(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top1/u_psram_init/n_state.ADJUST_PHASE_WAITE )
);
defparam \u_psram_top1/u_psram_init/n_state.ADJUST_PHASE_WAITE_s14 .INIT=16'hF5C0;
LUT3 \u_psram_top1/u_psram_init/n_state.ADJUST_PHASE_s15  (
	.I0(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE ),
	.I2(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top1/u_psram_init/n_state.ADJUST_PHASE )
);
defparam \u_psram_top1/u_psram_init/n_state.ADJUST_PHASE_s15 .INIT=8'hF4;
LUT4 \u_psram_top1/u_psram_init/n_state.INIT_CALIB_WAITE_s15  (
	.I0(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE ),
	.I1(\u_psram_top1/u_psram_init/calib_done [0]),
	.I2(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I3(\u_psram_top1/u_psram_init/c_state.INIT_CALIB_WAITE ),
	.F(\u_psram_top1/u_psram_init/n_state.INIT_CALIB_WAITE )
);
defparam \u_psram_top1/u_psram_init/n_state.INIT_CALIB_WAITE_s15 .INIT=16'h8F88;
LUT4 \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE_s15  (
	.I0(\u_psram_top1/u_psram_init/phase_over ),
	.I1(\u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 ),
	.I2(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I3(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE )
);
defparam \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE_s15 .INIT=16'h8F88;
LUT4 \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_s14  (
	.I0(\u_psram_top1/u_psram_init/delay_wait_over [0]),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_top1/u_psram_init/n_state.IDLE_19 ),
	.I3(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_top1/u_psram_init/n_state.ADJUST_DELAY )
);
defparam \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_s14 .INIT=16'h8F88;
LUT2 \u_psram_top1/u_psram_init/n_state.INIT_CALIB_DONE_s15  (
	.I0(\u_psram_top1/u_psram_init/c_state.INIT_CALIB_WAITE ),
	.I1(\u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE ),
	.F(\u_psram_top1/u_psram_init/n_state.INIT_CALIB_DONE )
);
defparam \u_psram_top1/u_psram_init/n_state.INIT_CALIB_DONE_s15 .INIT=4'hE;
LUT2 \u_psram_top1/u_psram_init/n1094_s1  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/read_over ),
	.F(\u_psram_top1/u_psram_init/n1094_5 )
);
defparam \u_psram_top1/u_psram_init/n1094_s1 .INIT=4'h1;
LUT3 \u_psram_top1/u_psram_init/n1093_s1  (
	.I0(\u_psram_top1/u_psram_init/read_over ),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top1/u_psram_init/n1093_5 )
);
defparam \u_psram_top1/u_psram_init/n1093_s1 .INIT=8'h14;
LUT4 \u_psram_top1/u_psram_init/n1092_s1  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/read_over ),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n1092_5 )
);
defparam \u_psram_top1/u_psram_init/n1092_s1 .INIT=16'h0708;
LUT3 \u_psram_top1/u_psram_init/n1091_s1  (
	.I0(\u_psram_top1/u_psram_init/read_over ),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_top1/u_psram_init/n1091_6 ),
	.F(\u_psram_top1/u_psram_init/n1091_5 )
);
defparam \u_psram_top1/u_psram_init/n1091_s1 .INIT=8'h14;
LUT3 \u_psram_top1/u_psram_init/n1090_s1  (
	.I0(\u_psram_top1/u_psram_init/read_over ),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n1090_8 ),
	.F(\u_psram_top1/u_psram_init/n1090_5 )
);
defparam \u_psram_top1/u_psram_init/n1090_s1 .INIT=8'h14;
LUT4 \u_psram_top1/u_psram_init/n1089_s1  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [4]),
	.I1(\u_psram_top1/u_psram_init/n1090_8 ),
	.I2(\u_psram_top1/u_psram_init/read_over ),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top1/u_psram_init/n1089_5 )
);
defparam \u_psram_top1/u_psram_init/n1089_s1 .INIT=16'h0708;
LUT4 \u_psram_top1/u_psram_init/n908_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top1/cmd_en_calib ),
	.F(\u_psram_top1/u_psram_init/n908_6 )
);
defparam \u_psram_top1/u_psram_init/n908_s2 .INIT=16'h008F;
LUT4 \u_psram_top1/u_psram_init/n907_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top1/cmd_en_calib ),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_top1/u_psram_init/n907_6 )
);
defparam \u_psram_top1/u_psram_init/n907_s2 .INIT=16'h0B0C;
LUT4 \u_psram_top1/u_psram_init/n874_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top1/u_psram_init/n875_6 ),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top1/u_psram_init/timer_cnt1 [3]),
	.F(\u_psram_top1/u_psram_init/n874_5 )
);
defparam \u_psram_top1/u_psram_init/n874_s1 .INIT=16'h0708;
LUT4 \u_psram_top1/u_psram_init/n872_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top1/u_psram_init/n873_8 ),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top1/u_psram_init/timer_cnt1 [5]),
	.F(\u_psram_top1/u_psram_init/n872_5 )
);
defparam \u_psram_top1/u_psram_init/n872_s1 .INIT=16'h0708;
LUT2 \u_psram_top1/u_psram_init/n794_s1  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_top1/u_psram_init/n794_5 )
);
defparam \u_psram_top1/u_psram_init/n794_s1 .INIT=4'h1;
LUT3 \u_psram_top1/u_psram_init/n793_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/read_cnt [0]),
	.I2(\u_psram_top1/u_psram_init/read_cnt [1]),
	.F(\u_psram_top1/u_psram_init/n793_5 )
);
defparam \u_psram_top1/u_psram_init/n793_s1 .INIT=8'h14;
LUT4 \u_psram_top1/u_psram_init/n792_s1  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top1/u_psram_init/read_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n792_5 )
);
defparam \u_psram_top1/u_psram_init/n792_s1 .INIT=16'h0708;
LUT3 \u_psram_top1/u_psram_init/n791_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/read_cnt [3]),
	.I2(\u_psram_top1/u_psram_init/n791_6 ),
	.F(\u_psram_top1/u_psram_init/n791_5 )
);
defparam \u_psram_top1/u_psram_init/n791_s1 .INIT=8'h14;
LUT4 \u_psram_top1/u_psram_init/n790_s1  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/n791_6 ),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top1/u_psram_init/read_cnt [4]),
	.F(\u_psram_top1/u_psram_init/n790_5 )
);
defparam \u_psram_top1/u_psram_init/n790_s1 .INIT=16'h0708;
LUT3 \u_psram_top1/u_psram_init/n789_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/read_cnt [5]),
	.I2(\u_psram_top1/u_psram_init/read_over_9 ),
	.F(\u_psram_top1/u_psram_init/n789_5 )
);
defparam \u_psram_top1/u_psram_init/n789_s1 .INIT=8'h14;
LUT3 \u_psram_top1/u_psram_init/n788_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/read_cnt [6]),
	.I2(\u_psram_top1/u_psram_init/n788_6 ),
	.F(\u_psram_top1/u_psram_init/n788_5 )
);
defparam \u_psram_top1/u_psram_init/n788_s1 .INIT=8'h14;
LUT4 \u_psram_top1/u_psram_init/n787_s1  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [6]),
	.I1(\u_psram_top1/u_psram_init/n788_6 ),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top1/u_psram_init/read_cnt [7]),
	.F(\u_psram_top1/u_psram_init/n787_5 )
);
defparam \u_psram_top1/u_psram_init/n787_s1 .INIT=16'h0708;
LUT4 \u_psram_top1/u_psram_init/n786_s1  (
	.I0(\u_psram_top1/u_psram_init/n788_6 ),
	.I1(\u_psram_top1/u_psram_init/n786_6 ),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_top1/u_psram_init/read_cnt [8]),
	.F(\u_psram_top1/u_psram_init/n786_5 )
);
defparam \u_psram_top1/u_psram_init/n786_s1 .INIT=16'h0708;
LUT2 \u_psram_top1/u_psram_init/n674_s2  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top1/u_psram_init/n674_7 ),
	.F(\u_psram_top1/u_psram_init/n674_6 )
);
defparam \u_psram_top1/u_psram_init/n674_s2 .INIT=4'h4;
LUT3 \u_psram_top1/u_psram_init/n191_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n191_5 )
);
defparam \u_psram_top1/u_psram_init/n191_s1 .INIT=8'h78;
LUT4 \u_psram_top1/u_psram_init/n190_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top1/u_psram_init/n190_5 )
);
defparam \u_psram_top1/u_psram_init/n190_s1 .INIT=16'h7F80;
LUT3 \u_psram_top1/u_psram_init/n188_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top1/u_psram_init/n189_6 ),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [5]),
	.F(\u_psram_top1/u_psram_init/n188_5 )
);
defparam \u_psram_top1/u_psram_init/n188_s1 .INIT=8'h78;
LUT4 \u_psram_top1/u_psram_init/n187_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top1/u_psram_init/n189_6 ),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [6]),
	.F(\u_psram_top1/u_psram_init/n187_5 )
);
defparam \u_psram_top1/u_psram_init/n187_s1 .INIT=16'h7F80;
LUT3 \u_psram_top1/u_psram_init/n185_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top1/u_psram_init/n186_6 ),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [8]),
	.F(\u_psram_top1/u_psram_init/n185_5 )
);
defparam \u_psram_top1/u_psram_init/n185_s1 .INIT=8'h78;
LUT4 \u_psram_top1/u_psram_init/n183_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [9]),
	.I1(\u_psram_top1/u_psram_init/n186_6 ),
	.I2(\u_psram_top1/u_psram_init/n184_6 ),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [10]),
	.F(\u_psram_top1/u_psram_init/n183_5 )
);
defparam \u_psram_top1/u_psram_init/n183_s1 .INIT=16'h7F80;
LUT3 \u_psram_top1/u_psram_init/n182_s1  (
	.I0(\u_psram_top1/u_psram_init/n186_6 ),
	.I1(\u_psram_top1/u_psram_init/n182_8 ),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top1/u_psram_init/n182_5 )
);
defparam \u_psram_top1/u_psram_init/n182_s1 .INIT=8'h78;
LUT3 \u_psram_top1/u_psram_init/n180_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top1/u_psram_init/n181_6 ),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top1/u_psram_init/n180_5 )
);
defparam \u_psram_top1/u_psram_init/n180_s1 .INIT=8'h78;
LUT2 \u_psram_top1/u_psram_init/n957_s1  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [1]),
	.F(\u_psram_top1/u_psram_init/n957_5 )
);
defparam \u_psram_top1/u_psram_init/n957_s1 .INIT=4'h6;
LUT3 \u_psram_top1/u_psram_init/n956_s1  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n956_5 )
);
defparam \u_psram_top1/u_psram_init/n956_s1 .INIT=8'h78;
LUT3 \u_psram_top1/u_psram_init/out_dq_Z_16_s  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [2]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [3]),
	.I2(\u_psram_top1/u_psram_init/out_dq_Z_16_4 ),
	.F(\u_psram_top1/out_dq_Z [16])
);
defparam \u_psram_top1/u_psram_init/out_dq_Z_16_s .INIT=8'h40;
LUT3 \u_psram_top1/u_psram_init/n497_s1  (
	.I0(\u_psram_top1/u_psram_init/n484_3 ),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top1/u_psram_init/n497_5 )
);
defparam \u_psram_top1/u_psram_init/n497_s1 .INIT=8'hBE;
LUT4 \u_psram_top1/u_psram_init/n495_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top1/u_psram_init/n529_4 ),
	.I2(\u_psram_top1/u_psram_init/n484_3 ),
	.I3(\u_psram_top1/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top1/u_psram_init/n495_5 )
);
defparam \u_psram_top1/u_psram_init/n495_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top1/u_psram_init/n255_s1  (
	.I0(\u_psram_top1/u_psram_init/n242_3 ),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top1/u_psram_init/n255_5 )
);
defparam \u_psram_top1/u_psram_init/n255_s1 .INIT=8'hBE;
LUT4 \u_psram_top1/u_psram_init/n254_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/n242_3 ),
	.I3(\u_psram_top1/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n254_5 )
);
defparam \u_psram_top1/u_psram_init/n254_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top1/u_psram_init/n253_s1  (
	.I0(\u_psram_top1/u_psram_init/n242_3 ),
	.I1(\u_psram_top1/u_psram_init/n253_6 ),
	.I2(\u_psram_top1/u_psram_init/timer_cnt [3]),
	.F(\u_psram_top1/u_psram_init/n253_5 )
);
defparam \u_psram_top1/u_psram_init/n253_s1 .INIT=8'hBE;
LUT4 \u_psram_top1/u_psram_init/n178_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [14]),
	.I1(\u_psram_top1/u_psram_init/n181_6 ),
	.I2(\u_psram_top1/u_psram_init/n179_6 ),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top1/u_psram_init/n178_5 )
);
defparam \u_psram_top1/u_psram_init/n178_s1 .INIT=16'h7F80;
LUT2 \u_psram_top1/u_psram_init/n679_s1  (
	.I0(\u_psram_top1/u_psram_init/n529_3 ),
	.I1(\u_psram_top1/u_psram_init/wr_data_31_6 ),
	.F(\u_psram_top1/u_psram_init/n679_5 )
);
defparam \u_psram_top1/u_psram_init/n679_s1 .INIT=4'hE;
LUT4 \u_psram_top1/u_psram_init/n1579_s1  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [0]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [1]),
	.I2(\u_psram_top1/u_psram_init/n1579_5 ),
	.I3(\u_psram_top1/u_psram_init/n1579_6 ),
	.F(\u_psram_top1/u_psram_init/n1579_4 )
);
defparam \u_psram_top1/u_psram_init/n1579_s1 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/n159_s1  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top1/u_psram_init/n159_4 )
);
defparam \u_psram_top1/u_psram_init/n159_s1 .INIT=16'h0001;
LUT4 \u_psram_top1/u_psram_init/n159_s2  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [10]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top1/u_psram_init/n159_5 )
);
defparam \u_psram_top1/u_psram_init/n159_s2 .INIT=16'h0001;
LUT4 \u_psram_top1/u_psram_init/n159_s3  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [13]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [14]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top1/u_psram_init/n159_6 )
);
defparam \u_psram_top1/u_psram_init/n159_s3 .INIT=16'h0100;
LUT4 \u_psram_top1/u_psram_init/n159_s4  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_top1/u_psram_init/n159_7 )
);
defparam \u_psram_top1/u_psram_init/n159_s4 .INIT=16'h0001;
LUT4 \u_psram_top1/u_psram_init/out_dq_Z_15_s0  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt [5]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt [4]),
	.F(\u_psram_top1/u_psram_init/out_dq_Z_15_5 )
);
defparam \u_psram_top1/u_psram_init/out_dq_Z_15_s0 .INIT=16'h0100;
LUT2 \u_psram_top1/u_psram_init/n529_s1  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top1/u_psram_init/n529_4 )
);
defparam \u_psram_top1/u_psram_init/n529_s1 .INIT=4'h8;
LUT2 \u_psram_top1/u_psram_init/n529_s2  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top1/u_psram_init/n529_5 )
);
defparam \u_psram_top1/u_psram_init/n529_s2 .INIT=4'h4;
LUT3 \u_psram_top1/u_psram_init/n858_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n858_4 )
);
defparam \u_psram_top1/u_psram_init/n858_s1 .INIT=8'h80;
LUT4 \u_psram_top1/u_psram_init/n937_s2  (
	.I0(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [0]),
	.I3(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top1/u_psram_init/n937_5 )
);
defparam \u_psram_top1/u_psram_init/n937_s2 .INIT=16'h0F77;
LUT4 \u_psram_top1/u_psram_init/n973_s1  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [4]),
	.F(\u_psram_top1/u_psram_init/n973_4 )
);
defparam \u_psram_top1/u_psram_init/n973_s1 .INIT=16'h1001;
LUT4 \u_psram_top1/u_psram_init/n973_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [2]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [3]),
	.F(\u_psram_top1/u_psram_init/n973_5 )
);
defparam \u_psram_top1/u_psram_init/n973_s2 .INIT=16'h9009;
LUT4 \u_psram_top1/u_psram_init/n973_s3  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [0]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [1]),
	.F(\u_psram_top1/u_psram_init/n973_6 )
);
defparam \u_psram_top1/u_psram_init/n973_s3 .INIT=16'h9009;
LUT4 \u_psram_top1/u_psram_init/n1118_s1  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [1]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [2]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [3]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [4]),
	.F(\u_psram_top1/u_psram_init/n1118_4 )
);
defparam \u_psram_top1/u_psram_init/n1118_s1 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/n1118_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [0]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top1/u_psram_init/n1118_5 )
);
defparam \u_psram_top1/u_psram_init/n1118_s2 .INIT=16'h0100;
LUT3 \u_psram_top1/u_psram_init/n1151_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n1118_3 ),
	.F(\u_psram_top1/u_psram_init/n1151_4 )
);
defparam \u_psram_top1/u_psram_init/n1151_s1 .INIT=8'h80;
LUT3 \u_psram_top1/u_psram_init/n1152_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n1152_4 )
);
defparam \u_psram_top1/u_psram_init/n1152_s1 .INIT=8'h40;
LUT3 \u_psram_top1/u_psram_init/n1153_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.I2(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n1153_4 )
);
defparam \u_psram_top1/u_psram_init/n1153_s1 .INIT=8'h40;
LUT3 \u_psram_top1/u_psram_init/n1154_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n1154_4 )
);
defparam \u_psram_top1/u_psram_init/n1154_s1 .INIT=8'h10;
LUT3 \u_psram_top1/u_psram_init/n1155_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top1/u_psram_init/n1155_4 )
);
defparam \u_psram_top1/u_psram_init/n1155_s1 .INIT=8'h40;
LUT3 \u_psram_top1/u_psram_init/n1156_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.I2(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.F(\u_psram_top1/u_psram_init/n1156_4 )
);
defparam \u_psram_top1/u_psram_init/n1156_s1 .INIT=8'h10;
LUT3 \u_psram_top1/u_psram_init/n1157_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.I2(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top1/u_psram_init/n1157_4 )
);
defparam \u_psram_top1/u_psram_init/n1157_s1 .INIT=8'h10;
LUT3 \u_psram_top1/u_psram_init/n1158_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n1158_4 )
);
defparam \u_psram_top1/u_psram_init/n1158_s1 .INIT=8'h01;
LUT3 \u_psram_top1/u_psram_init/n1159_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n1118_3 ),
	.F(\u_psram_top1/u_psram_init/n1159_4 )
);
defparam \u_psram_top1/u_psram_init/n1159_s1 .INIT=8'h40;
LUT3 \u_psram_top1/u_psram_init/n1167_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [4]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top1/u_psram_init/n1118_3 ),
	.F(\u_psram_top1/u_psram_init/n1167_4 )
);
defparam \u_psram_top1/u_psram_init/n1167_s1 .INIT=8'h40;
LUT3 \u_psram_top1/u_psram_init/n1175_s1  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n1118_3 ),
	.F(\u_psram_top1/u_psram_init/n1175_4 )
);
defparam \u_psram_top1/u_psram_init/n1175_s1 .INIT=8'h10;
LUT4 \u_psram_top1/u_psram_init/wr_data_31_s4  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt1 [5]),
	.I2(\u_psram_top1/u_psram_init/wr_data_31_9 ),
	.I3(\u_psram_top1/u_psram_init/n873_8 ),
	.F(\u_psram_top1/u_psram_init/wr_data_31_6 )
);
defparam \u_psram_top1/u_psram_init/wr_data_31_s4 .INIT=16'h0100;
LUT3 \u_psram_top1/u_psram_init/read_over_s4  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/read_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n791_6 ),
	.F(\u_psram_top1/u_psram_init/read_over_9 )
);
defparam \u_psram_top1/u_psram_init/read_over_s4 .INIT=8'h80;
LUT4 \u_psram_top1/u_psram_init/read_over_s5  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [5]),
	.I1(\u_psram_top1/u_psram_init/read_cnt [6]),
	.I2(\u_psram_top1/u_psram_init/read_cnt [7]),
	.I3(\u_psram_top1/u_psram_init/read_cnt [8]),
	.F(\u_psram_top1/u_psram_init/read_over_10 )
);
defparam \u_psram_top1/u_psram_init/read_over_s5 .INIT=16'h0001;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s4  (
	.I0(\u_psram_top1/rd_data_d [29]),
	.I1(\u_psram_top1/rd_data_d [31]),
	.I2(\u_psram_top1/rd_data_d [30]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_12 ),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_9 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s4 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s5  (
	.I0(\u_psram_top1/rd_data_d [30]),
	.I1(\u_psram_top1/rd_data_d [29]),
	.I2(\u_psram_top1/rd_data_d [31]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_13 ),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_10 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s5 .INIT=16'h4000;
LUT2 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s6  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_14 ),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_15 ),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_11 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s6 .INIT=4'h8;
LUT3 \u_psram_top1/u_psram_init/n_state.IDLE_s15  (
	.I0(\u_psram_top1/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top1/u_psram_init/n_state.IDLE_21 ),
	.I2(\u_psram_top1/u_psram_init/n_state.IDLE_22 ),
	.F(\u_psram_top1/u_psram_init/n_state.IDLE_19 )
);
defparam \u_psram_top1/u_psram_init/n_state.IDLE_s15 .INIT=8'h80;
LUT2 \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE_s16  (
	.I0(\u_psram_top1/u_psram_init/calib_done [0]),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE ),
	.F(\u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE_20 )
);
defparam \u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE_s16 .INIT=4'h4;
LUT3 \u_psram_top1/u_psram_init/n1091_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n1091_6 )
);
defparam \u_psram_top1/u_psram_init/n1091_s2 .INIT=8'h80;
LUT2 \u_psram_top1/u_psram_init/n875_s2  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top1/u_psram_init/n875_6 )
);
defparam \u_psram_top1/u_psram_init/n875_s2 .INIT=4'h8;
LUT3 \u_psram_top1/u_psram_init/n791_s2  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/read_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n791_6 )
);
defparam \u_psram_top1/u_psram_init/n791_s2 .INIT=8'h80;
LUT4 \u_psram_top1/u_psram_init/n788_s2  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/read_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/read_cnt [5]),
	.I3(\u_psram_top1/u_psram_init/n791_6 ),
	.F(\u_psram_top1/u_psram_init/n788_6 )
);
defparam \u_psram_top1/u_psram_init/n788_s2 .INIT=16'h8000;
LUT2 \u_psram_top1/u_psram_init/n786_s2  (
	.I0(\u_psram_top1/u_psram_init/read_cnt [6]),
	.I1(\u_psram_top1/u_psram_init/read_cnt [7]),
	.F(\u_psram_top1/u_psram_init/n786_6 )
);
defparam \u_psram_top1/u_psram_init/n786_s2 .INIT=4'h8;
LUT4 \u_psram_top1/u_psram_init/n674_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt0 [2]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top1/u_psram_init/n674_7 )
);
defparam \u_psram_top1/u_psram_init/n674_s3 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/n189_s2  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top1/u_psram_init/n189_6 )
);
defparam \u_psram_top1/u_psram_init/n189_s2 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/n186_s2  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top1/u_psram_init/n189_6 ),
	.F(\u_psram_top1/u_psram_init/n186_6 )
);
defparam \u_psram_top1/u_psram_init/n186_s2 .INIT=16'h8000;
LUT2 \u_psram_top1/u_psram_init/n184_s2  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [8]),
	.F(\u_psram_top1/u_psram_init/n184_6 )
);
defparam \u_psram_top1/u_psram_init/n184_s2 .INIT=4'h8;
LUT3 \u_psram_top1/u_psram_init/n181_s2  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [11]),
	.I1(\u_psram_top1/u_psram_init/n186_6 ),
	.I2(\u_psram_top1/u_psram_init/n182_8 ),
	.F(\u_psram_top1/u_psram_init/n181_6 )
);
defparam \u_psram_top1/u_psram_init/n181_s2 .INIT=8'h80;
LUT2 \u_psram_top1/u_psram_init/n179_s2  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top1/u_psram_init/n179_6 )
);
defparam \u_psram_top1/u_psram_init/n179_s2 .INIT=4'h8;
LUT4 \u_psram_top1/u_psram_init/out_dq_Z_16_s0  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt [4]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt [5]),
	.F(\u_psram_top1/u_psram_init/out_dq_Z_16_4 )
);
defparam \u_psram_top1/u_psram_init/out_dq_Z_16_s0 .INIT=16'h0100;
LUT3 \u_psram_top1/u_psram_init/n253_s2  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n253_6 )
);
defparam \u_psram_top1/u_psram_init/n253_s2 .INIT=8'h80;
LUT4 \u_psram_top1/u_psram_init/n1579_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [7]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [8]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [9]),
	.F(\u_psram_top1/u_psram_init/n1579_5 )
);
defparam \u_psram_top1/u_psram_init/n1579_s2 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/n1579_s3  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [3]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [4]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [5]),
	.F(\u_psram_top1/u_psram_init/n1579_6 )
);
defparam \u_psram_top1/u_psram_init/n1579_s3 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s7  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_16 ),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_17 ),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_18 ),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_19 ),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_12 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s7 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s8  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_20 ),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_21 ),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_22 ),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_23 ),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_13 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s8 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s9  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top1/rd_data_d [1]),
	.I2(\u_psram_top1/rd_data_d [13]),
	.I3(\u_psram_top1/rd_data_d [23]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_14 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s9 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s10  (
	.I0(init_calib1),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_24 ),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_25 ),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_26 ),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_15 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s10 .INIT=16'h4000;
LUT4 \u_psram_top1/u_psram_init/n_state.IDLE_s16  (
	.I0(\u_psram_top1/u_psram_init/delay_wait_over [0]),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_top1/u_psram_init/read_over ),
	.I3(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top1/u_psram_init/n_state.IDLE_20 )
);
defparam \u_psram_top1/u_psram_init/n_state.IDLE_s16 .INIT=16'hB0BB;
LUT4 \u_psram_top1/u_psram_init/n_state.IDLE_s17  (
	.I0(\u_psram_top1/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.I2(\u_psram_top1/config_done_Z ),
	.I3(\u_psram_top1/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top1/u_psram_init/n_state.IDLE_21 )
);
defparam \u_psram_top1/u_psram_init/n_state.IDLE_s17 .INIT=16'hB0BB;
LUT4 \u_psram_top1/u_psram_init/n_state.IDLE_s18  (
	.I0(\u_psram_top1/u_psram_init/write_done ),
	.I1(\u_psram_top1/u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_top1/u_psram_init/Tvcs_done ),
	.I3(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE ),
	.F(\u_psram_top1/u_psram_init/n_state.IDLE_22 )
);
defparam \u_psram_top1/u_psram_init/n_state.IDLE_s18 .INIT=16'hB0BB;
LUT4 \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_s17  (
	.I0(\u_psram_top1/u_psram_init/c_state.WRITE_DATA ),
	.I1(\u_psram_top1/u_psram_init/write_done ),
	.I2(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_top1/u_psram_init/adjust_over [0]),
	.F(\u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_21 )
);
defparam \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_s17 .INIT=16'h0777;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s11  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top1/rd_data_d [0]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top1/rd_data_d [2]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_16 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s11 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s12  (
	.I0(\u_psram_top1/rd_data_d [22]),
	.I1(\u_psram_top1/rd_data_d [27]),
	.I2(\u_psram_top1/rd_data_d [24]),
	.I3(\u_psram_top1/rd_data_d [28]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_17 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s12 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s13  (
	.I0(\u_psram_top1/rd_data_d [18]),
	.I1(\u_psram_top1/rd_data_d [20]),
	.I2(\u_psram_top1/rd_data_d [19]),
	.I3(\u_psram_top1/rd_data_d [21]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_18 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s13 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s14  (
	.I0(\u_psram_top1/rd_data_d [4]),
	.I1(\u_psram_top1/rd_data_d [14]),
	.I2(\u_psram_top1/rd_data_d [15]),
	.I3(\u_psram_top1/rd_data_d [12]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_19 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s14 .INIT=16'h0100;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s15  (
	.I0(\u_psram_top1/rd_data_d [2]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top1/rd_data_d [0]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [0]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_20 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s15 .INIT=16'h4000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s16  (
	.I0(\u_psram_top1/rd_data_d [24]),
	.I1(\u_psram_top1/rd_data_d [28]),
	.I2(\u_psram_top1/rd_data_d [27]),
	.I3(\u_psram_top1/rd_data_d [22]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_21 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s16 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s17  (
	.I0(\u_psram_top1/rd_data_d [19]),
	.I1(\u_psram_top1/rd_data_d [21]),
	.I2(\u_psram_top1/rd_data_d [20]),
	.I3(\u_psram_top1/rd_data_d [18]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_22 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s17 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s18  (
	.I0(\u_psram_top1/rd_data_d [12]),
	.I1(\u_psram_top1/rd_data_d [4]),
	.I2(\u_psram_top1/rd_data_d [14]),
	.I3(\u_psram_top1/rd_data_d [15]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_23 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s18 .INIT=16'h4000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s19  (
	.I0(\u_psram_top1/rd_data_d [16]),
	.I1(\u_psram_top1/rd_data_d [25]),
	.I2(\u_psram_top1/rd_data_d [17]),
	.I3(\u_psram_top1/rd_data_d [26]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_24 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s19 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s20  (
	.I0(\u_psram_top1/rd_data_d [10]),
	.I1(\u_psram_top1/rd_data_d [8]),
	.I2(\u_psram_top1/rd_data_d [9]),
	.I3(\u_psram_top1/rd_data_d [7]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_25 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s20 .INIT=16'h4000;
LUT4 \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s21  (
	.I0(\u_psram_top1/rd_data_d [5]),
	.I1(\u_psram_top1/rd_data_d [11]),
	.I2(\u_psram_top1/rd_data_d [6]),
	.I3(\u_psram_top1/rd_data_d [3]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_26 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s21 .INIT=16'h1000;
LUT4 \u_psram_top1/u_psram_init/n1090_s3  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [1]),
	.I3(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n1090_8 )
);
defparam \u_psram_top1/u_psram_init/n1090_s3 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/n179_s3  (
	.I0(\u_psram_top1/u_psram_init/n181_6 ),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [12]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [13]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [14]),
	.F(\u_psram_top1/u_psram_init/n179_8 )
);
defparam \u_psram_top1/u_psram_init/n179_s3 .INIT=16'h7F80;
LUT4 \u_psram_top1/u_psram_init/n242_s2  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [0]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt [1]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top1/u_psram_init/n242_6 )
);
defparam \u_psram_top1/u_psram_init/n242_s2 .INIT=16'h8000;
LUT3 \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s5  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_11 )
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s5 .INIT=8'h80;
LUT4 \u_psram_top1/u_psram_init/n906_s4  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(\u_psram_top1/cmd_en_calib ),
	.F(\u_psram_top1/u_psram_init/n906_9 )
);
defparam \u_psram_top1/u_psram_init/n906_s4 .INIT=16'h00F8;
LUT4 \u_psram_top1/u_psram_init/SDTAP_0_s4  (
	.I0(\u_psram_top1/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_top1/u_psram_init/SDTAP_0_7 )
);
defparam \u_psram_top1/u_psram_init/SDTAP_0_s4 .INIT=16'hFFF4;
LUT4 \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_s18  (
	.I0(\u_psram_top1/u_psram_init/calib_done [0]),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE ),
	.I2(\u_psram_top1/u_psram_init/phase_over ),
	.I3(\u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_21 ),
	.F(\u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_23 )
);
defparam \u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA_s18 .INIT=16'hFB00;
LUT4 \u_psram_top1/u_psram_init/out_dq_Z_62_s0  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [2]),
	.I2(\u_psram_top1/u_psram_init/out_dq_Z_15_5 ),
	.I3(\u_psram_top1/out_dq_Z [16]),
	.F(\u_psram_top1/out_dq_Z [62])
);
defparam \u_psram_top1/u_psram_init/out_dq_Z_62_s0 .INIT=16'hFF40;
LUT4 \u_psram_top1/u_psram_init/read_cnt_8_s4  (
	.I0(init_calib1),
	.I1(\u_psram_top1/rd_data_valid_d ),
	.I2(\u_psram_top1/u_psram_init/rd_data_valid_d_1 ),
	.I3(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_top1/u_psram_init/read_cnt_8_10 )
);
defparam \u_psram_top1/u_psram_init/read_cnt_8_s4 .INIT=16'hFFB0;
LUT4 \u_psram_top1/u_psram_init/n182_s3  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [9]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [10]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [7]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [8]),
	.F(\u_psram_top1/u_psram_init/n182_8 )
);
defparam \u_psram_top1/u_psram_init/n182_s3 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/n184_s3  (
	.I0(\u_psram_top1/u_psram_init/n186_6 ),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [7]),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [8]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_top1/u_psram_init/n184_8 )
);
defparam \u_psram_top1/u_psram_init/n184_s3 .INIT=16'h7F80;
LUT3 \u_psram_top1/u_psram_init/n675_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top1/u_psram_init/n674_7 ),
	.F(\u_psram_top1/u_psram_init/n675_8 )
);
defparam \u_psram_top1/u_psram_init/n675_s3 .INIT=8'h10;
LUT3 \u_psram_top1/u_psram_init/n677_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top1/u_psram_init/n674_7 ),
	.F(\u_psram_top1/u_psram_init/n677_8 )
);
defparam \u_psram_top1/u_psram_init/n677_s3 .INIT=8'h20;
LUT4 \u_psram_top1/u_psram_init/n873_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt1 [3]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top1/u_psram_init/n873_8 )
);
defparam \u_psram_top1/u_psram_init/n873_s3 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/n875_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/timer_cnt1 [2]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top1/u_psram_init/n875_8 )
);
defparam \u_psram_top1/u_psram_init/n875_s3 .INIT=16'h1444;
LUT4 \u_psram_top1/u_psram_init/n181_s3  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top1/u_psram_init/tvcs_cnt [11]),
	.I2(\u_psram_top1/u_psram_init/n186_6 ),
	.I3(\u_psram_top1/u_psram_init/n182_8 ),
	.F(\u_psram_top1/u_psram_init/n181_8 )
);
defparam \u_psram_top1/u_psram_init/n181_s3 .INIT=16'h6AAA;
LUT3 \u_psram_top1/u_psram_init/wr_data_31_s6  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top1/u_psram_init/n674_7 ),
	.F(\u_psram_top1/u_psram_init/wr_data_31_9 )
);
defparam \u_psram_top1/u_psram_init/wr_data_31_s6 .INIT=8'h70;
LUT4 \u_psram_top1/u_psram_init/n484_s2  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top1/u_psram_init/n484_6 )
);
defparam \u_psram_top1/u_psram_init/n484_s2 .INIT=16'h8000;
LUT4 \u_psram_top1/u_psram_init/n496_s2  (
	.I0(\u_psram_top1/u_psram_init/n484_3 ),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top1/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top1/u_psram_init/n496_7 )
);
defparam \u_psram_top1/u_psram_init/n496_s2 .INIT=16'hBFEA;
LUT4 \u_psram_top1/u_psram_init/n256_s2  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top1/u_psram_init/n242_6 ),
	.I3(\u_psram_top1/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top1/u_psram_init/n256_7 )
);
defparam \u_psram_top1/u_psram_init/n256_s2 .INIT=16'h80FF;
LUT4 \u_psram_top1/u_psram_init/n498_s2  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top1/u_psram_init/n484_6 ),
	.I3(\u_psram_top1/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top1/u_psram_init/n498_7 )
);
defparam \u_psram_top1/u_psram_init/n498_s2 .INIT=16'h80FF;
LUT4 \u_psram_top1/u_psram_init/n_state.IDLE_s19  (
	.I0(\u_psram_top1/u_psram_init/n_state.IDLE_20 ),
	.I1(\u_psram_top1/u_psram_init/n_state.IDLE_21 ),
	.I2(\u_psram_top1/u_psram_init/n_state.IDLE_22 ),
	.I3(\u_psram_top1/u_psram_init/c_state.IDLE ),
	.F(\u_psram_top1/u_psram_init/n_state.IDLE )
);
defparam \u_psram_top1/u_psram_init/n_state.IDLE_s19 .INIT=16'h7F00;
LUT4 \u_psram_top1/u_psram_init/n1240_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [31]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1240_7 )
);
defparam \u_psram_top1/u_psram_init/n1240_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1241_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [30]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1241_7 )
);
defparam \u_psram_top1/u_psram_init/n1241_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1242_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [29]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1242_7 )
);
defparam \u_psram_top1/u_psram_init/n1242_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1243_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [28]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1243_7 )
);
defparam \u_psram_top1/u_psram_init/n1243_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1244_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [27]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1244_7 )
);
defparam \u_psram_top1/u_psram_init/n1244_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1245_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [26]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1245_7 )
);
defparam \u_psram_top1/u_psram_init/n1245_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1246_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [25]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1246_7 )
);
defparam \u_psram_top1/u_psram_init/n1246_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1247_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [24]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1247_7 )
);
defparam \u_psram_top1/u_psram_init/n1247_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1248_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [23]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1248_7 )
);
defparam \u_psram_top1/u_psram_init/n1248_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1249_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [22]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1249_7 )
);
defparam \u_psram_top1/u_psram_init/n1249_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1250_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [21]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1250_7 )
);
defparam \u_psram_top1/u_psram_init/n1250_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1251_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [20]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1251_7 )
);
defparam \u_psram_top1/u_psram_init/n1251_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1252_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [19]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1252_7 )
);
defparam \u_psram_top1/u_psram_init/n1252_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1253_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [18]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1253_7 )
);
defparam \u_psram_top1/u_psram_init/n1253_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1254_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [17]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1254_7 )
);
defparam \u_psram_top1/u_psram_init/n1254_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1255_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [16]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1255_7 )
);
defparam \u_psram_top1/u_psram_init/n1255_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1256_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [15]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1256_7 )
);
defparam \u_psram_top1/u_psram_init/n1256_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1257_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [14]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1257_7 )
);
defparam \u_psram_top1/u_psram_init/n1257_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1258_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [13]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1258_7 )
);
defparam \u_psram_top1/u_psram_init/n1258_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1259_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [12]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1259_7 )
);
defparam \u_psram_top1/u_psram_init/n1259_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1260_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [11]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1260_7 )
);
defparam \u_psram_top1/u_psram_init/n1260_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1261_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [10]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1261_7 )
);
defparam \u_psram_top1/u_psram_init/n1261_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1262_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [9]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1262_7 )
);
defparam \u_psram_top1/u_psram_init/n1262_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1263_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [8]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1263_7 )
);
defparam \u_psram_top1/u_psram_init/n1263_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1264_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [7]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1264_7 )
);
defparam \u_psram_top1/u_psram_init/n1264_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1265_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1265_7 )
);
defparam \u_psram_top1/u_psram_init/n1265_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1266_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [5]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1266_7 )
);
defparam \u_psram_top1/u_psram_init/n1266_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1267_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [4]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1267_7 )
);
defparam \u_psram_top1/u_psram_init/n1267_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1268_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [3]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1268_7 )
);
defparam \u_psram_top1/u_psram_init/n1268_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1269_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1269_7 )
);
defparam \u_psram_top1/u_psram_init/n1269_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1270_s2  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [1]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1270_7 )
);
defparam \u_psram_top1/u_psram_init/n1270_s2 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/n1351_s1  (
	.I0(\u_psram_top1/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top1/u_psram_init/n1118_4 ),
	.I3(\u_psram_top1/u_psram_init/n1118_5 ),
	.F(\u_psram_top1/u_psram_init/n1351_5 )
);
defparam \u_psram_top1/u_psram_init/n1351_s1 .INIT=16'h8000;
LUT3 \u_psram_top1/u_psram_init/n983_s3  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top1/u_psram_init/n973_3 ),
	.I2(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_top1/u_psram_init/n983_8 )
);
defparam \u_psram_top1/u_psram_init/n983_s3 .INIT=8'h9A;
LUT2 \u_psram_top1/u_psram_init/n1573_s1  (
	.I0(\u_psram_top1/u_psram_init/n973_3 ),
	.I1(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_top1/u_psram_init/n1573_5 )
);
defparam \u_psram_top1/u_psram_init/n1573_s1 .INIT=4'h4;
LUT4 \u_psram_top1/u_psram_init/n1201_s3  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [0]),
	.I1(\u_psram_top1/u_psram_init/n1118_3 ),
	.I2(\u_psram_top1/u_psram_init/n1579_4 ),
	.I3(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top1/u_psram_init/n1201_8 )
);
defparam \u_psram_top1/u_psram_init/n1201_s3 .INIT=16'hA9AA;
LUT3 \u_psram_top1/u_psram_init/n1579_s4  (
	.I0(\u_psram_top1/u_psram_init/n1118_3 ),
	.I1(\u_psram_top1/u_psram_init/n1579_4 ),
	.I2(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_top1/u_psram_init/n1579_8 )
);
defparam \u_psram_top1/u_psram_init/n1579_s4 .INIT=8'h10;
LUT4 \u_psram_top1/u_psram_init/n186_s4  (
	.I0(\u_psram_top1/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top1/u_psram_init/n186_6 ),
	.I2(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE ),
	.I3(\u_psram_top1/u_psram_init/n159_3 ),
	.F(\u_psram_top1/u_psram_init/n186_9 )
);
defparam \u_psram_top1/u_psram_init/n186_s4 .INIT=16'h666A;
LUT2 \u_psram_top1/u_psram_init/tvcs_cnt_15_s4  (
	.I0(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top1/u_psram_init/n159_3 ),
	.F(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 )
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_15_s4 .INIT=4'hE;
LUT4 \u_psram_top1/u_psram_init/n189_s4  (
	.I0(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top1/u_psram_init/n159_3 ),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [4]),
	.I3(\u_psram_top1/u_psram_init/n189_6 ),
	.F(\u_psram_top1/u_psram_init/n189_9 )
);
defparam \u_psram_top1/u_psram_init/n189_s4 .INIT=16'h1EF0;
LUT4 \u_psram_top1/u_psram_init/n192_s3  (
	.I0(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top1/u_psram_init/n159_3 ),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [1]),
	.I3(\u_psram_top1/u_psram_init/tvcs_cnt [0]),
	.F(\u_psram_top1/u_psram_init/n192_8 )
);
defparam \u_psram_top1/u_psram_init/n192_s3 .INIT=16'h1EF0;
LUT3 \u_psram_top1/u_psram_init/n193_s3  (
	.I0(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE ),
	.I1(\u_psram_top1/u_psram_init/n159_3 ),
	.I2(\u_psram_top1/u_psram_init/tvcs_cnt [0]),
	.F(\u_psram_top1/u_psram_init/n193_8 )
);
defparam \u_psram_top1/u_psram_init/n193_s3 .INIT=8'h12;
LUT4 \u_psram_top1/u_psram_init/n251_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n242_6 ),
	.I3(\u_psram_top1/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top1/u_psram_init/n251_8 )
);
defparam \u_psram_top1/u_psram_init/n251_s3 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/timer_cnt_5_s6  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n242_6 ),
	.I3(\u_psram_top1/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top1/u_psram_init/timer_cnt_5_15 )
);
defparam \u_psram_top1/u_psram_init/timer_cnt_5_s6 .INIT=16'hFF80;
LUT4 \u_psram_top1/u_psram_init/n252_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top1/u_psram_init/n242_6 ),
	.I3(\u_psram_top1/u_psram_init/c_state.CONFIG_CR ),
	.F(\u_psram_top1/u_psram_init/n252_8 )
);
defparam \u_psram_top1/u_psram_init/n252_s3 .INIT=16'hBCCC;
LUT4 \u_psram_top1/u_psram_init/n493_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top1/u_psram_init/n484_6 ),
	.I3(\u_psram_top1/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top1/u_psram_init/n493_8 )
);
defparam \u_psram_top1/u_psram_init/n493_s3 .INIT=16'hEAAA;
LUT4 \u_psram_top1/u_psram_init/timer_cnt0_5_s6  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top1/u_psram_init/n484_6 ),
	.I3(\u_psram_top1/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top1/u_psram_init/timer_cnt0_5_15 )
);
defparam \u_psram_top1/u_psram_init/timer_cnt0_5_s6 .INIT=16'hFF80;
LUT4 \u_psram_top1/u_psram_init/n494_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top1/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top1/u_psram_init/n484_6 ),
	.I3(\u_psram_top1/u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_top1/u_psram_init/n494_8 )
);
defparam \u_psram_top1/u_psram_init/n494_s3 .INIT=16'hBCCC;
LUT4 \u_psram_top1/u_psram_init/n822_s4  (
	.I0(\u_psram_top1/u_psram_init/read_over ),
	.I1(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I2(\u_psram_top1/u_psram_init/read_over_9 ),
	.I3(\u_psram_top1/u_psram_init/read_over_10 ),
	.F(\u_psram_top1/u_psram_init/n822_9 )
);
defparam \u_psram_top1/u_psram_init/n822_s4 .INIT=16'h3222;
LUT4 \u_psram_top1/u_psram_init/n873_s5  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/timer_cnt1 [4]),
	.I2(\u_psram_top1/u_psram_init/n873_8 ),
	.I3(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top1/u_psram_init/n873_11 )
);
defparam \u_psram_top1/u_psram_init/n873_s5 .INIT=16'h1444;
LUT2 \u_psram_top1/u_psram_init/timer_cnt1_5_s4  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_top1/u_psram_init/timer_cnt1_5_12 )
);
defparam \u_psram_top1/u_psram_init/timer_cnt1_5_s4 .INIT=4'hE;
LUT4 \u_psram_top1/u_psram_init/n876_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1 [1]),
	.I3(\u_psram_top1/u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_top1/u_psram_init/n876_8 )
);
defparam \u_psram_top1/u_psram_init/n876_s3 .INIT=16'h1450;
LUT3 \u_psram_top1/u_psram_init/n877_s3  (
	.I0(\u_psram_top1/u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_top1/u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_top1/u_psram_init/n877_8 )
);
defparam \u_psram_top1/u_psram_init/n877_s3 .INIT=8'h14;
DFFC \u_psram_top1/u_psram_init/c_state.TVCS_WAITE_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.TVCS_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.TVCS_WAITE )
);
defparam \u_psram_top1/u_psram_init/c_state.TVCS_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.CONFIG_CR_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.CONFIG_CR ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.CONFIG_CR )
);
defparam \u_psram_top1/u_psram_init/c_state.CONFIG_CR_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.WRITE_DATA_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.WRITE_DATA ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.WRITE_DATA )
);
defparam \u_psram_top1/u_psram_init/c_state.WRITE_DATA_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.READ_CHECK_DATA ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA )
);
defparam \u_psram_top1/u_psram_init/c_state.READ_CHECK_DATA_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE )
);
defparam \u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.ADJUST_PHASE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE )
);
defparam \u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.INIT_CALIB_WAITE_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.INIT_CALIB_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.INIT_CALIB_WAITE )
);
defparam \u_psram_top1/u_psram_init/c_state.INIT_CALIB_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.ADJUST_DELAY_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE )
);
defparam \u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.ADJUST_DELAY ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.ADJUST_DELAY )
);
defparam \u_psram_top1/u_psram_init/c_state.ADJUST_DELAY_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.INIT_CALIB_DONE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE )
);
defparam \u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/Tvcs_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n159_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/Tvcs_done )
);
defparam \u_psram_top1/u_psram_init/Tvcs_done_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/config_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n242_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/config_done_Z )
);
defparam \u_psram_top1/u_psram_init/config_done_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/write_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n484_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/write_done )
);
defparam \u_psram_top1/u_psram_init/write_done_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/cmd_s0  (
	.D(\u_psram_top1/u_psram_init/n529_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/cmd_calib )
);
defparam \u_psram_top1/u_psram_init/cmd_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/cmd_en_s0  (
	.D(\u_psram_top1/u_psram_init/n679_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/cmd_en_calib )
);
defparam \u_psram_top1/u_psram_init/cmd_en_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/rd_data_valid_d_s0  (
	.D(\u_psram_top1/rd_data_valid_calib ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/rd_data_valid_d_1 )
);
defparam \u_psram_top1/u_psram_init/rd_data_valid_d_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/timer_cnt1_clr_s0  (
	.D(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt1_clr )
);
defparam \u_psram_top1/u_psram_init/timer_cnt1_clr_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/phase_cnt_4_s0  (
	.D(\u_psram_top1/u_psram_init/n835_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/phase_cnt [4])
);
defparam \u_psram_top1/u_psram_init/phase_cnt_4_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/phase_cnt_3_s0  (
	.D(\u_psram_top1/u_psram_init/n836_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/phase_cnt [3])
);
defparam \u_psram_top1/u_psram_init/phase_cnt_3_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/phase_cnt_2_s0  (
	.D(\u_psram_top1/u_psram_init/n837_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/phase_cnt [2])
);
defparam \u_psram_top1/u_psram_init/phase_cnt_2_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/phase_cnt_1_s0  (
	.D(\u_psram_top1/u_psram_init/n838_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/phase_cnt [1])
);
defparam \u_psram_top1/u_psram_init/phase_cnt_1_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/phase_cnt_0_s0  (
	.D(\u_psram_top1/u_psram_init/n839_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/readd_Z [0]),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/phase_cnt [0])
);
defparam \u_psram_top1/u_psram_init/phase_cnt_0_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/phase_over_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n858_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/phase_over )
);
defparam \u_psram_top1/u_psram_init/phase_over_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/read_calibration[0].add_cnt_2_s0  (
	.D(\u_psram_top1/u_psram_init/n956_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [2])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt_2_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/read_calibration[0].add_cnt_1_s0  (
	.D(\u_psram_top1/u_psram_init/n957_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [1])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt_1_s0 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/read_calibration[0].add_cnt_0_s0  (
	.D(\u_psram_top1/u_psram_init/n958_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt [0])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt_0_s0 .INIT=1'b0;
DFFPE \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_7_s0  (
	.D(\u_psram_top1/u_psram_init/n976_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1573_5 ),
	.PRESET(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [7])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_7_s0 .INIT=1'b1;
DFFPE \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_6_s0  (
	.D(\u_psram_top1/u_psram_init/n977_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1573_5 ),
	.PRESET(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [6])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_6_s0 .INIT=1'b1;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_5_s0  (
	.D(\u_psram_top1/u_psram_init/n978_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [5])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_5_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_4_s0  (
	.D(\u_psram_top1/u_psram_init/n979_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [4])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_4_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_3_s0  (
	.D(\u_psram_top1/u_psram_init/n980_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [3])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_3_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_2_s0  (
	.D(\u_psram_top1/u_psram_init/n981_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [2])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_2_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_1_s0  (
	.D(\u_psram_top1/u_psram_init/n982_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1573_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [1])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_1_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/adjust_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n973_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/adjust_over [0])
);
defparam \u_psram_top1/u_psram_init/adjust_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].times_reg_4_s0  (
	.D(\u_psram_top1/u_psram_init/n1197_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1579_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [4])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].times_reg_4_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].times_reg_3_s0  (
	.D(\u_psram_top1/u_psram_init/n1198_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1579_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [3])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].times_reg_3_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].times_reg_2_s0  (
	.D(\u_psram_top1/u_psram_init/n1199_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1579_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [2])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].times_reg_2_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].times_reg_1_s0  (
	.D(\u_psram_top1/u_psram_init/n1200_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1579_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [1])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].times_reg_1_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/delay_wait_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1328_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/delay_wait_over [0])
);
defparam \u_psram_top1/u_psram_init/delay_wait_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/calib_done_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1351_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/calib_done [0])
);
defparam \u_psram_top1/u_psram_init/calib_done_0_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/calib_0_s0  (
	.D(\u_psram_top1/u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/calib_0_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/calib_Z [0])
);
defparam \u_psram_top1/u_psram_init/calib_0_s0 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/init_calib_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE ),
	.CLEAR(ddr_rsti),
	.Q(init_calib1)
);
defparam \u_psram_top1/u_psram_init/init_calib_s0 .INIT=1'b0;
DFFP \u_psram_top1/u_psram_init/c_state.IDLE_s0  (
	.D(\u_psram_top1/u_psram_init/n_state.IDLE ),
	.CLK(clk_out),
	.PRESET(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/c_state.IDLE )
);
defparam \u_psram_top1/u_psram_init/c_state.IDLE_s0 .INIT=1'b1;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_15_s1  (
	.D(\u_psram_top1/u_psram_init/n178_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [15])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_14_s1  (
	.D(\u_psram_top1/u_psram_init/n179_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [14])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_13_s1  (
	.D(\u_psram_top1/u_psram_init/n180_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [13])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_12_s1  (
	.D(\u_psram_top1/u_psram_init/n181_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [12])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_12_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_11_s1  (
	.D(\u_psram_top1/u_psram_init/n182_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [11])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_10_s1  (
	.D(\u_psram_top1/u_psram_init/n183_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [10])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_9_s1  (
	.D(\u_psram_top1/u_psram_init/n184_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [9])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_8_s1  (
	.D(\u_psram_top1/u_psram_init/n185_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [8])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_6_s1  (
	.D(\u_psram_top1/u_psram_init/n187_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [6])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_5_s1  (
	.D(\u_psram_top1/u_psram_init/n188_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [5])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_3_s1  (
	.D(\u_psram_top1/u_psram_init/n190_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [3])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/tvcs_cnt_2_s1  (
	.D(\u_psram_top1/u_psram_init/n191_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/tvcs_cnt_15_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [2])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt_3_s1  (
	.D(\u_psram_top1/u_psram_init/n253_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt [3])
);
defparam \u_psram_top1/u_psram_init/timer_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt_2_s1  (
	.D(\u_psram_top1/u_psram_init/n254_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt [2])
);
defparam \u_psram_top1/u_psram_init/timer_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt_1_s1  (
	.D(\u_psram_top1/u_psram_init/n255_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt [1])
);
defparam \u_psram_top1/u_psram_init/timer_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt_0_s1  (
	.D(\u_psram_top1/u_psram_init/n256_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt [0])
);
defparam \u_psram_top1/u_psram_init/timer_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt0_3_s1  (
	.D(\u_psram_top1/u_psram_init/n495_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt0 [3])
);
defparam \u_psram_top1/u_psram_init/timer_cnt0_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt0_2_s1  (
	.D(\u_psram_top1/u_psram_init/n496_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt0 [2])
);
defparam \u_psram_top1/u_psram_init/timer_cnt0_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt0_1_s1  (
	.D(\u_psram_top1/u_psram_init/n497_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt0 [1])
);
defparam \u_psram_top1/u_psram_init/timer_cnt0_1_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt0_0_s1  (
	.D(\u_psram_top1/u_psram_init/n498_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt0 [0])
);
defparam \u_psram_top1/u_psram_init/timer_cnt0_0_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/wr_data_31_s1  (
	.D(\u_psram_top1/u_psram_init/n677_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/wr_data_calib [31])
);
defparam \u_psram_top1/u_psram_init/wr_data_31_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/wr_data_30_s1  (
	.D(\u_psram_top1/u_psram_init/n675_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/wr_data_calib [30])
);
defparam \u_psram_top1/u_psram_init/wr_data_30_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/wr_data_26_s1  (
	.D(\u_psram_top1/u_psram_init/n674_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/wr_data_calib [26])
);
defparam \u_psram_top1/u_psram_init/wr_data_26_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_8_s1  (
	.D(\u_psram_top1/u_psram_init/n786_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [8])
);
defparam \u_psram_top1/u_psram_init/read_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_7_s1  (
	.D(\u_psram_top1/u_psram_init/n787_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [7])
);
defparam \u_psram_top1/u_psram_init/read_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_6_s1  (
	.D(\u_psram_top1/u_psram_init/n788_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [6])
);
defparam \u_psram_top1/u_psram_init/read_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_5_s1  (
	.D(\u_psram_top1/u_psram_init/n789_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [5])
);
defparam \u_psram_top1/u_psram_init/read_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_4_s1  (
	.D(\u_psram_top1/u_psram_init/n790_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [4])
);
defparam \u_psram_top1/u_psram_init/read_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_3_s1  (
	.D(\u_psram_top1/u_psram_init/n791_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [3])
);
defparam \u_psram_top1/u_psram_init/read_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_2_s1  (
	.D(\u_psram_top1/u_psram_init/n792_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [2])
);
defparam \u_psram_top1/u_psram_init/read_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_1_s1  (
	.D(\u_psram_top1/u_psram_init/n793_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [1])
);
defparam \u_psram_top1/u_psram_init/read_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_cnt_0_s1  (
	.D(\u_psram_top1/u_psram_init/n794_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_cnt [0])
);
defparam \u_psram_top1/u_psram_init/read_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt1_5_s1  (
	.D(\u_psram_top1/u_psram_init/n872_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt1 [5])
);
defparam \u_psram_top1/u_psram_init/timer_cnt1_5_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt1_3_s1  (
	.D(\u_psram_top1/u_psram_init/n874_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt1 [3])
);
defparam \u_psram_top1/u_psram_init/timer_cnt1_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/timer_cnt1_2_s1  (
	.D(\u_psram_top1/u_psram_init/n875_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt1 [2])
);
defparam \u_psram_top1/u_psram_init/timer_cnt1_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1  (
	.D(\u_psram_top1/u_psram_init/n906_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [2])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1  (
	.D(\u_psram_top1/u_psram_init/n907_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [1])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_0_s1  (
	.D(\u_psram_top1/u_psram_init/n908_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].wr_ptr [0])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/SDTAP_0_s1  (
	.D(\u_psram_top1/u_psram_init/n920_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/SDTAP_0_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/SDTAP_Z [0])
);
defparam \u_psram_top1/u_psram_init/SDTAP_0_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/VALUE_0_s1  (
	.D(\u_psram_top1/u_psram_init/n937_4 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/VALUE_0_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/VALUE_Z [0])
);
defparam \u_psram_top1/u_psram_init/VALUE_0_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s1  (
	.D(\u_psram_top1/u_psram_init/n1089_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [5])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_4_s1  (
	.D(\u_psram_top1/u_psram_init/n1090_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [4])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_3_s1  (
	.D(\u_psram_top1/u_psram_init/n1091_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [3])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_2_s1  (
	.D(\u_psram_top1/u_psram_init/n1092_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [2])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_1_s1  (
	.D(\u_psram_top1/u_psram_init/n1093_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [1])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_0_s1  (
	.D(\u_psram_top1/u_psram_init/n1094_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].check_cnt [0])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].check_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_31_s1  (
	.D(\u_psram_top1/u_psram_init/n1118_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1151_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [31])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_30_s1  (
	.D(\u_psram_top1/u_psram_init/n1240_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1152_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [30])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_29_s1  (
	.D(\u_psram_top1/u_psram_init/n1241_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1153_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [29])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_28_s1  (
	.D(\u_psram_top1/u_psram_init/n1242_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1154_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [28])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_27_s1  (
	.D(\u_psram_top1/u_psram_init/n1243_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1155_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [27])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_26_s1  (
	.D(\u_psram_top1/u_psram_init/n1244_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1156_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [26])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_25_s1  (
	.D(\u_psram_top1/u_psram_init/n1245_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1157_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [25])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_24_s1  (
	.D(\u_psram_top1/u_psram_init/n1246_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1158_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [24])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_23_s1  (
	.D(\u_psram_top1/u_psram_init/n1247_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1159_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [23])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_22_s1  (
	.D(\u_psram_top1/u_psram_init/n1248_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1160_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [22])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_21_s1  (
	.D(\u_psram_top1/u_psram_init/n1249_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1161_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [21])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_20_s1  (
	.D(\u_psram_top1/u_psram_init/n1250_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1162_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [20])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_19_s1  (
	.D(\u_psram_top1/u_psram_init/n1251_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1163_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [19])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_18_s1  (
	.D(\u_psram_top1/u_psram_init/n1252_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1164_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [18])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_17_s1  (
	.D(\u_psram_top1/u_psram_init/n1253_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1165_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [17])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_16_s1  (
	.D(\u_psram_top1/u_psram_init/n1254_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1166_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [16])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1  (
	.D(\u_psram_top1/u_psram_init/n1255_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1167_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [15])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1  (
	.D(\u_psram_top1/u_psram_init/n1256_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1168_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [14])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_13_s1  (
	.D(\u_psram_top1/u_psram_init/n1257_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1169_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [13])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_13_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_12_s1  (
	.D(\u_psram_top1/u_psram_init/n1258_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1170_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [12])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_12_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1  (
	.D(\u_psram_top1/u_psram_init/n1259_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1171_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [11])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_10_s1  (
	.D(\u_psram_top1/u_psram_init/n1260_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1172_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [10])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_10_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_9_s1  (
	.D(\u_psram_top1/u_psram_init/n1261_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1173_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [9])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_9_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_8_s1  (
	.D(\u_psram_top1/u_psram_init/n1262_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1174_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [8])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_7_s1  (
	.D(\u_psram_top1/u_psram_init/n1263_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1175_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [7])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_6_s1  (
	.D(\u_psram_top1/u_psram_init/n1264_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1176_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [6])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_5_s1  (
	.D(\u_psram_top1/u_psram_init/n1265_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1177_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [5])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_4_s1  (
	.D(\u_psram_top1/u_psram_init/n1266_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1178_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [4])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_3_s1  (
	.D(\u_psram_top1/u_psram_init/n1267_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1179_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [3])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_2_s1  (
	.D(\u_psram_top1/u_psram_init/n1268_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1180_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [2])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_1_s1  (
	.D(\u_psram_top1/u_psram_init/n1269_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1181_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [1])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_top1/u_psram_init/read_calibration[0].id_reg_0_s1  (
	.D(\u_psram_top1/u_psram_init/n1270_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top1/u_psram_init/n1182_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].id_reg [0])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].id_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1  (
	.D(\u_psram_top1/u_psram_init/n983_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [0])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/read_calibration[0].times_reg_0_s1  (
	.D(\u_psram_top1/u_psram_init/n1201_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [0])
);
defparam \u_psram_top1/u_psram_init/read_calibration[0].times_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/tvcs_cnt_7_s3  (
	.D(\u_psram_top1/u_psram_init/n186_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [7])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_7_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/tvcs_cnt_4_s3  (
	.D(\u_psram_top1/u_psram_init/n189_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [4])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/tvcs_cnt_1_s3  (
	.D(\u_psram_top1/u_psram_init/n192_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [1])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/tvcs_cnt_0_s3  (
	.D(\u_psram_top1/u_psram_init/n193_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/tvcs_cnt [0])
);
defparam \u_psram_top1/u_psram_init/tvcs_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/timer_cnt_5_s5  (
	.D(\u_psram_top1/u_psram_init/n251_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt [5])
);
defparam \u_psram_top1/u_psram_init/timer_cnt_5_s5 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/timer_cnt_4_s3  (
	.D(\u_psram_top1/u_psram_init/n252_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt [4])
);
defparam \u_psram_top1/u_psram_init/timer_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/timer_cnt0_5_s5  (
	.D(\u_psram_top1/u_psram_init/n493_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt0 [5])
);
defparam \u_psram_top1/u_psram_init/timer_cnt0_5_s5 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/timer_cnt0_4_s3  (
	.D(\u_psram_top1/u_psram_init/n494_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt0 [4])
);
defparam \u_psram_top1/u_psram_init/timer_cnt0_4_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/read_over_s6  (
	.D(\u_psram_top1/u_psram_init/n822_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/read_over )
);
defparam \u_psram_top1/u_psram_init/read_over_s6 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/timer_cnt1_4_s3  (
	.D(\u_psram_top1/u_psram_init/n873_11 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt1 [4])
);
defparam \u_psram_top1/u_psram_init/timer_cnt1_4_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/timer_cnt1_1_s3  (
	.D(\u_psram_top1/u_psram_init/n876_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt1 [1])
);
defparam \u_psram_top1/u_psram_init/timer_cnt1_1_s3 .INIT=1'b0;
DFFC \u_psram_top1/u_psram_init/timer_cnt1_0_s3  (
	.D(\u_psram_top1/u_psram_init/n877_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_top1/u_psram_init/timer_cnt1 [0])
);
defparam \u_psram_top1/u_psram_init/timer_cnt1_0_s3 .INIT=1'b0;
ALU \u_psram_top1/u_psram_init/n838_s  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top1/u_psram_init/n838_2 ),
	.SUM(\u_psram_top1/u_psram_init/n838_1 )
);
defparam \u_psram_top1/u_psram_init/n838_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n837_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [2]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n838_2 ),
	.COUT(\u_psram_top1/u_psram_init/n837_2 ),
	.SUM(\u_psram_top1/u_psram_init/n837_1 )
);
defparam \u_psram_top1/u_psram_init/n837_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n836_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [3]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n837_2 ),
	.COUT(\u_psram_top1/u_psram_init/n836_2 ),
	.SUM(\u_psram_top1/u_psram_init/n836_1 )
);
defparam \u_psram_top1/u_psram_init/n836_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n835_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/phase_cnt [4]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n836_2 ),
	.COUT(\u_psram_top1/u_psram_init/n835_0_COUT ),
	.SUM(\u_psram_top1/u_psram_init/n835_1 )
);
defparam \u_psram_top1/u_psram_init/n835_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n982_s  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top1/u_psram_init/n982_2 ),
	.SUM(\u_psram_top1/u_psram_init/n982_1 )
);
defparam \u_psram_top1/u_psram_init/n982_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n981_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n982_2 ),
	.COUT(\u_psram_top1/u_psram_init/n981_2 ),
	.SUM(\u_psram_top1/u_psram_init/n981_1 )
);
defparam \u_psram_top1/u_psram_init/n981_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n980_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n981_2 ),
	.COUT(\u_psram_top1/u_psram_init/n980_2 ),
	.SUM(\u_psram_top1/u_psram_init/n980_1 )
);
defparam \u_psram_top1/u_psram_init/n980_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n979_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n980_2 ),
	.COUT(\u_psram_top1/u_psram_init/n979_2 ),
	.SUM(\u_psram_top1/u_psram_init/n979_1 )
);
defparam \u_psram_top1/u_psram_init/n979_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n978_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n979_2 ),
	.COUT(\u_psram_top1/u_psram_init/n978_2 ),
	.SUM(\u_psram_top1/u_psram_init/n978_1 )
);
defparam \u_psram_top1/u_psram_init/n978_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n977_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n978_2 ),
	.COUT(\u_psram_top1/u_psram_init/n977_2 ),
	.SUM(\u_psram_top1/u_psram_init/n977_1 )
);
defparam \u_psram_top1/u_psram_init/n977_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n976_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n977_2 ),
	.COUT(\u_psram_top1/u_psram_init/n976_0_COUT ),
	.SUM(\u_psram_top1/u_psram_init/n976_1 )
);
defparam \u_psram_top1/u_psram_init/n976_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n1200_s  (
	.I0(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [1]),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top1/u_psram_init/n1200_2 ),
	.SUM(\u_psram_top1/u_psram_init/n1200_1 )
);
defparam \u_psram_top1/u_psram_init/n1200_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n1199_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [2]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n1200_2 ),
	.COUT(\u_psram_top1/u_psram_init/n1199_2 ),
	.SUM(\u_psram_top1/u_psram_init/n1199_1 )
);
defparam \u_psram_top1/u_psram_init/n1199_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n1198_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [3]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n1199_2 ),
	.COUT(\u_psram_top1/u_psram_init/n1198_2 ),
	.SUM(\u_psram_top1/u_psram_init/n1198_1 )
);
defparam \u_psram_top1/u_psram_init/n1198_s .ALU_MODE=0;
ALU \u_psram_top1/u_psram_init/n1197_s  (
	.I0(GND),
	.I1(\u_psram_top1/u_psram_init/read_calibration[0].times_reg [4]),
	.I3(GND),
	.CIN(\u_psram_top1/u_psram_init/n1198_2 ),
	.COUT(\u_psram_top1/u_psram_init/n1197_0_COUT ),
	.SUM(\u_psram_top1/u_psram_init/n1197_1 )
);
defparam \u_psram_top1/u_psram_init/n1197_s .ALU_MODE=0;
INV \u_psram_top1/u_psram_init/calib_0_s3  (
	.I(\u_psram_top1/u_psram_init/calib_done [0]),
	.O(\u_psram_top1/u_psram_init/calib_0_5 )
);
LUT1 \u_psram_top1/u_psram_init/n839_s2  (
	.I0(\u_psram_top1/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top1/u_psram_init/n839_6 )
);
defparam \u_psram_top1/u_psram_init/n839_s2 .INIT=2'h1;
endmodule
