(edif SinusLUT
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 6 11 12 10 32)
      (program "Xilinx ngc2edif" (version "P.40xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure SinusLUT.ngc SinusLUT.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16_S4_S4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKA
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port SSRA
              (direction INPUT)
            )
            (port SSRB
              (direction INPUT)
            )
            (port WEA
              (direction INPUT)
            )
            (port WEB
              (direction INPUT)
            )
            (port (array (rename ADDRA "ADDRA<11:0>") 12)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<11:0>") 12)
              (direction INPUT))
            (port (array (rename DIA "DIA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIB "DIB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<3:0>") 4)
              (direction OUTPUT))
          )
      )
    )
  )

  (library SinusLUT_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell SinusLUT
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<11:0>") 12)
              (direction INPUT))
            (port (array (rename douta "douta<7:0>") 8)
              (direction OUTPUT))
            (designator "3s100ecp132-4")
            (property TYPE (string "SinusLUT") (owner "Xilinx"))
            (property BUS_INFO (string "12:INPUT:addra<11:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:douta<7:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.3") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "SinusLUT,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "SinusLUT,blk_mem_gen_v7_3,{c_addra_width=12,c_addrb_width=12,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=C_/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=spartan3,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=SinusLUT.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=4096,c_read_depth_b=4096,c_read_width_a=8,c_read_width_b=8,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=4096,c_write_depth_b=4096,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=8,c_write_width_b=8,c_xdevicefamily=spartan3e}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "SinusLUT_SinusLUT") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram")
              (viewRef view_1 (cellRef RAMB16_S4_S4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "12:INPUT:ADDRA<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:INPUT:ADDRB<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOB<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT_00 (string "BBBAAAAA999998888877777666666555554444433333222221111100000FFFFF") (owner "Xilinx"))
              (property INIT_01 (string "77777666665555544444333332222221111100000FFFFFEEEEEDDDDDCCCCCCBB") (owner "Xilinx"))
              (property INIT_02 (string "333332222211111100000FFFFFEEEEEEDDDDDCCCCCBBBBBBAAAAA99999888887") (owner "Xilinx"))
              (property INIT_03 (string "FFFFEEEEEDDDDDDCCCCCBBBBBBAAAAA999999888887777776666655555444444") (owner "Xilinx"))
              (property INIT_04 (string "AAAAAA99999888888777777666666555554444443333322222211111100000FF") (owner "Xilinx"))
              (property INIT_05 (string "5555444444333333222222111111000000FFFFFFEEEEEEDDDDDDCCCCCCBBBBBB") (owner "Xilinx"))
              (property INIT_06 (string "FFFFEEEEEEEDDDDDDCCCCCCCBBBBBBAAAAAAA999999888888777777766666655") (owner "Xilinx"))
              (property INIT_07 (string "88888877777776666666655555554444443333333222222211111110000000FF") (owner "Xilinx"))
              (property INIT_08 (string "1100000000FFFFFFFFEEEEEEEEDDDDDDDCCCCCCCCBBBBBBBAAAAAAAA99999998") (owner "Xilinx"))
              (property INIT_09 (string "8888887777777776666666665555555554444444433333333322222222111111") (owner "Xilinx"))
              (property INIT_0A (string "FEEEEEEEEEEDDDDDDDDDDDCCCCCCCCCCBBBBBBBBBBAAAAAAAAA9999999999888") (owner "Xilinx"))
              (property INIT_0B (string "44444333333333333322222222222211111111111100000000000FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "8888888888777777777777777766666666666666655555555555555444444444") (owner "Xilinx"))
              (property INIT_0D (string "BBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAA999999999999999999988888888") (owner "Xilinx"))
              (property INIT_0E (string "DDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBBBBBBBBBBBB") (owner "Xilinx"))
              (property INIT_0F (string "EDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD") (owner "Xilinx"))
              (property INIT_10 (string "DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD") (owner "Xilinx"))
              (property INIT_11 (string "BBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDD") (owner "Xilinx"))
              (property INIT_12 (string "8888888889999999999999999999AAAAAAAAAAAAAAAAAAAAAAABBBBBBBBBBBBB") (owner "Xilinx"))
              (property INIT_13 (string "4444444444555555555555556666666666666667777777777777777888888888") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFFFFFF0000000000011111111111122222222222233333333333334444") (owner "Xilinx"))
              (property INIT_15 (string "88889999999999AAAAAAAAABBBBBBBBBBCCCCCCCCCCDDDDDDDDDDDEEEEEEEEEE") (owner "Xilinx"))
              (property INIT_16 (string "1111111222222223333333334444444455555555566666666677777777788888") (owner "Xilinx"))
              (property INIT_17 (string "889999999AAAAAAAABBBBBBBCCCCCCCCDDDDDDDEEEEEEEEFFFFFFFF000000001") (owner "Xilinx"))
              (property INIT_18 (string "FFF0000000111111122222223333333444444555555566666666777777788888") (owner "Xilinx"))
              (property INIT_19 (string "5556666667777777888888999999AAAAAAABBBBBBCCCCCCCDDDDDDEEEEEEEFFF") (owner "Xilinx"))
              (property INIT_1A (string "ABBBBBBCCCCCCDDDDDDEEEEEEFFFFFF000000111111222222333333444444555") (owner "Xilinx"))
              (property INIT_1B (string "FFF00000111111222222333334444445555566666677777788888899999AAAAA") (owner "Xilinx"))
              (property INIT_1C (string "3444444555556666677777788888999999AAAAABBBBBBCCCCCDDDDDDEEEEEFFF") (owner "Xilinx"))
              (property INIT_1D (string "778888899999AAAAABBBBBBCCCCCDDDDDEEEEEEFFFFF00000111111222223333") (owner "Xilinx"))
              (property INIT_1E (string "BBBCCCCCCDDDDDEEEEEFFFFF0000011111222222333334444455555666667777") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFF000001111122222333334444455555666666777778888899999AAAAABB") (owner "Xilinx"))
              (property INIT_20 (string "222333334444455555666667777778888899999AAAAABBBBBCCCCCDDDDDEEEEE") (owner "Xilinx"))
              (property INIT_21 (string "66666777778888899999AAAAABBBBBBCCCCCDDDDDEEEEEFFFFF0000011111122") (owner "Xilinx"))
              (property INIT_22 (string "AAAAABBBBBCCCCCCDDDDDEEEEEFFFFFF00000111112222223333344444555556") (owner "Xilinx"))
              (property INIT_23 (string "EEEEFFFFF0000001111122222233333444444555556666667777788888999999") (owner "Xilinx"))
              (property INIT_24 (string "3333334444455555566666677777788888999999AAAAABBBBBBCCCCCCDDDDDEE") (owner "Xilinx"))
              (property INIT_25 (string "8888999999AAAAAABBBBBBCCCCCCDDDDDDEEEEEEFFFFFF000000111111222222") (owner "Xilinx"))
              (property INIT_26 (string "EEEEFFFFFFF00000011111112222223333333444444555555666666677777788") (owner "Xilinx"))
              (property INIT_27 (string "5555556666666777777778888888999999AAAAAAABBBBBBBCCCCCCCDDDDDDDEE") (owner "Xilinx"))
              (property INIT_28 (string "CCDDDDDDDDEEEEEEEEFFFFFFFF00000001111111122222223333333344444445") (owner "Xilinx"))
              (property INIT_29 (string "55555566666666677777777788888888899999999AAAAAAAAABBBBBBBBCCCCCC") (owner "Xilinx"))
              (property INIT_2A (string "EFFFFFFFFFF00000000000111111111122222222223333333334444444444555") (owner "Xilinx"))
              (property INIT_2B (string "99999AAAAAAAAAAAAABBBBBBBBBBBBCCCCCCCCCCCCDDDDDDDDDDDEEEEEEEEEEE") (owner "Xilinx"))
              (property INIT_2C (string "5555555555666666666666666677777777777777788888888888888999999999") (owner "Xilinx"))
              (property INIT_2D (string "2222222222222233333333333333333333333444444444444444444455555555") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000001111111111111111111111111111111111222222222222") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "2222222222222111111111111111111111111111111111100000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "5555555554444444444444444444333333333333333333333332222222222222") (owner "Xilinx"))
              (property INIT_33 (string "9999999999888888888888887777777777777776666666666666666555555555") (owner "Xilinx"))
              (property INIT_34 (string "EEEEEEEEEEEEDDDDDDDDDDDCCCCCCCCCCCCBBBBBBBBBBBBAAAAAAAAAAAAA9999") (owner "Xilinx"))
              (property INIT_35 (string "555544444444443333333332222222222111111111100000000000FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "CCCCCCCBBBBBBBBAAAAAAAAA9999999988888888877777777766666666655555") (owner "Xilinx"))
              (property INIT_37 (string "554444444333333332222222111111110000000FFFFFFFFEEEEEEEEDDDDDDDDC") (owner "Xilinx"))
              (property INIT_38 (string "EEEDDDDDDDCCCCCCCBBBBBBBAAAAAAA999999888888877777777666666655555") (owner "Xilinx"))
              (property INIT_39 (string "888777777666666655555544444433333332222221111111000000FFFFFFFEEE") (owner "Xilinx"))
              (property INIT_3A (string "3222222111111000000FFFFFFEEEEEEDDDDDDCCCCCCBBBBBBAAAAAA999999888") (owner "Xilinx"))
              (property INIT_3B (string "EEEDDDDDCCCCCCBBBBBBAAAAA999999888887777776666665555554444433333") (owner "Xilinx"))
              (property INIT_3C (string "A9999998888877777666666555554444443333322222211111000000FFFFFEEE") (owner "Xilinx"))
              (property INIT_3D (string "665555544444333332222221111100000FFFFFFEEEEEDDDDDCCCCCCBBBBBAAAA") (owner "Xilinx"))
              (property INIT_3E (string "22211111100000FFFFFEEEEEDDDDDCCCCCBBBBBBAAAAA9999988888777776666") (owner "Xilinx"))
              (property INIT_3F (string "EEEEEEDDDDDCCCCCBBBBBAAAAA99999888887777776666655555444443333322") (owner "Xilinx"))
              (property INIT_A (string "0") (owner "Xilinx"))
              (property INIT_B (string "0") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "0") (owner "Xilinx"))
              (property SRVAL_B (string "0") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram")
              (viewRef view_1 (cellRef RAMB16_S4_S4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "12:INPUT:ADDRA<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:INPUT:ADDRB<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOB<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT_00 (string "8888888888888888888888888888888888888888888888888888888888877777") (owner "Xilinx"))
              (property INIT_01 (string "9999999999999999999999999999999999999999988888888888888888888888") (owner "Xilinx"))
              (property INIT_02 (string "AAAAAAAAAAAAAAAAAAAAA9999999999999999999999999999999999999999999") (owner "Xilinx"))
              (property INIT_03 (string "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_04 (string "BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAA") (owner "Xilinx"))
              (property INIT_05 (string "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB") (owner "Xilinx"))
              (property INIT_06 (string "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC") (owner "Xilinx"))
              (property INIT_07 (string "DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCC") (owner "Xilinx"))
              (property INIT_08 (string "EEEEEEEEEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD") (owner "Xilinx"))
              (property INIT_09 (string "EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE") (owner "Xilinx"))
              (property INIT_0A (string "EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEE") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "EEEEEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE") (owner "Xilinx"))
              (property INIT_16 (string "EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE") (owner "Xilinx"))
              (property INIT_17 (string "DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEEEEEE") (owner "Xilinx"))
              (property INIT_18 (string "CCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD") (owner "Xilinx"))
              (property INIT_19 (string "CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC") (owner "Xilinx"))
              (property INIT_1A (string "BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC") (owner "Xilinx"))
              (property INIT_1B (string "AAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB") (owner "Xilinx"))
              (property INIT_1C (string "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_1D (string "99999999999999999999999999999999999999999999AAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_1E (string "8888888888888888888888889999999999999999999999999999999999999999") (owner "Xilinx"))
              (property INIT_1F (string "7777778888888888888888888888888888888888888888888888888888888888") (owner "Xilinx"))
              (property INIT_20 (string "7777777777777777777777777777777777777777777777777777777777777777") (owner "Xilinx"))
              (property INIT_21 (string "6666666666666666666666666666666666666666666666666667777777777777") (owner "Xilinx"))
              (property INIT_22 (string "5555555555555555555555555555555566666666666666666666666666666666") (owner "Xilinx"))
              (property INIT_23 (string "4444444445555555555555555555555555555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_24 (string "4444444444444444444444444444444444444444444444444444444444444444") (owner "Xilinx"))
              (property INIT_25 (string "3333333333333333333333333333333333333333333333444444444444444444") (owner "Xilinx"))
              (property INIT_26 (string "2222222222233333333333333333333333333333333333333333333333333333") (owner "Xilinx"))
              (property INIT_27 (string "2222222222222222222222222222222222222222222222222222222222222222") (owner "Xilinx"))
              (property INIT_28 (string "1111111111111111111111111122222222222222222222222222222222222222") (owner "Xilinx"))
              (property INIT_29 (string "1111111111111111111111111111111111111111111111111111111111111111") (owner "Xilinx"))
              (property INIT_2A (string "0000000000011111111111111111111111111111111111111111111111111111") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "1111111111111111111111111111111111111111111111111111110000000000") (owner "Xilinx"))
              (property INIT_36 (string "1111111111111111111111111111111111111111111111111111111111111111") (owner "Xilinx"))
              (property INIT_37 (string "2222222222222222222222222222222222222221111111111111111111111111") (owner "Xilinx"))
              (property INIT_38 (string "2222222222222222222222222222222222222222222222222222222222222222") (owner "Xilinx"))
              (property INIT_39 (string "3333333333333333333333333333333333333333333333333333332222222222") (owner "Xilinx"))
              (property INIT_3A (string "4444444444444444444333333333333333333333333333333333333333333333") (owner "Xilinx"))
              (property INIT_3B (string "4444444444444444444444444444444444444444444444444444444444444444") (owner "Xilinx"))
              (property INIT_3C (string "5555555555555555555555555555555555555555555555555555555544444444") (owner "Xilinx"))
              (property INIT_3D (string "6666666666666666666666666666666665555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_3E (string "7777777777777766666666666666666666666666666666666666666666666666") (owner "Xilinx"))
              (property INIT_3F (string "7777777777777777777777777777777777777777777777777777777777777777") (owner "Xilinx"))
              (property INIT_A (string "0") (owner "Xilinx"))
              (property INIT_B (string "0") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "0") (owner "Xilinx"))
              (property SRVAL_B (string "0") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef SSRA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef SSRB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef WEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef WEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef SSRA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef SSRB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef WEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef WEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 7))
                (portRef (member DOA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 6))
                (portRef (member DOA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 5))
                (portRef (member DOA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 4))
                (portRef (member DOA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 11))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s3_init_ram_dpram_dp4x4_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s3_init_ram_dpram_dp4x4_ram))
              )
            )
          )
      )
    )
  )

  (design SinusLUT
    (cellRef SinusLUT
      (libraryRef SinusLUT_lib)
    )
    (property PART (string "3s100ecp132-4") (owner "Xilinx"))
  )
)

