Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 16 15:51:31 2024
| Host         : DESKTOP-5JNUKTK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ofdm_transmitter_control_sets_placed.rpt
| Design       : ofdm_transmitter
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    76 |
| Unused register locations in slices containing registers |   237 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            3 |
|      3 |            1 |
|      4 |           16 |
|      5 |            2 |
|      6 |            3 |
|      7 |            5 |
|      8 |            6 |
|      9 |            4 |
|     10 |            2 |
|     12 |            1 |
|     13 |            1 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           26 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             676 |          216 |
| No           | No                    | Yes                    |             176 |           75 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            2065 |          524 |
| Yes          | No                    | Yes                    |             300 |           85 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|     Clock Signal     |                                                                 Enable Signal                                                                |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_pll/inst/clk_60m  | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                1 |              1 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                         |                                                                                                                                                    |                1 |              1 |
|  u_pll/inst/clk_60m  |                                                                                                                                              | u_trans_mcu/signal_bit_vld_i_2_n_0                                                                                                                 |                1 |              1 |
|  u_pll/inst/clk_20m  |                                                                                                                                              | u_train/LTS/lts_im[7]_i_3_n_0                                                                                                                      |                1 |              1 |
|  u_pll/inst/clk_7_5m |                                                                                                                                              | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  u_pll/inst/clk_20m  |                                                                                                                                              | u_train/STS/sts_im[7]_i_3_n_0                                                                                                                      |                2 |              2 |
|  u_pll/inst/clk_20m  |                                                                                                                                              | u_trans_mcu/start_en_i_2_n_0                                                                                                                       |                1 |              2 |
|  u_pll/inst/clk_60m  |                                                                                                                                              | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/E[0]                                                                                                     |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_80m  |                                                                                                                                              | u_ifft/dout_index[5]_i_2_n_0                                                                                                                       |                3 |              4 |
|  u_pll/inst/clk_20m  | u_train/STS/j[3]_i_1_n_0                                                                                                                     | u_train/STS/sts_im[7]_i_3_n_0                                                                                                                      |                3 |              4 |
|  u_pll/inst/clk_20m  | u_train/STS/i[3]_i_1_n_0                                                                                                                     | u_train/STS/sts_im[7]_i_3_n_0                                                                                                                      |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/E[1]                                                                                                                   |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_re_1/dout_vld_reg                                                                                                           |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/E[6]                                                                                                                   |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/wen_2                                                                                                                  |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/E[0]                                                                                                                   |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/E[7]                                                                                                                   |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/E[2]                                                                                                                   |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/E[3]                                                                                                                   |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/E[4]                                                                                                                   |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_20m  | u_cp_adder/spram_im_2/E[5]                                                                                                                   |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/i_ce_and_fwd_inv_we                                                                                      |                                                                                                                                                    |                1 |              4 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/pe_cnt/early_reg.I_TC_reg_0                            | u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/process_state_s                                              |                2 |              4 |
|  u_pll/inst/clk_7_5m | u_trans_mcu/din_req                                                                                                                          | u_trans_mcu/start_en_i_2_n_0                                                                                                                       |                1 |              5 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/gen_ce_non_real_time.ce_predicted_reg | u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_0                                      |                2 |              5 |
|  u_pll/inst/clk_20m  | u_ifft/outfifo_ren                                                                                                                           | u_ifft/dout_index[5]_i_2_n_0                                                                                                                       |                2 |              6 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/symbols_out_remaining[5]_i_1_n_0                                                                         |                                                                                                                                                    |                3 |              6 |
|  u_pll/inst/clk_60m  | u_trans_mcu/signal_bit_cnt0                                                                                                                  | u_trans_mcu/signal_bit_vld_i_2_n_0                                                                                                                 |                1 |              6 |
|  u_pll/inst/clk_60m  | u_trans_mcu/symbol_delay_time[6]_i_1_n_0                                                                                                     | u_trans_mcu/start_en_i_2_n_0                                                                                                                       |                3 |              7 |
|  u_pll/inst/clk_60m  |                                                                                                                                              | u_ofdm_modem/u_data_pilot_insert/STS_i_1                                                                                                           |                5 |              7 |
|  u_pll/inst/clk_20m  | u_ofdm_modem/u_data_pilot_insert/rdy_reg_n_0                                                                                                 | u_ofdm_modem/u_data_pilot_insert/STS_i_1                                                                                                           |                3 |              7 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                            |                                                                                                                                                    |                3 |              7 |
|  u_pll/inst/clk_80m  | u_ifft/rd_cnt_num[6]_i_1_n_0                                                                                                                 | u_ifft/dout_index[5]_i_2_n_0                                                                                                                       |                2 |              7 |
|  u_pll/inst/clk_20m  |                                                                                                                                              | u_ifft/dout_index[5]_i_2_n_0                                                                                                                       |                2 |              8 |
|  u_pll/inst/clk_80m  | u_ofdm_modem/u_punt/E[0]                                                                                                                     | u_ofdm_modem/u_data_pilot_insert/STS_i_1                                                                                                           |                2 |              8 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/xn_index_counter_ce                                                                                      |                                                                                                                                                    |                3 |              8 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/xk_index_counter_ce         |                                                                                                                                                    |                3 |              8 |
|  u_pll/inst/clk_60m  | u_trans_mcu/ofdm_symbol_cnt[7]_i_1_n_0                                                                                                       | u_trans_mcu/start_en_i_2_n_0                                                                                                                       |                2 |              8 |
|  u_pll/inst/clk_20m  | u_train/STS/sts_index[7]_i_1_n_0                                                                                                             | u_train/STS/sts_im[7]_i_3_n_0                                                                                                                      |                3 |              8 |
|  u_pll/inst/clk_60m  | u_trans_mcu/ofdm_runing                                                                                                                      | u_trans_mcu/start_en_i_2_n_0                                                                                                                       |                4 |              9 |
|  u_pll/inst/clk_7_5m |                                                                                                                                              | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  u_pll/inst/clk_80m  | u_ofdm_modem/u_intv/cnt_bit0                                                                                                                 | u_ofdm_modem/u_data_pilot_insert/STS_i_1                                                                                                           |                2 |              9 |
|  u_pll/inst/clk_80m  | u_ofdm_modem/u_punt/punt_vld_reg_0[0]                                                                                                        | u_ofdm_modem/u_data_pilot_insert/STS_i_1                                                                                                           |                2 |              9 |
|  u_pll/inst/clk_20m  |                                                                                                                                              | u_train/rst_n                                                                                                                                      |                4 |             10 |
|  u_pll/inst/clk_60m  |                                                                                                                                              | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                4 |             10 |
|  u_pll/inst/clk_20m  | u_train/LTS/lts_index[7]_i_1_n_0                                                                                                             | u_train/LTS/lts_im[7]_i_3_n_0                                                                                                                      |                4 |             12 |
|  u_pll/inst/clk_20m  | u_train/STS/sts_im[7]_i_1_n_0                                                                                                                | u_train/STS/sts_im[7]_i_3_n_0                                                                                                                      |                6 |             13 |
|  u_pll/inst/clk_20m  | u_train/LTS/lts_im[7]_i_1_n_0                                                                                                                | u_train/LTS/lts_im[7]_i_3_n_0                                                                                                                      |                4 |             14 |
|  u_pll/inst/clk_20m  |                                                                                                                                              | u_cp_adder/dout_re[7]_i_3_n_0                                                                                                                      |                7 |             15 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg_0                                           | u_ifft/dout_index[5]_i_2_n_0                                                                                                                       |                4 |             16 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                     |                                                                                                                                                    |                2 |             16 |
|  u_pll/inst/clk_20m  | u_cp_adder/first_re_1                                                                                                                        | u_cp_adder/dout_re[7]_i_3_n_0                                                                                                                      |                4 |             16 |
|  u_pll/inst/clk_20m  | u_cp_adder/first_re_2                                                                                                                        | u_cp_adder/dout_re[7]_i_3_n_0                                                                                                                      |                4 |             16 |
|  u_pll/inst/clk_20m  | u_cp_adder/dout_re[7]_i_1_n_0                                                                                                                | u_cp_adder/dout_re[7]_i_3_n_0                                                                                                                      |                6 |             16 |
|  u_pll/inst/clk_20m  | u_ofdm_modem/u_data_pilot_insert/dout_en                                                                                                     | u_ofdm_modem/u_data_pilot_insert/STS_i_1                                                                                                           |                2 |             16 |
|  u_pll/inst/clk_7_5m | u_trans_mcu/byte_length0                                                                                                                     | u_trans_mcu/start_en_i_2_n_0                                                                                                                       |                5 |             19 |
|  u_pll/inst/clk_20m  | u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                               |                                                                                                                                                    |                5 |             20 |
|  u_pll/inst/clk_80m  | u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                    |                4 |             20 |
|  u_pll/inst/clk_7_5m |                                                                                                                                              | u_trans_mcu/start_en_i_2_n_0                                                                                                                       |               10 |             23 |
|  u_pll/inst/clk_60m  |                                                                                                                                              | u_trans_mcu/start_en_i_2_n_0                                                                                                                       |                9 |             25 |
|  u_pll/inst/clk_60m  | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                            | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                        |                8 |             26 |
|  u_pll/inst/clk_20m  |                                                                                                                                              | u_ofdm_modem/u_data_pilot_insert/STS_i_1                                                                                                           |               13 |             26 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                                          |                                                                                                                                                    |                6 |             26 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                                     |                                                                                                                                                    |                4 |             26 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                        |                                                                                                                                                    |                4 |             26 |
|  u_pll/inst/clk_80m  |                                                                                                                                              | u_ofdm_modem/u_data_pilot_insert/STS_i_1                                                                                                           |                9 |             28 |
|  u_pll/inst/clk_80m  | u_ifft/u_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                               |                                                                                                                                                    |                7 |             30 |
|  u_pll/inst/clk_20m  | u_ifft/u_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                    |                7 |             30 |
|  u_pll/inst/clk_7_5m | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                       | u_trans_mcu/u_byte_to_bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                7 |             39 |
|  u_pll/inst/clk_7_5m |                                                                                                                                              |                                                                                                                                                    |               11 |             56 |
|  u_pll/inst/clk_60m  |                                                                                                                                              |                                                                                                                                                    |               14 |             57 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_en_process/i_sw_en                           |                                                                                                                                                    |               43 |            128 |
|  u_pll/inst/clk_80m  |                                                                                                                                              |                                                                                                                                                    |               53 |            200 |
|  u_pll/inst/clk_20m  |                                                                                                                                              |                                                                                                                                                    |              138 |            363 |
|  u_pll/inst/clk_80m  | u_ifft/u_fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                   |                                                                                                                                                    |              426 |           1972 |
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


