Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 35468129DA
	for <lists+qemu-devel@lfdr.de>; Fri,  3 May 2019 10:26:12 +0200 (CEST)
Received: from localhost ([127.0.0.1]:36506 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hMTWF-0008Ol-2i
	for lists+qemu-devel@lfdr.de; Fri, 03 May 2019 04:26:11 -0400
Received: from eggs.gnu.org ([209.51.188.92]:54502)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <frederic.konrad@adacore.com>) id 1hMTVB-0007w8-LE
	for qemu-devel@nongnu.org; Fri, 03 May 2019 04:25:08 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <frederic.konrad@adacore.com>) id 1hMTV9-0005W3-8u
	for qemu-devel@nongnu.org; Fri, 03 May 2019 04:25:05 -0400
Received: from mel.act-europe.fr ([194.98.77.210]:42678
	helo=smtp.eu.adacore.com)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <frederic.konrad@adacore.com>)
	id 1hMTV8-0005VK-Vd
	for qemu-devel@nongnu.org; Fri, 03 May 2019 04:25:03 -0400
Received: from localhost (localhost [127.0.0.1])
	by filtered-smtp.eu.adacore.com (Postfix) with ESMTP id E4DF181386;
	Fri,  3 May 2019 10:25:00 +0200 (CEST)
X-Virus-Scanned: Debian amavisd-new at eu.adacore.com
Received: from smtp.eu.adacore.com ([127.0.0.1])
	by localhost (smtp.eu.adacore.com [127.0.0.1]) (amavisd-new, port 10024)
	with ESMTP id WITIWK6kwtHU; Fri,  3 May 2019 10:25:00 +0200 (CEST)
Received: from localhost.localdomain
	(apoitiers-155-1-191-106.w109-220.abo.wanadoo.fr [109.220.154.106])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.eu.adacore.com (Postfix) with ESMTPSA id 9FCBA81385;
	Fri,  3 May 2019 10:25:00 +0200 (CEST)
To: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>, qemu-devel@nongnu.org
References: <1556194715-24427-1-git-send-email-frederic.konrad@adacore.com>
	<1556194715-24427-3-git-send-email-frederic.konrad@adacore.com>
	<d0aeae41-d3f4-964b-077a-1a1c005ec9e3@ilande.co.uk>
From: KONRAD Frederic <frederic.konrad@adacore.com>
Message-ID: <770befca-1c06-c0a4-93f6-f1b5940f9f29@adacore.com>
Date: Fri, 3 May 2019 10:24:59 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.6.1
MIME-Version: 1.0
In-Reply-To: <d0aeae41-d3f4-964b-077a-1a1c005ec9e3@ilande.co.uk>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: fr
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 3.x
X-Received-From: 194.98.77.210
Subject: Re: [Qemu-devel] [PATCH v2 2/3] leon3: introduce the plug and play
 mecanism
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org, philmd@redhat.com, atar4qemu@gmail.com,
	chouteau@adacore.com
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>



Le 5/3/19 =C3=A0 10:09 AM, Mark Cave-Ayland a =C3=A9crit=C2=A0:
> On 25/04/2019 13:18, KONRAD Frederic wrote:
>=20
>> This adds the AHB and APB plug and play devices.
>> They are scanned during the linux boot to discover the various periphe=
ral.
>>
>> Reviewed-by: Fabien Chouteau <chouteau@adacore.com>
>> Signed-off-by: KONRAD Frederic <frederic.konrad@adacore.com>
>> ---
>>   hw/misc/Makefile.objs               |   2 +
>>   hw/misc/grlib_ahb_apb_pnp.c         | 269 ++++++++++++++++++++++++++=
++++++++++
>>   hw/sparc/leon3.c                    |  34 ++++-
>>   include/hw/misc/grlib_ahb_apb_pnp.h |  60 ++++++++
>>   include/hw/sparc/grlib.h            |  35 +++--
>>   5 files changed, 382 insertions(+), 18 deletions(-)
>>   create mode 100644 hw/misc/grlib_ahb_apb_pnp.c
>>   create mode 100644 include/hw/misc/grlib_ahb_apb_pnp.h
>>
>> diff --git a/hw/misc/Makefile.objs b/hw/misc/Makefile.objs
>> index c71e07a..77b9df9 100644
>> --- a/hw/misc/Makefile.objs
>> +++ b/hw/misc/Makefile.objs
>> @@ -77,3 +77,5 @@ obj-$(CONFIG_AUX) +=3D auxbus.o
>>   obj-$(CONFIG_ASPEED_SOC) +=3D aspeed_scu.o aspeed_sdmc.o
>>   obj-$(CONFIG_MSF2) +=3D msf2-sysreg.o
>>   obj-$(CONFIG_NRF51_SOC) +=3D nrf51_rng.o
>> +
>> +obj-$(CONFIG_GRLIB) +=3D grlib_ahb_apb_pnp.o
>> diff --git a/hw/misc/grlib_ahb_apb_pnp.c b/hw/misc/grlib_ahb_apb_pnp.c
>> new file mode 100644
>> index 0000000..90d5f6e
>> --- /dev/null
>> +++ b/hw/misc/grlib_ahb_apb_pnp.c
>> @@ -0,0 +1,269 @@
>> +/*
>> + * GRLIB AHB APB PNP
>> + *
>> + *  Copyright (C) 2019 AdaCore
>> + *
>> + *  Developed by :
>> + *  Frederic Konrad   <frederic.konrad@adacore.com>
>> + *
>> + * This program is free software; you can redistribute it and/or modi=
fy
>> + * it under the terms of the GNU General Public License as published =
by
>> + * the Free Software Foundation, either version 2 of the License, or
>> + * (at your option) any later version.
>> + *
>> + * This program is distributed in the hope that it will be useful,
>> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
>> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
>> + * GNU General Public License for more details.
>> + *
>> + * You should have received a copy of the GNU General Public License =
along
>> + * with this program; if not, see <http://www.gnu.org/licenses/>.
>> + *
>> + */
>> +
>> +#include "qemu/osdep.h"
>> +#include "hw/sysbus.h"
>> +#include "hw/misc/grlib_ahb_apb_pnp.h"
>> +
>> +#define GRLIB_PNP_VENDOR_SHIFT (24)
>> +#define GRLIB_PNP_VENDOR_SIZE   (8)
>> +#define GRLIB_PNP_DEV_SHIFT    (12)
>> +#define GRLIB_PNP_DEV_SIZE     (12)
>> +#define GRLIB_PNP_VER_SHIFT     (5)
>> +#define GRLIB_PNP_VER_SIZE      (5)
>> +#define GRLIB_PNP_IRQ_SHIFT     (0)
>> +#define GRLIB_PNP_IRQ_SIZE      (5)
>> +#define GRLIB_PNP_ADDR_SHIFT   (20)
>> +#define GRLIB_PNP_ADDR_SIZE    (12)
>> +#define GRLIB_PNP_MASK_SHIFT    (4)
>> +#define GRLIB_PNP_MASK_SIZE    (12)
>> +
>> +#define GRLIB_AHB_DEV_ADDR_SHIFT   (20)
>> +#define GRLIB_AHB_DEV_ADDR_SIZE    (12)
>> +#define GRLIB_AHB_ENTRY_SIZE       (0x20)
>> +#define GRLIB_AHB_MAX_DEV          (64)
>> +#define GRLIB_AHB_SLAVE_OFFSET     (0x800)
>> +
>> +#define GRLIB_APB_DEV_ADDR_SHIFT   (8)
>> +#define GRLIB_APB_DEV_ADDR_SIZE    (12)
>> +#define GRLIB_APB_ENTRY_SIZE       (0x08)
>> +#define GRLIB_APB_MAX_DEV          (512)
>> +
>> +#define GRLIB_PNP_MAX_REGS         (0x1000)
>> +
>> +typedef struct AHBPnp {
>> +    SysBusDevice parent_obj;
>> +    MemoryRegion iomem;
>> +
>> +    uint32_t regs[GRLIB_PNP_MAX_REGS >> 2];
>> +    uint8_t master_count;
>> +    uint8_t slave_count;
>> +} AHBPnp;
>> +
>> +void grlib_ahb_pnp_add_entry(AHBPnp *dev, uint32_t address, uint32_t =
mask,
>> +                             uint8_t vendor, uint16_t device, int sla=
ve,
>> +                             int type)
>> +{
>> +    unsigned int reg_start;
>> +
>> +    /*
>> +     * AHB entries look like this:
>> +     *
>> +     * 31 -------- 23 -------- 11 ----- 9 -------- 4 --- 0
>> +     *  | VENDOR ID | DEVICE ID | IRQ ? | VERSION  | IRQ |
>> +     *  --------------------------------------------------
>> +     *  |                      USER                      |
>> +     *  --------------------------------------------------
>> +     *  |                      USER                      |
>> +     *  --------------------------------------------------
>> +     *  |                      USER                      |
>> +     *  --------------------------------------------------
>> +     *  |                      USER                      |
>> +     *  --------------------------------------------------
>> +     * 31 ----------- 20 --- 15 ----------------- 3 ---- 0
>> +     *  | ADDR[31..12] | 00PC |        MASK       | TYPE |
>> +     *  --------------------------------------------------
>> +     * 31 ----------- 20 --- 15 ----------------- 3 ---- 0
>> +     *  | ADDR[31..12] | 00PC |        MASK       | TYPE |
>> +     *  --------------------------------------------------
>> +     * 31 ----------- 20 --- 15 ----------------- 3 ---- 0
>> +     *  | ADDR[31..12] | 00PC |        MASK       | TYPE |
>> +     *  --------------------------------------------------
>> +     * 31 ----------- 20 --- 15 ----------------- 3 ---- 0
>> +     *  | ADDR[31..12] | 00PC |        MASK       | TYPE |
>> +     *  --------------------------------------------------
>> +     */
>> +
>> +    if (slave) {
>> +        assert(dev->slave_count < GRLIB_AHB_MAX_DEV);
>> +        reg_start =3D (GRLIB_AHB_SLAVE_OFFSET
>> +                  + (dev->slave_count * GRLIB_AHB_ENTRY_SIZE)) >> 2;
>> +        dev->slave_count++;
>> +    } else {
>> +        assert(dev->master_count < GRLIB_AHB_MAX_DEV);
>> +        reg_start =3D (dev->master_count * GRLIB_AHB_ENTRY_SIZE) >> 2=
;
>> +        dev->master_count++;
>> +    }
>> +
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_VENDOR_SHIFT,
>> +                                     GRLIB_PNP_VENDOR_SIZE,
>> +                                     vendor);
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_DEV_SHIFT,
>> +                                     GRLIB_PNP_DEV_SIZE,
>> +                                     device);
>> +    reg_start +=3D 4;
>> +    /* AHB Memory Space */
>> +    dev->regs[reg_start] =3D type;
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_ADDR_SHIFT,
>> +                                     GRLIB_PNP_ADDR_SIZE,
>> +                                     extract32(address,
>> +                                               GRLIB_AHB_DEV_ADDR_SHI=
FT,
>> +                                               GRLIB_AHB_DEV_ADDR_SIZ=
E));
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_MASK_SHIFT,
>> +                                     GRLIB_PNP_MASK_SIZE,
>> +                                     mask);
>> +}
>> +
>> +static uint64_t grlib_ahb_pnp_read(void *opaque, hwaddr offset, unsig=
ned size)
>> +{
>> +    AHBPnp *ahb_pnp =3D GRLIB_AHB_PNP(opaque);
>> +
>> +    return ahb_pnp->regs[offset >> 2];
>> +}
>> +
>> +static const MemoryRegionOps grlib_ahb_pnp_ops =3D {
>> +    .read       =3D grlib_ahb_pnp_read,
>> +    .endianness =3D DEVICE_NATIVE_ENDIAN,
>> +};
>=20
> Should be DEVICE_BIG_ENDIAN?
>=20
>> +static void grlib_ahb_pnp_realize(DeviceState *dev, Error **errp)
>> +{
>> +    AHBPnp *ahb_pnp =3D GRLIB_AHB_PNP(dev);
>> +    SysBusDevice *sbd =3D SYS_BUS_DEVICE(dev);
>> +
>> +    memory_region_init_io(&ahb_pnp->iomem, OBJECT(dev), &grlib_ahb_pn=
p_ops,
>> +                          ahb_pnp, TYPE_GRLIB_AHB_PNP, GRLIB_PNP_MAX_=
REGS);
>> +    sysbus_init_mmio(sbd, &ahb_pnp->iomem);
>> +}
>> +
>> +static void grlib_ahb_pnp_class_init(ObjectClass *klass, void *data)
>> +{
>> +    DeviceClass *dc =3D DEVICE_CLASS(klass);
>> +
>> +    dc->realize =3D grlib_ahb_pnp_realize;
>=20
> Since this requires wiring up in code (i.e. can't be instantiated in th=
e monitor via
> device_add) you'll need to mark the device as not user creatable e.g.
>=20
>      /* Reason: Must be wired up in code (see leon3_generic_hw_init() f=
unction) */
>      dc->user_creatable =3D false;
>

I think that's actually the default for SYS_BUS_DEVICE:

static void sysbus_device_class_init(ObjectClass *klass, void *data)
{
     DeviceClass *k =3D DEVICE_CLASS(klass);
     k->realize =3D sysbus_realize;
     k->bus_type =3D TYPE_SYSTEM_BUS;
     /*
      * device_add plugs devices into a suitable bus.  For "real" buses,
      * that actually connects the device.  For sysbus, the connections
      * need to be made separately, and device_add can't do that.  The
      * device would be left unconnected, and will probably not work
      *
      * However, a few machines can handle device_add/-device with
      * a few specific sysbus devices. In those cases, the device
      * subclass needs to override it and set user_creatable=3Dtrue.
      */
     k->user_creatable =3D false;
}

But I can change that for clarity if you want.

>> +}
>> +
>> +static const TypeInfo grlib_ahb_pnp_info =3D {
>> +    .name          =3D TYPE_GRLIB_AHB_PNP,
>> +    .parent        =3D TYPE_SYS_BUS_DEVICE,
>> +    .instance_size =3D sizeof(AHBPnp),
>> +    .class_init    =3D grlib_ahb_pnp_class_init,
>> +};
>> +
>> +/* APBPnp */
>> +
>> +typedef struct APBPnp {
>> +    SysBusDevice parent_obj;
>> +    MemoryRegion iomem;
>> +
>> +    uint32_t regs[GRLIB_PNP_MAX_REGS >> 2];
>> +    uint32_t entry_count;
>> +} APBPnp;
>> +
>> +void grlib_apb_pnp_add_entry(APBPnp *dev, uint32_t address, uint32_t =
mask,
>> +                             uint8_t vendor, uint16_t device, uint8_t=
 version,
>> +                             uint8_t irq, int type)
>> +{
>> +    unsigned int reg_start;
>> +
>> +    /*
>> +     * APB entries look like this:
>> +     *
>> +     * 31 -------- 23 -------- 11 ----- 9 ------- 4 --- 0
>> +     *  | VENDOR ID | DEVICE ID | IRQ ? | VERSION | IRQ |
>> +     *
>> +     * 31 ---------- 20 --- 15 ----------------- 3 ---- 0
>> +     *  | ADDR[20..8] | 0000 |        MASK       | TYPE |
>> +     */
>> +
>> +    assert(dev->entry_count < GRLIB_APB_MAX_DEV);
>> +    reg_start =3D (dev->entry_count * GRLIB_APB_ENTRY_SIZE) >> 2;
>> +    dev->entry_count++;
>> +
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_VENDOR_SHIFT,
>> +                                     GRLIB_PNP_VENDOR_SIZE,
>> +                                     vendor);
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_DEV_SHIFT,
>> +                                     GRLIB_PNP_DEV_SIZE,
>> +                                     device);
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_VER_SHIFT,
>> +                                     GRLIB_PNP_VER_SIZE,
>> +                                     version);
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_IRQ_SHIFT,
>> +                                     GRLIB_PNP_IRQ_SIZE,
>> +                                     irq);
>> +    reg_start +=3D 1;
>> +    dev->regs[reg_start] =3D type;
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_ADDR_SHIFT,
>> +                                     GRLIB_PNP_ADDR_SIZE,
>> +                                     extract32(address,
>> +                                               GRLIB_APB_DEV_ADDR_SHI=
FT,
>> +                                               GRLIB_APB_DEV_ADDR_SIZ=
E));
>> +    dev->regs[reg_start] =3D deposit32(dev->regs[reg_start],
>> +                                     GRLIB_PNP_MASK_SHIFT,
>> +                                     GRLIB_PNP_MASK_SIZE,
>> +                                     mask);
>> +}
>> +
>> +static uint64_t grlib_apb_pnp_read(void *opaque, hwaddr offset, unsig=
ned size)
>> +{
>> +    APBPnp *apb_pnp =3D GRLIB_APB_PNP(opaque);
>> +
>> +    return apb_pnp->regs[offset >> 2];
>> +}
>> +
>> +static const MemoryRegionOps grlib_apb_pnp_ops =3D {
>> +    .read       =3D grlib_apb_pnp_read,
>> +    .endianness =3D DEVICE_NATIVE_ENDIAN,
>> +};
>=20
> and also here DEVICE_BIG_ENDIAN?
>=20
>> +static void grlib_apb_pnp_realize(DeviceState *dev, Error **errp)
>> +{
>> +    APBPnp *apb_pnp =3D GRLIB_APB_PNP(dev);
>> +    SysBusDevice *sbd =3D SYS_BUS_DEVICE(dev);
>> +
>> +    memory_region_init_io(&apb_pnp->iomem, OBJECT(dev), &grlib_apb_pn=
p_ops,
>> +                          apb_pnp, TYPE_GRLIB_APB_PNP, GRLIB_PNP_MAX_=
REGS);
>> +    sysbus_init_mmio(sbd, &apb_pnp->iomem);
>> +}
>> +
>> +static void grlib_apb_pnp_class_init(ObjectClass *klass, void *data)
>> +{
>> +    DeviceClass *dc =3D DEVICE_CLASS(klass);
>> +
>> +    dc->realize =3D grlib_apb_pnp_realize;
>=20
> Same again here: this device should be marked as not user creatable.
>=20
>> +}
>> +
>> +static const TypeInfo grlib_apb_pnp_info =3D {
>> +    .name          =3D TYPE_GRLIB_APB_PNP,
>> +    .parent        =3D TYPE_SYS_BUS_DEVICE,
>> +    .instance_size =3D sizeof(APBPnp),
>> +    .class_init    =3D grlib_apb_pnp_class_init,
>> +};
>> +
>> +static void grlib_ahb_apb_pnp_register_types(void)
>> +{
>> +    type_register_static(&grlib_ahb_pnp_info);
>> +    type_register_static(&grlib_apb_pnp_info);
>> +}
>> +
>> +type_init(grlib_ahb_apb_pnp_register_types)
>> diff --git a/hw/sparc/leon3.c b/hw/sparc/leon3.c
>> index f25432c..03ff163 100644
>> --- a/hw/sparc/leon3.c
>> +++ b/hw/sparc/leon3.c
>> @@ -46,6 +46,13 @@
>>   #define PROM_FILENAME        "u-boot.bin"
>>   #define LEON3_PROM_OFFSET    (0x00000000)
>>   #define LEON3_RAM_OFFSET     (0x40000000)
>> +#define LEON3_APBUART_OFFSET (0x80000100)
>> +#define LEON3_APBUART_IRQ    (0x3)
>> +#define LEON3_IRQMP_OFFSET   (0x80000200)
>> +#define LEON3_GPTIMER_OFFSET (0x80000300)
>> +#define LEON3_GPTIMER_IRQ    (0x6)
>> +#define LEON3_APB_PNP_OFFSET (0x800FF000)
>> +#define LEON3_AHB_PNP_OFFSET (0xFFFFF000)
>>  =20
>>   #define MAX_PILS 16
>>  =20
>> @@ -176,6 +183,8 @@ static void leon3_generic_hw_init(MachineState *ma=
chine)
>>       int         bios_size;
>>       int         prom_size;
>>       ResetData  *reset_info;
>> +    AHBPnp *ahb_pnp;
>> +    APBPnp *apb_pnp;
>>  =20
>>       /* Init CPU */
>>       cpu =3D SPARC_CPU(cpu_create(machine->cpu_type));
>> @@ -189,9 +198,23 @@ static void leon3_generic_hw_init(MachineState *m=
achine)
>>       reset_info->sp    =3D LEON3_RAM_OFFSET + ram_size;
>>       qemu_register_reset(main_cpu_reset, reset_info);
>>  =20
>> +    ahb_pnp =3D GRLIB_AHB_PNP(object_new(TYPE_GRLIB_AHB_PNP));
>> +    object_property_set_bool(OBJECT(ahb_pnp), true, "realized", &erro=
r_fatal);
>> +    sysbus_mmio_map(SYS_BUS_DEVICE(ahb_pnp), 0, LEON3_AHB_PNP_OFFSET)=
;
>> +    grlib_ahb_pnp_add_entry(ahb_pnp, 0, 0, GRLIB_VENDOR_GAISLER,
>> +                            GRLIB_LEON3_DEV, GRLIB_AHB_MASTER,
>> +                            GRLIB_CPU_AREA);
>> +
>> +    apb_pnp =3D GRLIB_APB_PNP(object_new(TYPE_GRLIB_APB_PNP));
>> +    object_property_set_bool(OBJECT(apb_pnp), true, "realized", &erro=
r_fatal);
>> +    sysbus_mmio_map(SYS_BUS_DEVICE(apb_pnp), 0, LEON3_APB_PNP_OFFSET)=
;
>> +    grlib_ahb_pnp_add_entry(ahb_pnp, LEON3_APB_PNP_OFFSET, 0xFFF,
>> +                            GRLIB_VENDOR_GAISLER, GRLIB_APBMST_DEV,
>> +                            GRLIB_AHB_SLAVE, GRLIB_AHBMEM_AREA);
>> +
>>       /* Allocate IRQ manager */
>> -    grlib_irqmp_create(0x80000200, env, &cpu_irqs, MAX_PILS,
>> -                       &leon3_set_pil_in);
>> +    grlib_irqmp_create(LEON3_IRQMP_OFFSET, env, &cpu_irqs, MAX_PILS,
>> +                       &leon3_set_pil_in, apb_pnp);
>=20
> Whilst we're here, is there any way we can get rid of these old-style c=
reate
> functions? The general philosophy today is that rather than have multip=
le per-board
> init functions, expose the required properties via qdev and then wire u=
p the device
> directly within the board itself.
>=20
> A quick glance at the code suggests you can just move the contents of t=
he relevant
> functions from the header file directly inline with a few minor tweaks.

Ok I'll give it a try.

>=20
>>       env->qemu_irq_ack =3D leon3_irq_manager;
>>  =20
>> @@ -270,11 +293,14 @@ static void leon3_generic_hw_init(MachineState *=
machine)
>>       }
>>  =20
>>       /* Allocate timers */
>> -    grlib_gptimer_create(0x80000300, 2, CPU_CLK, cpu_irqs, 6);
>> +    grlib_gptimer_create(LEON3_GPTIMER_OFFSET, 2, CPU_CLK, cpu_irqs,
>> +                         LEON3_GPTIMER_IRQ,
>> +                         apb_pnp);
>=20
> And here.
>=20
>>       /* Allocate uart */
>>       if (serial_hd(0)) {
>> -        grlib_apbuart_create(0x80000100, serial_hd(0), cpu_irqs[3]);
>> +        grlib_apbuart_create(LEON3_APBUART_OFFSET, serial_hd(0), cpu_=
irqs,
>> +                             LEON3_APBUART_IRQ, apb_pnp);
>=20
> And here too.
>=20
>>       }
>>   }
>>  =20
>> diff --git a/include/hw/misc/grlib_ahb_apb_pnp.h b/include/hw/misc/grl=
ib_ahb_apb_pnp.h
>> new file mode 100644
>> index 0000000..a0f6dcf
>> --- /dev/null
>> +++ b/include/hw/misc/grlib_ahb_apb_pnp.h
>> @@ -0,0 +1,60 @@
>> +/*
>> + * GRLIB AHB APB PNP
>> + *
>> + *  Copyright (C) 2019 AdaCore
>> + *
>> + *  Developed by :
>> + *  Frederic Konrad   <frederic.konrad@adacore.com>
>> + *
>> + * This program is free software; you can redistribute it and/or modi=
fy
>> + * it under the terms of the GNU General Public License as published =
by
>> + * the Free Software Foundation, either version 2 of the License, or
>> + * (at your option) any later version.
>> + *
>> + * This program is distributed in the hope that it will be useful,
>> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
>> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
>> + * GNU General Public License for more details.
>> + *
>> + * You should have received a copy of the GNU General Public License =
along
>> + * with this program; if not, see <http://www.gnu.org/licenses/>.
>> + *
>> + */
>> +
>> +#ifndef GRLIB_AHB_APB_PNP_H
>> +#define GRLIB_AHB_APB_PNP_H
>> +
>> +#define TYPE_GRLIB_AHB_PNP "grlib,ahbpnp"
>> +#define GRLIB_AHB_PNP(obj) \
>> +    OBJECT_CHECK(AHBPnp, (obj), TYPE_GRLIB_AHB_PNP)
>> +typedef struct AHBPnp AHBPnp;
>> +
>> +#define TYPE_GRLIB_APB_PNP "grlib,apbpnp"
>> +#define GRLIB_APB_PNP(obj) \
>> +    OBJECT_CHECK(APBPnp, (obj), TYPE_GRLIB_APB_PNP)
>> +typedef struct APBPnp APBPnp;
>> +
>> +void grlib_ahb_pnp_add_entry(AHBPnp *dev, uint32_t address, uint32_t =
mask,
>> +                             uint8_t vendor, uint16_t device, int sla=
ve,
>> +                             int type);
>> +void grlib_apb_pnp_add_entry(APBPnp *dev, uint32_t address, uint32_t =
mask,
>> +                             uint8_t vendor, uint16_t device, uint8_t=
 version,
>> +                             uint8_t irq, int type);
>> +
>> +/* VENDORS */
>> +#define GRLIB_VENDOR_GAISLER (0x01)
>> +/* DEVICES */
>> +#define GRLIB_LEON3_DEV      (0x03)
>> +#define GRLIB_APBMST_DEV     (0x06)
>> +#define GRLIB_APBUART_DEV    (0x0C)
>> +#define GRLIB_IRQMP_DEV      (0x0D)
>> +#define GRLIB_GPTIMER_DEV    (0x11)
>> +/* TYPE */
>> +#define GRLIB_CPU_AREA       (0x00)
>> +#define GRLIB_APBIO_AREA     (0x01)
>> +#define GRLIB_AHBMEM_AREA    (0x02)
>> +
>> +#define GRLIB_AHB_MASTER     (0x00)
>> +#define GRLIB_AHB_SLAVE      (0x01)
>> +
>> +#endif /* GRLIB_AHB_APB_PNP_H */
>> diff --git a/include/hw/sparc/grlib.h b/include/hw/sparc/grlib.h
>> index 61a345c..28320ab 100644
>> --- a/include/hw/sparc/grlib.h
>> +++ b/include/hw/sparc/grlib.h
>> @@ -27,6 +27,7 @@
>>  =20
>>   #include "hw/qdev.h"
>>   #include "hw/sysbus.h"
>> +#include "hw/misc/grlib_ahb_apb_pnp.h"
>>  =20
>>   /* Emulation of GrLib device is base on the GRLIB IP Core User's Man=
ual:
>>    * http://www.gaisler.com/products/grlib/grip.pdf
>> @@ -41,11 +42,9 @@ void grlib_irqmp_set_irq(void *opaque, int irq, int=
 level);
>>   void grlib_irqmp_ack(DeviceState *dev, int intno);
>>  =20
>>   static inline
>> -DeviceState *grlib_irqmp_create(hwaddr   base,
>> -                                CPUSPARCState            *env,
>> -                                qemu_irq           **cpu_irqs,
>> -                                uint32_t             nr_irqs,
>> -                                set_pil_in_fn        set_pil_in)
>> +DeviceState *grlib_irqmp_create(hwaddr base, CPUSPARCState *env,
>> +                                qemu_irq **cpu_irqs, uint32_t nr_irqs=
,
>> +                                set_pil_in_fn set_pil_in, APBPnp *apb=
_pnp)
>>   {
>>       DeviceState *dev;
>>  =20
>> @@ -65,17 +64,18 @@ DeviceState *grlib_irqmp_create(hwaddr   base,
>>                                      dev,
>>                                      nr_irqs);
>>  =20
>> +    /* Register this device in the APB PNP device */
>> +    grlib_apb_pnp_add_entry(apb_pnp, base, 0xFFF, GRLIB_VENDOR_GAISLE=
R,
>> +                            GRLIB_IRQMP_DEV, 2, 0, GRLIB_APBIO_AREA);
>>       return dev;
>>   }
>>  =20
>>   /* GPTimer */
>>  =20
>>   static inline
>> -DeviceState *grlib_gptimer_create(hwaddr  base,
>> -                                  uint32_t            nr_timers,
>> -                                  uint32_t            freq,
>> -                                  qemu_irq           *cpu_irqs,
>> -                                  int                 base_irq)
>> +DeviceState *grlib_gptimer_create(hwaddr base, uint32_t nr_timers,
>> +                                  uint32_t freq, qemu_irq *cpu_irqs,
>> +                                  int base_irq, APBPnp *apb_pnp)
>>   {
>>       DeviceState *dev;
>>       int i;
>> @@ -93,15 +93,18 @@ DeviceState *grlib_gptimer_create(hwaddr  base,
>>           sysbus_connect_irq(SYS_BUS_DEVICE(dev), i, cpu_irqs[base_irq=
 + i]);
>>       }
>>  =20
>> +    /* Register this device in the APB PNP device */
>> +    grlib_apb_pnp_add_entry(apb_pnp, base, 0xFFF, GRLIB_VENDOR_GAISLE=
R,
>> +                            GRLIB_GPTIMER_DEV, 0, base_irq, GRLIB_APB=
IO_AREA);
>>       return dev;
>>   }
>>  =20
>>   /* APB UART */
>>  =20
>>   static inline
>> -DeviceState *grlib_apbuart_create(hwaddr  base,
>> -                                  Chardev    *serial,
>> -                                  qemu_irq            irq)
>> +DeviceState *grlib_apbuart_create(hwaddr base, Chardev *serial,
>> +                                  qemu_irq *cpu_irqs, int base_irq,
>> +                                  APBPnp *apb_pnp)
>>   {
>>       DeviceState *dev;
>>  =20
>> @@ -112,7 +115,11 @@ DeviceState *grlib_apbuart_create(hwaddr  base,
>>  =20
>>       sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base);
>>  =20
>> -    sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, irq);
>> +    sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, cpu_irqs[base_irq]);
>> +
>> +    /* Register this device in the APB PNP device */
>> +    grlib_apb_pnp_add_entry(apb_pnp, base, 0xFFF, GRLIB_VENDOR_GAISLE=
R,
>> +                            GRLIB_APBUART_DEV, 1, base_irq, GRLIB_APB=
IO_AREA);
>>  =20
>>       return dev;
>>   }
>>
>=20
> Other than that, checkpatch gave a warning to check MAINTAINERS and it =
looks like
> you're missing an entry for the new hw/misc/grlib_ahb_apb_pnp.h header =
file.

Ah yes good point.. I missed that.. I took that as a false positive becau=
se
hw/*/grlib* was in MAINTAINERS.

Regards,
Fred

>=20
> Finally there's a small typo in the commit message: mecanism -> mechani=
sm.
>=20
>=20
> ATB,
>=20
> Mark.
>=20

