Undergraduate Semester Project for Digital Logic Design. Designing a non 2^n bit processor with a custom ISA. 
