Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 16 06:33:05 2019
| Host         : Batcomputer running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 117 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.043        0.000                      0                44764        0.044        0.000                      0                44757        0.264        0.000                       0                 20005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                        ------------         ----------      --------------
clk125_gtp_p                                                 {0.000 4.000}        8.000           125.000         
  main_genericstandalone_genericstandalone_clk125_div2       {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_fb         {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_sys        {0.000 4.414}        8.828           113.281         
    main_genericstandalone_genericstandalone_mmcm_sys4x      {0.000 1.103}        2.207           453.125         
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs  {0.552 1.655}        2.207           453.125         
    main_genericstandalone_genericstandalone_pll_clk200      {0.000 2.500}        5.000           200.000         
    main_genericstandalone_genericstandalone_pll_fb          {0.000 8.000}        16.000          62.500          
main_genericstandalone_rxoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_rx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
main_genericstandalone_txoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_tx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
si5324_clkout_fabric_p                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_fb_clk                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtio_clk                                     {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtiox4_clk                                   {0.000 1.000}        2.000           500.000         
sys_clk                                                      {0.000 4.414}        8.828           113.276         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_gtp_p                                                                                                                                                                                                   6.462        0.000                       0                     2  
  main_genericstandalone_genericstandalone_clk125_div2                                                                                                                                                         5.000        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_fb                                                                                                                                                          14.751        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys                                                                                                                                                          7.235        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys4x                                                                                                                                                        0.614        0.000                       0                    77  
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs                                                                                                                                                    0.614        0.000                       0                     4  
    main_genericstandalone_genericstandalone_pll_clk200            3.379        0.000                      0                   13        0.237        0.000                      0                   13        0.264        0.000                       0                    10  
    main_genericstandalone_genericstandalone_pll_fb                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_rxoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_rx_half_unbuf                                                                                                                                                                     7.500        0.000                       0                     5  
  main_genericstandalone_clk_rx_unbuf                              1.060        0.000                      0                  606        0.100        0.000                      0                  606        2.870        0.000                       0                   220  
  main_genericstandalone_rx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_txoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_tx_half_unbuf                        13.920        0.000                      0                   20        0.141        0.000                      0                   20        7.500        0.000                       0                    24  
  main_genericstandalone_clk_tx_unbuf                              0.737        0.000                      0                  441        0.123        0.000                      0                  441        3.500        0.000                       0                   208  
  main_genericstandalone_tx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
si5324_clkout_fabric_p                                                                                                                                                                                         2.000        0.000                       0                     1  
  main_rtio_crg_fb_clk                                                                                                                                                                                         6.751        0.000                       0                     2  
  main_rtio_crg_rtio_clk                                           0.146        0.000                      0                13846        0.044        0.000                      0                13846        2.870        0.000                       0                  7875  
  main_rtio_crg_rtiox4_clk                                                                                                                                                                                     0.408        0.000                       0                    56  
sys_clk                                                            0.043        0.000                      0                29810        0.047        0.000                      0                29810        3.114        0.000                       0                 11503  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                           To Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                           --------                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                     main_genericstandalone_genericstandalone_pll_clk200        4.606        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_unbuf                  main_genericstandalone_clk_rx_half_unbuf                   5.915        0.000                      0                    1        0.240        0.000                      0                    1  
                                                     main_genericstandalone_clk_rx_unbuf                        4.310        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_half_unbuf             main_genericstandalone_clk_rx_unbuf                        5.425        0.000                      0                   10        0.154        0.000                      0                   10  
main_genericstandalone_clk_tx_unbuf                  main_genericstandalone_clk_tx_half_unbuf                   5.794        0.000                      0                   20        0.184        0.000                      0                   20  
                                                     main_genericstandalone_clk_tx_unbuf                        3.009        0.000                      0                    1                                                                        
                                                     main_rtio_crg_rtio_clk                                     3.802        0.000                      0                    3                                                                        
                                                     sys_clk                                                    2.403        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125_gtp_p
  To Clock:  clk125_gtp_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_gtp_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125_gtp_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y3   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_clk125_div2
  To Clock:  main_genericstandalone_genericstandalone_clk125_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_clk125_div2
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { IBUFDS_GTE2/ODIV2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_fb
  To Clock:  main_genericstandalone_genericstandalone_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys
Waveform(ns):       { 0.000 4.414 }
Period(ns):         8.828
Sources:            { MMCME2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.828       7.235      BUFGCTRL_X0Y0    BUFG/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.828       7.579      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.828       204.532    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys4x
Waveform(ns):       { 0.000 1.103 }
Period(ns):         2.207
Sources:            { MMCME2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.207       0.614      BUFGCTRL_X0Y3    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y127    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y127    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y135    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y135    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y139    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y139    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y138    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y138    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y146    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.207       211.153    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x_dqs
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys4x_dqs
Waveform(ns):       { 0.552 1.655 }
Period(ns):         2.207
Sources:            { MMCME2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.207       0.614      BUFGCTRL_X0Y6    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.207       0.736      OLOGIC_X1Y132    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.207       0.736      OLOGIC_X1Y144    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.207       0.958      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.207       211.153    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_pll_clk200
  To Clock:  main_genericstandalone_genericstandalone_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.538ns (37.488%)  route 0.897ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.754     9.690    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.795 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.538ns (37.488%)  route 0.897ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.754     9.690    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.795 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.538ns (37.488%)  route 0.897ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.754     9.690    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.795 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.538ns (37.488%)  route 0.897ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.754     9.690    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.795 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.348ns (38.415%)  route 0.558ns (61.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.558     9.410    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.560    12.852    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.348ns (38.415%)  route 0.558ns (61.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.558     9.410    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.560    12.852    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.348ns (38.415%)  route 0.558ns (61.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.558     9.410    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.560    12.852    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.348ns (38.415%)  route 0.558ns (61.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.558     9.410    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.560    12.852    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.630ns (42.307%)  route 0.859ns (57.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.398     8.901 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.859     9.760    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X88Y125        LUT3 (Prop_lut3_I0_O)        0.232     9.992 r  main_genericstandalone_genericstandalone_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.992    main_genericstandalone_genericstandalone_reset_counter[2]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_D)        0.076    13.529    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.529    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.590ns (42.263%)  route 0.806ns (57.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.806     9.658    clk200_rst
    SLICE_X89Y125        LUT6 (Prop_lut6_I5_O)        0.242     9.900 r  main_genericstandalone_genericstandalone_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     9.900    main_genericstandalone_genericstandalone_ic_reset_i_1_n_0
    SLICE_X89Y125        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X89Y125        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X89Y125        FDRE (Setup_fdre_C_D)        0.030    13.442    main_genericstandalone_genericstandalone_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  3.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.210%)  route 0.132ns (38.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.132     3.094    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X89Y125        LUT6 (Prop_lut6_I1_O)        0.045     3.139 r  main_genericstandalone_genericstandalone_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.139    main_genericstandalone_genericstandalone_ic_reset_i_1_n_0
    SLICE_X89Y125        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X89Y125        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/C
                         clock pessimism             -0.929     2.811    
    SLICE_X89Y125        FDRE (Hold_fdre_C_D)         0.091     2.902    main_genericstandalone_genericstandalone_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT2 (Prop_lut2_I0_O)        0.043     3.189 r  main_genericstandalone_genericstandalone_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.189    main_genericstandalone_genericstandalone_reset_counter[1]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.131     2.929    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT4 (Prop_lut4_I1_O)        0.043     3.189 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.189    main_genericstandalone_genericstandalone_reset_counter[3]_i_2_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.131     2.929    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT3 (Prop_lut3_I1_O)        0.045     3.191 r  main_genericstandalone_genericstandalone_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.191    main_genericstandalone_genericstandalone_reset_counter[2]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.121     2.919    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 f  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT1 (Prop_lut1_I0_O)        0.045     3.191 r  main_genericstandalone_genericstandalone_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.191    main_genericstandalone_genericstandalone_reset_counter0[0]
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.120     2.918    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.783%)  route 0.251ns (66.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.927 r  FDPE_3/Q
                         net (fo=5, routed)           0.251     3.178    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.907     2.833    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.045     2.788    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.783%)  route 0.251ns (66.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.927 r  FDPE_3/Q
                         net (fo=5, routed)           0.251     3.178    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism             -0.907     2.833    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.045     2.788    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.783%)  route 0.251ns (66.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.927 r  FDPE_3/Q
                         net (fo=5, routed)           0.251     3.178    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism             -0.907     2.833    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.045     2.788    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.783%)  route 0.251ns (66.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.927 r  FDPE_3/Q
                         net (fo=5, routed)           0.251     3.178    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism             -0.907     2.833    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.045     2.788    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.247ns (59.033%)  route 0.171ns (40.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.148     2.946 r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.117     3.063    main_genericstandalone_genericstandalone_reset_counter[3]
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.099     3.162 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.054     3.216    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_CE)       -0.016     2.782    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.434    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X87Y123    FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X87Y123    FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y123    FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y123    FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y123    FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y123    FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_pll_fb
  To Clock:  main_genericstandalone_genericstandalone_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_pll_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_rxoutclk
  To Clock:  main_genericstandalone_rxoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_rxoutclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GTPE2_CHANNEL/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y16      BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_half_unbuf
  To Clock:  main_genericstandalone_clk_rx_half_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_rx_half_unbuf
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_2/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7       BUFG_6/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKOUT0
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_unbuf
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.171ns (18.266%)  route 5.240ns (81.734%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X75Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.379     6.708 f  main_genericstandalone_pcs_receivepath_code5b_reg[4]/Q
                         net (fo=7, routed)           1.306     8.014    main_genericstandalone_pcs_receivepath_d[4]
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.126     8.140 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=2, routed)           0.357     8.497    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X55Y157        LUT6 (Prop_lut6_I0_O)        0.267     8.764 r  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=9, routed)           0.507     9.271    main_genericstandalone_pcs_source_payload_data[7]_i_2_n_0
    SLICE_X55Y158        LUT5 (Prop_lut5_I0_O)        0.110     9.381 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           2.186    11.567    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X7Y114         LUT3 (Prop_lut3_I1_O)        0.289    11.856 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.884    12.740    main_genericstandalone_rx_converter_converter_sink_payload_data__0[8]
    SLICE_X8Y101         FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.264    13.764    eth_rx_clk
    SLICE_X8Y101         FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.268    14.032    
                         clock uncertainty           -0.053    13.980    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.179    13.801    main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -12.740    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 1.289ns (19.483%)  route 5.327ns (80.517%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.279ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.517     6.278    eth_rx_clk
    SLICE_X54Y157        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_fdre_C_Q)         0.433     6.711 r  main_genericstandalone_pcs_source_payload_data_reg[3]/Q
                         net (fo=14, routed)          0.949     7.661    main_genericstandalone_pcs_source_payload_data_reg_n_0_[3]
    SLICE_X55Y152        LUT2 (Prop_lut2_I1_O)        0.115     7.776 r  main_genericstandalone_crc32_checker_crc_reg[14]_i_3/O
                         net (fo=1, routed)           0.614     8.390    main_genericstandalone_crc32_checker_crc_reg[14]_i_3_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.267     8.657 r  main_genericstandalone_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=3, routed)           0.590     9.247    main_genericstandalone_crc32_checker_crc_reg[14]_i_2_n_0
    SLICE_X54Y152        LUT5 (Prop_lut5_I4_O)        0.105     9.352 f  main_genericstandalone_crc32_checker_crc_reg[6]_i_1/O
                         net (fo=2, routed)           0.240     9.592    main_genericstandalone_crc32_checker_crc_next[6]
    SLICE_X55Y153        LUT6 (Prop_lut6_I5_O)        0.264     9.856 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.451    10.307    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X53Y153        LUT6 (Prop_lut6_I2_O)        0.105    10.412 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.482    12.894    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X8Y100         FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.264    13.764    eth_rx_clk
    SLICE_X8Y100         FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.268    14.032    
                         clock uncertainty           -0.053    13.980    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)       -0.012    13.968    main_genericstandalone_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.171ns (18.324%)  route 5.219ns (81.676%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X75Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.379     6.708 f  main_genericstandalone_pcs_receivepath_code5b_reg[4]/Q
                         net (fo=7, routed)           1.306     8.014    main_genericstandalone_pcs_receivepath_d[4]
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.126     8.140 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=2, routed)           0.357     8.497    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X55Y157        LUT6 (Prop_lut6_I0_O)        0.267     8.764 r  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=9, routed)           0.507     9.271    main_genericstandalone_pcs_source_payload_data[7]_i_2_n_0
    SLICE_X55Y158        LUT5 (Prop_lut5_I0_O)        0.110     9.381 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           2.186    11.567    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X7Y114         LUT3 (Prop_lut3_I1_O)        0.289    11.856 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.864    12.720    main_genericstandalone_rx_converter_converter_sink_payload_data__0[8]
    SLICE_X8Y100         FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.264    13.764    eth_rx_clk
    SLICE_X8Y100         FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.268    14.032    
                         clock uncertainty           -0.053    13.980    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)       -0.174    13.806    main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 1.289ns (19.541%)  route 5.307ns (80.459%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.279ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.517     6.278    eth_rx_clk
    SLICE_X54Y157        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_fdre_C_Q)         0.433     6.711 r  main_genericstandalone_pcs_source_payload_data_reg[3]/Q
                         net (fo=14, routed)          0.949     7.661    main_genericstandalone_pcs_source_payload_data_reg_n_0_[3]
    SLICE_X55Y152        LUT2 (Prop_lut2_I1_O)        0.115     7.776 r  main_genericstandalone_crc32_checker_crc_reg[14]_i_3/O
                         net (fo=1, routed)           0.614     8.390    main_genericstandalone_crc32_checker_crc_reg[14]_i_3_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.267     8.657 r  main_genericstandalone_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=3, routed)           0.590     9.247    main_genericstandalone_crc32_checker_crc_reg[14]_i_2_n_0
    SLICE_X54Y152        LUT5 (Prop_lut5_I4_O)        0.105     9.352 f  main_genericstandalone_crc32_checker_crc_reg[6]_i_1/O
                         net (fo=2, routed)           0.240     9.592    main_genericstandalone_crc32_checker_crc_next[6]
    SLICE_X55Y153        LUT6 (Prop_lut6_I5_O)        0.264     9.856 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.451    10.307    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X53Y153        LUT6 (Prop_lut6_I2_O)        0.105    10.412 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.463    12.875    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X10Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.264    13.764    eth_rx_clk
    SLICE_X10Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.268    14.032    
                         clock uncertainty           -0.053    13.980    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.002    13.978    main_genericstandalone_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                         -12.875    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.438ns (21.679%)  route 5.195ns (78.321%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.831 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X75Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.379     6.708 r  main_genericstandalone_pcs_receivepath_code5b_reg[4]/Q
                         net (fo=7, routed)           1.306     8.014    main_genericstandalone_pcs_receivepath_d[4]
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.126     8.140 f  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=2, routed)           0.357     8.497    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X55Y157        LUT6 (Prop_lut6_I0_O)        0.267     8.764 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=9, routed)           0.507     9.271    main_genericstandalone_pcs_source_payload_data[7]_i_2_n_0
    SLICE_X55Y158        LUT5 (Prop_lut5_I0_O)        0.110     9.381 r  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           2.186    11.567    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X7Y114         LUT3 (Prop_lut3_I1_O)        0.289    11.856 f  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.840    12.696    main_genericstandalone_rx_converter_converter_sink_payload_data__0[8]
    SLICE_X7Y104         LUT4 (Prop_lut4_I2_O)        0.267    12.963 r  main_genericstandalone_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000    12.963    main_genericstandalone_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X7Y104         FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.331    13.831    eth_rx_clk
    SLICE_X7Y104         FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.268    14.099    
                         clock uncertainty           -0.053    14.047    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.030    14.077    main_genericstandalone_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.289ns (19.714%)  route 5.250ns (80.286%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.279ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.517     6.278    eth_rx_clk
    SLICE_X54Y157        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_fdre_C_Q)         0.433     6.711 r  main_genericstandalone_pcs_source_payload_data_reg[3]/Q
                         net (fo=14, routed)          0.949     7.661    main_genericstandalone_pcs_source_payload_data_reg_n_0_[3]
    SLICE_X55Y152        LUT2 (Prop_lut2_I1_O)        0.115     7.776 r  main_genericstandalone_crc32_checker_crc_reg[14]_i_3/O
                         net (fo=1, routed)           0.614     8.390    main_genericstandalone_crc32_checker_crc_reg[14]_i_3_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.267     8.657 r  main_genericstandalone_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=3, routed)           0.590     9.247    main_genericstandalone_crc32_checker_crc_reg[14]_i_2_n_0
    SLICE_X54Y152        LUT5 (Prop_lut5_I4_O)        0.105     9.352 f  main_genericstandalone_crc32_checker_crc_reg[6]_i_1/O
                         net (fo=2, routed)           0.240     9.592    main_genericstandalone_crc32_checker_crc_next[6]
    SLICE_X55Y153        LUT6 (Prop_lut6_I5_O)        0.264     9.856 f  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.451    10.307    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X53Y153        LUT6 (Prop_lut6_I2_O)        0.105    10.412 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.405    12.817    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X9Y103         FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.264    13.764    eth_rx_clk
    SLICE_X9Y103         FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.268    14.032    
                         clock uncertainty           -0.053    13.980    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)       -0.024    13.956    main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_crc32_checker_crc_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.630ns (10.014%)  route 5.661ns (89.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 13.901 - 8.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.569     6.330    eth_rx_clk
    SLICE_X78Y155        FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDPE (Prop_fdpe_C_Q)         0.398     6.728 r  FDPE_7/Q
                         net (fo=136, routed)         3.135     9.864    eth_rx_rst
    SLICE_X6Y115         LUT3 (Prop_lut3_I0_O)        0.232    10.096 r  main_genericstandalone_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=41, routed)          2.526    12.622    main_genericstandalone_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X56Y153        FDSE                                         r  main_genericstandalone_crc32_checker_crc_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.401    13.901    eth_rx_clk
    SLICE_X56Y153        FDSE                                         r  main_genericstandalone_crc32_checker_crc_reg_reg[0]/C
                         clock pessimism              0.335    14.236    
                         clock uncertainty           -0.053    14.184    
    SLICE_X56Y153        FDSE (Setup_fdse_C_S)       -0.423    13.761    main_genericstandalone_crc32_checker_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_crc32_checker_crc_reg_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.630ns (10.014%)  route 5.661ns (89.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 13.901 - 8.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.569     6.330    eth_rx_clk
    SLICE_X78Y155        FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDPE (Prop_fdpe_C_Q)         0.398     6.728 r  FDPE_7/Q
                         net (fo=136, routed)         3.135     9.864    eth_rx_rst
    SLICE_X6Y115         LUT3 (Prop_lut3_I0_O)        0.232    10.096 r  main_genericstandalone_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=41, routed)          2.526    12.622    main_genericstandalone_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X56Y153        FDSE                                         r  main_genericstandalone_crc32_checker_crc_reg_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.401    13.901    eth_rx_clk
    SLICE_X56Y153        FDSE                                         r  main_genericstandalone_crc32_checker_crc_reg_reg[8]/C
                         clock pessimism              0.335    14.236    
                         clock uncertainty           -0.053    14.184    
    SLICE_X56Y153        FDSE (Setup_fdse_C_S)       -0.423    13.761    main_genericstandalone_crc32_checker_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.441ns (21.714%)  route 5.195ns (78.286%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.831 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X75Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.379     6.708 r  main_genericstandalone_pcs_receivepath_code5b_reg[4]/Q
                         net (fo=7, routed)           1.306     8.014    main_genericstandalone_pcs_receivepath_d[4]
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.126     8.140 f  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=2, routed)           0.357     8.497    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X55Y157        LUT6 (Prop_lut6_I0_O)        0.267     8.764 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=9, routed)           0.507     9.271    main_genericstandalone_pcs_source_payload_data[7]_i_2_n_0
    SLICE_X55Y158        LUT5 (Prop_lut5_I0_O)        0.110     9.381 r  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           2.186    11.567    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X7Y114         LUT3 (Prop_lut3_I1_O)        0.289    11.856 f  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.840    12.696    main_genericstandalone_rx_converter_converter_sink_payload_data__0[8]
    SLICE_X7Y104         LUT5 (Prop_lut5_I3_O)        0.270    12.966 r  main_genericstandalone_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000    12.966    main_genericstandalone_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X7Y104         FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.331    13.831    eth_rx_clk
    SLICE_X7Y104         FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.268    14.099    
                         clock uncertainty           -0.053    14.047    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.069    14.116    main_genericstandalone_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.116    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.171ns (18.553%)  route 5.141ns (81.447%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568     6.329    eth_rx_clk
    SLICE_X75Y157        FDRE                                         r  main_genericstandalone_pcs_receivepath_code5b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.379     6.708 f  main_genericstandalone_pcs_receivepath_code5b_reg[4]/Q
                         net (fo=7, routed)           1.306     8.014    main_genericstandalone_pcs_receivepath_d[4]
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.126     8.140 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=2, routed)           0.357     8.497    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X55Y157        LUT6 (Prop_lut6_I0_O)        0.267     8.764 r  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=9, routed)           0.507     9.271    main_genericstandalone_pcs_source_payload_data[7]_i_2_n_0
    SLICE_X55Y158        LUT5 (Prop_lut5_I0_O)        0.110     9.381 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           2.186    11.567    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X7Y114         LUT3 (Prop_lut3_I1_O)        0.289    11.856 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.785    12.641    main_genericstandalone_rx_converter_converter_sink_payload_data__0[8]
    SLICE_X10Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.264    13.764    eth_rx_clk
    SLICE_X10Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.268    14.032    
                         clock uncertainty           -0.053    13.980    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.164    13.816    main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  1.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.592     2.459    eth_rx_clk
    SLICE_X7Y118         FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     2.882    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.860     3.099    storage_2_reg_0_7_6_7/WCLK
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.627     2.472    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.782    storage_2_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.592     2.459    eth_rx_clk
    SLICE_X7Y118         FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     2.882    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.860     3.099    storage_2_reg_0_7_6_7/WCLK
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.627     2.472    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.782    storage_2_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.592     2.459    eth_rx_clk
    SLICE_X7Y118         FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     2.882    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.860     3.099    storage_2_reg_0_7_6_7/WCLK
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.627     2.472    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.782    storage_2_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.592     2.459    eth_rx_clk
    SLICE_X7Y118         FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     2.882    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.860     3.099    storage_2_reg_0_7_6_7/WCLK
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.627     2.472    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.782    storage_2_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.592     2.459    eth_rx_clk
    SLICE_X7Y118         FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     2.882    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.860     3.099    storage_2_reg_0_7_6_7/WCLK
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.627     2.472    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.782    storage_2_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.592     2.459    eth_rx_clk
    SLICE_X7Y118         FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     2.882    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.860     3.099    storage_2_reg_0_7_6_7/WCLK
    SLICE_X6Y118         RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.627     2.472    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.782    storage_2_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.592     2.459    eth_rx_clk
    SLICE_X7Y118         FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     2.882    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X6Y118         RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.860     3.099    storage_2_reg_0_7_6_7/WCLK
    SLICE_X6Y118         RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.627     2.472    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.782    storage_2_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.330%)  route 0.282ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.592     2.459    eth_rx_clk
    SLICE_X7Y118         FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     2.882    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X6Y118         RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.860     3.099    storage_2_reg_0_7_6_7/WCLK
    SLICE_X6Y118         RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.627     2.472    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.782    storage_2_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.600     2.467    eth_rx_clk
    SLICE_X7Y102         FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     2.608 r  builder_xilinxmultiregimpl12_regs0_reg[1]/Q
                         net (fo=1, routed)           0.055     2.663    builder_xilinxmultiregimpl12_regs0[1]
    SLICE_X7Y102         FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.870     3.109    eth_rx_clk
    SLICE_X7Y102         FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[1]/C
                         clock pessimism             -0.642     2.467    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.075     2.542    builder_xilinxmultiregimpl12_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.081ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.572     2.439    eth_rx_clk
    SLICE_X9Y102         FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     2.580 r  builder_xilinxmultiregimpl12_regs0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.635    builder_xilinxmultiregimpl12_regs0[3]
    SLICE_X9Y102         FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.843     3.081    eth_rx_clk
    SLICE_X9Y102         FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[3]/C
                         clock pessimism             -0.642     2.439    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.075     2.514    builder_xilinxmultiregimpl12_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_rx_unbuf
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_2/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y20     storage_4_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y8    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X78Y155    FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X78Y155    FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y115     FSM_onehot_builder_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y115     FSM_onehot_builder_liteethmaccrc32checker_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X55Y158    builder_a7_1000basex_receivepath_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X55Y158    builder_a7_1000basex_receivepath_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X55Y158    builder_a7_1000basex_receivepath_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y118     storage_2_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y118     storage_2_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_rx_mmcm_fb
  To Clock:  main_genericstandalone_rx_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_rx_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_txoutclk
  To Clock:  main_genericstandalone_txoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_txoutclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GTPE2_CHANNEL/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXOUTCLK
Min Period        n/a     BUFH/I                  n/a            1.592         16.000      14.408     BUFHCE_X0Y36        BUFH/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_half_unbuf
  To Clock:  main_genericstandalone_clk_tx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       13.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.920ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.433ns (26.601%)  route 1.195ns (73.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.733     3.451    eth_tx_half_clk
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_fdre_C_Q)         0.433     3.884 r  main_genericstandalone_tx_data_half_reg[4]/Q
                         net (fo=1, routed)           1.195     5.079    main_genericstandalone_tx_data_half[4]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 13.920    

Slack (MET) :             13.923ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.433ns (26.650%)  route 1.192ns (73.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.733     3.451    eth_tx_half_clk
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_fdre_C_Q)         0.433     3.884 r  main_genericstandalone_tx_data_half_reg[7]/Q
                         net (fo=1, routed)           1.192     5.076    main_genericstandalone_tx_data_half[7]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 13.923    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.379ns (25.422%)  route 1.112ns (74.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y157        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[10]/Q
                         net (fo=1, routed)           1.112     4.898    main_genericstandalone_tx_data_half[10]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 14.101    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.379ns (26.866%)  route 1.032ns (73.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[15]/Q
                         net (fo=1, routed)           1.032     4.819    main_genericstandalone_tx_data_half[15]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[10]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.379ns (27.087%)  route 1.020ns (72.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[12]/Q
                         net (fo=1, routed)           1.020     4.807    main_genericstandalone_tx_data_half[12]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[10])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.193ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[12]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.379ns (27.106%)  route 1.019ns (72.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[14]/Q
                         net (fo=1, routed)           1.019     4.806    main_genericstandalone_tx_data_half[14]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[12])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                 14.193    

Slack (MET) :             14.209ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[11]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.379ns (27.399%)  route 1.004ns (72.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y157        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[13]/Q
                         net (fo=1, routed)           1.004     4.790    main_genericstandalone_tx_data_half[13]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[11])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                 14.209    

Slack (MET) :             14.260ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPVAL[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.379ns (28.478%)  route 0.952ns (71.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[18]/Q
                         net (fo=1, routed)           0.952     4.739    main_genericstandalone_tx_data_half[18]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPVAL[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[1])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                 14.260    

Slack (MET) :             14.283ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPMODE[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.379ns (28.977%)  route 0.929ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[19]/Q
                         net (fo=1, routed)           0.929     4.716    main_genericstandalone_tx_data_half[19]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[1])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 14.283    

Slack (MET) :             14.307ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.379ns (29.507%)  route 0.905ns (70.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[16]/Q
                         net (fo=1, routed)           0.905     4.692    main_genericstandalone_tx_data_half[16]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[14])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                 14.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.210%)  route 0.345ns (67.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.296     1.233    eth_tx_half_clk
    SLICE_X74Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y157        FDRE (Prop_fdre_C_Q)         0.164     1.397 r  main_genericstandalone_tx_data_half_reg[3]/Q
                         net (fo=1, routed)           0.345     1.742    main_genericstandalone_tx_data_half[3]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.592%)  route 0.389ns (73.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.296     1.233    eth_tx_half_clk
    SLICE_X72Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y155        FDRE (Prop_fdre_C_Q)         0.141     1.374 r  main_genericstandalone_tx_data_half_reg[8]/Q
                         net (fo=1, routed)           0.389     1.763    main_genericstandalone_tx_data_half[8]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                      0.105     1.598    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.535%)  route 0.373ns (69.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.296     1.233    eth_tx_half_clk
    SLICE_X74Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y157        FDRE (Prop_fdre_C_Q)         0.164     1.397 r  main_genericstandalone_tx_data_half_reg[0]/Q
                         net (fo=1, routed)           0.373     1.770    main_genericstandalone_tx_data_half[0]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.535%)  route 0.373ns (69.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.296     1.233    eth_tx_half_clk
    SLICE_X74Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y157        FDRE (Prop_fdre_C_Q)         0.164     1.397 r  main_genericstandalone_tx_data_half_reg[2]/Q
                         net (fo=1, routed)           0.373     1.770    main_genericstandalone_tx_data_half[2]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[2])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.378%)  route 0.376ns (69.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.296     1.233    eth_tx_half_clk
    SLICE_X74Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y157        FDRE (Prop_fdre_C_Q)         0.164     1.397 r  main_genericstandalone_tx_data_half_reg[1]/Q
                         net (fo=1, routed)           0.376     1.773    main_genericstandalone_tx_data_half[1]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPMODE[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.632%)  route 0.371ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.297     1.234    eth_tx_half_clk
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_fdre_C_Q)         0.164     1.398 r  main_genericstandalone_tx_data_half_reg[9]/Q
                         net (fo=1, routed)           0.371     1.769    main_genericstandalone_tx_data_half[9]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[0])
                                                      0.084     1.577    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.057%)  route 0.421ns (71.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.297     1.234    eth_tx_half_clk
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_fdre_C_Q)         0.164     1.398 r  main_genericstandalone_tx_data_half_reg[5]/Q
                         net (fo=1, routed)           0.421     1.819    main_genericstandalone_tx_data_half[5]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.576%)  route 0.457ns (76.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.296     1.233    eth_tx_half_clk
    SLICE_X72Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y155        FDRE (Prop_fdre_C_Q)         0.141     1.374 r  main_genericstandalone_tx_data_half_reg[6]/Q
                         net (fo=1, routed)           0.457     1.831    main_genericstandalone_tx_data_half[6]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.022%)  route 0.530ns (78.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[11]/Q
                         net (fo=1, routed)           0.530     1.884    main_genericstandalone_tx_data_half[11]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[15]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.897%)  route 0.534ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[17]/Q
                         net (fo=1, routed)           0.534     1.888    main_genericstandalone_tx_data_half[17]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_tx_half_unbuf
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_1/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.592         16.000      14.408     BUFHCE_X1Y36        BUFH_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X74Y157       main_genericstandalone_tx_data_half_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKOUT0
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X74Y157       main_genericstandalone_tx_data_half_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X74Y157       main_genericstandalone_tx_data_half_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[17]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X74Y157       main_genericstandalone_tx_data_half_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X74Y157       main_genericstandalone_tx_data_half_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[13]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_unbuf
  To Clock:  main_genericstandalone_clk_tx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 2.755ns (40.682%)  route 4.017ns (59.318%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 11.013 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     5.579 r  storage_3_reg/DOADO[2]
                         net (fo=1, routed)           0.932     6.511    storage_3_reg_n_33
    SLICE_X8Y160         LUT6 (Prop_lut6_I2_O)        0.105     6.616 r  main_genericstandalone_crc32_inserter_reg[31]_i_4/O
                         net (fo=5, routed)           1.075     7.690    main_genericstandalone_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X30Y156        LUT3 (Prop_lut3_I2_O)        0.105     7.795 r  g0_b0__0_i_21/O
                         net (fo=1, routed)           0.259     8.054    g0_b0__0_i_21_n_0
    SLICE_X31Y156        LUT5 (Prop_lut5_I0_O)        0.105     8.159 r  g0_b0__0_i_13/O
                         net (fo=1, routed)           0.656     8.814    g0_b0__0_i_13_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.105     8.919 r  g0_b0__0_i_3/O
                         net (fo=11, routed)          0.552     9.472    main_genericstandalone_pcs_transmitpath_d0[2]
    SLICE_X39Y155        LUT6 (Prop_lut6_I4_O)        0.105     9.577 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.284     9.861    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X38Y155        LUT2 (Prop_lut2_I1_O)        0.105     9.966 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.260    10.226    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X39Y156        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.649    11.013    eth_tx_clk
    SLICE_X39Y156        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/C
                         clock pessimism              0.354    11.367    
                         clock uncertainty           -0.053    11.314    
    SLICE_X39Y156        FDRE (Setup_fdre_C_R)       -0.352    10.962    main_genericstandalone_pcs_transmitpath_code6b_reg[0]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 2.755ns (40.682%)  route 4.017ns (59.318%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 11.013 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     5.579 r  storage_3_reg/DOADO[2]
                         net (fo=1, routed)           0.932     6.511    storage_3_reg_n_33
    SLICE_X8Y160         LUT6 (Prop_lut6_I2_O)        0.105     6.616 r  main_genericstandalone_crc32_inserter_reg[31]_i_4/O
                         net (fo=5, routed)           1.075     7.690    main_genericstandalone_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X30Y156        LUT3 (Prop_lut3_I2_O)        0.105     7.795 r  g0_b0__0_i_21/O
                         net (fo=1, routed)           0.259     8.054    g0_b0__0_i_21_n_0
    SLICE_X31Y156        LUT5 (Prop_lut5_I0_O)        0.105     8.159 r  g0_b0__0_i_13/O
                         net (fo=1, routed)           0.656     8.814    g0_b0__0_i_13_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.105     8.919 r  g0_b0__0_i_3/O
                         net (fo=11, routed)          0.552     9.472    main_genericstandalone_pcs_transmitpath_d0[2]
    SLICE_X39Y155        LUT6 (Prop_lut6_I4_O)        0.105     9.577 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.284     9.861    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X38Y155        LUT2 (Prop_lut2_I1_O)        0.105     9.966 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.260    10.226    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X39Y156        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.649    11.013    eth_tx_clk
    SLICE_X39Y156        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/C
                         clock pessimism              0.354    11.367    
                         clock uncertainty           -0.053    11.314    
    SLICE_X39Y156        FDRE (Setup_fdre_C_R)       -0.352    10.962    main_genericstandalone_pcs_transmitpath_code6b_reg[1]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 2.755ns (40.682%)  route 4.017ns (59.318%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 11.013 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     5.579 r  storage_3_reg/DOADO[2]
                         net (fo=1, routed)           0.932     6.511    storage_3_reg_n_33
    SLICE_X8Y160         LUT6 (Prop_lut6_I2_O)        0.105     6.616 r  main_genericstandalone_crc32_inserter_reg[31]_i_4/O
                         net (fo=5, routed)           1.075     7.690    main_genericstandalone_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X30Y156        LUT3 (Prop_lut3_I2_O)        0.105     7.795 r  g0_b0__0_i_21/O
                         net (fo=1, routed)           0.259     8.054    g0_b0__0_i_21_n_0
    SLICE_X31Y156        LUT5 (Prop_lut5_I0_O)        0.105     8.159 r  g0_b0__0_i_13/O
                         net (fo=1, routed)           0.656     8.814    g0_b0__0_i_13_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.105     8.919 r  g0_b0__0_i_3/O
                         net (fo=11, routed)          0.552     9.472    main_genericstandalone_pcs_transmitpath_d0[2]
    SLICE_X39Y155        LUT6 (Prop_lut6_I4_O)        0.105     9.577 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.284     9.861    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X38Y155        LUT2 (Prop_lut2_I1_O)        0.105     9.966 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.260    10.226    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X39Y156        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.649    11.013    eth_tx_clk
    SLICE_X39Y156        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/C
                         clock pessimism              0.354    11.367    
                         clock uncertainty           -0.053    11.314    
    SLICE_X39Y156        FDRE (Setup_fdre_C_R)       -0.352    10.962    main_genericstandalone_pcs_transmitpath_code6b_reg[2]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 2.755ns (40.682%)  route 4.017ns (59.318%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 11.013 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     5.579 r  storage_3_reg/DOADO[2]
                         net (fo=1, routed)           0.932     6.511    storage_3_reg_n_33
    SLICE_X8Y160         LUT6 (Prop_lut6_I2_O)        0.105     6.616 r  main_genericstandalone_crc32_inserter_reg[31]_i_4/O
                         net (fo=5, routed)           1.075     7.690    main_genericstandalone_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X30Y156        LUT3 (Prop_lut3_I2_O)        0.105     7.795 r  g0_b0__0_i_21/O
                         net (fo=1, routed)           0.259     8.054    g0_b0__0_i_21_n_0
    SLICE_X31Y156        LUT5 (Prop_lut5_I0_O)        0.105     8.159 r  g0_b0__0_i_13/O
                         net (fo=1, routed)           0.656     8.814    g0_b0__0_i_13_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.105     8.919 r  g0_b0__0_i_3/O
                         net (fo=11, routed)          0.552     9.472    main_genericstandalone_pcs_transmitpath_d0[2]
    SLICE_X39Y155        LUT6 (Prop_lut6_I4_O)        0.105     9.577 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.284     9.861    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X38Y155        LUT2 (Prop_lut2_I1_O)        0.105     9.966 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.260    10.226    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X39Y156        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.649    11.013    eth_tx_clk
    SLICE_X39Y156        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[3]/C
                         clock pessimism              0.354    11.367    
                         clock uncertainty           -0.053    11.314    
    SLICE_X39Y156        FDRE (Setup_fdre_C_R)       -0.352    10.962    main_genericstandalone_pcs_transmitpath_code6b_reg[3]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl9_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_3_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.383ns (21.485%)  route 5.054ns (78.515%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 11.056 - 8.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.770     3.488    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.348     3.836 r  builder_xilinxmultiregimpl9_regs1_reg[2]/Q
                         net (fo=1, routed)           0.896     4.732    builder_xilinxmultiregimpl9_regs1[2]
    SLICE_X5Y154         LUT6 (Prop_lut6_I2_O)        0.240     4.972 f  main_genericstandalone_padding_inserter_counter[15]_i_11/O
                         net (fo=2, routed)           0.374     5.346    main_genericstandalone_padding_inserter_counter[15]_i_11_n_0
    SLICE_X6Y157         LUT5 (Prop_lut5_I3_O)        0.105     5.451 f  main_genericstandalone_padding_inserter_counter[15]_i_6/O
                         net (fo=6, routed)           1.025     6.476    main_genericstandalone_tx_last_be_source_stb
    SLICE_X35Y156        LUT2 (Prop_lut2_I0_O)        0.105     6.581 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=4, routed)           0.259     6.840    main_genericstandalone_padding_inserter_source_stb
    SLICE_X33Y156        LUT6 (Prop_lut6_I4_O)        0.105     6.945 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=7, routed)           0.396     7.341    main_genericstandalone_preamble_inserter_sink_ack
    SLICE_X32Y156        LUT5 (Prop_lut5_I3_O)        0.108     7.449 r  storage_3_reg_i_48/O
                         net (fo=6, routed)           1.039     8.488    p_1625_in
    SLICE_X7Y157         LUT6 (Prop_lut6_I3_O)        0.267     8.755 r  storage_3_reg_i_46/O
                         net (fo=9, routed)           0.368     9.124    storage_3_reg_i_46_n_0
    SLICE_X6Y157         LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  storage_3_reg_i_5/O
                         net (fo=2, routed)           0.696     9.925    main_genericstandalone_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.692    11.056    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
                         clock pessimism              0.354    11.410    
                         clock uncertainty           -0.053    11.357    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    10.867    storage_3_reg
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl9_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_3_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.383ns (21.991%)  route 4.906ns (78.009%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 11.056 - 8.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.770     3.488    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.348     3.836 r  builder_xilinxmultiregimpl9_regs1_reg[2]/Q
                         net (fo=1, routed)           0.896     4.732    builder_xilinxmultiregimpl9_regs1[2]
    SLICE_X5Y154         LUT6 (Prop_lut6_I2_O)        0.240     4.972 f  main_genericstandalone_padding_inserter_counter[15]_i_11/O
                         net (fo=2, routed)           0.374     5.346    main_genericstandalone_padding_inserter_counter[15]_i_11_n_0
    SLICE_X6Y157         LUT5 (Prop_lut5_I3_O)        0.105     5.451 f  main_genericstandalone_padding_inserter_counter[15]_i_6/O
                         net (fo=6, routed)           1.025     6.476    main_genericstandalone_tx_last_be_source_stb
    SLICE_X35Y156        LUT2 (Prop_lut2_I0_O)        0.105     6.581 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=4, routed)           0.259     6.840    main_genericstandalone_padding_inserter_source_stb
    SLICE_X33Y156        LUT6 (Prop_lut6_I4_O)        0.105     6.945 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=7, routed)           0.396     7.341    main_genericstandalone_preamble_inserter_sink_ack
    SLICE_X32Y156        LUT5 (Prop_lut5_I3_O)        0.108     7.449 r  storage_3_reg_i_48/O
                         net (fo=6, routed)           1.039     8.488    p_1625_in
    SLICE_X7Y157         LUT6 (Prop_lut6_I3_O)        0.267     8.755 r  storage_3_reg_i_46/O
                         net (fo=9, routed)           0.290     9.045    storage_3_reg_i_46_n_0
    SLICE_X7Y156         LUT5 (Prop_lut5_I1_O)        0.105     9.150 r  storage_3_reg_i_2/O
                         net (fo=2, routed)           0.627     9.777    main_genericstandalone_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.692    11.056    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
                         clock pessimism              0.354    11.410    
                         clock uncertainty           -0.053    11.357    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    10.867    storage_3_reg
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl9_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_3_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.383ns (22.064%)  route 4.885ns (77.936%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 11.056 - 8.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.770     3.488    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.348     3.836 r  builder_xilinxmultiregimpl9_regs1_reg[2]/Q
                         net (fo=1, routed)           0.896     4.732    builder_xilinxmultiregimpl9_regs1[2]
    SLICE_X5Y154         LUT6 (Prop_lut6_I2_O)        0.240     4.972 f  main_genericstandalone_padding_inserter_counter[15]_i_11/O
                         net (fo=2, routed)           0.374     5.346    main_genericstandalone_padding_inserter_counter[15]_i_11_n_0
    SLICE_X6Y157         LUT5 (Prop_lut5_I3_O)        0.105     5.451 f  main_genericstandalone_padding_inserter_counter[15]_i_6/O
                         net (fo=6, routed)           1.025     6.476    main_genericstandalone_tx_last_be_source_stb
    SLICE_X35Y156        LUT2 (Prop_lut2_I0_O)        0.105     6.581 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=4, routed)           0.259     6.840    main_genericstandalone_padding_inserter_source_stb
    SLICE_X33Y156        LUT6 (Prop_lut6_I4_O)        0.105     6.945 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=7, routed)           0.396     7.341    main_genericstandalone_preamble_inserter_sink_ack
    SLICE_X32Y156        LUT5 (Prop_lut5_I3_O)        0.108     7.449 r  storage_3_reg_i_48/O
                         net (fo=6, routed)           1.039     8.488    p_1625_in
    SLICE_X7Y157         LUT6 (Prop_lut6_I3_O)        0.267     8.755 r  storage_3_reg_i_46/O
                         net (fo=9, routed)           0.157     8.913    storage_3_reg_i_46_n_0
    SLICE_X7Y157         LUT3 (Prop_lut3_I0_O)        0.105     9.018 r  storage_3_reg_i_4/O
                         net (fo=2, routed)           0.739     9.756    main_genericstandalone_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.692    11.056    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
                         clock pessimism              0.354    11.410    
                         clock uncertainty           -0.053    11.357    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.867    storage_3_reg
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 2.755ns (41.239%)  route 3.926ns (58.761%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 11.013 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.125     5.579 r  storage_3_reg/DOADO[28]
                         net (fo=1, routed)           0.852     6.431    storage_3_reg_n_7
    SLICE_X8Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.536 r  main_genericstandalone_crc32_inserter_reg[19]_i_2/O
                         net (fo=5, routed)           1.022     7.558    main_genericstandalone_crc32_inserter_reg[19]_i_2_n_0
    SLICE_X32Y157        LUT3 (Prop_lut3_I2_O)        0.105     7.663 r  g0_b0__0_i_25/O
                         net (fo=1, routed)           0.327     7.989    g0_b0__0_i_25_n_0
    SLICE_X32Y157        LUT6 (Prop_lut6_I3_O)        0.105     8.094 r  g0_b0__0_i_15/O
                         net (fo=1, routed)           0.488     8.583    data4__0[4]
    SLICE_X38Y157        LUT6 (Prop_lut6_I3_O)        0.105     8.688 r  g0_b0__0_i_5/O
                         net (fo=11, routed)          0.881     9.569    main_genericstandalone_pcs_transmitpath_d0[4]
    SLICE_X40Y156        LUT6 (Prop_lut6_I1_O)        0.105     9.674 r  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_2/O
                         net (fo=1, routed)           0.355    10.029    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_2_n_0
    SLICE_X40Y157        LUT4 (Prop_lut4_I2_O)        0.105    10.134 r  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_1/O
                         net (fo=1, routed)           0.000    10.134    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_1_n_0
    SLICE_X40Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.649    11.013    eth_tx_clk
    SLICE_X40Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/C
                         clock pessimism              0.354    11.367    
                         clock uncertainty           -0.053    11.314    
    SLICE_X40Y157        FDRE (Setup_fdre_C_D)        0.030    11.344    main_genericstandalone_pcs_transmitpath_alt7_rd0_reg
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl9_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_3_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.383ns (22.510%)  route 4.761ns (77.490%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 11.056 - 8.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.770     3.488    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.348     3.836 r  builder_xilinxmultiregimpl9_regs1_reg[2]/Q
                         net (fo=1, routed)           0.896     4.732    builder_xilinxmultiregimpl9_regs1[2]
    SLICE_X5Y154         LUT6 (Prop_lut6_I2_O)        0.240     4.972 f  main_genericstandalone_padding_inserter_counter[15]_i_11/O
                         net (fo=2, routed)           0.374     5.346    main_genericstandalone_padding_inserter_counter[15]_i_11_n_0
    SLICE_X6Y157         LUT5 (Prop_lut5_I3_O)        0.105     5.451 f  main_genericstandalone_padding_inserter_counter[15]_i_6/O
                         net (fo=6, routed)           1.025     6.476    main_genericstandalone_tx_last_be_source_stb
    SLICE_X35Y156        LUT2 (Prop_lut2_I0_O)        0.105     6.581 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=4, routed)           0.259     6.840    main_genericstandalone_padding_inserter_source_stb
    SLICE_X33Y156        LUT6 (Prop_lut6_I4_O)        0.105     6.945 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=7, routed)           0.396     7.341    main_genericstandalone_preamble_inserter_sink_ack
    SLICE_X32Y156        LUT5 (Prop_lut5_I3_O)        0.108     7.449 r  storage_3_reg_i_48/O
                         net (fo=6, routed)           1.039     8.488    p_1625_in
    SLICE_X7Y157         LUT6 (Prop_lut6_I3_O)        0.267     8.755 r  storage_3_reg_i_46/O
                         net (fo=9, routed)           0.153     8.909    storage_3_reg_i_46_n_0
    SLICE_X7Y157         LUT4 (Prop_lut4_I1_O)        0.105     9.014 r  storage_3_reg_i_3/O
                         net (fo=2, routed)           0.618     9.632    main_genericstandalone_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.692    11.056    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
                         clock pessimism              0.354    11.410    
                         clock uncertainty           -0.053    11.357    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    10.867    storage_3_reg
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 2.776ns (41.621%)  route 3.894ns (58.379%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 11.013 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     5.579 r  storage_3_reg/DOADO[2]
                         net (fo=1, routed)           0.932     6.511    storage_3_reg_n_33
    SLICE_X8Y160         LUT6 (Prop_lut6_I2_O)        0.105     6.616 r  main_genericstandalone_crc32_inserter_reg[31]_i_4/O
                         net (fo=5, routed)           1.075     7.690    main_genericstandalone_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X30Y156        LUT3 (Prop_lut3_I2_O)        0.105     7.795 r  g0_b0__0_i_21/O
                         net (fo=1, routed)           0.259     8.054    g0_b0__0_i_21_n_0
    SLICE_X31Y156        LUT5 (Prop_lut5_I0_O)        0.105     8.159 r  g0_b0__0_i_13/O
                         net (fo=1, routed)           0.656     8.814    g0_b0__0_i_13_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I2_O)        0.105     8.919 r  g0_b0__0_i_3/O
                         net (fo=11, routed)          0.510     9.429    main_genericstandalone_pcs_transmitpath_d0[2]
    SLICE_X40Y156        LUT6 (Prop_lut6_I3_O)        0.105     9.534 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_4/O
                         net (fo=1, routed)           0.463     9.997    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_4_n_0
    SLICE_X40Y157        LUT4 (Prop_lut4_I2_O)        0.126    10.123 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_1/O
                         net (fo=1, routed)           0.000    10.123    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_1_n_0
    SLICE_X40Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.649    11.013    eth_tx_clk
    SLICE_X40Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/C
                         clock pessimism              0.354    11.367    
                         clock uncertainty           -0.053    11.314    
    SLICE_X40Y157        FDRE (Setup_fdre_C_D)        0.069    11.383    main_genericstandalone_pcs_transmitpath_alt7_rd1_reg
  -------------------------------------------------------------------
                         required time                         11.383    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  1.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.311     1.248    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  builder_xilinxmultiregimpl9_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     1.447    builder_xilinxmultiregimpl9_regs0[2]
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.540     1.819    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
                         clock pessimism             -0.571     1.248    
    SLICE_X4Y154         FDRE (Hold_fdre_C_D)         0.076     1.324    builder_xilinxmultiregimpl9_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.311     1.248    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  builder_xilinxmultiregimpl9_regs0_reg[1]/Q
                         net (fo=1, routed)           0.057     1.446    builder_xilinxmultiregimpl9_regs0[1]
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.540     1.819    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/C
                         clock pessimism             -0.571     1.248    
    SLICE_X4Y154         FDRE (Hold_fdre_C_D)         0.071     1.319    builder_xilinxmultiregimpl9_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.311     1.248    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  builder_xilinxmultiregimpl9_regs0_reg[0]/Q
                         net (fo=1, routed)           0.064     1.453    builder_xilinxmultiregimpl9_regs0[0]
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.540     1.819    eth_tx_clk
    SLICE_X4Y154         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/C
                         clock pessimism             -0.571     1.248    
    SLICE_X4Y154         FDRE (Hold_fdre_C_D)         0.075     1.323    builder_xilinxmultiregimpl9_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_genericstandalone_pcs_transmitpath_code4b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_output0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.758%)  route 0.053ns (22.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.275     1.212    eth_tx_clk
    SLICE_X40Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDRE (Prop_fdre_C_Q)         0.141     1.353 r  main_genericstandalone_pcs_transmitpath_code4b_reg[0]/Q
                         net (fo=1, routed)           0.053     1.406    main_genericstandalone_pcs_transmitpath_code4b[0]
    SLICE_X41Y157        LUT6 (Prop_lut6_I5_O)        0.045     1.451 r  main_genericstandalone_pcs_transmitpath_output0[9]_i_1/O
                         net (fo=1, routed)           0.000     1.451    main_genericstandalone_pcs_transmitpath_output_msb_first[0]
    SLICE_X41Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_output0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.503     1.782    eth_tx_clk
    SLICE_X41Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_output0_reg[9]/C
                         clock pessimism             -0.557     1.225    
    SLICE_X41Y157        FDRE (Hold_fdre_C_D)         0.092     1.317    main_genericstandalone_pcs_transmitpath_output0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_inserter_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_crc32_inserter_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.039%)  route 0.062ns (24.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.280     1.217    eth_tx_clk
    SLICE_X28Y156        FDSE                                         r  main_genericstandalone_crc32_inserter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y156        FDSE (Prop_fdse_C_Q)         0.141     1.358 r  main_genericstandalone_crc32_inserter_reg_reg[1]/Q
                         net (fo=2, routed)           0.062     1.420    main_genericstandalone_crc32_inserter_reg_reg_n_0_[1]
    SLICE_X29Y156        LUT5 (Prop_lut5_I0_O)        0.045     1.465 r  main_genericstandalone_crc32_inserter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.465    main_genericstandalone_crc32_inserter_next[9]
    SLICE_X29Y156        FDSE                                         r  main_genericstandalone_crc32_inserter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.507     1.786    eth_tx_clk
    SLICE_X29Y156        FDSE                                         r  main_genericstandalone_crc32_inserter_reg_reg[9]/C
                         clock pessimism             -0.556     1.230    
    SLICE_X29Y156        FDSE (Hold_fdse_C_D)         0.092     1.322    main_genericstandalone_crc32_inserter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.311     1.248    eth_tx_clk
    SLICE_X6Y156         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164     1.412 r  builder_xilinxmultiregimpl9_regs0_reg[5]/Q
                         net (fo=1, routed)           0.055     1.467    builder_xilinxmultiregimpl9_regs0[5]
    SLICE_X6Y156         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.540     1.819    eth_tx_clk
    SLICE_X6Y156         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[5]/C
                         clock pessimism             -0.571     1.248    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.064     1.312    builder_xilinxmultiregimpl9_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl2_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl2_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.272     1.209    eth_tx_clk
    SLICE_X50Y158        FDRE                                         r  builder_xilinxmultiregimpl2_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_fdre_C_Q)         0.164     1.373 r  builder_xilinxmultiregimpl2_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.428    builder_xilinxmultiregimpl2_regs0
    SLICE_X50Y158        FDRE                                         r  builder_xilinxmultiregimpl2_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.498     1.777    eth_tx_clk
    SLICE_X50Y158        FDRE                                         r  builder_xilinxmultiregimpl2_regs1_reg/C
                         clock pessimism             -0.568     1.209    
    SLICE_X50Y158        FDRE (Hold_fdre_C_D)         0.060     1.269    builder_xilinxmultiregimpl2_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.311     1.248    eth_tx_clk
    SLICE_X6Y156         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.164     1.412 r  builder_xilinxmultiregimpl9_regs0_reg[3]/Q
                         net (fo=1, routed)           0.055     1.467    builder_xilinxmultiregimpl9_regs0[3]
    SLICE_X6Y156         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.540     1.819    eth_tx_clk
    SLICE_X6Y156         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[3]/C
                         clock pessimism             -0.571     1.248    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.060     1.308    builder_xilinxmultiregimpl9_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.310     1.247    eth_tx_clk
    SLICE_X6Y157         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDRE (Prop_fdre_C_Q)         0.164     1.411 r  builder_xilinxmultiregimpl9_regs0_reg[6]/Q
                         net (fo=1, routed)           0.055     1.466    builder_xilinxmultiregimpl9_regs0[6]
    SLICE_X6Y157         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.539     1.818    eth_tx_clk
    SLICE_X6Y157         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/C
                         clock pessimism             -0.571     1.247    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.060     1.307    builder_xilinxmultiregimpl9_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl1_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl1_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X50Y156        FDRE                                         r  builder_xilinxmultiregimpl1_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_fdre_C_Q)         0.164     1.374 r  builder_xilinxmultiregimpl1_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.429    builder_xilinxmultiregimpl1_regs0
    SLICE_X50Y156        FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.499     1.778    eth_tx_clk
    SLICE_X50Y156        FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/C
                         clock pessimism             -0.568     1.210    
    SLICE_X50Y156        FDRE (Hold_fdre_C_D)         0.060     1.270    builder_xilinxmultiregimpl1_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_tx_unbuf
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y32     storage_3_reg/CLKARDCLK
Min Period        n/a     BUFH/I              n/a            1.592         8.000       6.408      BUFHCE_X0Y37     BUFH_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y156    FDPE_4/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y156    FDPE_5/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y155    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y155    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y156    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y156    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X47Y157    builder_a7_1000basex_fsm_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y155    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y155    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y156    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y156    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y155    builder_liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y156    builder_xilinxmultiregimpl1_regs0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y156    builder_xilinxmultiregimpl1_regs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y158    builder_xilinxmultiregimpl2_regs0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y158    builder_xilinxmultiregimpl2_regs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y158    builder_xilinxmultiregimpl3_regs0_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y156    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y156    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y156    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y156    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y157    builder_a7_1000basex_transmitpath_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y157    builder_a7_1000basex_transmitpath_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y158    builder_xilinxmultiregimpl2_regs0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y158    builder_xilinxmultiregimpl2_regs1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y158    builder_xilinxmultiregimpl3_regs0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y158    builder_xilinxmultiregimpl3_regs1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_tx_mmcm_fb
  To Clock:  main_genericstandalone_tx_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_tx_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  si5324_clkout_fabric_p
  To Clock:  si5324_clkout_fabric_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5324_clkout_fabric_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { si5324_clkout_fabric_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN2  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Max Period        n/a     PLLE2_ADV/CLKIN2  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Low Pulse Width   Slow    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Low Pulse Width   Fast    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
High Pulse Width  Slow    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
High Pulse Width  Fast    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_fb_clk
  To Clock:  main_rtio_crg_fb_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_fb_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_rtio_clk
  To Clock:  main_rtio_crg_rtio_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_inout_8x6_inout_8x6_ointerface6_stb_reg/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.348ns (4.777%)  route 6.937ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.937    12.281    rio_rst
    SLICE_X83Y84         FDRE                                         r  main_inout_8x6_inout_8x6_ointerface6_stb_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.344    12.789    rtio_clk
    SLICE_X83Y84         FDRE                                         r  main_inout_8x6_inout_8x6_ointerface6_stb_reg/C
                         clock pessimism              0.184    12.974    
                         clock uncertainty           -0.058    12.916    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.489    12.427    main_inout_8x6_inout_8x6_ointerface6_stb_reg
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_inout_8x6_inout_8x6_sensitivity_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.348ns (4.777%)  route 6.937ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.937    12.281    rio_rst
    SLICE_X83Y84         FDRE                                         r  main_inout_8x6_inout_8x6_sensitivity_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.344    12.789    rtio_clk
    SLICE_X83Y84         FDRE                                         r  main_inout_8x6_inout_8x6_sensitivity_reg[0]/C
                         clock pessimism              0.184    12.974    
                         clock uncertainty           -0.058    12.916    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.489    12.427    main_inout_8x6_inout_8x6_sensitivity_reg[0]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_inout_8x6_inout_8x6_sensitivity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.348ns (4.777%)  route 6.937ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.937    12.281    rio_rst
    SLICE_X83Y84         FDRE                                         r  main_inout_8x6_inout_8x6_sensitivity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.344    12.789    rtio_clk
    SLICE_X83Y84         FDRE                                         r  main_inout_8x6_inout_8x6_sensitivity_reg[1]/C
                         clock pessimism              0.184    12.974    
                         clock uncertainty           -0.058    12.916    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.489    12.427    main_inout_8x6_inout_8x6_sensitivity_reg[1]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.348ns (4.777%)  route 6.937ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.937    12.281    rio_rst
    SLICE_X74Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.446    12.892    rtio_clk
    SLICE_X74Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[0]/C
                         clock pessimism              0.184    13.076    
                         clock uncertainty           -0.058    13.018    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.560    12.458    main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.348ns (4.777%)  route 6.937ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.937    12.281    rio_rst
    SLICE_X74Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.446    12.892    rtio_clk
    SLICE_X74Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[1]/C
                         clock pessimism              0.184    13.076    
                         clock uncertainty           -0.058    13.018    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.560    12.458    main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_asyncfifobuffered7_readable_reg/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.348ns (4.777%)  route 6.937ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.937    12.281    rio_rst
    SLICE_X74Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered7_readable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.446    12.892    rtio_clk
    SLICE_X74Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered7_readable_reg/C
                         clock pessimism              0.184    13.076    
                         clock uncertainty           -0.058    13.018    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.560    12.458    main_rtio_core_outputs_asyncfifobuffered7_readable_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_gates_record7_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.348ns (4.777%)  route 6.937ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.937    12.281    rio_rst
    SLICE_X74Y46         FDRE                                         r  main_rtio_core_outputs_gates_record7_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.446    12.892    rtio_clk
    SLICE_X74Y46         FDRE                                         r  main_rtio_core_outputs_gates_record7_valid_reg/C
                         clock pessimism              0.184    13.076    
                         clock uncertainty           -0.058    13.018    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.560    12.458    main_rtio_core_outputs_gates_record7_valid_reg
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_inout_8x6_inout_8x6_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 0.590ns (7.601%)  route 7.172ns (92.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 f  FDPE_11/Q
                         net (fo=484, routed)         7.172    12.516    rio_rst
    SLICE_X84Y84         LUT4 (Prop_lut4_I3_O)        0.242    12.758 r  main_inout_8x6_inout_8x6_sample_i_1/O
                         net (fo=1, routed)           0.000    12.758    main_inout_8x6_inout_8x6_sample_i_1_n_0
    SLICE_X84Y84         FDRE                                         r  main_inout_8x6_inout_8x6_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.344    12.789    rtio_clk
    SLICE_X84Y84         FDRE                                         r  main_inout_8x6_inout_8x6_sample_reg/C
                         clock pessimism              0.184    12.974    
                         clock uncertainty           -0.058    12.916    
    SLICE_X84Y84         FDRE (Setup_fdre_C_D)        0.076    12.992    main_inout_8x6_inout_8x6_sample_reg
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_asyncfifobuffered0_graycounter1_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.348ns (4.769%)  route 6.949ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.949    12.293    rio_rst
    SLICE_X72Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered0_graycounter1_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.446    12.892    rtio_clk
    SLICE_X72Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered0_graycounter1_q_reg[5]/C
                         clock pessimism              0.184    13.076    
                         clock uncertainty           -0.058    13.018    
    SLICE_X72Y46         FDRE (Setup_fdre_C_R)       -0.489    12.529    main_rtio_core_outputs_asyncfifobuffered0_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 0.348ns (4.777%)  route 6.937ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=7873, routed)        1.372     4.996    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.348     5.344 r  FDPE_11/Q
                         net (fo=484, routed)         6.937    12.281    rio_rst
    SLICE_X75Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=7873, routed)        1.446    12.892    rtio_clk
    SLICE_X75Y46         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[2]/C
                         clock pessimism              0.184    13.076    
                         clock uncertainty           -0.058    13.018    
    SLICE_X75Y46         FDRE (Setup_fdre_C_R)       -0.489    12.529    main_rtio_core_outputs_asyncfifobuffered7_graycounter15_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 main_write_targets25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_probes25_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.690%)  route 0.175ns (55.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.631     2.099    rtio_clk
    SLICE_X49Y49         FDRE                                         r  main_write_targets25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     2.240 r  main_write_targets25_reg[3]/Q
                         net (fo=1, routed)           0.175     2.415    main_write_targets25_reg_n_0_[3]
    SLICE_X49Y50         FDRE                                         r  main_probes25_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.836     2.432    rtio_clk
    SLICE_X49Y50         FDRE                                         r  main_probes25_reg[3]/C
                         clock pessimism             -0.133     2.299    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.072     2.371    main_probes25_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 main_probes10_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mon_bussynchronizer54_ibuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.277%)  route 0.144ns (46.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.640     2.108    rtio_clk
    SLICE_X12Y49         FDRE                                         r  main_probes10_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     2.272 r  main_probes10_reg[12]/Q
                         net (fo=1, routed)           0.144     2.416    main_probes10[12]
    SLICE_X12Y50         FDRE                                         r  main_mon_bussynchronizer54_ibuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.845     2.441    rtio_clk
    SLICE_X12Y50         FDRE                                         r  main_mon_bussynchronizer54_ibuffer_reg[12]/C
                         clock pessimism             -0.133     2.308    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.059     2.367    main_mon_bussynchronizer54_ibuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 memadr_25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.118%)  route 0.152ns (51.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.631     2.099    rtio_clk
    SLICE_X63Y42         FDRE                                         r  memadr_25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     2.240 r  memadr_25_reg[0]/Q
                         net (fo=2, routed)           0.152     2.392    memadr_25[0]
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.945     2.542    rtio_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg_1/CLKARDCLK
                         clock pessimism             -0.387     2.155    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.338    storage_11_reg_1
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_gates_record5_payload_data1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record5_rec_payload_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.213ns (54.635%)  route 0.177ns (45.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.630     2.098    rtio_clk
    SLICE_X56Y49         FDRE                                         r  main_rtio_core_outputs_gates_record5_payload_data1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     2.262 r  main_rtio_core_outputs_gates_record5_payload_data1_reg[23]/Q
                         net (fo=2, routed)           0.177     2.439    main_rtio_core_outputs_gates_record5_payload_data1[23]
    SLICE_X56Y50         LUT5 (Prop_lut5_I2_O)        0.049     2.488 r  main_rtio_core_outputs_record5_rec_payload_data[23]_i_1/O
                         net (fo=1, routed)           0.000     2.488    main_rtio_core_outputs_record5_rec_payload_data[23]
    SLICE_X56Y50         FDRE                                         r  main_rtio_core_outputs_record5_rec_payload_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.834     2.430    rtio_clk
    SLICE_X56Y50         FDRE                                         r  main_rtio_core_outputs_record5_rec_payload_data_reg[23]/C
                         clock pessimism             -0.133     2.297    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.131     2.428    main_rtio_core_outputs_record5_rec_payload_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_gates_record5_payload_data1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record4_rec_payload_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.164%)  route 0.177ns (45.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.630     2.098    rtio_clk
    SLICE_X56Y49         FDRE                                         r  main_rtio_core_outputs_gates_record5_payload_data1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     2.262 r  main_rtio_core_outputs_gates_record5_payload_data1_reg[23]/Q
                         net (fo=2, routed)           0.177     2.439    main_rtio_core_outputs_gates_record5_payload_data1[23]
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.045     2.484 r  main_rtio_core_outputs_record4_rec_payload_data[23]_i_1/O
                         net (fo=1, routed)           0.000     2.484    main_rtio_core_outputs_record4_rec_payload_data[23]
    SLICE_X56Y50         FDRE                                         r  main_rtio_core_outputs_record4_rec_payload_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.834     2.430    rtio_clk
    SLICE_X56Y50         FDRE                                         r  main_rtio_core_outputs_record4_rec_payload_data_reg[23]/C
                         clock pessimism             -0.133     2.297    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.121     2.418    main_rtio_core_outputs_record4_rec_payload_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_probes25_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mon_bussynchronizer69_ibuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.209%)  route 0.176ns (51.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.630     2.098    rtio_clk
    SLICE_X50Y49         FDRE                                         r  main_probes25_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     2.262 r  main_probes25_reg[5]/Q
                         net (fo=1, routed)           0.176     2.439    main_probes25[5]
    SLICE_X48Y50         FDRE                                         r  main_mon_bussynchronizer69_ibuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.836     2.432    rtio_clk
    SLICE_X48Y50         FDRE                                         r  main_mon_bussynchronizer69_ibuffer_reg[5]/C
                         clock pessimism             -0.133     2.299    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.072     2.371    main_mon_bussynchronizer69_ibuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record33_rec_payload_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record42_rec_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.860%)  route 0.189ns (43.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.555     2.023    rtio_clk
    SLICE_X54Y68         FDRE                                         r  main_rtio_core_outputs_record33_rec_payload_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  main_rtio_core_outputs_record33_rec_payload_data_reg[29]/Q
                         net (fo=2, routed)           0.189     2.360    main_rtio_core_outputs_record33_rec_payload_data[29]
    SLICE_X51Y69         LUT5 (Prop_lut5_I4_O)        0.101     2.461 r  main_rtio_core_outputs_record42_rec_payload_data[29]_i_1/O
                         net (fo=1, routed)           0.000     2.461    main_rtio_core_outputs_record42_rec_payload_data[29]
    SLICE_X51Y69         FDRE                                         r  main_rtio_core_outputs_record42_rec_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.823     2.419    rtio_clk
    SLICE_X51Y69         FDRE                                         r  main_rtio_core_outputs_record42_rec_payload_data_reg[29]/C
                         clock pessimism             -0.133     2.286    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.107     2.393    main_rtio_core_outputs_record42_rec_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record42_rec_payload_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record2_payload_data3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.910%)  route 0.182ns (55.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.550     2.018    rtio_clk
    SLICE_X56Y75         FDRE                                         r  main_rtio_core_outputs_record42_rec_payload_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.148     2.166 r  main_rtio_core_outputs_record42_rec_payload_data_reg[15]/Q
                         net (fo=1, routed)           0.182     2.347    main_rtio_core_outputs_record42_rec_payload_data_reg_n_0_[15]
    SLICE_X50Y75         FDRE                                         r  main_rtio_core_outputs_record2_payload_data3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.817     2.413    rtio_clk
    SLICE_X50Y75         FDRE                                         r  main_rtio_core_outputs_record2_payload_data3_reg[15]/C
                         clock pessimism             -0.133     2.280    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)        -0.001     2.279    main_rtio_core_outputs_record2_payload_data3_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_write_targets25_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_probes25_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.646%)  route 0.198ns (58.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.631     2.099    rtio_clk
    SLICE_X49Y49         FDRE                                         r  main_write_targets25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     2.240 r  main_write_targets25_reg[15]/Q
                         net (fo=1, routed)           0.198     2.438    main_write_targets25_reg_n_0_[15]
    SLICE_X49Y50         FDRE                                         r  main_probes25_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.836     2.432    rtio_clk
    SLICE_X49Y50         FDRE                                         r  main_probes25_reg[15]/C
                         clock pessimism             -0.133     2.299    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.070     2.369    main_probes25_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_probes13_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mon_bussynchronizer57_ibuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.445%)  route 0.168ns (50.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.640     2.108    rtio_clk
    SLICE_X12Y49         FDRE                                         r  main_probes13_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     2.272 r  main_probes13_reg[7]/Q
                         net (fo=1, routed)           0.168     2.440    main_probes13[7]
    SLICE_X10Y50         FDRE                                         r  main_mon_bussynchronizer57_ibuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=7873, routed)        0.845     2.441    rtio_clk
    SLICE_X10Y50         FDRE                                         r  main_mon_bussynchronizer57_ibuffer_reg[7]/C
                         clock pessimism             -0.133     2.308    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.063     2.371    main_mon_bussynchronizer57_ibuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_rtio_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y8     storage_14_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y12    storage_9_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y10    storage_14_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y13    storage_9_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y17    storage_15_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y15    storage_16_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y16    storage_17_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y16    storage_18_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y14    storage_19_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y15    storage_20_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y76    storage_23_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y76    storage_23_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y76    storage_23_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y76    storage_23_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y76    storage_23_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y76    storage_23_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y76    storage_23_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y76    storage_23_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y75    storage_23_reg_0_3_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y75    storage_23_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_rtiox4_clk
  To Clock:  main_rtio_crg_rtiox4_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_rtiox4_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.000       0.408      BUFGCTRL_X0Y4   BUFG_9/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y74    ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y74    ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y94    ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y94    ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y98    ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y98    ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y96    ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y96    ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y90    ISERDESE2_20/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            data_mem_grain9_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 3.432ns (41.404%)  route 4.857ns (58.596%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 10.260 - 8.828 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.402     1.402    sys_clk
    RAMB36_X0Y23         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     3.527 r  tag_mem_reg_0/DOADO[3]
                         net (fo=2, routed)           1.145     4.672    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_tag_do_tag[3]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.105     4.777 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30/O
                         net (fo=1, routed)           0.000     4.777    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.221 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.221    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.412 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_25/CO[2]
                         net (fo=8, routed)           0.254     5.666    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_3[0]
    SLICE_X13Y115        LUT6 (Prop_lut6_I0_O)        0.252     5.918 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain15_reg_0_i_27/O
                         net (fo=1, routed)           0.242     6.159    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain12_reg_0_i_9_0
    SLICE_X12Y116        LUT3 (Prop_lut3_I1_O)        0.105     6.264 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26/O
                         net (fo=4, routed)           1.073     7.338    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I0_O)        0.105     7.443 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain13_reg_0_i_23/O
                         net (fo=4, routed)           0.855     8.298    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain1_reg_0
    SLICE_X54Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.403 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain9_reg_0_i_5/O
                         net (fo=2, routed)           1.288     9.691    main_genericstandalone_genericstandalone_genericstandalone_data_port_we[9]
    RAMB36_X1Y35         RAMB36E1                                     r  data_mem_grain9_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.432    10.260    sys_clk
    RAMB36_X1Y35         RAMB36E1                                     r  data_mem_grain9_reg_0/CLKARDCLK
                         clock pessimism              0.007    10.267    
                         clock uncertainty           -0.056    10.210    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476     9.734    data_mem_grain9_reg_0
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            data_mem_grain0_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 3.432ns (42.642%)  route 4.616ns (57.358%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 10.258 - 8.828 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.402     1.402    sys_clk
    RAMB36_X0Y23         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     3.527 r  tag_mem_reg_0/DOADO[3]
                         net (fo=2, routed)           1.145     4.672    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_tag_do_tag[3]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.105     4.777 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30/O
                         net (fo=1, routed)           0.000     4.777    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.221 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.221    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.412 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_25/CO[2]
                         net (fo=8, routed)           0.254     5.666    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_3[0]
    SLICE_X13Y115        LUT6 (Prop_lut6_I0_O)        0.252     5.918 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain15_reg_0_i_27/O
                         net (fo=1, routed)           0.242     6.159    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain12_reg_0_i_9_0
    SLICE_X12Y116        LUT3 (Prop_lut3_I1_O)        0.105     6.264 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26/O
                         net (fo=4, routed)           0.696     6.960    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I0_O)        0.105     7.065 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain12_reg_0_i_9/O
                         net (fo=4, routed)           1.139     8.204    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain0_reg_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.105     8.309 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain0_reg_0_i_5/O
                         net (fo=2, routed)           1.141     9.450    main_genericstandalone_genericstandalone_genericstandalone_data_port_we[0]
    RAMB36_X1Y34         RAMB36E1                                     r  data_mem_grain0_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.430    10.258    sys_clk
    RAMB36_X1Y34         RAMB36E1                                     r  data_mem_grain0_reg_0/CLKARDCLK
                         clock pessimism              0.007    10.265    
                         clock uncertainty           -0.056    10.208    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476     9.732    data_mem_grain0_reg_0
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            data_mem_grain4_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 3.432ns (42.702%)  route 4.605ns (57.298%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 10.264 - 8.828 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.402     1.402    sys_clk
    RAMB36_X0Y23         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     3.527 r  tag_mem_reg_0/DOADO[3]
                         net (fo=2, routed)           1.145     4.672    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_tag_do_tag[3]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.105     4.777 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30/O
                         net (fo=1, routed)           0.000     4.777    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.221 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.221    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.412 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_25/CO[2]
                         net (fo=8, routed)           0.254     5.666    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_3[0]
    SLICE_X13Y115        LUT6 (Prop_lut6_I0_O)        0.252     5.918 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain15_reg_0_i_27/O
                         net (fo=1, routed)           0.242     6.159    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain12_reg_0_i_9_0
    SLICE_X12Y116        LUT3 (Prop_lut3_I1_O)        0.105     6.264 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26/O
                         net (fo=4, routed)           0.696     6.960    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I0_O)        0.105     7.065 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain12_reg_0_i_9/O
                         net (fo=4, routed)           1.340     8.405    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain0_reg_0
    SLICE_X65Y147        LUT6 (Prop_lut6_I5_O)        0.105     8.510 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain4_reg_0_i_5/O
                         net (fo=2, routed)           0.929     9.439    main_genericstandalone_genericstandalone_genericstandalone_data_port_we[4]
    RAMB36_X1Y33         RAMB36E1                                     r  data_mem_grain4_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.436    10.264    sys_clk
    RAMB36_X1Y33         RAMB36E1                                     r  data_mem_grain4_reg_0/CLKARDCLK
                         clock pessimism              0.007    10.271    
                         clock uncertainty           -0.056    10.214    
    RAMB36_X1Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476     9.738    data_mem_grain4_reg_0
  -------------------------------------------------------------------
                         required time                          9.738    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 2.082ns (26.162%)  route 5.876ns (73.838%))
  Logic Levels:           10  (LUT3=4 LUT5=1 LUT6=5)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 10.141 - 8.828 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.376     1.376    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/sys_clk
    SLICE_X33Y85         FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.348     1.724 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o_reg/Q
                         net (fo=9, routed)           0.846     2.569    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.256     2.825 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/exception_pc_addr[9]_i_1__0/O
                         net (fo=54, routed)          0.423     3.248    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr[1]
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.275     3.523 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear[31]_i_1__0/O
                         net (fo=48, routed)          0.369     3.892    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_re
    SLICE_X29Y86         LUT3 (Prop_lut3_I0_O)        0.108     4.000 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_insn_o[31]_i_3__0/O
                         net (fo=18, routed)          0.393     4.394    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/pipeline_flush_o
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.275     4.669 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0_i_62__0/O
                         net (fo=38, routed)          0.560     5.229    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/E[0]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.125     5.354 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/execute_opc_alu_o[3]_i_8__0/O
                         net (fo=2, routed)           0.416     5.769    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_done_reg
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.275     6.044 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/execute_opc_alu_o[3]_i_5__0/O
                         net (fo=1, routed)           0.630     6.674    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_rfb_reg[0]_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I2_O)        0.105     6.779 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_opc_alu_o[3]_i_1__0/O
                         net (fo=248, routed)         0.544     7.324    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X13Y83         LUT5 (Prop_lut5_I4_O)        0.105     7.429 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_6__0/O
                         net (fo=11, routed)          0.279     7.708    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_reg_1
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.105     7.813 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38__5/O
                         net (fo=43, routed)          0.718     8.531    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/fetch_exception_taken_o_reg
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.105     8.636 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_6__0/O
                         net (fo=2, routed)           0.698     9.334    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[4]
    RAMB18_X0Y35         RAMB18E1                                     r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.313    10.141    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/sys_clk
    RAMB18_X0Y35         RAMB18E1                                     r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.066    10.207    
                         clock uncertainty           -0.056    10.151    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490     9.661    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 main_cri_con_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_19_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 1.902ns (23.965%)  route 6.034ns (76.035%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 10.197 - 8.828 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.363     1.363    sys_clk
    SLICE_X62Y102        FDRE                                         r  main_cri_con_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.433     1.796 f  main_cri_con_storage_full_reg[0]/Q
                         net (fo=14, routed)          0.500     2.296    main_cri_con_storage[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.105     2.401 r  storage_7_reg_0_i_69/O
                         net (fo=78, routed)          0.737     3.138    storage_7_reg_0_i_69_n_0
    SLICE_X64Y103        LUT3 (Prop_lut3_I1_O)        0.119     3.257 f  main_rtio_core_outputs_lanedistributor_sequence_error_channel[15]_i_1/O
                         net (fo=4, routed)           0.485     3.742    main_rtio_core_outputs_lanedistributor_sequence_error_channel[15]_i_1_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I4_O)        0.267     4.009 f  main_rtio_core_outputs_lanedistributor_quash_i_6/O
                         net (fo=1, routed)           0.686     4.696    main_rtio_core_outputs_lanedistributor_quash_i_6_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.105     4.801 f  main_rtio_core_outputs_lanedistributor_quash_i_2/O
                         net (fo=8, routed)           0.747     5.548    main_rtio_core_outputs_lanedistributor_quash_i_2_n_0
    SLICE_X70Y82         LUT6 (Prop_lut6_I3_O)        0.105     5.653 f  storage_17_reg_i_12/O
                         net (fo=8, routed)           0.919     6.572    storage_17_reg_i_12_n_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I2_O)        0.105     6.677 f  storage_19_reg_i_12/O
                         net (fo=3, routed)           0.352     7.030    storage_19_reg_i_12_n_0
    SLICE_X77Y70         LUT2 (Prop_lut2_I1_O)        0.126     7.156 r  storage_19_reg_i_11/O
                         net (fo=10, routed)          0.638     7.793    storage_19_reg_i_11_n_0
    SLICE_X81Y70         LUT5 (Prop_lut5_I2_O)        0.270     8.063 r  storage_19_reg_i_10/O
                         net (fo=3, routed)           0.329     8.392    storage_19_reg_i_10_n_0
    SLICE_X82Y70         LUT2 (Prop_lut2_I1_O)        0.267     8.659 r  storage_19_reg_i_2/O
                         net (fo=2, routed)           0.640     9.300    main_rtio_core_inputs_asyncfifo4_graycounter9_q_next_binary[5]
    RAMB36_X3Y14         RAMB36E1                                     r  storage_19_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.369    10.197    sys_clk
    RAMB36_X3Y14         RAMB36E1                                     r  storage_19_reg/CLKARDCLK
                         clock pessimism              0.000    10.197    
                         clock uncertainty           -0.056    10.141    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490     9.651    storage_19_reg
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 main_cri_con_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_inputs_asyncfifo6_graycounter13_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.091ns (25.728%)  route 6.036ns (74.272%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 10.149 - 8.828 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.363     1.363    sys_clk
    SLICE_X62Y102        FDRE                                         r  main_cri_con_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.433     1.796 f  main_cri_con_storage_full_reg[0]/Q
                         net (fo=14, routed)          0.500     2.296    main_cri_con_storage[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.105     2.401 r  storage_7_reg_0_i_69/O
                         net (fo=78, routed)          0.737     3.138    storage_7_reg_0_i_69_n_0
    SLICE_X64Y103        LUT3 (Prop_lut3_I1_O)        0.119     3.257 f  main_rtio_core_outputs_lanedistributor_sequence_error_channel[15]_i_1/O
                         net (fo=4, routed)           0.485     3.742    main_rtio_core_outputs_lanedistributor_sequence_error_channel[15]_i_1_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I4_O)        0.267     4.009 f  main_rtio_core_outputs_lanedistributor_quash_i_6/O
                         net (fo=1, routed)           0.686     4.696    main_rtio_core_outputs_lanedistributor_quash_i_6_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.105     4.801 f  main_rtio_core_outputs_lanedistributor_quash_i_2/O
                         net (fo=8, routed)           0.747     5.548    main_rtio_core_outputs_lanedistributor_quash_i_2_n_0
    SLICE_X70Y82         LUT6 (Prop_lut6_I3_O)        0.105     5.653 f  storage_17_reg_i_12/O
                         net (fo=8, routed)           0.742     6.395    storage_17_reg_i_12_n_0
    SLICE_X72Y75         LUT4 (Prop_lut4_I2_O)        0.110     6.505 f  storage_21_reg_i_12/O
                         net (fo=3, routed)           0.621     7.126    storage_21_reg_i_12_n_0
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.289     7.415 r  storage_21_reg_i_11/O
                         net (fo=10, routed)          0.518     7.933    storage_21_reg_i_11_n_0
    SLICE_X72Y74         LUT5 (Prop_lut5_I2_O)        0.270     8.203 r  storage_21_reg_i_10/O
                         net (fo=3, routed)           0.498     8.701    storage_21_reg_i_10_n_0
    SLICE_X73Y74         LUT3 (Prop_lut3_I1_O)        0.288     8.989 r  main_rtio_core_inputs_asyncfifo6_graycounter13_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.502     9.491    main_rtio_core_inputs_asyncfifo6_graycounter13_q_next_binary__0[6]
    SLICE_X73Y74         FDRE                                         r  main_rtio_core_inputs_asyncfifo6_graycounter13_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.321    10.149    sys_clk
    SLICE_X73Y74         FDRE                                         r  main_rtio_core_inputs_asyncfifo6_graycounter13_q_reg[6]/C
                         clock pessimism              0.000    10.149    
                         clock uncertainty           -0.056    10.093    
    SLICE_X73Y74         FDRE (Setup_fdre_C_D)       -0.201     9.892    main_rtio_core_inputs_asyncfifo6_graycounter13_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.892    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 main_cri_con_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_21_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 2.070ns (26.320%)  route 5.795ns (73.680%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 10.188 - 8.828 ) 
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.363     1.363    sys_clk
    SLICE_X62Y102        FDRE                                         r  main_cri_con_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.433     1.796 f  main_cri_con_storage_full_reg[0]/Q
                         net (fo=14, routed)          0.500     2.296    main_cri_con_storage[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.105     2.401 r  storage_7_reg_0_i_69/O
                         net (fo=78, routed)          0.737     3.138    storage_7_reg_0_i_69_n_0
    SLICE_X64Y103        LUT3 (Prop_lut3_I1_O)        0.119     3.257 f  main_rtio_core_outputs_lanedistributor_sequence_error_channel[15]_i_1/O
                         net (fo=4, routed)           0.485     3.742    main_rtio_core_outputs_lanedistributor_sequence_error_channel[15]_i_1_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I4_O)        0.267     4.009 f  main_rtio_core_outputs_lanedistributor_quash_i_6/O
                         net (fo=1, routed)           0.686     4.696    main_rtio_core_outputs_lanedistributor_quash_i_6_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.105     4.801 f  main_rtio_core_outputs_lanedistributor_quash_i_2/O
                         net (fo=8, routed)           0.747     5.548    main_rtio_core_outputs_lanedistributor_quash_i_2_n_0
    SLICE_X70Y82         LUT6 (Prop_lut6_I3_O)        0.105     5.653 f  storage_17_reg_i_12/O
                         net (fo=8, routed)           0.742     6.395    storage_17_reg_i_12_n_0
    SLICE_X72Y75         LUT4 (Prop_lut4_I2_O)        0.110     6.505 f  storage_21_reg_i_12/O
                         net (fo=3, routed)           0.621     7.126    storage_21_reg_i_12_n_0
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.289     7.415 r  storage_21_reg_i_11/O
                         net (fo=10, routed)          0.518     7.933    storage_21_reg_i_11_n_0
    SLICE_X72Y74         LUT5 (Prop_lut5_I2_O)        0.270     8.203 r  storage_21_reg_i_10/O
                         net (fo=3, routed)           0.267     8.470    storage_21_reg_i_10_n_0
    SLICE_X73Y74         LUT2 (Prop_lut2_I1_O)        0.267     8.737 r  storage_21_reg_i_2/O
                         net (fo=2, routed)           0.491     9.228    main_rtio_core_inputs_asyncfifo6_graycounter13_q_next_binary[5]
    RAMB36_X2Y14         RAMB36E1                                     r  storage_21_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.360    10.188    sys_clk
    RAMB36_X2Y14         RAMB36E1                                     r  storage_21_reg/CLKARDCLK
                         clock pessimism              0.000    10.188    
                         clock uncertainty           -0.056    10.132    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490     9.642    storage_21_reg
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            data_mem_grain0_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 3.432ns (43.301%)  route 4.494ns (56.699%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 10.268 - 8.828 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.402     1.402    sys_clk
    RAMB36_X0Y23         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     3.527 r  tag_mem_reg_0/DOADO[3]
                         net (fo=2, routed)           1.145     4.672    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_tag_do_tag[3]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.105     4.777 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30/O
                         net (fo=1, routed)           0.000     4.777    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.221 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.221    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.412 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_25/CO[2]
                         net (fo=8, routed)           0.254     5.666    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_3[0]
    SLICE_X13Y115        LUT6 (Prop_lut6_I0_O)        0.252     5.918 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain15_reg_0_i_27/O
                         net (fo=1, routed)           0.242     6.159    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain12_reg_0_i_9_0
    SLICE_X12Y116        LUT3 (Prop_lut3_I1_O)        0.105     6.264 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26/O
                         net (fo=4, routed)           0.696     6.960    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26_n_0
    SLICE_X33Y123        LUT6 (Prop_lut6_I0_O)        0.105     7.065 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain12_reg_0_i_9/O
                         net (fo=4, routed)           1.139     8.204    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain0_reg_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.105     8.309 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain0_reg_0_i_5/O
                         net (fo=2, routed)           1.019     9.328    main_genericstandalone_genericstandalone_genericstandalone_data_port_we[0]
    RAMB36_X1Y32         RAMB36E1                                     r  data_mem_grain0_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.440    10.268    sys_clk
    RAMB36_X1Y32         RAMB36E1                                     r  data_mem_grain0_reg_1/CLKARDCLK
                         clock pessimism              0.007    10.275    
                         clock uncertainty           -0.056    10.218    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476     9.742    data_mem_grain0_reg_1
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 2.082ns (26.548%)  route 5.760ns (73.452%))
  Logic Levels:           10  (LUT3=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 10.130 - 8.828 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.376     1.376    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/sys_clk
    SLICE_X33Y85         FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.348     1.724 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o_reg/Q
                         net (fo=9, routed)           0.846     2.569    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.256     2.825 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/exception_pc_addr[9]_i_1__0/O
                         net (fo=54, routed)          0.423     3.248    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr[1]
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.275     3.523 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear[31]_i_1__0/O
                         net (fo=48, routed)          0.369     3.892    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_re
    SLICE_X29Y86         LUT3 (Prop_lut3_I0_O)        0.108     4.000 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_insn_o[31]_i_3__0/O
                         net (fo=18, routed)          0.393     4.394    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/pipeline_flush_o
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.275     4.669 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0_i_62__0/O
                         net (fo=38, routed)          0.560     5.229    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/E[0]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.125     5.354 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/execute_opc_alu_o[3]_i_8__0/O
                         net (fo=2, routed)           0.416     5.769    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_done_reg
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.275     6.044 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/execute_opc_alu_o[3]_i_5__0/O
                         net (fo=1, routed)           0.630     6.674    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_rfb_reg[0]_0
    SLICE_X14Y86         LUT6 (Prop_lut6_I2_O)        0.105     6.779 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_opc_alu_o[3]_i_1__0/O
                         net (fo=248, routed)         0.544     7.324    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X13Y83         LUT5 (Prop_lut5_I4_O)        0.105     7.429 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_6__0/O
                         net (fo=11, routed)          0.279     7.708    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_reg_1
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.105     7.813 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38__5/O
                         net (fo=43, routed)          0.663     8.476    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/fetch_exception_taken_o_reg
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.105     8.581 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.637     9.218    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[9]
    RAMB36_X0Y15         RAMB36E1                                     r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.302    10.130    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/sys_clk
    RAMB36_X0Y15         RAMB36E1                                     r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.066    10.196    
                         clock uncertainty           -0.056    10.140    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.490     9.650    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            data_mem_grain13_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 3.432ns (43.522%)  route 4.454ns (56.478%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 10.272 - 8.828 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       1.402     1.402    sys_clk
    RAMB36_X0Y23         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     3.527 r  tag_mem_reg_0/DOADO[3]
                         net (fo=2, routed)           1.145     4.672    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_tag_do_tag[3]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.105     4.777 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30/O
                         net (fo=1, routed)           0.000     4.777    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_30_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.221 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.221    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_26_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.412 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_25/CO[2]
                         net (fo=8, routed)           0.254     5.666    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_3[0]
    SLICE_X13Y115        LUT6 (Prop_lut6_I0_O)        0.252     5.918 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain15_reg_0_i_27/O
                         net (fo=1, routed)           0.242     6.159    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain12_reg_0_i_9_0
    SLICE_X12Y116        LUT3 (Prop_lut3_I1_O)        0.105     6.264 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26/O
                         net (fo=4, routed)           1.073     7.338    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain15_reg_0_i_26_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I0_O)        0.105     7.443 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/data_mem_grain13_reg_0_i_23/O
                         net (fo=4, routed)           0.858     8.301    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain1_reg_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I1_O)        0.105     8.406 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/data_mem_grain13_reg_0_i_18/O
                         net (fo=2, routed)           0.882     9.288    main_genericstandalone_genericstandalone_genericstandalone_data_port_we[13]
    RAMB36_X1Y30         RAMB36E1                                     r  data_mem_grain13_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=11505, routed)       1.444    10.272    sys_clk
    RAMB36_X1Y30         RAMB36E1                                     r  data_mem_grain13_reg_0/CLKARDCLK
                         clock pessimism              0.007    10.279    
                         clock uncertainty           -0.056    10.222    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476     9.746    data_mem_grain13_reg_0
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl87_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_collision_channel_status_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.915%)  route 0.182ns (55.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.563     0.563    sys_clk
    SLICE_X46Y100        FDRE                                         r  builder_xilinxmultiregimpl87_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.148     0.711 r  builder_xilinxmultiregimpl87_regs1_reg[6]/Q
                         net (fo=1, routed)           0.182     0.892    builder_xilinxmultiregimpl87_regs1[6]
    SLICE_X46Y99         FDRE                                         r  main_rtio_core_collision_channel_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.836     0.836    sys_clk
    SLICE_X46Y99         FDRE                                         r  main_rtio_core_collision_channel_status_reg[6]/C
                         clock pessimism              0.000     0.836    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.010     0.846    main_rtio_core_collision_channel_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.312ns (72.250%)  route 0.120ns (27.750%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.567     0.567    sys_clk
    SLICE_X64Y98         FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[38]/Q
                         net (fo=2, routed)           0.119     0.827    main_rtio_core_outputs_lanedistributor_last_coarse_timestamp[38]
    SLICE_X65Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.944 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.944    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[39]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.998 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.998    main_rtio_core_outputs_lanedistributor_last_minus_timestamp0[40]
    SLICE_X65Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.837     0.837    sys_clk
    SLICE_X65Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[40]/C
                         clock pessimism              0.000     0.837    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     0.942    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_rtio_analyzer_message_encoder_source_payload_data_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_28_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.601     0.601    sys_clk
    SLICE_X80Y97         FDRE                                         r  main_rtio_analyzer_message_encoder_source_payload_data_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.164     0.765 r  main_rtio_analyzer_message_encoder_source_payload_data_reg[107]/Q
                         net (fo=1, routed)           0.103     0.867    main_rtio_analyzer_fifo_wrport_dat_w__0[107]
    RAMB36_X3Y19         RAMB36E1                                     r  storage_28_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.910     0.910    sys_clk
    RAMB36_X3Y19         RAMB36E1                                     r  storage_28_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.654    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     0.809    storage_28_reg_1
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl182_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_mon_bussynchronizer59_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.658%)  route 0.118ns (44.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.640     0.640    sys_clk
    SLICE_X8Y48          FDRE                                         r  builder_xilinxmultiregimpl182_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.148     0.788 r  builder_xilinxmultiregimpl182_regs1_reg[5]/Q
                         net (fo=1, routed)           0.118     0.906    builder_xilinxmultiregimpl182_regs1[5]
    SLICE_X8Y50          FDRE                                         r  main_mon_bussynchronizer59_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.845     0.845    sys_clk
    SLICE_X8Y50          FDRE                                         r  main_mon_bussynchronizer59_o_reg[5]/C
                         clock pessimism             -0.005     0.840    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)        -0.001     0.839    main_mon_bussynchronizer59_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.323ns (72.939%)  route 0.120ns (27.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.567     0.567    sys_clk
    SLICE_X64Y98         FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[38]/Q
                         net (fo=2, routed)           0.119     0.827    main_rtio_core_outputs_lanedistributor_last_coarse_timestamp[38]
    SLICE_X65Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.944 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.944    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[39]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.009 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.009    main_rtio_core_outputs_lanedistributor_last_minus_timestamp0[42]
    SLICE_X65Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.837     0.837    sys_clk
    SLICE_X65Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[42]/C
                         clock pessimism              0.000     0.837    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     0.942    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl87_regs1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_collision_channel_status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.664%)  route 0.199ns (57.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.563     0.563    sys_clk
    SLICE_X46Y100        FDRE                                         r  builder_xilinxmultiregimpl87_regs1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.148     0.711 r  builder_xilinxmultiregimpl87_regs1_reg[7]/Q
                         net (fo=1, routed)           0.199     0.910    builder_xilinxmultiregimpl87_regs1[7]
    SLICE_X46Y99         FDRE                                         r  main_rtio_core_collision_channel_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.836     0.836    sys_clk
    SLICE_X46Y99         FDRE                                         r  main_rtio_core_collision_channel_status_reg[7]/C
                         clock pessimism              0.000     0.836    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.006     0.842    main_rtio_core_collision_channel_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_rtio_analyzer_message_encoder_source_payload_data_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_28_reg_0/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.885%)  route 0.136ns (49.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.594     0.594    sys_clk
    SLICE_X72Y97         FDRE                                         r  main_rtio_analyzer_message_encoder_source_payload_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  main_rtio_analyzer_message_encoder_source_payload_data_reg[64]/Q
                         net (fo=1, routed)           0.136     0.871    main_rtio_analyzer_fifo_wrport_dat_w__0[64]
    RAMB36_X2Y19         RAMB36E1                                     r  storage_28_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.903     0.903    sys_clk
    RAMB36_X2Y19         RAMB36E1                                     r  storage_28_reg_0/CLKBWRCLK
                         clock pessimism             -0.256     0.647    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155     0.802    storage_28_reg_0
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_rtio_analyzer_message_encoder_source_payload_data_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_28_reg_1/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.598     0.598    sys_clk
    SLICE_X79Y96         FDRE                                         r  main_rtio_analyzer_message_encoder_source_payload_data_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  main_rtio_analyzer_message_encoder_source_payload_data_reg[100]/Q
                         net (fo=1, routed)           0.161     0.900    main_rtio_analyzer_fifo_wrport_dat_w__0[100]
    RAMB36_X3Y19         RAMB36E1                                     r  storage_28_reg_1/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.910     0.910    sys_clk
    RAMB36_X3Y19         RAMB36E1                                     r  storage_28_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.676    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155     0.831    storage_28_reg_1
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_rtio_analyzer_message_encoder_source_payload_data_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_28_reg_1/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.647%)  route 0.137ns (49.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.600     0.600    sys_clk
    SLICE_X81Y95         FDRE                                         r  main_rtio_analyzer_message_encoder_source_payload_data_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  main_rtio_analyzer_message_encoder_source_payload_data_reg[104]/Q
                         net (fo=1, routed)           0.137     0.878    main_rtio_analyzer_fifo_wrport_dat_w__0[104]
    RAMB36_X3Y19         RAMB36E1                                     r  storage_28_reg_1/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.910     0.910    sys_clk
    RAMB36_X3Y19         RAMB36E1                                     r  storage_28_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.654    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     0.809    storage_28_reg_1
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_rtio_analyzer_message_encoder_source_payload_data_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_28_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.217%)  route 0.122ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.599     0.599    sys_clk
    SLICE_X79Y99         FDRE                                         r  main_rtio_analyzer_message_encoder_source_payload_data_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.128     0.727 r  main_rtio_analyzer_message_encoder_source_payload_data_reg[119]/Q
                         net (fo=1, routed)           0.122     0.849    main_rtio_analyzer_fifo_wrport_dat_w__0[119]
    RAMB36_X3Y19         RAMB36E1                                     r  storage_28_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=11505, routed)       0.910     0.910    sys_clk
    RAMB36_X3Y19         RAMB36E1                                     r  storage_28_reg_1/CLKBWRCLK
                         clock pessimism             -0.234     0.676    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.102     0.778    storage_28_reg_1
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.414 }
Period(ns):         8.828
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.828       3.114      GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/DRPCLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y64         mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y28         mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y62         mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y26         mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB18_X0Y54        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.472         8.828       6.356      RAMB18_X0Y54        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB18_X0Y35        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.472         8.828       6.356      RAMB18_X0Y35        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB36_X0Y26        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y113        storage_1_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y113        storage_1_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y114        storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y113        storage_1_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X8Y113        storage_1_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_genericstandalone_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        4.606ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X87Y123        FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F10                                               0.000     2.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     2.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     2.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     2.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     3.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     4.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     4.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     4.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     4.799    
                         clock uncertainty           -0.122     4.677    
    SLICE_X87Y123        FDPE (Setup_fdpe_C_D)       -0.005     4.672    FDPE_3
  -------------------------------------------------------------------
                         required time                          4.672    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  4.606    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_unbuf
  To Clock:  main_genericstandalone_clk_rx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_phase_half_rereg_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_rx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_half_unbuf rise@16.000ns - main_genericstandalone_clk_rx_unbuf rise@8.000ns)
  Data Path Delay:        1.690ns  (logic 0.379ns (22.419%)  route 1.311ns (77.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 21.950 - 16.000 ) 
    Source Clock Delay      (SCD):    6.330ns = ( 14.330 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     9.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     9.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552    10.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714    12.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    12.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568    14.330    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_phase_half_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y158        FDRE (Prop_fdre_C_Q)         0.379    14.708 r  main_genericstandalone_phase_half_reg/Q
                         net (fo=12, routed)          1.311    16.020    main_genericstandalone_phase_half
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199    17.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    18.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.790 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.633    20.423    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    20.500 r  BUFG_6/O
                         net (fo=3, routed)           1.450    21.950    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
                         clock pessimism              0.177    22.127    
                         clock uncertainty           -0.177    21.950    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)       -0.015    21.935    main_genericstandalone_phase_half_rereg_reg
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -16.020    
  -------------------------------------------------------------------
                         slack                                  5.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_phase_half_rereg_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_rx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_half_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.461%)  route 0.666ns (82.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.666     2.534    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_phase_half_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y158        FDRE (Prop_fdre_C_Q)         0.141     2.675 r  main_genericstandalone_phase_half_reg/Q
                         net (fo=12, routed)          0.666     3.341    main_genericstandalone_phase_half
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_6/O
                         net (fo=3, routed)           0.942     3.181    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.059     3.101    main_genericstandalone_phase_half_rereg_reg
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        4.310ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X78Y155        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     2.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     2.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.520 r  BUFG_5/O
                         net (fo=1, routed)           0.624     3.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     3.842    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     3.868 r  BUFG_7/O
                         net (fo=218, routed)         0.667     4.535    eth_rx_clk
    SLICE_X78Y155        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     4.535    
                         clock uncertainty           -0.125     4.410    
    SLICE_X78Y155        FDPE (Setup_fdpe_C_D)       -0.035     4.375    FDPE_7
  -------------------------------------------------------------------
                         required time                          4.375    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  4.310    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_half_unbuf
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 1.107ns (54.186%)  route 0.936ns (45.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDISPERR[1])
                                                      0.992     7.543 r  GTPE2_CHANNEL/RXDISPERR[1]
                         net (fo=1, routed)           0.936     8.479    GTPE2_CHANNEL_n_158
    SLICE_X81Y158        LUT4 (Prop_lut4_I0_O)        0.115     8.594 r  main_genericstandalone_rx_data1[9]_i_1/O
                         net (fo=1, routed)           0.000     8.594    main_genericstandalone_rx_data1[9]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y158        FDRE (Setup_fdre_C_D)        0.069    14.019    main_genericstandalone_rx_data1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 1.060ns (53.584%)  route 0.918ns (46.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[14])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[14]
                         net (fo=1, routed)           0.918     8.425    GTPE2_CHANNEL_n_129
    SLICE_X81Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.530 r  main_genericstandalone_rx_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.530    main_genericstandalone_rx_data1[6]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 1.060ns (53.611%)  route 0.917ns (46.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[12])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[12]
                         net (fo=1, routed)           0.917     8.424    GTPE2_CHANNEL_n_131
    SLICE_X81Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.529 r  main_genericstandalone_rx_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.529    main_genericstandalone_rx_data1[4]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 1.061ns (53.724%)  route 0.914ns (46.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXCHARISK[0])
                                                      0.956     7.507 r  GTPE2_CHANNEL/RXCHARISK[0]
                         net (fo=1, routed)           0.914     8.421    GTPE2_CHANNEL_n_151
    SLICE_X80Y158        LUT4 (Prop_lut4_I3_O)        0.105     8.526 r  main_genericstandalone_rx_data1[8]_i_1/O
                         net (fo=1, routed)           0.000     8.526    main_genericstandalone_rx_data1[8]_i_1_n_0
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y158        FDRE (Setup_fdre_C_D)        0.076    14.026    main_genericstandalone_rx_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 1.060ns (57.018%)  route 0.799ns (42.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[7]
                         net (fo=1, routed)           0.799     8.305    GTPE2_CHANNEL_n_136
    SLICE_X81Y159        LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  main_genericstandalone_rx_data1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.410    main_genericstandalone_rx_data1[7]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.033    13.983    main_genericstandalone_rx_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 1.060ns (57.172%)  route 0.794ns (42.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[8])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[8]
                         net (fo=1, routed)           0.794     8.300    GTPE2_CHANNEL_n_135
    SLICE_X81Y158        LUT4 (Prop_lut4_I0_O)        0.105     8.405 r  main_genericstandalone_rx_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.405    main_genericstandalone_rx_data1[0]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y158        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 1.060ns (56.532%)  route 0.815ns (43.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[9]
                         net (fo=1, routed)           0.815     8.321    GTPE2_CHANNEL_n_134
    SLICE_X80Y158        LUT4 (Prop_lut4_I0_O)        0.105     8.426 r  main_genericstandalone_rx_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.426    main_genericstandalone_rx_data1[1]_i_1_n_0
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y158        FDRE (Setup_fdre_C_D)        0.072    14.022    main_genericstandalone_rx_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 1.060ns (59.751%)  route 0.714ns (40.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[11]
                         net (fo=1, routed)           0.714     8.220    GTPE2_CHANNEL_n_132
    SLICE_X81Y158        LUT4 (Prop_lut4_I0_O)        0.105     8.325 r  main_genericstandalone_rx_data1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.325    main_genericstandalone_rx_data1[3]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y158        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.538ns (27.556%)  route 1.414ns (72.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.568     6.329    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.433     6.762 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          1.414     8.177    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.105     8.282 r  main_genericstandalone_rx_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.282    main_genericstandalone_rx_data1[2]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.030    13.980    main_genericstandalone_rx_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 1.060ns (61.544%)  route 0.662ns (38.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[5])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[5]
                         net (fo=1, routed)           0.662     8.169    GTPE2_CHANNEL_n_138
    SLICE_X81Y158        LUT4 (Prop_lut4_I3_O)        0.105     8.274 r  main_genericstandalone_rx_data1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.274    main_genericstandalone_rx_data1[5]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y158        FDRE (Setup_fdre_C_D)        0.033    13.983    main_genericstandalone_rx_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  5.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.707%)  route 0.574ns (73.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.574     3.271    main_genericstandalone_phase_half_rereg
    SLICE_X80Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.316 r  main_genericstandalone_rx_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.316    main_genericstandalone_rx_data1[1]_i_1_n_0
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y158        FDRE (Hold_fdre_C_D)         0.120     3.162    main_genericstandalone_rx_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.850%)  route 0.569ns (73.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.569     3.267    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.312 r  main_genericstandalone_rx_data1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.312    main_genericstandalone_rx_data1[7]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.741%)  route 0.573ns (73.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.573     3.270    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.315 r  main_genericstandalone_rx_data1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.315    main_genericstandalone_rx_data1[3]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y158        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.707%)  route 0.574ns (73.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.574     3.271    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.316 r  main_genericstandalone_rx_data1[5]_i_1/O
                         net (fo=1, routed)           0.000     3.316    main_genericstandalone_rx_data1[5]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y158        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.112%)  route 0.591ns (73.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.591     3.289    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.334 r  main_genericstandalone_rx_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     3.334    main_genericstandalone_rx_data1[6]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.682%)  route 0.674ns (76.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.674     3.371    main_genericstandalone_phase_half_rereg
    SLICE_X80Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.416 r  main_genericstandalone_rx_data1[8]_i_1/O
                         net (fo=1, routed)           0.000     3.416    main_genericstandalone_rx_data1[8]_i_1_n_0
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y158        FDRE (Hold_fdre_C_D)         0.121     3.163    main_genericstandalone_rx_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.263%)  route 0.652ns (75.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.652     3.350    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.395 r  main_genericstandalone_rx_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.395    main_genericstandalone_rx_data1[4]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.235%)  route 0.653ns (75.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.653     3.351    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.396 r  main_genericstandalone_rx_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.396    main_genericstandalone_rx_data1[2]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.091     3.133    main_genericstandalone_rx_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.208ns (22.575%)  route 0.713ns (77.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.713     3.411    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.044     3.455 r  main_genericstandalone_rx_data1[9]_i_1/O
                         net (fo=1, routed)           0.000     3.455    main_genericstandalone_rx_data1[9]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y158        FDRE (Hold_fdre_C_D)         0.107     3.149    main_genericstandalone_rx_data1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.209ns (22.684%)  route 0.712ns (77.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.712     3.410    main_genericstandalone_phase_half_rereg
    SLICE_X81Y158        LUT4 (Prop_lut4_I1_O)        0.045     3.455 r  main_genericstandalone_rx_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.455    main_genericstandalone_rx_data1[0]_i_1_n_0
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y158        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y158        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_unbuf
  To Clock:  main_genericstandalone_clk_tx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.774ns  (logic 0.379ns (21.364%)  route 1.395ns (78.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X49Y155        FDRE                                         r  main_genericstandalone_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[15]/Q
                         net (fo=2, routed)           1.395    13.183    main_genericstandalone_buf[15]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.039    18.977    main_genericstandalone_tx_data_half_reg[15]
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.757ns  (logic 0.379ns (21.566%)  route 1.378ns (78.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns = ( 11.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.690    11.408    eth_tx_clk
    SLICE_X48Y157        FDRE                                         r  main_genericstandalone_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y157        FDRE (Prop_fdre_C_Q)         0.379    11.787 r  main_genericstandalone_buf_reg[10]/Q
                         net (fo=2, routed)           1.378    13.165    main_genericstandalone_buf[10]
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y157        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[10]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.165    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.732ns  (logic 0.379ns (21.883%)  route 1.353ns (78.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns = ( 11.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.690    11.408    eth_tx_clk
    SLICE_X48Y157        FDRE                                         r  main_genericstandalone_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y157        FDRE (Prop_fdre_C_Q)         0.379    11.787 r  main_genericstandalone_buf_reg[13]/Q
                         net (fo=2, routed)           1.353    13.140    main_genericstandalone_buf[13]
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y157        FDRE (Setup_fdre_C_D)       -0.059    18.957    main_genericstandalone_tx_data_half_reg[13]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.733ns  (logic 0.379ns (21.869%)  route 1.354ns (78.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X49Y155        FDRE                                         r  main_genericstandalone_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[14]/Q
                         net (fo=2, routed)           1.354    13.142    main_genericstandalone_buf[14]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.042    18.974    main_genericstandalone_tx_data_half_reg[14]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.655ns  (logic 0.379ns (22.902%)  route 1.276ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.379    11.785 r  main_genericstandalone_buf_reg[12]/Q
                         net (fo=2, routed)           1.276    13.061    main_genericstandalone_buf[12]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.059    18.957    main_genericstandalone_tx_data_half_reg[12]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.617ns  (logic 0.379ns (23.432%)  route 1.238ns (76.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X43Y156        FDRE                                         r  main_genericstandalone_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[17]/Q
                         net (fo=2, routed)           1.238    13.026    main_genericstandalone_buf[17]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y155        FDRE (Setup_fdre_C_D)       -0.059    18.957    main_genericstandalone_tx_data_half_reg[17]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.613ns  (logic 0.379ns (23.496%)  route 1.234ns (76.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X49Y155        FDRE                                         r  main_genericstandalone_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[16]/Q
                         net (fo=2, routed)           1.234    13.022    main_genericstandalone_buf[16]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y155        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[16]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.615ns  (logic 0.379ns (23.462%)  route 1.236ns (76.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.379    11.785 r  main_genericstandalone_buf_reg[11]/Q
                         net (fo=2, routed)           1.236    13.021    main_genericstandalone_buf[11]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[11]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.679ns  (logic 0.379ns (22.570%)  route 1.300ns (77.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 19.052 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 11.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.689    11.407    eth_tx_clk
    SLICE_X51Y155        FDRE                                         r  main_genericstandalone_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDRE (Prop_fdre_C_Q)         0.379    11.786 r  main_genericstandalone_buf_reg[7]/Q
                         net (fo=1, routed)           1.300    13.086    main_genericstandalone_buf[7]
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.688    19.052    eth_tx_half_clk
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/C
                         clock pessimism              0.186    19.238    
                         clock uncertainty           -0.177    19.061    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)       -0.012    19.049    main_genericstandalone_tx_data_half_reg[7]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.593ns  (logic 0.379ns (23.787%)  route 1.214ns (76.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.379    11.785 r  main_genericstandalone_buf_reg[19]/Q
                         net (fo=2, routed)           1.214    12.999    main_genericstandalone_buf[19]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y155        FDRE (Setup_fdre_C_D)       -0.039    18.977    main_genericstandalone_tx_data_half_reg[19]
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  5.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.411%)  route 0.585ns (80.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X48Y157        FDRE                                         r  main_genericstandalone_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y157        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[18]/Q
                         net (fo=2, routed)           0.585     1.936    main_genericstandalone_buf[18]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.164ns (21.860%)  route 0.586ns (78.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X50Y155        FDRE                                         r  main_genericstandalone_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y155        FDRE (Prop_fdre_C_Q)         0.164     1.374 r  main_genericstandalone_buf_reg[4]/Q
                         net (fo=1, routed)           0.586     1.960    main_genericstandalone_buf[4]
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.524     1.803    eth_tx_half_clk
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/C
                         clock pessimism             -0.277     1.526    
                         clock uncertainty            0.177     1.703    
    SLICE_X74Y155        FDRE (Hold_fdre_C_D)         0.059     1.762    main_genericstandalone_tx_data_half_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.574%)  route 0.618ns (81.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.272     1.209    eth_tx_clk
    SLICE_X51Y157        FDRE                                         r  main_genericstandalone_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y157        FDRE (Prop_fdre_C_Q)         0.141     1.350 r  main_genericstandalone_buf_reg[0]/Q
                         net (fo=1, routed)           0.618     1.968    main_genericstandalone_buf[0]
    SLICE_X74Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.523     1.802    eth_tx_half_clk
    SLICE_X74Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
                         clock pessimism             -0.277     1.525    
                         clock uncertainty            0.177     1.702    
    SLICE_X74Y157        FDRE (Hold_fdre_C_D)         0.059     1.761    main_genericstandalone_tx_data_half_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.452%)  route 0.623ns (81.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y155        FDRE                                         r  main_genericstandalone_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[9]/Q
                         net (fo=1, routed)           0.623     1.974    main_genericstandalone_buf[9]
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.524     1.803    eth_tx_half_clk
    SLICE_X74Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/C
                         clock pessimism             -0.277     1.526    
                         clock uncertainty            0.177     1.703    
    SLICE_X74Y155        FDRE (Hold_fdre_C_D)         0.063     1.766    main_genericstandalone_tx_data_half_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.689%)  route 0.613ns (81.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.276     1.213    eth_tx_clk
    SLICE_X43Y156        FDRE                                         r  main_genericstandalone_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_buf_reg[17]/Q
                         net (fo=2, routed)           0.613     1.967    main_genericstandalone_buf[17]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.066     1.749    main_genericstandalone_tx_data_half_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.425%)  route 0.624ns (81.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[19]/Q
                         net (fo=2, routed)           0.624     1.975    main_genericstandalone_buf[19]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.072     1.755    main_genericstandalone_tx_data_half_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.446%)  route 0.623ns (81.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[11]/Q
                         net (fo=2, routed)           0.623     1.974    main_genericstandalone_buf[11]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y155        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.458%)  route 0.623ns (81.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[12]/Q
                         net (fo=2, routed)           0.623     1.974    main_genericstandalone_buf[12]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y155        FDRE (Hold_fdre_C_D)         0.066     1.749    main_genericstandalone_tx_data_half_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.358%)  route 0.627ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X49Y155        FDRE                                         r  main_genericstandalone_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_fdre_C_Q)         0.141     1.352 r  main_genericstandalone_buf_reg[16]/Q
                         net (fo=2, routed)           0.627     1.979    main_genericstandalone_buf[16]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.128ns (17.346%)  route 0.610ns (82.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.128     1.338 r  main_genericstandalone_buf_reg[2]/Q
                         net (fo=1, routed)           0.610     1.948    main_genericstandalone_buf[2]
    SLICE_X74Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.523     1.802    eth_tx_half_clk
    SLICE_X74Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/C
                         clock pessimism             -0.277     1.525    
                         clock uncertainty            0.177     1.702    
    SLICE_X74Y157        FDRE (Hold_fdre_C_D)         0.009     1.711    main_genericstandalone_tx_data_half_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_clk_tx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        3.009ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 FDPE_4/Q
                            (internal pin)
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDPE                         0.000     0.000 r  FDPE_4/Q
                         net (fo=1, routed)           0.074     0.074    builder_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X44Y156        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     2.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     2.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     2.226 r  BUFH/O
                         net (fo=1, routed)           0.266     2.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     2.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     2.937 r  BUFH_2/O
                         net (fo=206, routed)         0.276     3.213    eth_tx_clk
    SLICE_X44Y156        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.000     3.213    
                         clock uncertainty           -0.125     3.088    
    SLICE_X44Y156        FDPE (Setup_fdpe_C_D)       -0.005     3.083    FDPE_5
  -------------------------------------------------------------------
                         required time                          3.083    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  3.009    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_rtio_crg_rtio_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.802ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X58Y84         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.560     4.028    rtio_clk
    SLICE_X58Y84         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     4.028    
                         clock uncertainty           -0.126     3.902    
    SLICE_X58Y84         FDPE (Setup_fdpe_C_D)       -0.035     3.867    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.867    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X51Y91         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.562     4.030    rtio_clk
    SLICE_X51Y91         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     4.030    
                         clock uncertainty           -0.126     3.904    
    SLICE_X51Y91         FDPE (Setup_fdpe_C_D)       -0.005     3.899    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.899    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X37Y100        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=7873, routed)        0.567     4.035    rtio_clk
    SLICE_X37Y100        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     4.035    
                         clock uncertainty           -0.126     3.909    
    SLICE_X37Y100        FDPE (Setup_fdpe_C_D)       -0.005     3.904    FDPE_13
  -------------------------------------------------------------------
                         required time                          3.904    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.839    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.065     0.065    main_genericstandalone_genericstandalone_asyncresetsynchronizerbufg_rst_meta
    SLICE_X3Y100         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=11505, routed)       0.601     2.601    sys_clk
    SLICE_X3Y100         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty           -0.128     2.473    
    SLICE_X3Y100         FDPE (Setup_fdpe_C_D)       -0.005     2.468    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.468    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  2.403    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------------------+---------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+
Reference              | Input               | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                                            |
Clock                  | Port                | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                                               |
-----------------------+---------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+
clk125_gtp_p           | ddram_dq[0]         | ISERDESE2 (IO) | VARIABLE |    -1.851 (r) | FAST    |     6.823 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[0]         | ISERDESE2 (IO) | VARIABLE |    -1.779 (f) | FAST    |     6.823 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[1]         | ISERDESE2 (IO) | VARIABLE |    -1.839 (r) | FAST    |     6.814 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[1]         | ISERDESE2 (IO) | VARIABLE |    -1.767 (f) | FAST    |     6.814 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[2]         | ISERDESE2 (IO) | VARIABLE |    -1.861 (r) | FAST    |     6.832 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[2]         | ISERDESE2 (IO) | VARIABLE |    -1.789 (f) | FAST    |     6.832 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[3]         | ISERDESE2 (IO) | VARIABLE |    -1.860 (r) | FAST    |     6.832 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[3]         | ISERDESE2 (IO) | VARIABLE |    -1.788 (f) | FAST    |     6.832 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[4]         | ISERDESE2 (IO) | VARIABLE |    -1.859 (r) | FAST    |     6.834 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[4]         | ISERDESE2 (IO) | VARIABLE |    -1.787 (f) | FAST    |     6.834 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[5]         | ISERDESE2 (IO) | VARIABLE |    -1.838 (r) | FAST    |     6.814 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[5]         | ISERDESE2 (IO) | VARIABLE |    -1.766 (f) | FAST    |     6.814 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[6]         | ISERDESE2 (IO) | VARIABLE |    -1.854 (r) | FAST    |     6.826 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[6]         | ISERDESE2 (IO) | VARIABLE |    -1.782 (f) | FAST    |     6.826 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[7]         | ISERDESE2 (IO) | VARIABLE |    -1.861 (r) | FAST    |     6.833 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[7]         | ISERDESE2 (IO) | VARIABLE |    -1.789 (f) | FAST    |     6.833 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[8]         | ISERDESE2 (IO) | VARIABLE |    -1.851 (r) | FAST    |     6.829 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[8]         | ISERDESE2 (IO) | VARIABLE |    -1.779 (f) | FAST    |     6.829 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[9]         | ISERDESE2 (IO) | VARIABLE |    -1.831 (r) | FAST    |     6.809 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[9]         | ISERDESE2 (IO) | VARIABLE |    -1.759 (f) | FAST    |     6.809 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[10]        | ISERDESE2 (IO) | VARIABLE |    -1.848 (r) | FAST    |     6.826 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[10]        | ISERDESE2 (IO) | VARIABLE |    -1.776 (f) | FAST    |     6.826 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[11]        | ISERDESE2 (IO) | VARIABLE |    -1.846 (r) | FAST    |     6.822 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[11]        | ISERDESE2 (IO) | VARIABLE |    -1.774 (f) | FAST    |     6.822 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[12]        | ISERDESE2 (IO) | VARIABLE |    -1.837 (r) | FAST    |     6.817 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[12]        | ISERDESE2 (IO) | VARIABLE |    -1.765 (f) | FAST    |     6.817 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[13]        | ISERDESE2 (IO) | VARIABLE |    -1.830 (r) | FAST    |     6.809 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[13]        | ISERDESE2 (IO) | VARIABLE |    -1.758 (f) | FAST    |     6.809 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[14]        | ISERDESE2 (IO) | VARIABLE |    -1.835 (r) | FAST    |     6.813 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[14]        | ISERDESE2 (IO) | VARIABLE |    -1.763 (f) | FAST    |     6.813 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[15]        | ISERDESE2 (IO) | VARIABLE |    -1.838 (r) | FAST    |     6.817 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[15]        | ISERDESE2 (IO) | VARIABLE |    -1.766 (f) | FAST    |     6.817 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
si5324_clkout_fabric_p | urukul2_spi_n_miso  | FDRE           | -        |    -0.416 (r) | FAST    |     2.727 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_n_mosi  | FDRE           | -        |    -0.826 (r) | FAST    |     3.288 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_p_miso  | FDRE           | -        |    -0.416 (r) | FAST    |     2.727 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_p_mosi  | FDRE           | -        |    -0.826 (r) | FAST    |     3.288 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_n_miso  | FDRE           | -        |    -0.878 (r) | FAST    |     3.343 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_n_mosi  | FDRE           | -        |    -1.163 (r) | FAST    |     3.753 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_p_miso  | FDRE           | -        |    -0.878 (r) | FAST    |     3.343 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_p_mosi  | FDRE           | -        |    -1.163 (r) | FAST    |     3.753 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_n_miso  | FDRE           | -        |    -0.072 (r) | FAST    |     2.122 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_n_mosi  | FDRE           | -        |    -1.057 (r) | FAST    |     3.546 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_p_miso  | FDRE           | -        |    -0.072 (r) | FAST    |     2.122 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_p_mosi  | FDRE           | -        |    -1.057 (r) | FAST    |     3.546 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul8_spi_n_miso  | FDRE           | -        |     0.385 (r) | FAST    |     1.541 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul8_spi_n_mosi  | FDRE           | -        |    -1.199 (r) | FAST    |     3.818 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul8_spi_p_miso  | FDRE           | -        |     0.385 (r) | FAST    |     1.541 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul8_spi_p_mosi  | FDRE           | -        |    -1.199 (r) | FAST    |     3.818 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | zotino10_spi_n_miso | FDRE           | -        |    -0.387 (r) | FAST    |     2.611 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | zotino10_spi_n_mosi | FDRE           | -        |    -1.075 (r) | FAST    |     3.628 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | zotino10_spi_p_miso | FDRE           | -        |    -0.387 (r) | FAST    |     2.611 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | zotino10_spi_p_mosi | FDRE           | -        |    -1.075 (r) | FAST    |     3.628 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | dio0_n              | ISERDESE2 (IO) | -        |    -1.641 (r) | FAST    |     4.365 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n              | ISERDESE2 (IO) | -        |    -1.641 (f) | FAST    |     4.365 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_1            | ISERDESE2 (IO) | -        |    -1.618 (r) | FAST    |     4.349 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_1            | ISERDESE2 (IO) | -        |    -1.618 (f) | FAST    |     4.349 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_2            | ISERDESE2 (IO) | -        |    -1.619 (r) | FAST    |     4.350 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_2            | ISERDESE2 (IO) | -        |    -1.619 (f) | FAST    |     4.350 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_3            | ISERDESE2 (IO) | -        |    -1.606 (r) | FAST    |     4.338 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_3            | ISERDESE2 (IO) | -        |    -1.606 (f) | FAST    |     4.338 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_4            | ISERDESE2 (IO) | -        |    -1.607 (r) | FAST    |     4.338 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_4            | ISERDESE2 (IO) | -        |    -1.607 (f) | FAST    |     4.338 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_5            | ISERDESE2 (IO) | -        |    -1.602 (r) | FAST    |     4.333 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_5            | ISERDESE2 (IO) | -        |    -1.602 (f) | FAST    |     4.333 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_6            | ISERDESE2 (IO) | -        |    -1.572 (r) | FAST    |     4.300 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_6            | ISERDESE2 (IO) | -        |    -1.572 (f) | FAST    |     4.300 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_7            | ISERDESE2 (IO) | -        |    -1.596 (r) | FAST    |     4.320 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_7            | ISERDESE2 (IO) | -        |    -1.596 (f) | FAST    |     4.320 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p              | ISERDESE2 (IO) | -        |    -1.641 (r) | FAST    |     4.365 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p              | ISERDESE2 (IO) | -        |    -1.641 (f) | FAST    |     4.365 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_1            | ISERDESE2 (IO) | -        |    -1.618 (r) | FAST    |     4.349 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_1            | ISERDESE2 (IO) | -        |    -1.618 (f) | FAST    |     4.349 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_2            | ISERDESE2 (IO) | -        |    -1.619 (r) | FAST    |     4.350 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_2            | ISERDESE2 (IO) | -        |    -1.619 (f) | FAST    |     4.350 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_3            | ISERDESE2 (IO) | -        |    -1.606 (r) | FAST    |     4.338 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_3            | ISERDESE2 (IO) | -        |    -1.606 (f) | FAST    |     4.338 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_4            | ISERDESE2 (IO) | -        |    -1.607 (r) | FAST    |     4.338 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_4            | ISERDESE2 (IO) | -        |    -1.607 (f) | FAST    |     4.338 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_5            | ISERDESE2 (IO) | -        |    -1.602 (r) | FAST    |     4.333 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_5            | ISERDESE2 (IO) | -        |    -1.602 (f) | FAST    |     4.333 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_6            | ISERDESE2 (IO) | -        |    -1.572 (r) | FAST    |     4.300 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_6            | ISERDESE2 (IO) | -        |    -1.572 (f) | FAST    |     4.300 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_7            | ISERDESE2 (IO) | -        |    -1.596 (r) | FAST    |     4.320 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_7            | ISERDESE2 (IO) | -        |    -1.596 (f) | FAST    |     4.320 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
sys_clk                | i2c_scl             | FDRE           | -        |     1.675 (r) | SLOW    |    -0.306 (r) | FAST    |                                                     |
sys_clk                | i2c_sda             | FDRE           | -        |     2.403 (r) | SLOW    |    -0.639 (r) | FAST    |                                                     |
sys_clk                | serial_rx           | FDRE           | -        |     0.254 (r) | FAST    |     0.328 (r) | SLOW    |                                                     |
sys_clk                | spiflash2x_dq[0]    | FDRE           | -        |     1.304 (r) | SLOW    |    -0.178 (r) | FAST    |                                                     |
sys_clk                | spiflash2x_dq[1]    | FDRE           | -        |     2.147 (r) | SLOW    |    -0.295 (r) | FAST    |                                                     |
-----------------------+---------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+


Output Ports Clock-to-out

--------------------------------+------------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+
Reference                       | Output                 | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                                |
Clock                           | Port                   | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                                   |
--------------------------------+------------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+
clk125_gtp_p                    | ddram_a[0]             | OSERDESE2 (IO) | -     |      9.865 (r) | SLOW    |      3.155 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[1]             | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      3.205 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[2]             | OSERDESE2 (IO) | -     |      9.914 (r) | SLOW    |      3.204 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[3]             | OSERDESE2 (IO) | -     |      9.902 (r) | SLOW    |      3.194 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[4]             | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      3.211 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[5]             | OSERDESE2 (IO) | -     |      9.911 (r) | SLOW    |      3.206 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[6]             | OSERDESE2 (IO) | -     |      9.926 (r) | SLOW    |      3.216 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[7]             | OSERDESE2 (IO) | -     |      9.915 (r) | SLOW    |      3.204 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[8]             | OSERDESE2 (IO) | -     |      9.931 (r) | SLOW    |      3.221 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[9]             | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      3.218 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[10]            | OSERDESE2 (IO) | -     |      9.899 (r) | SLOW    |      3.191 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[11]            | OSERDESE2 (IO) | -     |      9.918 (r) | SLOW    |      3.207 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[12]            | OSERDESE2 (IO) | -     |      9.905 (r) | SLOW    |      3.201 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[13]            | OSERDESE2 (IO) | -     |      9.941 (r) | SLOW    |      3.231 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[14]            | OSERDESE2 (IO) | -     |      9.928 (r) | SLOW    |      3.220 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[0]            | OSERDESE2 (IO) | -     |      9.902 (r) | SLOW    |      3.195 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[1]            | OSERDESE2 (IO) | -     |      9.910 (r) | SLOW    |      3.205 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[2]            | OSERDESE2 (IO) | -     |      9.926 (r) | SLOW    |      3.217 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_cas_n            | OSERDESE2 (IO) | -     |      9.900 (r) | SLOW    |      3.193 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_cke              | OSERDESE2 (IO) | -     |      9.913 (r) | SLOW    |      3.209 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_clk_n            | OSERDESE2 (IO) | -     |     10.042 (r) | SLOW    |      3.177 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_clk_p            | OSERDESE2 (IO) | -     |     10.046 (r) | SLOW    |      3.180 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dm[0]            | OSERDESE2 (IO) | -     |      9.908 (r) | SLOW    |      3.201 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dm[1]            | OSERDESE2 (IO) | -     |      9.937 (r) | SLOW    |      3.226 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[0]            | OSERDESE2 (IO) | -     |     10.871 (r) | SLOW    |      2.886 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[1]            | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.905 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[2]            | OSERDESE2 (IO) | -     |     10.869 (r) | SLOW    |      2.873 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[3]            | OSERDESE2 (IO) | -     |     10.872 (r) | SLOW    |      2.879 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[4]            | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.886 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[5]            | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.906 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[6]            | OSERDESE2 (IO) | -     |     10.871 (r) | SLOW    |      2.882 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[7]            | OSERDESE2 (IO) | -     |     10.872 (r) | SLOW    |      2.877 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[8]            | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.898 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[9]            | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.921 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[10]           | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.900 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[11]           | OSERDESE2 (IO) | -     |     10.881 (r) | SLOW    |      2.903 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[12]           | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.913 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[13]           | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.922 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[14]           | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.913 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[15]           | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.912 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_odt              | OSERDESE2 (IO) | -     |      9.889 (r) | SLOW    |      3.185 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ras_n            | OSERDESE2 (IO) | -     |      9.888 (r) | SLOW    |      3.185 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_reset_n          | OSERDESE2 (IO) | -     |     10.172 (r) | SLOW    |      3.320 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_we_n             | OSERDESE2 (IO) | -     |      9.903 (r) | SLOW    |      3.199 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dqs_n[0]         | OSERDESE2 (IO) | -     |     11.425 (r) | SLOW    |      3.411 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_n[1]         | OSERDESE2 (IO) | -     |     11.433 (r) | SLOW    |      3.425 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_p[0]         | OSERDESE2 (IO) | -     |     11.426 (r) | SLOW    |      3.414 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_p[1]         | OSERDESE2 (IO) | -     |     11.434 (r) | SLOW    |      3.427 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
main_genericstandalone_txoutclk | sfp_ctl_led            | FDRE           | -     |     14.028 (r) | SLOW    |      5.774 (r) | FAST    | main_genericstandalone_clk_tx_unbuf                     |
si5324_clkout_fabric_p          | dio0_n                 | FDRE           | -     |      9.374 (r) | SLOW    |      3.245 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_1               | FDRE           | -     |      9.328 (r) | SLOW    |      3.204 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_2               | FDRE           | -     |      9.270 (r) | SLOW    |      3.188 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_3               | FDRE           | -     |      9.276 (r) | SLOW    |      3.196 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_4               | FDRE           | -     |      9.242 (r) | SLOW    |      3.191 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_5               | FDRE           | -     |      9.229 (r) | SLOW    |      3.181 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_6               | FDRE           | -     |      9.228 (r) | SLOW    |      3.186 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_7               | FDRE           | -     |      9.384 (r) | SLOW    |      3.244 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p                 | FDRE           | -     |      9.374 (r) | SLOW    |      3.244 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_1               | FDRE           | -     |      9.328 (r) | SLOW    |      3.203 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_2               | FDRE           | -     |      9.270 (r) | SLOW    |      3.187 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_3               | FDRE           | -     |      9.276 (r) | SLOW    |      3.195 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_4               | FDRE           | -     |      9.242 (r) | SLOW    |      3.190 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_5               | FDRE           | -     |      9.229 (r) | SLOW    |      3.180 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_6               | FDRE           | -     |      9.228 (r) | SLOW    |      3.185 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_7               | FDRE           | -     |      9.384 (r) | SLOW    |      3.243 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sfp_ctl_led_1          | FDRE           | -     |      9.980 (r) | SLOW    |      3.768 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sfp_ctl_led_2          | FDRE           | -     |      9.694 (r) | SLOW    |      3.650 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_clk      | FDRE           | -     |      9.463 (r) | SLOW    |      3.110 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[0]  | FDSE           | -     |      9.933 (r) | SLOW    |      3.474 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[1]  | FDSE           | -     |      9.844 (r) | SLOW    |      3.357 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[2]  | FDSE           | -     |     10.027 (r) | SLOW    |      3.371 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_mosi     | FDRE           | -     |      9.951 (r) | SLOW    |      3.343 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_clk      | FDRE           | -     |      9.462 (r) | SLOW    |      3.109 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[0]  | FDSE           | -     |      9.932 (r) | SLOW    |      3.473 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[1]  | FDSE           | -     |      9.843 (r) | SLOW    |      3.356 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[2]  | FDSE           | -     |     10.026 (r) | SLOW    |      3.370 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_mosi     | FDRE           | -     |      9.951 (r) | SLOW    |      3.342 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_clk      | FDRE           | -     |      9.566 (r) | SLOW    |      3.157 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[0]  | FDSE           | -     |      9.367 (r) | SLOW    |      3.172 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[1]  | FDSE           | -     |      9.654 (r) | SLOW    |      3.180 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[2]  | FDSE           | -     |      9.513 (r) | SLOW    |      3.230 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_mosi     | FDSE           | -     |      9.512 (r) | SLOW    |      3.285 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_clk      | FDRE           | -     |      9.565 (r) | SLOW    |      3.156 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[0]  | FDSE           | -     |      9.366 (r) | SLOW    |      3.171 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[1]  | FDSE           | -     |      9.653 (r) | SLOW    |      3.179 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[2]  | FDSE           | -     |      9.512 (r) | SLOW    |      3.229 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_mosi     | FDSE           | -     |      9.512 (r) | SLOW    |      3.284 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_clk      | FDRE           | -     |      9.401 (r) | SLOW    |      3.170 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[0]  | FDSE           | -     |      9.098 (r) | SLOW    |      3.053 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[1]  | FDSE           | -     |     10.124 (r) | SLOW    |      3.435 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[2]  | FDSE           | -     |      9.678 (r) | SLOW    |      3.331 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_mosi     | FDRE           | -     |     10.007 (r) | SLOW    |      3.402 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_clk      | FDRE           | -     |      9.400 (r) | SLOW    |      3.169 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[0]  | FDSE           | -     |      9.098 (r) | SLOW    |      3.052 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[1]  | FDSE           | -     |     10.123 (r) | SLOW    |      3.434 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[2]  | FDSE           | -     |      9.677 (r) | SLOW    |      3.330 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_mosi     | FDRE           | -     |     10.006 (r) | SLOW    |      3.401 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_clk      | FDSE           | -     |     10.350 (r) | SLOW    |      3.716 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_cs_n[0]  | FDSE           | -     |     10.166 (r) | SLOW    |      3.445 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_cs_n[1]  | FDSE           | -     |     10.985 (r) | SLOW    |      3.993 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_cs_n[2]  | FDSE           | -     |     10.724 (r) | SLOW    |      3.858 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_n_mosi     | FDRE           | -     |     10.410 (r) | SLOW    |      3.609 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_clk      | FDSE           | -     |     10.350 (r) | SLOW    |      3.715 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_cs_n[0]  | FDSE           | -     |     10.165 (r) | SLOW    |      3.444 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_cs_n[1]  | FDSE           | -     |     10.984 (r) | SLOW    |      3.992 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_cs_n[2]  | FDSE           | -     |     10.724 (r) | SLOW    |      3.857 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul8_spi_p_mosi     | FDRE           | -     |     10.409 (r) | SLOW    |      3.608 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino10_spi_n_clk     | FDSE           | -     |      9.940 (r) | SLOW    |      3.542 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino10_spi_n_cs_n[0] | FDSE           | -     |      9.320 (r) | SLOW    |      3.240 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino10_spi_n_cs_n[1] | FDSE           | -     |      9.518 (r) | SLOW    |      3.295 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino10_spi_n_mosi    | FDRE           | -     |      9.983 (r) | SLOW    |      3.495 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino10_spi_p_clk     | FDSE           | -     |      9.940 (r) | SLOW    |      3.541 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino10_spi_p_cs_n[0] | FDSE           | -     |      9.320 (r) | SLOW    |      3.239 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino10_spi_p_cs_n[1] | FDSE           | -     |      9.518 (r) | SLOW    |      3.294 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino10_spi_p_mosi    | FDRE           | -     |      9.983 (r) | SLOW    |      3.494 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n                 | OSERDESE2 (IO) | -     |      7.873 (r) | SLOW    |      2.540 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_1               | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.577 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_2               | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.580 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_3               | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.591 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_4               | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.588 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_5               | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.593 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_6               | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.618 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_7               | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.587 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p                 | OSERDESE2 (IO) | -     |      7.873 (r) | SLOW    |      2.539 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_1               | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.576 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_2               | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.579 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_3               | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.590 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_4               | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.587 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_5               | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.592 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_6               | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.617 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_7               | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.586 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n                 | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_1               | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.554 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_2               | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.577 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_3               | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_4               | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.618 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_5               | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_6               | OSERDESE2 (IO) | -     |      7.879 (r) | SLOW    |      2.557 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_7               | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.605 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p                 | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.542 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_1               | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.553 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_2               | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.576 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_3               | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.555 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_4               | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.617 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_5               | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.542 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_6               | OSERDESE2 (IO) | -     |      7.879 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_7               | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_io_update_n    | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.575 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_io_update_p    | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.574 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw0_n          | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw0_p          | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.555 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw1_n          | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.530 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw1_p          | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.529 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw2_n          | OSERDESE2 (IO) | -     |      7.860 (r) | SLOW    |      2.538 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw2_p          | OSERDESE2 (IO) | -     |      7.860 (r) | SLOW    |      2.537 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw3_n          | OSERDESE2 (IO) | -     |      7.863 (r) | SLOW    |      2.565 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw3_p          | OSERDESE2 (IO) | -     |      7.863 (r) | SLOW    |      2.564 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_io_update_n    | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_io_update_p    | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.603 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw0_n          | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.532 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw0_p          | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.531 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw1_n          | OSERDESE2 (IO) | -     |      7.856 (r) | SLOW    |      2.523 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw1_p          | OSERDESE2 (IO) | -     |      7.856 (r) | SLOW    |      2.522 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw2_n          | OSERDESE2 (IO) | -     |      7.857 (r) | SLOW    |      2.544 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw2_p          | OSERDESE2 (IO) | -     |      7.857 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw3_n          | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.541 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw3_p          | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.540 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_io_update_n    | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.554 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_io_update_p    | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.553 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw0_n          | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.630 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw0_p          | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.629 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw1_n          | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.621 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw1_p          | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.620 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw2_n          | OSERDESE2 (IO) | -     |      8.021 (r) | SLOW    |      2.621 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw2_p          | OSERDESE2 (IO) | -     |      8.021 (r) | SLOW    |      2.620 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw3_n          | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw3_p          | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.603 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_io_update_n    | OSERDESE2 (IO) | -     |      8.024 (r) | SLOW    |      2.647 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_io_update_p    | OSERDESE2 (IO) | -     |      8.024 (r) | SLOW    |      2.646 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw0_n          | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.641 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw0_p          | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.640 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw1_n          | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.646 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw1_p          | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.645 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw2_n          | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.654 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw2_p          | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.653 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw3_n          | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.634 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul8_sw3_p          | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.633 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | zotino10_clr_n_n       | OSERDESE2 (IO) | -     |      8.016 (r) | SLOW    |      2.611 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | zotino10_clr_n_p       | OSERDESE2 (IO) | -     |      8.016 (r) | SLOW    |      2.610 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | zotino10_ldac_n_n      | OSERDESE2 (IO) | -     |      8.027 (r) | SLOW    |      2.662 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | zotino10_ldac_n_p      | OSERDESE2 (IO) | -     |      8.027 (r) | SLOW    |      2.661 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
sys_clk                         | ddram_dq[0]            | FDRE           | -     |      5.842 (r) | SLOW    |      1.627 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[1]            | FDRE           | -     |      6.738 (r) | SLOW    |      2.077 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[2]            | FDRE           | -     |      5.721 (r) | SLOW    |      1.552 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[3]            | FDRE           | -     |      5.981 (r) | SLOW    |      1.689 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[4]            | FDRE           | -     |      6.460 (r) | SLOW    |      1.942 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[5]            | FDRE           | -     |      6.841 (r) | SLOW    |      2.142 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[6]            | FDRE           | -     |      6.089 (r) | SLOW    |      1.746 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[7]            | FDRE           | -     |      6.100 (r) | SLOW    |      1.750 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[8]            | FDRE           | -     |      6.992 (r) | SLOW    |      2.225 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[9]            | FDRE           | -     |      7.610 (r) | SLOW    |      2.566 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[10]           | FDRE           | -     |      6.873 (r) | SLOW    |      2.165 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[11]           | FDRE           | -     |      6.988 (r) | SLOW    |      2.222 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[12]           | FDRE           | -     |      7.489 (r) | SLOW    |      2.501 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[13]           | FDRE           | -     |      7.599 (r) | SLOW    |      2.563 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[14]           | FDRE           | -     |      6.994 (r) | SLOW    |      2.236 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[15]           | FDRE           | -     |      7.362 (r) | SLOW    |      2.428 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_n[0]         | FDRE           | -     |      6.329 (r) | SLOW    |      1.848 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_n[1]         | FDRE           | -     |      7.242 (r) | SLOW    |      2.328 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_p[0]         | FDRE           | -     |      6.330 (r) | SLOW    |      1.851 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_p[1]         | FDRE           | -     |      7.243 (r) | SLOW    |      2.330 (r) | FAST    |                                                         |
sys_clk                         | i2c_scl                | FDRE           | -     |      7.259 (r) | SLOW    |      2.653 (r) | FAST    |                                                         |
sys_clk                         | i2c_sda                | FDRE           | -     |      8.531 (r) | SLOW    |      2.759 (r) | FAST    |                                                         |
sys_clk                         | serial_tx              | FDSE           | -     |      7.833 (r) | SLOW    |      2.971 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_cs_n        | FDRE           | -     |      7.985 (r) | SLOW    |      2.948 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_dq[0]       | FDRE           | -     |      8.089 (r) | SLOW    |      2.831 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_dq[1]       | FDRE           | -     |      7.929 (r) | SLOW    |      2.720 (r) | FAST    |                                                         |
sys_clk                         | user_led               | FDRE           | -     |      7.764 (r) | SLOW    |      3.083 (r) | FAST    |                                                         |
--------------------------------+------------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+


Combinational Delays

----------------------+-------------+-----------+---------+-----------+---------+
From                  | To          |   Max     | Process |   Min     | Process |
Port                  | Port        | Delay(ns) | Corner  | Delay(ns) | Corner  |
----------------------+-------------+-----------+---------+-----------+---------+
sfp_ctl_los           | sfp_ctl_led |    12.180 | SLOW    |     5.748 | FAST    |
sfp_ctl_mod_present_n | sfp_ctl_led |    12.525 | SLOW    |     5.921 | FAST    |
sfp_ctl_tx_fault      | sfp_ctl_led |    12.862 | SLOW    |     6.091 | FAST    |
----------------------+-------------+-----------+---------+-----------+---------+


Setup between Clocks

--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source                          | Destination                     |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock                           | Clock                           | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125_gtp_p                    | clk125_gtp_p                    |         1.621 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | main_genericstandalone_rxoutclk |         6.940 | SLOW    |               |         |               |         |               |         |
sys_clk                         | main_genericstandalone_rxoutclk |        -0.615 | FAST    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | main_genericstandalone_txoutclk |         4.494 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_txoutclk | main_genericstandalone_txoutclk |         7.263 | SLOW    |               |         |               |         |               |         |
sys_clk                         | main_genericstandalone_txoutclk |         0.614 | FAST    |               |         |               |         |               |         |
si5324_clkout_fabric_p          | si5324_clkout_fabric_p          |         7.854 | SLOW    |         6.476 | SLOW    |               |         |               |         |
sys_clk                         | si5324_clkout_fabric_p          |         0.529 | FAST    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | sys_clk                         |         6.340 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_txoutclk | sys_clk                         |         3.480 | SLOW    |               |         |               |         |               |         |
si5324_clkout_fabric_p          | sys_clk                         |         7.997 | SLOW    |               |         |               |         |               |         |
sys_clk                         | sys_clk                         |         8.785 | SLOW    |               |         |               |         |               |         |
--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk125_gtp_p
Worst Case Data Window: 5.076 ns
Ideal Clock Offset to Actual Clock: 4.296 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.851 (r) | FAST    |   6.823 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.779 (f) | FAST    |   6.823 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.839 (r) | FAST    |   6.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.767 (f) | FAST    |   6.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.861 (r) | FAST    |   6.832 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.789 (f) | FAST    |   6.832 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.860 (r) | FAST    |   6.832 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.788 (f) | FAST    |   6.832 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.859 (r) | FAST    |   6.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.787 (f) | FAST    |   6.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.838 (r) | FAST    |   6.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.766 (f) | FAST    |   6.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.854 (r) | FAST    |   6.826 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.782 (f) | FAST    |   6.826 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.861 (r) | FAST    |   6.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.789 (f) | FAST    |   6.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.851 (r) | FAST    |   6.829 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.779 (f) | FAST    |   6.829 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.831 (r) | FAST    |   6.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.759 (f) | FAST    |   6.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.848 (r) | FAST    |   6.826 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.776 (f) | FAST    |   6.826 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.846 (r) | FAST    |   6.822 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.774 (f) | FAST    |   6.822 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.837 (r) | FAST    |   6.817 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.765 (f) | FAST    |   6.817 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.830 (r) | FAST    |   6.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.758 (f) | FAST    |   6.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.835 (r) | FAST    |   6.813 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.763 (f) | FAST    |   6.813 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.838 (r) | FAST    |   6.817 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.766 (f) | FAST    |   6.817 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.758 (f) | FAST    |   6.834 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk
Worst Case Data Window: 1.969 ns
Ideal Clock Offset to Actual Clock: -1.163 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
spiflash2x_dq[0]   |   1.304 (r) | SLOW    | -0.178 (r) | FAST    |       inf |       inf |             - |
spiflash2x_dq[1]   |   2.147 (r) | SLOW    | -0.295 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.147 (r) | SLOW    | -0.178 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.076 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   9.865 (r) | SLOW    |   3.155 (r) | FAST    |    0.000 |
ddram_a[1]         |   9.916 (r) | SLOW    |   3.205 (r) | FAST    |    0.051 |
ddram_a[2]         |   9.914 (r) | SLOW    |   3.204 (r) | FAST    |    0.049 |
ddram_a[3]         |   9.902 (r) | SLOW    |   3.194 (r) | FAST    |    0.039 |
ddram_a[4]         |   9.916 (r) | SLOW    |   3.211 (r) | FAST    |    0.056 |
ddram_a[5]         |   9.911 (r) | SLOW    |   3.206 (r) | FAST    |    0.051 |
ddram_a[6]         |   9.926 (r) | SLOW    |   3.216 (r) | FAST    |    0.061 |
ddram_a[7]         |   9.915 (r) | SLOW    |   3.204 (r) | FAST    |    0.050 |
ddram_a[8]         |   9.931 (r) | SLOW    |   3.221 (r) | FAST    |    0.066 |
ddram_a[9]         |   9.929 (r) | SLOW    |   3.218 (r) | FAST    |    0.064 |
ddram_a[10]        |   9.899 (r) | SLOW    |   3.191 (r) | FAST    |    0.036 |
ddram_a[11]        |   9.918 (r) | SLOW    |   3.207 (r) | FAST    |    0.053 |
ddram_a[12]        |   9.905 (r) | SLOW    |   3.201 (r) | FAST    |    0.045 |
ddram_a[13]        |   9.941 (r) | SLOW    |   3.231 (r) | FAST    |    0.076 |
ddram_a[14]        |   9.928 (r) | SLOW    |   3.220 (r) | FAST    |    0.065 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.941 (r) | SLOW    |   3.155 (r) | FAST    |    0.076 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.024 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   9.902 (r) | SLOW    |   3.195 (r) | FAST    |    0.000 |
ddram_ba[1]        |   9.910 (r) | SLOW    |   3.205 (r) | FAST    |    0.010 |
ddram_ba[2]        |   9.926 (r) | SLOW    |   3.217 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.926 (r) | SLOW    |   3.195 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.029 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   9.908 (r) | SLOW    |   3.201 (r) | FAST    |    0.000 |
ddram_dm[1]        |   9.937 (r) | SLOW    |   3.226 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.937 (r) | SLOW    |   3.201 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.049 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   10.871 (r) | SLOW    |   2.886 (r) | FAST    |    0.013 |
ddram_dq[1]        |   10.878 (r) | SLOW    |   2.905 (r) | FAST    |    0.032 |
ddram_dq[2]        |   10.869 (r) | SLOW    |   2.873 (r) | FAST    |    0.000 |
ddram_dq[3]        |   10.872 (r) | SLOW    |   2.879 (r) | FAST    |    0.006 |
ddram_dq[4]        |   10.878 (r) | SLOW    |   2.886 (r) | FAST    |    0.012 |
ddram_dq[5]        |   10.878 (r) | SLOW    |   2.906 (r) | FAST    |    0.033 |
ddram_dq[6]        |   10.871 (r) | SLOW    |   2.882 (r) | FAST    |    0.009 |
ddram_dq[7]        |   10.872 (r) | SLOW    |   2.877 (r) | FAST    |    0.004 |
ddram_dq[8]        |   10.883 (r) | SLOW    |   2.898 (r) | FAST    |    0.024 |
ddram_dq[9]        |   10.885 (r) | SLOW    |   2.921 (r) | FAST    |    0.048 |
ddram_dq[10]       |   10.883 (r) | SLOW    |   2.900 (r) | FAST    |    0.027 |
ddram_dq[11]       |   10.881 (r) | SLOW    |   2.903 (r) | FAST    |    0.029 |
ddram_dq[12]       |   10.885 (r) | SLOW    |   2.913 (r) | FAST    |    0.040 |
ddram_dq[13]       |   10.885 (r) | SLOW    |   2.922 (r) | FAST    |    0.049 |
ddram_dq[14]       |   10.883 (r) | SLOW    |   2.913 (r) | FAST    |    0.040 |
ddram_dq[15]       |   10.885 (r) | SLOW    |   2.912 (r) | FAST    |    0.039 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.885 (r) | SLOW    |   2.873 (r) | FAST    |    0.049 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.888 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   5.842 (r) | SLOW    |   1.627 (r) | FAST    |    0.121 |
ddram_dq[1]        |   6.738 (r) | SLOW    |   2.077 (r) | FAST    |    1.017 |
ddram_dq[2]        |   5.721 (r) | SLOW    |   1.552 (r) | FAST    |    0.000 |
ddram_dq[3]        |   5.981 (r) | SLOW    |   1.689 (r) | FAST    |    0.260 |
ddram_dq[4]        |   6.460 (r) | SLOW    |   1.942 (r) | FAST    |    0.739 |
ddram_dq[5]        |   6.841 (r) | SLOW    |   2.142 (r) | FAST    |    1.120 |
ddram_dq[6]        |   6.089 (r) | SLOW    |   1.746 (r) | FAST    |    0.368 |
ddram_dq[7]        |   6.100 (r) | SLOW    |   1.750 (r) | FAST    |    0.379 |
ddram_dq[8]        |   6.992 (r) | SLOW    |   2.225 (r) | FAST    |    1.271 |
ddram_dq[9]        |   7.610 (r) | SLOW    |   2.566 (r) | FAST    |    1.888 |
ddram_dq[10]       |   6.873 (r) | SLOW    |   2.165 (r) | FAST    |    1.152 |
ddram_dq[11]       |   6.988 (r) | SLOW    |   2.222 (r) | FAST    |    1.267 |
ddram_dq[12]       |   7.489 (r) | SLOW    |   2.501 (r) | FAST    |    1.768 |
ddram_dq[13]       |   7.599 (r) | SLOW    |   2.563 (r) | FAST    |    1.878 |
ddram_dq[14]       |   6.994 (r) | SLOW    |   2.236 (r) | FAST    |    1.273 |
ddram_dq[15]       |   7.362 (r) | SLOW    |   2.428 (r) | FAST    |    1.640 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.610 (r) | SLOW    |   1.552 (r) | FAST    |    1.888 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.016 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   11.425 (r) | SLOW    |   3.411 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   11.433 (r) | SLOW    |   3.425 (r) | FAST    |    0.014 |
ddram_dqs_p[0]     |   11.426 (r) | SLOW    |   3.414 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   11.434 (r) | SLOW    |   3.427 (r) | FAST    |    0.016 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.434 (r) | SLOW    |   3.411 (r) | FAST    |    0.016 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.914 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.329 (r) | SLOW    |   1.848 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.242 (r) | SLOW    |   2.328 (r) | FAST    |    0.913 |
ddram_dqs_p[0]     |   6.330 (r) | SLOW    |   1.851 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   7.243 (r) | SLOW    |   2.330 (r) | FAST    |    0.914 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.243 (r) | SLOW    |   1.848 (r) | FAST    |    0.914 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.160 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
spiflash2x_dq[0]   |   8.089 (r) | SLOW    |   2.831 (r) | FAST    |    0.160 |
spiflash2x_dq[1]   |   7.929 (r) | SLOW    |   2.720 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.089 (r) | SLOW    |   2.720 (r) | FAST    |    0.160 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.184 ns
----------------------+--------------+---------+-------------+---------+----------+
                      |      Max     | Process |     Min     | Process | Edge     |
Pad                   |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+--------------+---------+-------------+---------+----------+
urukul2_spi_n_cs_n[0] |    9.933 (r) | SLOW    |   3.474 (r) | FAST    |    0.118 |
urukul2_spi_n_cs_n[1] |    9.844 (r) | SLOW    |   3.357 (r) | FAST    |    0.001 |
urukul2_spi_n_cs_n[2] |   10.027 (r) | SLOW    |   3.371 (r) | FAST    |    0.184 |
urukul2_spi_p_cs_n[0] |    9.932 (r) | SLOW    |   3.473 (r) | FAST    |    0.117 |
urukul2_spi_p_cs_n[1] |    9.843 (r) | SLOW    |   3.356 (r) | FAST    |    0.000 |
urukul2_spi_p_cs_n[2] |   10.026 (r) | SLOW    |   3.370 (r) | FAST    |    0.183 |
----------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary    |   10.027 (r) | SLOW    |   3.356 (r) | FAST    |    0.184 |
----------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.288 ns
----------------------+-------------+---------+-------------+---------+----------+
                      |     Max     | Process |     Min     | Process | Edge     |
Pad                   |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+-------------+---------+-------------+---------+----------+
urukul4_spi_n_cs_n[0] |   9.367 (r) | SLOW    |   3.172 (r) | FAST    |    0.001 |
urukul4_spi_n_cs_n[1] |   9.654 (r) | SLOW    |   3.180 (r) | FAST    |    0.288 |
urukul4_spi_n_cs_n[2] |   9.513 (r) | SLOW    |   3.230 (r) | FAST    |    0.147 |
urukul4_spi_p_cs_n[0] |   9.366 (r) | SLOW    |   3.171 (r) | FAST    |    0.000 |
urukul4_spi_p_cs_n[1] |   9.653 (r) | SLOW    |   3.179 (r) | FAST    |    0.287 |
urukul4_spi_p_cs_n[2] |   9.512 (r) | SLOW    |   3.229 (r) | FAST    |    0.146 |
----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary    |   9.654 (r) | SLOW    |   3.171 (r) | FAST    |    0.288 |
----------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 1.027 ns
----------------------+--------------+---------+-------------+---------+----------+
                      |      Max     | Process |     Min     | Process | Edge     |
Pad                   |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+--------------+---------+-------------+---------+----------+
urukul6_spi_n_cs_n[0] |    9.098 (r) | SLOW    |   3.053 (r) | FAST    |    0.001 |
urukul6_spi_n_cs_n[1] |   10.124 (r) | SLOW    |   3.435 (r) | FAST    |    1.027 |
urukul6_spi_n_cs_n[2] |    9.678 (r) | SLOW    |   3.331 (r) | FAST    |    0.580 |
urukul6_spi_p_cs_n[0] |    9.098 (r) | SLOW    |   3.052 (r) | FAST    |    0.000 |
urukul6_spi_p_cs_n[1] |   10.123 (r) | SLOW    |   3.434 (r) | FAST    |    1.026 |
urukul6_spi_p_cs_n[2] |    9.677 (r) | SLOW    |   3.330 (r) | FAST    |    0.579 |
----------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary    |   10.124 (r) | SLOW    |   3.052 (r) | FAST    |    1.027 |
----------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.820 ns
----------------------+--------------+---------+-------------+---------+----------+
                      |      Max     | Process |     Min     | Process | Edge     |
Pad                   |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+--------------+---------+-------------+---------+----------+
urukul8_spi_n_cs_n[0] |   10.166 (r) | SLOW    |   3.445 (r) | FAST    |    0.001 |
urukul8_spi_n_cs_n[1] |   10.985 (r) | SLOW    |   3.993 (r) | FAST    |    0.820 |
urukul8_spi_n_cs_n[2] |   10.724 (r) | SLOW    |   3.858 (r) | FAST    |    0.558 |
urukul8_spi_p_cs_n[0] |   10.165 (r) | SLOW    |   3.444 (r) | FAST    |    0.000 |
urukul8_spi_p_cs_n[1] |   10.984 (r) | SLOW    |   3.992 (r) | FAST    |    0.819 |
urukul8_spi_p_cs_n[2] |   10.724 (r) | SLOW    |   3.857 (r) | FAST    |    0.558 |
----------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary    |   10.985 (r) | SLOW    |   3.444 (r) | FAST    |    0.820 |
----------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.198 ns
-----------------------+-------------+---------+-------------+---------+----------+
                       |     Max     | Process |     Min     | Process | Edge     |
Pad                    |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-----------------------+-------------+---------+-------------+---------+----------+
zotino10_spi_n_cs_n[0] |   9.320 (r) | SLOW    |   3.240 (r) | FAST    |    0.001 |
zotino10_spi_n_cs_n[1] |   9.518 (r) | SLOW    |   3.295 (r) | FAST    |    0.198 |
zotino10_spi_p_cs_n[0] |   9.320 (r) | SLOW    |   3.239 (r) | FAST    |    0.000 |
zotino10_spi_p_cs_n[1] |   9.518 (r) | SLOW    |   3.294 (r) | FAST    |    0.198 |
-----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary     |   9.518 (r) | SLOW    |   3.239 (r) | FAST    |    0.198 |
-----------------------+-------------+---------+-------------+---------+----------+




