{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733382273595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733382273595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 04:04:33 2024 " "Processing started: Thu Dec  5 04:04:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733382273595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382273595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382273595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733382273897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733382273897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_up_down.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_up_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_up_down " "Found entity 1: counter_up_down" {  } { { "counter_up_down.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/counter_up_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to7seg " "Found entity 1: decoder_3to7seg" {  } { { "decoder_3to7seg.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_3to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to7seg " "Found entity 1: decoder_2to7seg" {  } { { "decoder_2to7seg.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_2to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/elevador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_lvl_ppl.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_lvl_ppl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_lvl_ppl " "Found entity 1: mux_2x1_lvl_ppl" {  } { { "mux_2x1_lvl_ppl.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mux_2x1_lvl_ppl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider1.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider1 " "Found entity 1: clkdivider1" {  } { { "clkdivider1.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/clkdivider1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider96.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider96.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider96 " "Found entity 1: clkdivider96" {  } { { "clkdivider96.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/clkdivider96.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3callsto2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3callsto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3callsto2 " "Found entity 1: decoder_3callsto2" {  } { { "decoder_3callsto2.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_3callsto2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733382283250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283250 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c decoder_3callsto2.v(6) " "Verilog HDL error at decoder_3callsto2.v(6): object \"c\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "decoder_3callsto2.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_3callsto2.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1733382283251 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733382283295 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  5 04:04:43 2024 " "Processing ended: Thu Dec  5 04:04:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733382283295 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733382283295 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733382283295 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283295 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733382283892 ""}
