<!DOCTYPE HTML>
<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>Niansong Zhang</title>

  <meta name="author" content="Niansong Zhang">
  <!-- <meta name="viewport" content="width=device-width, initial-scale=1"> -->
  <link rel="stylesheet" type="text/css" href="stylesheet.css">
  <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Tangerine">
  <link href="https://fonts.googleapis.com/css2?family=Cormorant+Garamond&display=swap" rel="stylesheet">
  <link rel="icon" type="image/png"
    href="https://res.cloudinary.com/dxzx2bxch/image/upload/v1603300538/github/computer_pdu3z6.svg">
  <script async src="https://api.countapi.xyz/hit/zzzdavid.tech/visits?callback=websiteVisits"></script>
</head>


<body>
  <table
    style="width:100%;max-width:1000px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
    <tbody>
      <tr style="padding:0px">
        <td style="padding:0px">

          <!-- Headings -->
          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tbody>
              <tr style="padding:0px">
                <td style="padding:2.5%;width:63%;vertical-align:middle">
                  <p style="text-align:center">
                    <name>Niansong Zhang</name>
                  </p>
                  <p>
                    Hi there! I am an MS/PhD student at <a ref="https://www.cornell.edu">Cornell University</a>.
                    I work with <a href="https://www.csl.cornell.edu/~zhiruz/">Prof. Zhiru Zhang</a> on Electronic
                    Design Automation,
                    Domain-Specific Language for hardware design, and hardware accelerators.
                  </p>

                  <p>
                    <img src="https://img.icons8.com/color-glass/96/000000/department.png" width="18" height="18"
                      style="position:relative;top:4px;" /> Department: <a
                      ref="https://www.ece.cornell.edu/ece">Electrical & Computer Engineering</a> <br>
                    <img src="https://img.icons8.com/color-glass/48/000000/circuit.png" / width="18" height="18"
                      style="position:relative;top:4px;" /> Lab: <a ref="https://www.csl.cornell.edu">Computer Systems
                      Laboratory</a> <br>
                    <img src="https://img.icons8.com/color/96/000000/link-company-parent.png" width="20" height="20"
                      style="position:relative;top:4px;" /> Office: 432 Rhodes Hall
                  </p>

                  <p style="text-align:center">
                    <img
                      src="https://img.icons8.com/external-kiranshastry-gradient-kiranshastry/64/000000/external-email-interface-kiranshastry-gradient-kiranshastry-1.png"
                      width="20" height="20" style="position:relative;top:6px;" /> <a
                      href="mailto:nz264@cornell.edu">Email</a> &nbsp/&nbsp
                    <img src="https://img.icons8.com/nolan/64/github.png" width="20" height="20"
                      style="position:relative;top:4px;" /> <a href="https://github.com/zzzDavid">GitHub</a> &nbsp/&nbsp
                    <img src="https://img.icons8.com/nolan/64/linkedin.png" width="20" height="20"
                      style="position:relative;top:4px;" /> <a
                      href="https://www.linkedin.com/in/niansong-zhang-b7855a191/">LinkedIn</a> &nbsp/&nbsp
                    <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1661547261/posts/Google_Scholar_logo.svg_hi4axr.png" width="20" height="20"
                      style="position:relative;top:4px;" /> <a href="https://scholar.google.com/citations?hl=en&user=jakQwdcAAAAJ">Google
                      Scholar</a>
                  </p>

                  <p style="text-align:center">
                    <img
                      src="https://img.icons8.com/external-tal-revivo-tritone-tal-revivo/64/000000/external-blog-article-fetched-from-an-online-website-wireframe-tritone-tal-revivo.png"
                      width="25" height="25" style="position:relative;top:6px;" /> <a
                      href="https://www.zzzdavid.tech/blog/">Blog Posts</a>
                  </p>
                </td>
                <td style="padding:0%;width:30%;max-width:50%">
                  <img alt="profile photo"
                    src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1603333481/posts/Screen_Shot_2020-10-22_at_10.24.31_hfpnrc.png"
                    class="circle_image" style="position:relative;left:80px">
                </td>
              </tr>
            </tbody>
          </table>

          <!-- Education -->
          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tbody>
              <tr>
                <td style="padding:20px;width:100%;vertical-align:middle">
                  <heading>
                    <img
                      src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1638058322/github/mortarboard_it5eau.png"
                      height="40" style="position:relative;top:6px;" />
                    Education
                  </heading>
                </td>
              </tr>
              <tr>
                <td
                  style="padding:20px; padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%; width:80%">
                  <subheading> Cornell University </subheading>
                  <p style="line-height: 150%;">
                    M.S./Ph.D. in Electrical and Computer Engineering <br>
                    Advisor: Prof. Zhiru Zhang <br>
                    <em> Aug 2021 — Present </em>
                  </p>
                </td>
                <td style="padding:0%; padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%;">
                  <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1603287620/github/cornell_jvchu2.png"
                    height="80" style="position:relative;right:30px">
                </td>
              </tr>
              <tr>
                <td
                  style="padding:20px; padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%; width: 80%;">
                  <subheading> Sun Yat-sen University </subheading>
                  <p style="line-height: 150%;">
                    B.Eng. in Telecommunication Engineering <br>
                    Advisor: Prof. Xiang Chen <br>
                    Outstanding thesis<br>
                    <em> Aug 2016 — Jun 2020 </em>
                  </p>
                </td>
                <td style="padding:0%;  padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%;">
                  <img
                    src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1638059779/github/Sun_Yat-sen_University_Logo_yianmq.png"
                    height="80" style="position:relative;right:30px">
                </td>
              </tr>
            </tbody>
          </table>

          <!-- Working Experience -->
          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tbody>
              <tr>
                <td style="padding:20px;width:100%;vertical-align:middle">
                  <heading>
                    <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1638057507/github/suitcase_mc0eer.png"
                      height="40" style="position:relative;top:6px;" />
                    Work Experience
                  </heading>
                </td>
              </tr>
              <tr style="margin-bottom: 0%; margin-top: 0%; padding-top: 0%; padding-bottom: 0%;">
                <td style="padding:20px; padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%;">
                  <subheading> Intel Labs </subheading>
                  <p style="line-height: 150%;">
                    Exempt Tech Employee <br>
                    Specification and Validation End-to-End (SAVE) Group, SCL/ADR/IL <br>
                    Manager: Jin Yang, Sunny Zhang <br>
                    <em> Feb 2021 — Aug 2021 </em>
                  </p>
                </td>
                <td style="padding:0%; padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%;">
                  <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1638061680/github/Intel-logo_xyj463.png"
                    height="80">
                </td>
              </tr>
              <tr style="margin-bottom: 5.5%; margin-top: 0%; padding-top: 0%; padding-bottom: 0%;">
                <td style="padding:20px; padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%;">
                  <subheading> Tsinghua University </subheading>
                  <p style="line-height: 150%;">
                    Research Assistant <br>
                    Nanoscale Integrated Circuits and System Lab <a href="https://nicsefc.ee.tsinghua.edu.cn">
                      (NICS-EFC) </a> <br>
                    Advisor: <a href="https://nicsefc.ee.tsinghua.edu.cn/people/YuWang">Prof. Yu Wang</a> <br>
                    <em> Nov 2019 — Aug 2021 </em> <br>
                  </p>
                </td>
                <td style="padding:0%;  padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%;"">
                <img src="
                  https://res.cloudinary.com/dxzx2bxch/image/upload/v1603287964/github/1200px-Tsinghua_University_Logo.svg_zzzlho.png"
                  height="80" style="position:relative;left:20px;">
                </td>
              </tr>
              <tr style="margin-bottom: 5.5%; margin-top: 0%; padding-top: 0%; padding-bottom: 0%;">
                <td style="padding:20px; padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%;">
                  <subheading> The University of Waterloo </subheading>
                  <p style="line-height: 150%;">
                    <a href="https://www.mitacs.ca/en/programs/globalink/globalink-research-internship">MITACS</a>
                    Research Intern <br>
                    <a href="https://nachiket.github.io/research.html">WatCAG Group</a> <br>
                    Advisor: <a href="https://nachiket.github.io">Prof. Nachiket Kapre</a> <br>
                    <em> Jul 2019 — Oct 2019 </em>
                  </p>
                </td>
                <td style="padding:0%;  padding-top: 0%; padding-bottom: 0%; margin-top: 0%; margin-bottom: 0%;"">
                <img src=" https://res.cloudinary.com/dxzx2bxch/image/upload/v1607669548/github/waterloo_g8u1qm.png"
                  height="80">
                </td>
              </tr>
            </tbody>
          </table>

          <!-- What I'm working on  -->
          <!-- <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
          <tbody>
            <tr>
              <td style="padding:20px;width:100%;vertical-align:middle">
                <heading>
                  <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1603289024/github/rainbow_smywp9.svg" height="40"/> 
                  What I'm Working on
                </heading>
                <p>
                  Currently, I'm working on a few interesting projects at the following labs:
                </p>

                <p>
                  &#8212 <a href=http://nicsefc.ee.tsinghua.edu.cn/> NICS-EFC </a> at Tsinghua University <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1603287964/github/1200px-Tsinghua_University_Logo.svg_zzzlho.png" width="15" height="15" style="position:relative;top:2px;"/> 
                </p>
                <p>
                  &#8212 <a href=https://www.csl.cornell.edu/> CSL </a> at Cornell University <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1603287620/github/cornell_jvchu2.png" width="15" height="15" style="position:relative;top:2px;"/>
                </p>
                <p>
                  &#8212 <a href=https://nachiket.github.io/research.html> WatCAG </a> at the University of Waterloo <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1603288150/github/Screen_Shot_2020-10-21_at_21.49.00_nkhilm.png" height="15" style="position:relative;top:2px;"/>
                </p>

                <p>
                  Also, I'm working as an intern at <a href=https://www.novauto.com.cn/>NOVAUTO</a> Technology.
                </p>
              </td>
            </tr>
          </tbody>
        </table> -->

          <!-- <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
          <tbody>
            <tr>
              <td style="padding:20px;width:100%;vertical-align:middle">
                <subheading> &#8226 FPGA Compiler </subheading>
                <p>
                  I worked on an automatic hard block placer <a href="https://arxiv.org/abs/2002.06998">RapidLayout</a> with Prof. Nachiket Kapre at the University of Waterloo. We want to make placement for large-scale accelerators easier and faster. This project is still active as we work to bring RapidLayout more general.
                </p>

                <subheading> &#8226 Deep Learning Tool Chain </subheading>
                <p>
                  At NICS lab and Novauto Technology, I work on deploying neural networks on FPGAs. Specifically, this process includes network pruning, quantization and compilation. I am maintaining a set of tools to deploy TensorFlow, PyTorch and Caffe neural network models on Xilinx FPGA.
                </p>

                <subheading> &#8226 Domain Specific Language </subheading>
                <p>
                  At Cornell, I work on developing hardwares with the next-generation heterogeneous DSL: <a href="https://heterocl.csl.cornell.edu/">HeteroCL</a>.
                </p>

              </td>
            </tr>
          </tbody>
        </table> -->


          <!-- Research -->
          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tbody>
              <tr>
                <td style="padding:20px;width:100%;vertical-align:middle">
                  <heading>
                    <img src=https://res.cloudinary.com/dxzx2bxch/image/upload/v1603290048/github/3d-glasses_abxm4x.svg
                      height=40 style="position:relative;top:10px;" />
                    Research & Publication
                  </heading>
                  <p>
                    My research interests include EDA (Electronic Design Automation) for FPGA, DSL (Domain-Specific
                    Language), and efficient machine learning.
                  </p>
                </td>
              </tr>
            </tbody>
          </table>

          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tbody>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1661574452/posts/h3m_ftkttw.png"
                    width=100% />
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <p>
                    <papertitle> Serving Multi-DNN Workloads on FPGAs: a Coordinated Architecture, Scheduling, and Mapping Perspective</papertitle>
                  </p>
                  <p>
                    Shulin Zeng, Guohao Dai, <strong>Niansong Zhang</strong>, Xinhao Yang, Haoyu Zhang, Zhenhua Zhu, Huazhong Yang, Yu Wang
                  </p>
                  <em>IEEE Transactions on Computers, to appear</em>  
                  <p>
                    This paper proposes a Design Space Exploration framework to jointly optimize the architecture, scheduling, and mapping for serving DNNs on cloud FPGAs.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1661574844/posts/hcl_ynthy9.png"
                    width=100% />
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <p>
                    <papertitle>Accelerator Design with Decoupled Hardware Customizations: Benefits and Challenges</papertitle>
                  </p>
                  <p>
                    Debjit Pal, Yi-Hsiang Lai, Shaojie Xiang, <strong>Niansong Zhang</strong>, Hongzheng Chen, Jeremy Casas, Pasquale Cocchini, Zhenkun Yang, Jin Yang, Louis-Noël Pouchet, Zhiru Zhang
                  </p>
                  <em>DAC 2022 Invited Paper</em>  |
                  <a href="https://www.csl.cornell.edu/~zhiruz/pdfs/hcl-invited-dac2022.pdf">paper</a>
                  <!-- <a href="https://dl.acm.org/doi/10.1145/3490422.3502369">paper</a> | -->
                  <!-- <a href="https://github.com/cornell-zhang/heterocl">code</a> -->
                  <p>
                    We show the advantages of the decoupled programming model and further discuss some of our recent efforts to enable a robust and viable verification solution in the future.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1646247688/cs6120/pc_o0id3u.png"
                    width=100% />
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <p>
                    <papertitle>CodedVTR: Codebook-Based Sparse Voxel Transformer with Geometric Guidance</papertitle>
                  </p>
                  <p>
                    Tianchen Zhao, <strong>Niansong Zhang</strong>, Xuefei Ning, He Wang, Li Yi, Yu Wang
                  </p>
                  <em>CVPR 2022, </em>
                  <a href="https://openaccess.thecvf.com/content/CVPR2022/papers/Zhao_CodedVTR_Codebook-Based_Sparse_Voxel_Transformer_With_Geometric_Guidance_CVPR_2022_paper.pdf">paper</a> |
                  <!-- <a href="https://github.com/cornell-zhang/heterocl">code</a> -->
                  <a href="https://a-suozhang.xyz/codedvtr.github.io/">website</a> |
                  <a href="pdf/codedvtr-cvpr22.pdf">slides</a> |
                  <a href="pdf/cvpr22_poster.pdf">poster</a> |
                  <a href="https://www.youtube.com/watch?v=eJgardvIp7A">video</a>
                  <p>
                    We propose a flexible 3D Transformer on sparse voxels to address transformer's generalization issue.
                    CodedVTR (<strong>Code</strong>book-based <strong>V</strong>oxel <strong>TR</strong>ansformer)
                    decomposes attention space into linear combinations of learnable prototypes to regularize attention
                    learning.
                    We also propose geometry-aware self-attention to guide training with geometric pattern and voxel
                    density.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1638063649/github/heteroflow_ilfrwp.png"
                    width=100% />
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <p>
                    <papertitle>HeteroFlow: An Accelerator Programming Model with Decoupled Data Placement for
                      Software-Defined FPGAs</papertitle>
                  </p>
                  <p>
                    Shaojie Xiang, Yi-Hsiang Lai, Yuan Zhou, Hongzheng Chen, <strong>Niansong Zhang</strong>, Debjit
                    Pal, Zhiru Zhang
                  </p>
                  <em>FPGA 2022, </em>
                  <a href="https://dl.acm.org/doi/10.1145/3490422.3502369">paper</a> |
                  <a href="https://github.com/cornell-zhang/heterocl">code</a>
                  <p>
                    We propose an FPGA accelerator programming model that decouples the algorithm specification from
                    optimizations related to
                    orchestrating the placement of data across a customized memory hierarchy.
                  </p>
                </td>
              </tr>

              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img
                    src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1638063351/github/Screen_Shot_2021-11-27_at_20.35.43_im38nq.png"
                    width=100% />
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <p>
                    <papertitle>RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays using
                      Evolutionary Algorithms</papertitle>
                  </p>
                  <p>
                    <strong>Niansong Zhang</strong>, Xiang Chen, Nachiket Kapre
                  </p>
                  <em>TRETS 2022, </em>
                  <a href="https://dl.acm.org/doi/10.1145/3501803">paper</a>
                  <!-- <a href="https://git.uwaterloo.ca/watcag-public/rapidlayout">code</a>   -->
                  <p>
                    We extend the previous work on RapidLayout with cross-SLR routing, placement transfer learning, and
                    placement bootstrapping from a much
                    smaller device to improve runtime and design quality.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img
                    src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1638063555/github/Screen_Shot_2021-11-27_at_20.38.57_ntxk2f.png"
                    width=100% />
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <p>
                    <papertitle>aw_nas: A Modularized and Extensible NAS Framework</papertitle>
                  </p>
                  <p>
                    Xuefei Ning, Changcheng Tang, Wenshuo Li, Songyi Yang, Tianchen Zhao, <strong>Niansong
                      Zhang</strong>, Tianyi Lu, Shuang Liang, Huazhong Yang, Yu Wang
                  </p>
                  <em>Arxiv Preprint</em>,
                  <a href="https://arxiv.org/abs/2012.10388">paper</a> |
                  <a href="https://github.com/walkerning/aw_nas">code</a>
                  <p>
                    We build an open-source Python framework implementing various NAS algorithms in a modularized and
                    extensible manner.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img
                    src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1603745949/github/rapidlayout-placed_lcj2z7.png"
                    width=100% />
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <p>
                    <papertitle>RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays using
                      Evolutionary Algorithms</papertitle>
                  </p>
                  <p>
                    <strong>Niansong Zhang</strong>, Xiang Chen, Nachiket Kapre
                  </p>
                  <em>FPL 2020</em>,
                  <a href="https://arxiv.org/abs/2002.06998">paper</a> |
                  <a href="https://git.uwaterloo.ca/watcag-public/rapidlayout">code</a>
                  <p>
                    <strong-red>Michal Servit Best Paper Award Nominee</strong-red>
                  </p>
                  <p>
                    We build a fast and high-performance evolutionary placer for FPGA-optimized hard block designs that
                    targets high clock frequency such as 650+MHz.
                  </p>
                </td>
              </tr>

            </tbody>
          </table>

          <!-- Workshops -->
          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tr>
              <heading>
                <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1661575168/posts/audio_olvnsf.png"
                  height=40 style="position:relative;top:10px;" />
                Workshops & Talks
              </heading>
            </tr>
            <tr>
              <td style="padding:20px;width:25%;vertical-align:middle">
                <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1661573035/posts/mlir_oif9th.png"
                  width=100% />
              </td>
              <td style="padding:20px;width:75%;vertical-align:middle">
                <p>
                  <papertitle>An MLIR-based Intermediate Representation for Accelerator Design with Decoupled Customizations</papertitle>
                </p>
                <p>
                  Hongzheng Chen*, <strong>Niansong Zhang*</strong>, Shaojie Xiang, Zhiru Zhang
                </p>
                <em>MLIR Open Design Meeting (08/11/2022) </em> |
                <a
                  href="https://www.youtube.com/watch?v=yOk63LWbkqk">video</a> |
                <a href="https://mlir.llvm.org/OpenMeetings/2022-08-11-HeteroCL.pdf">slides</a> 
                <p>
                  We decouple hardware customizations from the algorithm specifications <em>at the IR level</em> to:
                  (1) provide a general platform for high-level DSLs, (2) boost performance and productivity, and (3)
                  make customization verification scalable.
                </p>
              </td>
            </tr>
            <tr>
              <td style="padding:20px;width:25%;vertical-align:middle">
                <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1661575291/posts/micro_qe7voi.png"
                  width=100% />
              </td>
              <td style="padding:20px;width:75%;vertical-align:middle">
                <p>
                  <papertitle>Enabling Fast Deployment and Efficient Scheduling for Multi-Node and Multi-Tenant DNN
                    Accelerators in the Cloud</papertitle>
                </p>
                <p>
                  Shulin Zeng, Guohao Dai, <strong>Niansong Zhang</strong>, Yu Wang
                </p>
                <em>MICRO 2021 ASCMD Workshop</em>,
                <a
                  href="https://research.fb.com/wp-content/uploads/2021/11/Enabling-Fast-Deployment-and-Efficient-Scheduling-for-Multi-Node-and-Multi-Tenant-DNN-Accelerators-in-the-Cloud.pdf">paper</a>
                |
                <a
                  href="https://cloud.tsinghua.edu.cn/seafhttp/files/13497d08-2ede-4c6c-8c0d-cc487e941b31/workshop.mp4">video</a>
                <p>
                  We propose a multi-node and multi-core accelerator architecture and a decoupled compiler for
                  cloud-backed INFerence-as-a-Service (INFaaS).
                </p>
              </td>
            </tr>
          </table>

          <!-- Services -->
          <table
          style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
          <tr>
            <td style="padding:20px;width:25%;vertical-align:middle">
              <heading>
                <img src=https://res.cloudinary.com/dxzx2bxch/image/upload/v1653372669/cs6120/compass_dmxnlw.png
                  height=40 style="position:relative;top:10px;" />
                Professional Services
              </heading>
              <p>
                Student Volunteer:
                <a href="https://www.fccm.org/volunteer-2022/">FCCM’22</a>
              </p>
              <p>
                External Reviewer:
                <a href="https://iccad.com">ICCAD’22</a>
            </td>
          </tr>
          </table>

          <!-- Teaching -->
          <table
          style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
          <tr>
            <td style="padding:20px;width:25%;vertical-align:middle">
              <heading>
                <img src="https://res.cloudinary.com/dxzx2bxch/image/upload/v1638064807/github/blackboard_mq4nwn.png"
                  height=40 style="position:relative;top:10px;" />
                Teaching
              </heading>
              <p>
                <strong>[ECE 5775]</strong>
                <a href="https://www.csl.cornell.edu/courses/ece5775/">High-Level Digital Design Automation</a>
              </p>
              <p>
                Part-time TA, Fall 2022
              </p>
            </td>
          </tr>
          </table>

          <!-- Awards -->
          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tr>
              <td style="padding:20px;width:25%;vertical-align:middle">
                <heading>
                  <img src=https://res.cloudinary.com/dxzx2bxch/image/upload/v1603749754/github/diamond_my5b7u.svg
                    height=40 style="position:relative;top:10px;" />
                  Awards and Honors
                </heading>
                <p>
                  DAC Young Fellow 2021
                </p>
                <p>
                  FPL 2020 Best paper Nomination (Michal Servit Award)
                </p>
                <p>
                  Outstanding Bachelor Thesis Award | Sun Yat-sen University
                </p>
                <p>
                  Mitacs Globalink Research Internship Award | Mitacs, Canada
                </p>
                <p>
                  First-class Merit Scholarship x2 | Sun Yat-sen University
                </p>
                <p>
                  Lin and Liu Foundation Scholarship | SEIT, Sun Yat-sen University
                </p>
              </td>
            </tr>
          </table>

          <!-- Patents -->
          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tr>
              <td style="padding:20px;width:25%;vertical-align:middle">
                <heading>
                  <img src=https://res.cloudinary.com/dxzx2bxch/image/upload/v1603750514/github/cellphone_srrfq6.svg
                    height=40 style="position:relative;top:10px;" />
                  Patents
                </heading>
                <p>
                  <strong>Niansong Zhang</strong>, Songyi Yang, Shun Fu, Xiang Chen,
                  <em>"Industry Profile Geometric Dimension Automatic Measuring Method Based on Computer Vision
                    Imaging."</em> Chinese Patent CN201811539019.8A, filed December 17, 2018, and issued April 19, 2019.
                </p>
                <p>
                  <strong>Niansong Zhang</strong> (at Novauto Technology), <em>"A Pruning Method and Device of
                    Multi-task Neural Network Models"</em>, Chinese Patent 202010805327.1, filed August 12, 2020.
                </p>
              </td>
            </tr>
          </table>

        </td>
      </tr>
  </table>
</body>

<table
  style="width:100%;max-width:1000px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto">
  <link rel="stylesheet" type="text/css" href="stylesheet.css">
  <td style="padding:20px;width:25%;vertical-align:right">
    <p> Last updated: Aug 27, 2022</p>
    <!-- <p> This page has been visited <span id="view_count_text"></span> times</p> -->
    <script type="text/javascript" id="clustrmaps" src="//clustrmaps.com/map_v2.js?d=sjlxOgqjkUplCToaRRAAI93wAVbxkgAduu04NCiPG3c&cl=ffffff&w=a"></script>    <!-- <p> Icons made by <a href="https://www.flaticon.com/authors/freepik" title="Freepik">Freepik</a> from <a -->
        <!-- href="https://www.flaticon.com/authors/retro-neon/lineal-color" title="Flaticon"> flaticon</a> </p> -->
  </td>
</table>

<script type="application/javascript">
  function websiteVisits(response) {
    document.getElementById("view_count_text").textContent = response.value;
  }
</script>
</html>
