
Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
    1    1                      ;Toggling PORTB in Assembly Language for Dragon12 Plus Trainer Board 
    2    2                      ;with HCS12 Serial Monitor Program installed. This code is for CodeWarrior IDE
    3    3                      ;In Dragon12+ RAM address is from $1000-3FFF 
    4    4                      ;We use RAM addresses starting at $1000 for scratch pad (variables) and $3FFF for Stack 
    5    5                      ;Make sure you are in HCS12 Serial Monitor Mode before downloading 
    6    6                      ;and also make sure SW7=LOAD (SW7 is 2-bit red DIP Switch on bottom right side of the board and must be 00, or LOAD) 
    7    7                      ;Press F7 (to Make), then F5(Debug) to downLOAD,and F5 once more to start the program execution
    8    8                         
    9    9                              ABSENTRY Entry        ; for absolute assembly: mark this as application entry point
   10   10                          
   11   11                      ; Include derivative-specific definitions 
   12   12                      		INCLUDE 'mc9s12dp256.inc'     ;CPU used by Dragon12+ board
   13    1i                     ; Based on CPU DB MC9S12DP256_112, version 2.87.441 (RegistersPrg V2.28)
   14    2i                     
   15    3i                     ; ###################################################################
   16    4i                     ;     Filename  : mc9s12dp256.inc
   17    5i                     ;     Processor : MC9S12DP256BCPV
   18    6i                     ;     FileFormat: V2.28
   19    7i                     ;     DataSheet : manual revision not specified
   20    8i                     ;     Compiler  : CodeWarrior compiler
   21    9i                     ;     Date/Time : 2.7.2009, 8:37
   22   10i                     ;     Abstract  :
   23   11i                     ;         This header implements the mapping of I/O devices.
   24   12i                     ;
   25   13i                     ;     Copyright : 1997 - 2009 Freescale Semiconductor, Inc. All Rights Reserved.
   26   14i                     ;     
   27   15i                     ;     http      : www.freescale.com
   28   16i                     ;     mail      : support@freescale.com
   29   17i                     ;
   30   18i                     ;     CPU Registers Revisions:
   31   19i                     ;      - 24.05.2006, V2.87.368:
   32   20i                     ;              - Removed bits MCCNTlo_BIT0..MCCNTlo_BIT7 and MCCNThi_BIT8.. MCCNThi_BIT15. REASON: Bug-fix (#3166 in Issue Manager)
   33   21i                     ;
   34   22i                     ;     File-Format-Revisions:
   35   23i                     ;      - 14.11.2005, V2.00 :
   36   24i                     ;               - Deprecated symbols added for backward compatibility (section at the end of this file)
   37   25i                     ;      - 15.11.2005, V2.01 :
   38   26i                     ;               - Fixed invalid instruction in macro __RESET_WATCHDOG for HCS12 family.
   39   27i                     ;      - 17.12.2005, V2.02 :
   40   28i                     ;               - Arrays (symbols xx_ARR) are defined as pointer to volatile, see issue #2778
   41   29i                     ;      - 16.01.2006, V2.03 :
   42   30i                     ;               - Fixed declaration of non volatile registers. Now it does not require (but allows) their initialization, see issue 
   43   31i                     ;               - "volatile" modifier removed from declaration of non volatile registers (that contain modifier "const")
   44   32i                     ;      - 08.03.2006, V2.04 :
   45   33i                     ;               - Support for bit(s) names duplicated with any register name in .h header files
   46   34i                     ;      - 24.03.2006, V2.05 :
   47   35i                     ;               - Fixed macro __RESET_WATCHDOG for HCS12 family - address and correct write order.
   48   36i                     ;      - 26.04.2006, V2.06 :
   49   37i                     ;               - Changes have not affected this file (because they are related to another family)
   50   38i                     ;      - 27.04.2006, V2.07 :
   51   39i                     ;               - Fixed macro __RESET_WATCHDOG for HCS12, HCS12X ,HCS08 DZ and HCS08 EN derivatives (write 0x55,0xAA).
   52   40i                     ;      - 07.06.2006, V2.08 :
   53   41i                     ;               - Changes have not affected this file (because they are related to another family)
   54   42i                     ;      - 03.07.2006, V2.09 :
   55   43i                     ;               - Changes have not affected this file (because they are related to another family)
   56   44i                     ;      - 27.10.2006, V2.10 :
   57   45i                     ;               - __RESET_WATCHDOG improved formating and re-definition
   58   46i                     ;      - 23.11.2006, V2.11 :
   59   47i                     ;               - Changes have not affected this file (because they are related to another family)
   60   48i                     ;      - 22.01.2007, V2.12 :
   61   49i                     ;               - Fixed declaration of non volatile registers. Now it does not require (but allows) their initialization, see issue 
   62   50i                     ;      - 01.03.2007, V2.13 :
   63   51i                     ;               - Flash commands constants values converted to HEX format
   64   52i                     ;      - 02.03.2007, V2.14 :

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
   65   53i                     ;               - Interrupt vector numbers added into .H, see VectorNumber_*
   66   54i                     ;      - 26.03.2007, V2.15 :
   67   55i                     ;               - Changes have not affected this file (because they are related to another family)
   68   56i                     ;      - 10.05.2007, V2.16 :
   69   57i                     ;               - Changes have not affected this file (because they are related to another family)
   70   58i                     ;      - 05.06.2007, V2.17 :
   71   59i                     ;               - Changes have not affected this file (because they are related to another family)
   72   60i                     ;      - 19.07.2007, V2.18 :
   73   61i                     ;               - Improved number of blanked lines inside register structures
   74   62i                     ;      - 06.08.2007, V2.19 :
   75   63i                     ;               - CPUDB revisions generated ahead of the file-format revisions.
   76   64i                     ;      - 11.09.2007, V2.20 :
   77   65i                     ;               - Added comment about initialization of unbonded pins.
   78   66i                     ;      - 02.01.2008, V2.21 :
   79   67i                     ;               - Changes have not affected this file (because they are related to another family)
   80   68i                     ;      - 13.02.2008, V2.22 :
   81   69i                     ;               - Changes have not affected this file (because they are related to another family)
   82   70i                     ;      - 20.02.2008, V2.23 :
   83   71i                     ;               - Termination of pragma V30toV31Compatible added, #5708
   84   72i                     ;      - 03.07.2008, V2.24 :
   85   73i                     ;               - Added support for bits with name starting with number (like "1HZ")
   86   74i                     ;      - 28.11.2008, V2.25 :
   87   75i                     ;               - StandBy RAM array declaration for ANSI-C added
   88   76i                     ;      - 1.12.2008, V2.26 :
   89   77i                     ;               - Duplication of bit (or bit-group) name with register name is not marked as a problem, is register is internal only
   90   78i                     ;      - 17.3.2009, V2.27 :
   91   79i                     ;               - Merged bit-group is not generated, if the name matches with another bit name in the register
   92   80i                     ;      - 6.4.2009, V2.28 :
   93   81i                     ;               - Fixed generation of merged bits for bit-groups with a digit at the end, if group-name is defined in CPUDB
   94   82i                     ;
   95   83i                     ;     Not all general-purpose I/O pins are available on all packages or on all mask sets of a specific
   96   84i                     ;     derivative device. To avoid extra current drain from floating input pins, the userâ€™s reset
   97   85i                     ;     initialization routine in the application program must either enable on-chip pull-up devices
   98   86i                     ;     or change the direction of unconnected pins to outputs so the pins do not float.
   99   87i                     ; ###################################################################
  100   88i                     
  101   89i                     ;*** Memory Map and Interrupt Vectors
  102   90i                     ;******************************************
  103   91i         0000 0400   EEPROMStart:        equ   $00000400
  104   92i         0000 0FEF   EEPROMEnd:          equ   $00000FEF
  105   93i         0000 1000   RAMStart:           equ   $00001000
  106   94i         0000 3FFF   RAMEnd:             equ   $00003FFF
  107   95i         0000 4000   ROM_4000Start:      equ   $00004000
  108   96i         0000 7FFF   ROM_4000End:        equ   $00007FFF
  109   97i         0000 C000   ROM_C000Start:      equ   $0000C000
  110   98i         0000 FEFF   ROM_C000End:        equ   $0000FEFF
  111   99i         0030 8000   PAGE_30Start:       equ   $00308000
  112  100i         0030 BFFF   PAGE_30End:         equ   $0030BFFF
  113  101i         0031 8000   PAGE_31Start:       equ   $00318000
  114  102i         0031 BFFF   PAGE_31End:         equ   $0031BFFF
  115  103i         0032 8000   PAGE_32Start:       equ   $00328000
  116  104i         0032 BFFF   PAGE_32End:         equ   $0032BFFF
  117  105i         0033 8000   PAGE_33Start:       equ   $00338000
  118  106i         0033 BFFF   PAGE_33End:         equ   $0033BFFF
  119  107i         0034 8000   PAGE_34Start:       equ   $00348000
  120  108i         0034 BFFF   PAGE_34End:         equ   $0034BFFF
  121  109i         0035 8000   PAGE_35Start:       equ   $00358000
  122  110i         0035 BFFF   PAGE_35End:         equ   $0035BFFF
  123  111i         0036 8000   PAGE_36Start:       equ   $00368000
  124  112i         0036 BFFF   PAGE_36End:         equ   $0036BFFF
  125  113i         0037 8000   PAGE_37Start:       equ   $00378000
  126  114i         0037 BFFF   PAGE_37End:         equ   $0037BFFF
  127  115i         0038 8000   PAGE_38Start:       equ   $00388000
  128  116i         0038 BFFF   PAGE_38End:         equ   $0038BFFF

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  129  117i         0039 8000   PAGE_39Start:       equ   $00398000
  130  118i         0039 BFFF   PAGE_39End:         equ   $0039BFFF
  131  119i         003A 8000   PAGE_3AStart:       equ   $003A8000
  132  120i         003A BFFF   PAGE_3AEnd:         equ   $003ABFFF
  133  121i         003B 8000   PAGE_3BStart:       equ   $003B8000
  134  122i         003B BFFF   PAGE_3BEnd:         equ   $003BBFFF
  135  123i         003C 8000   PAGE_3CStart:       equ   $003C8000
  136  124i         003C BFFF   PAGE_3CEnd:         equ   $003CBFFF
  137  125i         003D 8000   PAGE_3DStart:       equ   $003D8000
  138  126i         003D BFFF   PAGE_3DEnd:         equ   $003DBFFF
  139  127i                     ;
  140  128i         0000 FF80   VReserved63:        equ   $0000FF80
  141  129i         0000 FF82   VReserved62:        equ   $0000FF82
  142  130i         0000 FF84   VReserved61:        equ   $0000FF84
  143  131i         0000 FF86   VReserved60:        equ   $0000FF86
  144  132i         0000 FF88   VReserved59:        equ   $0000FF88
  145  133i         0000 FF8A   VReserved58:        equ   $0000FF8A
  146  134i         0000 FF8C   Vpwmesdn:           equ   $0000FF8C
  147  135i         0000 FF8E   Vportp:             equ   $0000FF8E
  148  136i         0000 FF90   Vcan4tx:            equ   $0000FF90
  149  137i         0000 FF92   Vcan4rx:            equ   $0000FF92
  150  138i         0000 FF94   Vcan4err:           equ   $0000FF94
  151  139i         0000 FF96   Vcan4wkup:          equ   $0000FF96
  152  140i         0000 FF98   Vcan3tx:            equ   $0000FF98
  153  141i         0000 FF9A   Vcan3rx:            equ   $0000FF9A
  154  142i         0000 FF9C   Vcan3err:           equ   $0000FF9C
  155  143i         0000 FF9E   Vcan3wkup:          equ   $0000FF9E
  156  144i         0000 FFA0   Vcan2tx:            equ   $0000FFA0
  157  145i         0000 FFA2   Vcan2rx:            equ   $0000FFA2
  158  146i         0000 FFA4   Vcan2err:           equ   $0000FFA4
  159  147i         0000 FFA6   Vcan2wkup:          equ   $0000FFA6
  160  148i         0000 FFA8   Vcan1tx:            equ   $0000FFA8
  161  149i         0000 FFAA   Vcan1rx:            equ   $0000FFAA
  162  150i         0000 FFAC   Vcan1err:           equ   $0000FFAC
  163  151i         0000 FFAE   Vcan1wkup:          equ   $0000FFAE
  164  152i         0000 FFB0   Vcan0tx:            equ   $0000FFB0
  165  153i         0000 FFB2   Vcan0rx:            equ   $0000FFB2
  166  154i         0000 FFB4   Vcan0err:           equ   $0000FFB4
  167  155i         0000 FFB6   Vcan0wkup:          equ   $0000FFB6
  168  156i         0000 FFB8   Vflash:             equ   $0000FFB8
  169  157i         0000 FFBA   Veeprom:            equ   $0000FFBA
  170  158i         0000 FFBC   Vspi2:              equ   $0000FFBC
  171  159i         0000 FFBE   Vspi1:              equ   $0000FFBE
  172  160i         0000 FFC0   Viic:               equ   $0000FFC0
  173  161i         0000 FFC2   Vbdlc:              equ   $0000FFC2
  174  162i         0000 FFC4   Vcrgscm:            equ   $0000FFC4
  175  163i         0000 FFC6   Vcrgplllck:         equ   $0000FFC6
  176  164i         0000 FFC8   Vtimpabovf:         equ   $0000FFC8
  177  165i         0000 FFCA   Vtimmdcu:           equ   $0000FFCA
  178  166i         0000 FFCC   Vporth:             equ   $0000FFCC
  179  167i         0000 FFCE   Vportj:             equ   $0000FFCE
  180  168i         0000 FFD0   Vatd1:              equ   $0000FFD0
  181  169i         0000 FFD2   Vatd0:              equ   $0000FFD2
  182  170i         0000 FFD4   Vsci1:              equ   $0000FFD4
  183  171i         0000 FFD6   Vsci0:              equ   $0000FFD6
  184  172i         0000 FFD8   Vspi0:              equ   $0000FFD8
  185  173i         0000 FFDA   Vtimpaie:           equ   $0000FFDA
  186  174i         0000 FFDC   Vtimpaaovf:         equ   $0000FFDC
  187  175i         0000 FFDE   Vtimovf:            equ   $0000FFDE
  188  176i         0000 FFE0   Vtimch7:            equ   $0000FFE0
  189  177i         0000 FFE2   Vtimch6:            equ   $0000FFE2
  190  178i         0000 FFE4   Vtimch5:            equ   $0000FFE4
  191  179i         0000 FFE6   Vtimch4:            equ   $0000FFE6
  192  180i         0000 FFE8   Vtimch3:            equ   $0000FFE8

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  193  181i         0000 FFEA   Vtimch2:            equ   $0000FFEA
  194  182i         0000 FFEC   Vtimch1:            equ   $0000FFEC
  195  183i         0000 FFEE   Vtimch0:            equ   $0000FFEE
  196  184i         0000 FFF0   Vrti:               equ   $0000FFF0
  197  185i         0000 FFF2   Virq:               equ   $0000FFF2
  198  186i         0000 FFF4   Vxirq:              equ   $0000FFF4
  199  187i         0000 FFF6   Vswi:               equ   $0000FFF6
  200  188i         0000 FFF8   Vtrap:              equ   $0000FFF8
  201  189i         0000 FFFA   Vcop:               equ   $0000FFFA
  202  190i         0000 FFFC   Vclkmon:            equ   $0000FFFC
  203  191i         0000 FFFE   Vreset:             equ   $0000FFFE
  204  192i                     ;
  205  193i                     
  206  194i                     
  207  195i                     ;*** PORTAB - Port AB Register; 0x00000000 ***
  208  196i         0000 0000   PORTAB:             equ    $00000000                                ;*** PORTAB - Port AB Register; 0x00000000 ***
  209  197i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  210  198i         0000 0000   PORTAB_BIT0:        equ    0                                         ; Port AB Bit 0
  211  199i         0000 0001   PORTAB_BIT1:        equ    1                                         ; Port AB Bit 1
  212  200i         0000 0002   PORTAB_BIT2:        equ    2                                         ; Port AB Bit 2
  213  201i         0000 0003   PORTAB_BIT3:        equ    3                                         ; Port AB Bit 3
  214  202i         0000 0004   PORTAB_BIT4:        equ    4                                         ; Port AB Bit 4
  215  203i         0000 0005   PORTAB_BIT5:        equ    5                                         ; Port AB Bit 5
  216  204i         0000 0006   PORTAB_BIT6:        equ    6                                         ; Port AB Bit 6
  217  205i         0000 0007   PORTAB_BIT7:        equ    7                                         ; Port AB Bit 7
  218  206i         0000 0008   PORTAB_BIT8:        equ    8                                         ; Port AB Bit 8
  219  207i         0000 0009   PORTAB_BIT9:        equ    9                                         ; Port AB Bit 9
  220  208i         0000 000A   PORTAB_BIT10:       equ    10                                        ; Port AB Bit 10
  221  209i         0000 000B   PORTAB_BIT11:       equ    11                                        ; Port AB Bit 11
  222  210i         0000 000C   PORTAB_BIT12:       equ    12                                        ; Port AB Bit 12
  223  211i         0000 000D   PORTAB_BIT13:       equ    13                                        ; Port AB Bit 13
  224  212i         0000 000E   PORTAB_BIT14:       equ    14                                        ; Port AB Bit 14
  225  213i         0000 000F   PORTAB_BIT15:       equ    15                                        ; Port AB Bit 15
  226  214i                     ; bit position masks
  227  215i         0000 0001   mPORTAB_BIT0:       equ    %00000001
  228  216i         0000 0002   mPORTAB_BIT1:       equ    %00000010
  229  217i         0000 0004   mPORTAB_BIT2:       equ    %00000100
  230  218i         0000 0008   mPORTAB_BIT3:       equ    %00001000
  231  219i         0000 0010   mPORTAB_BIT4:       equ    %00010000
  232  220i         0000 0020   mPORTAB_BIT5:       equ    %00100000
  233  221i         0000 0040   mPORTAB_BIT6:       equ    %01000000
  234  222i         0000 0080   mPORTAB_BIT7:       equ    %10000000
  235  223i         0000 0100   mPORTAB_BIT8:       equ    %100000000
  236  224i         0000 0200   mPORTAB_BIT9:       equ    %1000000000
  237  225i         0000 0400   mPORTAB_BIT10:      equ    %10000000000
  238  226i         0000 0800   mPORTAB_BIT11:      equ    %100000000000
  239  227i         0000 1000   mPORTAB_BIT12:      equ    %1000000000000
  240  228i         0000 2000   mPORTAB_BIT13:      equ    %10000000000000
  241  229i         0000 4000   mPORTAB_BIT14:      equ    %100000000000000
  242  230i         0000 8000   mPORTAB_BIT15:      equ    %1000000000000000
  243  231i                     
  244  232i                     
  245  233i                     ;*** PORTA - Port A Register; 0x00000000 ***
  246  234i         0000 0000   PORTA:              equ    $00000000                                ;*** PORTA - Port A Register; 0x00000000 ***
  247  235i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  248  236i         0000 0000   PORTA_BIT0:         equ    0                                         ; Port A Bit 0
  249  237i         0000 0001   PORTA_BIT1:         equ    1                                         ; Port A Bit 1
  250  238i         0000 0002   PORTA_BIT2:         equ    2                                         ; Port A Bit 2
  251  239i         0000 0003   PORTA_BIT3:         equ    3                                         ; Port A Bit 3
  252  240i         0000 0004   PORTA_BIT4:         equ    4                                         ; Port A Bit 4
  253  241i         0000 0005   PORTA_BIT5:         equ    5                                         ; Port A Bit 5
  254  242i         0000 0006   PORTA_BIT6:         equ    6                                         ; Port A Bit 6
  255  243i         0000 0007   PORTA_BIT7:         equ    7                                         ; Port A Bit 7
  256  244i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  257  245i         0000 0001   mPORTA_BIT0:        equ    %00000001
  258  246i         0000 0002   mPORTA_BIT1:        equ    %00000010
  259  247i         0000 0004   mPORTA_BIT2:        equ    %00000100
  260  248i         0000 0008   mPORTA_BIT3:        equ    %00001000
  261  249i         0000 0010   mPORTA_BIT4:        equ    %00010000
  262  250i         0000 0020   mPORTA_BIT5:        equ    %00100000
  263  251i         0000 0040   mPORTA_BIT6:        equ    %01000000
  264  252i         0000 0080   mPORTA_BIT7:        equ    %10000000
  265  253i                     
  266  254i                     
  267  255i                     ;*** PORTB - Port B Register; 0x00000001 ***
  268  256i         0000 0001   PORTB:              equ    $00000001                                ;*** PORTB - Port B Register; 0x00000001 ***
  269  257i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  270  258i         0000 0000   PORTB_BIT0:         equ    0                                         ; Port B Bit 0
  271  259i         0000 0001   PORTB_BIT1:         equ    1                                         ; Port B Bit 1
  272  260i         0000 0002   PORTB_BIT2:         equ    2                                         ; Port B Bit 2
  273  261i         0000 0003   PORTB_BIT3:         equ    3                                         ; Port B Bit 3
  274  262i         0000 0004   PORTB_BIT4:         equ    4                                         ; Port B Bit 4
  275  263i         0000 0005   PORTB_BIT5:         equ    5                                         ; Port B Bit 5
  276  264i         0000 0006   PORTB_BIT6:         equ    6                                         ; Port B Bit 6
  277  265i         0000 0007   PORTB_BIT7:         equ    7                                         ; Port B Bit 7
  278  266i                     ; bit position masks
  279  267i         0000 0001   mPORTB_BIT0:        equ    %00000001
  280  268i         0000 0002   mPORTB_BIT1:        equ    %00000010
  281  269i         0000 0004   mPORTB_BIT2:        equ    %00000100
  282  270i         0000 0008   mPORTB_BIT3:        equ    %00001000
  283  271i         0000 0010   mPORTB_BIT4:        equ    %00010000
  284  272i         0000 0020   mPORTB_BIT5:        equ    %00100000
  285  273i         0000 0040   mPORTB_BIT6:        equ    %01000000
  286  274i         0000 0080   mPORTB_BIT7:        equ    %10000000
  287  275i                     
  288  276i                     
  289  277i                     ;*** DDRAB - Port AB Data Direction Register; 0x00000002 ***
  290  278i         0000 0002   DDRAB:              equ    $00000002                                ;*** DDRAB - Port AB Data Direction Register; 0x00000002 ***
  291  279i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  292  280i         0000 0000   DDRAB_BIT0:         equ    0                                         ; Data Direction Port AB Bit 0
  293  281i         0000 0001   DDRAB_BIT1:         equ    1                                         ; Data Direction Port AB Bit 1
  294  282i         0000 0002   DDRAB_BIT2:         equ    2                                         ; Data Direction Port AB Bit 2
  295  283i         0000 0003   DDRAB_BIT3:         equ    3                                         ; Data Direction Port AB Bit 3
  296  284i         0000 0004   DDRAB_BIT4:         equ    4                                         ; Data Direction Port AB Bit 4
  297  285i         0000 0005   DDRAB_BIT5:         equ    5                                         ; Data Direction Port AB Bit 5
  298  286i         0000 0006   DDRAB_BIT6:         equ    6                                         ; Data Direction Port AB Bit 6
  299  287i         0000 0007   DDRAB_BIT7:         equ    7                                         ; Data Direction Port AB Bit 7
  300  288i         0000 0008   DDRAB_BIT8:         equ    8                                         ; Data Direction Port AB Bit 8
  301  289i         0000 0009   DDRAB_BIT9:         equ    9                                         ; Data Direction Port AB Bit 9
  302  290i         0000 000A   DDRAB_BIT10:        equ    10                                        ; Data Direction Port AB Bit 10
  303  291i         0000 000B   DDRAB_BIT11:        equ    11                                        ; Data Direction Port AB Bit 11
  304  292i         0000 000C   DDRAB_BIT12:        equ    12                                        ; Data Direction Port AB Bit 12
  305  293i         0000 000D   DDRAB_BIT13:        equ    13                                        ; Data Direction Port AB Bit 13
  306  294i         0000 000E   DDRAB_BIT14:        equ    14                                        ; Data Direction Port AB Bit 14
  307  295i         0000 000F   DDRAB_BIT15:        equ    15                                        ; Data Direction Port AB Bit 15
  308  296i                     ; bit position masks
  309  297i         0000 0001   mDDRAB_BIT0:        equ    %00000001
  310  298i         0000 0002   mDDRAB_BIT1:        equ    %00000010
  311  299i         0000 0004   mDDRAB_BIT2:        equ    %00000100
  312  300i         0000 0008   mDDRAB_BIT3:        equ    %00001000
  313  301i         0000 0010   mDDRAB_BIT4:        equ    %00010000
  314  302i         0000 0020   mDDRAB_BIT5:        equ    %00100000
  315  303i         0000 0040   mDDRAB_BIT6:        equ    %01000000
  316  304i         0000 0080   mDDRAB_BIT7:        equ    %10000000
  317  305i         0000 0100   mDDRAB_BIT8:        equ    %100000000
  318  306i         0000 0200   mDDRAB_BIT9:        equ    %1000000000
  319  307i         0000 0400   mDDRAB_BIT10:       equ    %10000000000
  320  308i         0000 0800   mDDRAB_BIT11:       equ    %100000000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  321  309i         0000 1000   mDDRAB_BIT12:       equ    %1000000000000
  322  310i         0000 2000   mDDRAB_BIT13:       equ    %10000000000000
  323  311i         0000 4000   mDDRAB_BIT14:       equ    %100000000000000
  324  312i         0000 8000   mDDRAB_BIT15:       equ    %1000000000000000
  325  313i                     
  326  314i                     
  327  315i                     ;*** DDRA - Port A Data Direction Register; 0x00000002 ***
  328  316i         0000 0002   DDRA:               equ    $00000002                                ;*** DDRA - Port A Data Direction Register; 0x00000002 ***
  329  317i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  330  318i         0000 0000   DDRA_BIT0:          equ    0                                         ; Data Direction Port A Bit 0
  331  319i         0000 0001   DDRA_BIT1:          equ    1                                         ; Data Direction Port A Bit 1
  332  320i         0000 0002   DDRA_BIT2:          equ    2                                         ; Data Direction Port A Bit 2
  333  321i         0000 0003   DDRA_BIT3:          equ    3                                         ; Data Direction Port A Bit 3
  334  322i         0000 0004   DDRA_BIT4:          equ    4                                         ; Data Direction Port A Bit 4
  335  323i         0000 0005   DDRA_BIT5:          equ    5                                         ; Data Direction Port A Bit 5
  336  324i         0000 0006   DDRA_BIT6:          equ    6                                         ; Data Direction Port A Bit 6
  337  325i         0000 0007   DDRA_BIT7:          equ    7                                         ; Data Direction Port A Bit 7
  338  326i                     ; bit position masks
  339  327i         0000 0001   mDDRA_BIT0:         equ    %00000001
  340  328i         0000 0002   mDDRA_BIT1:         equ    %00000010
  341  329i         0000 0004   mDDRA_BIT2:         equ    %00000100
  342  330i         0000 0008   mDDRA_BIT3:         equ    %00001000
  343  331i         0000 0010   mDDRA_BIT4:         equ    %00010000
  344  332i         0000 0020   mDDRA_BIT5:         equ    %00100000
  345  333i         0000 0040   mDDRA_BIT6:         equ    %01000000
  346  334i         0000 0080   mDDRA_BIT7:         equ    %10000000
  347  335i                     
  348  336i                     
  349  337i                     ;*** DDRB - Port B Data Direction Register; 0x00000003 ***
  350  338i         0000 0003   DDRB:               equ    $00000003                                ;*** DDRB - Port B Data Direction Register; 0x00000003 ***
  351  339i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  352  340i         0000 0000   DDRB_BIT0:          equ    0                                         ; Data Direction Port B Bit 0
  353  341i         0000 0001   DDRB_BIT1:          equ    1                                         ; Data Direction Port B Bit 1
  354  342i         0000 0002   DDRB_BIT2:          equ    2                                         ; Data Direction Port B Bit 2
  355  343i         0000 0003   DDRB_BIT3:          equ    3                                         ; Data Direction Port B Bit 3
  356  344i         0000 0004   DDRB_BIT4:          equ    4                                         ; Data Direction Port B Bit 4
  357  345i         0000 0005   DDRB_BIT5:          equ    5                                         ; Data Direction Port B Bit 5
  358  346i         0000 0006   DDRB_BIT6:          equ    6                                         ; Data Direction Port B Bit 6
  359  347i         0000 0007   DDRB_BIT7:          equ    7                                         ; Data Direction Port B Bit 7
  360  348i                     ; bit position masks
  361  349i         0000 0001   mDDRB_BIT0:         equ    %00000001
  362  350i         0000 0002   mDDRB_BIT1:         equ    %00000010
  363  351i         0000 0004   mDDRB_BIT2:         equ    %00000100
  364  352i         0000 0008   mDDRB_BIT3:         equ    %00001000
  365  353i         0000 0010   mDDRB_BIT4:         equ    %00010000
  366  354i         0000 0020   mDDRB_BIT5:         equ    %00100000
  367  355i         0000 0040   mDDRB_BIT6:         equ    %01000000
  368  356i         0000 0080   mDDRB_BIT7:         equ    %10000000
  369  357i                     
  370  358i                     
  371  359i                     ;*** PORTE - Port E Register; 0x00000008 ***
  372  360i         0000 0008   PORTE:              equ    $00000008                                ;*** PORTE - Port E Register; 0x00000008 ***
  373  361i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  374  362i         0000 0000   PORTE_BIT0:         equ    0                                         ; Port E Bit 0
  375  363i         0000 0001   PORTE_BIT1:         equ    1                                         ; Port E Bit 1
  376  364i         0000 0002   PORTE_BIT2:         equ    2                                         ; Port E Bit 2
  377  365i         0000 0003   PORTE_BIT3:         equ    3                                         ; Port E Bit 3
  378  366i         0000 0004   PORTE_BIT4:         equ    4                                         ; Port E Bit 4
  379  367i         0000 0005   PORTE_BIT5:         equ    5                                         ; Port E Bit 5
  380  368i         0000 0006   PORTE_BIT6:         equ    6                                         ; Port E Bit 6
  381  369i         0000 0007   PORTE_BIT7:         equ    7                                         ; Port E Bit 7
  382  370i                     ; bit position masks
  383  371i         0000 0001   mPORTE_BIT0:        equ    %00000001
  384  372i         0000 0002   mPORTE_BIT1:        equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  385  373i         0000 0004   mPORTE_BIT2:        equ    %00000100
  386  374i         0000 0008   mPORTE_BIT3:        equ    %00001000
  387  375i         0000 0010   mPORTE_BIT4:        equ    %00010000
  388  376i         0000 0020   mPORTE_BIT5:        equ    %00100000
  389  377i         0000 0040   mPORTE_BIT6:        equ    %01000000
  390  378i         0000 0080   mPORTE_BIT7:        equ    %10000000
  391  379i                     
  392  380i                     
  393  381i                     ;*** DDRE - Port E Data Direction Register; 0x00000009 ***
  394  382i         0000 0009   DDRE:               equ    $00000009                                ;*** DDRE - Port E Data Direction Register; 0x00000009 ***
  395  383i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  396  384i         0000 0002   DDRE_BIT2:          equ    2                                         ; Data Direction Port E Bit 2
  397  385i         0000 0003   DDRE_BIT3:          equ    3                                         ; Data Direction Port E Bit 3
  398  386i         0000 0004   DDRE_BIT4:          equ    4                                         ; Data Direction Port E Bit 4
  399  387i         0000 0005   DDRE_BIT5:          equ    5                                         ; Data Direction Port E Bit 5
  400  388i         0000 0006   DDRE_BIT6:          equ    6                                         ; Data Direction Port E Bit 6
  401  389i         0000 0007   DDRE_BIT7:          equ    7                                         ; Data Direction Port E Bit 7
  402  390i                     ; bit position masks
  403  391i         0000 0004   mDDRE_BIT2:         equ    %00000100
  404  392i         0000 0008   mDDRE_BIT3:         equ    %00001000
  405  393i         0000 0010   mDDRE_BIT4:         equ    %00010000
  406  394i         0000 0020   mDDRE_BIT5:         equ    %00100000
  407  395i         0000 0040   mDDRE_BIT6:         equ    %01000000
  408  396i         0000 0080   mDDRE_BIT7:         equ    %10000000
  409  397i                     
  410  398i                     
  411  399i                     ;*** PEAR - Port E Assignment Register; 0x0000000A ***
  412  400i         0000 000A   PEAR:               equ    $0000000A                                ;*** PEAR - Port E Assignment Register; 0x0000000A ***
  413  401i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  414  402i         0000 0002   PEAR_RDWE:          equ    2                                         ; Read / Write Enable
  415  403i         0000 0003   PEAR_LSTRE:         equ    3                                         ; Low Strobe (LSTRB) Enable
  416  404i         0000 0004   PEAR_NECLK:         equ    4                                         ; No External E Clock
  417  405i         0000 0005   PEAR_PIPOE:         equ    5                                         ; Pipe Status Signal Output Enable
  418  406i         0000 0007   PEAR_NOACCE:        equ    7                                         ; CPU No Access Output Enable
  419  407i                     ; bit position masks
  420  408i         0000 0004   mPEAR_RDWE:         equ    %00000100
  421  409i         0000 0008   mPEAR_LSTRE:        equ    %00001000
  422  410i         0000 0010   mPEAR_NECLK:        equ    %00010000
  423  411i         0000 0020   mPEAR_PIPOE:        equ    %00100000
  424  412i         0000 0080   mPEAR_NOACCE:       equ    %10000000
  425  413i                     
  426  414i                     
  427  415i                     ;*** MODE - Mode Register; 0x0000000B ***
  428  416i         0000 000B   MODE:               equ    $0000000B                                ;*** MODE - Mode Register; 0x0000000B ***
  429  417i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  430  418i         0000 0000   MODE_EME:           equ    0                                         ; Emulate Port E
  431  419i         0000 0001   MODE_EMK:           equ    1                                         ; Emulate Port K
  432  420i         0000 0003   MODE_IVIS:          equ    3                                         ; Internal Visibility
  433  421i         0000 0005   MODE_MODA:          equ    5                                         ; Mode Select Bit A
  434  422i         0000 0006   MODE_MODB:          equ    6                                         ; Mode Select Bit B
  435  423i         0000 0007   MODE_MODC:          equ    7                                         ; Mode Select Bit C
  436  424i                     ; bit position masks
  437  425i         0000 0001   mMODE_EME:          equ    %00000001
  438  426i         0000 0002   mMODE_EMK:          equ    %00000010
  439  427i         0000 0008   mMODE_IVIS:         equ    %00001000
  440  428i         0000 0020   mMODE_MODA:         equ    %00100000
  441  429i         0000 0040   mMODE_MODB:         equ    %01000000
  442  430i         0000 0080   mMODE_MODC:         equ    %10000000
  443  431i                     
  444  432i                     
  445  433i                     ;*** PUCR - Pull-Up Control Register; 0x0000000C ***
  446  434i         0000 000C   PUCR:               equ    $0000000C                                ;*** PUCR - Pull-Up Control Register; 0x0000000C ***
  447  435i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  448  436i         0000 0000   PUCR_PUPAE:         equ    0                                         ; Pull-Up Port A Enable

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  449  437i         0000 0001   PUCR_PUPBE:         equ    1                                         ; Pull-Up Port B Enable
  450  438i         0000 0004   PUCR_PUPEE:         equ    4                                         ; Pull-Up Port E Enable
  451  439i         0000 0007   PUCR_PUPKE:         equ    7                                         ; Pull-Up Port K Enable
  452  440i                     ; bit position masks
  453  441i         0000 0001   mPUCR_PUPAE:        equ    %00000001
  454  442i         0000 0002   mPUCR_PUPBE:        equ    %00000010
  455  443i         0000 0010   mPUCR_PUPEE:        equ    %00010000
  456  444i         0000 0080   mPUCR_PUPKE:        equ    %10000000
  457  445i                     
  458  446i                     
  459  447i                     ;*** RDRIV - Reduced Drive of I/O Lines; 0x0000000D ***
  460  448i         0000 000D   RDRIV:              equ    $0000000D                                ;*** RDRIV - Reduced Drive of I/O Lines; 0x0000000D ***
  461  449i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  462  450i         0000 0000   RDRIV_RDPA:         equ    0                                         ; Reduced Drive of Port A
  463  451i         0000 0001   RDRIV_RDPB:         equ    1                                         ; Reduced Drive of Port B
  464  452i         0000 0004   RDRIV_RDPE:         equ    4                                         ; Reduced Drive of Port E
  465  453i         0000 0007   RDRIV_RDPK:         equ    7                                         ; Reduced Drive of Port K
  466  454i                     ; bit position masks
  467  455i         0000 0001   mRDRIV_RDPA:        equ    %00000001
  468  456i         0000 0002   mRDRIV_RDPB:        equ    %00000010
  469  457i         0000 0010   mRDRIV_RDPE:        equ    %00010000
  470  458i         0000 0080   mRDRIV_RDPK:        equ    %10000000
  471  459i                     
  472  460i                     
  473  461i                     ;*** EBICTL - External Bus Interface Control; 0x0000000E ***
  474  462i         0000 000E   EBICTL:             equ    $0000000E                                ;*** EBICTL - External Bus Interface Control; 0x0000000E ***
  475  463i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  476  464i         0000 0000   EBICTL_ESTR:        equ    0                                         ; E Stretches
  477  465i                     ; bit position masks
  478  466i         0000 0001   mEBICTL_ESTR:       equ    %00000001
  479  467i                     
  480  468i                     
  481  469i                     ;*** INITRM - Initialization of Internal RAM Position Register; 0x00000010 ***
  482  470i         0000 0010   INITRM:             equ    $00000010                                ;*** INITRM - Initialization of Internal RAM Position Register; 
  483  471i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  484  472i         0000 0000   INITRM_RAMHAL:      equ    0                                         ; Internal RAM map alignment
  485  473i         0000 0003   INITRM_RAM11:       equ    3                                         ; Internal RAM map position Bit 11
  486  474i         0000 0004   INITRM_RAM12:       equ    4                                         ; Internal RAM map position Bit 12
  487  475i         0000 0005   INITRM_RAM13:       equ    5                                         ; Internal RAM map position Bit 13
  488  476i         0000 0006   INITRM_RAM14:       equ    6                                         ; Internal RAM map position Bit 14
  489  477i         0000 0007   INITRM_RAM15:       equ    7                                         ; Internal RAM map position Bit 15
  490  478i                     ; bit position masks
  491  479i         0000 0001   mINITRM_RAMHAL:     equ    %00000001
  492  480i         0000 0008   mINITRM_RAM11:      equ    %00001000
  493  481i         0000 0010   mINITRM_RAM12:      equ    %00010000
  494  482i         0000 0020   mINITRM_RAM13:      equ    %00100000
  495  483i         0000 0040   mINITRM_RAM14:      equ    %01000000
  496  484i         0000 0080   mINITRM_RAM15:      equ    %10000000
  497  485i                     
  498  486i                     
  499  487i                     ;*** INITRG - Initialization of Internal Registers Position Register; 0x00000011 ***
  500  488i         0000 0011   INITRG:             equ    $00000011                                ;*** INITRG - Initialization of Internal Registers Position Regi
  501  489i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  502  490i         0000 0003   INITRG_REG11:       equ    3                                         ; Internal Registers Map Position Bit 11
  503  491i         0000 0004   INITRG_REG12:       equ    4                                         ; Internal Registers Map Position Bit 12
  504  492i         0000 0005   INITRG_REG13:       equ    5                                         ; Internal Registers Map Position Bit 13
  505  493i         0000 0006   INITRG_REG14:       equ    6                                         ; Internal Registers Map Position Bit 14
  506  494i                     ; bit position masks
  507  495i         0000 0008   mINITRG_REG11:      equ    %00001000
  508  496i         0000 0010   mINITRG_REG12:      equ    %00010000
  509  497i         0000 0020   mINITRG_REG13:      equ    %00100000
  510  498i         0000 0040   mINITRG_REG14:      equ    %01000000
  511  499i                     
  512  500i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  513  501i                     ;*** INITEE - Initialization of Internal EEPROM Position Register; 0x00000012 ***
  514  502i         0000 0012   INITEE:             equ    $00000012                                ;*** INITEE - Initialization of Internal EEPROM Position Registe
  515  503i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  516  504i         0000 0000   INITEE_EEON:        equ    0                                         ; Internal EEPROM On
  517  505i         0000 0004   INITEE_EE12:        equ    4                                         ; Internal EEPROM map position Bit 12
  518  506i         0000 0005   INITEE_EE13:        equ    5                                         ; Internal EEPROM map position Bit 13
  519  507i         0000 0006   INITEE_EE14:        equ    6                                         ; Internal EEPROM map position Bit 14
  520  508i         0000 0007   INITEE_EE15:        equ    7                                         ; Internal EEPROM map position Bit 15
  521  509i                     ; bit position masks
  522  510i         0000 0001   mINITEE_EEON:       equ    %00000001
  523  511i         0000 0010   mINITEE_EE12:       equ    %00010000
  524  512i         0000 0020   mINITEE_EE13:       equ    %00100000
  525  513i         0000 0040   mINITEE_EE14:       equ    %01000000
  526  514i         0000 0080   mINITEE_EE15:       equ    %10000000
  527  515i                     
  528  516i                     
  529  517i                     ;*** MISC - Miscellaneous System Control Register; 0x00000013 ***
  530  518i         0000 0013   MISC:               equ    $00000013                                ;*** MISC - Miscellaneous System Control Register; 0x00000013 **
  531  519i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  532  520i         0000 0000   MISC_ROMON:         equ    0                                         ; Enable Flash EEPROM
  533  521i         0000 0001   MISC_ROMHM:         equ    1                                         ; Flash EEPROM only in second half of memory map
  534  522i         0000 0002   MISC_EXSTR0:        equ    2                                         ; External Access Stretch Bit 0
  535  523i         0000 0003   MISC_EXSTR1:        equ    3                                         ; External Access Stretch Bit 1
  536  524i                     ; bit position masks
  537  525i         0000 0001   mMISC_ROMON:        equ    %00000001
  538  526i         0000 0002   mMISC_ROMHM:        equ    %00000010
  539  527i         0000 0004   mMISC_EXSTR0:       equ    %00000100
  540  528i         0000 0008   mMISC_EXSTR1:       equ    %00001000
  541  529i                     
  542  530i                     
  543  531i                     ;*** ITCR - Interrupt Test Control Register; 0x00000015 ***
  544  532i         0000 0015   ITCR:               equ    $00000015                                ;*** ITCR - Interrupt Test Control Register; 0x00000015 ***
  545  533i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  546  534i         0000 0000   ITCR_ADR0:          equ    0                                         ; Test register select Bit 0
  547  535i         0000 0001   ITCR_ADR1:          equ    1                                         ; Test register select Bit 1
  548  536i         0000 0002   ITCR_ADR2:          equ    2                                         ; Test register select Bit 2
  549  537i         0000 0003   ITCR_ADR3:          equ    3                                         ; Test register select Bit 3
  550  538i         0000 0004   ITCR_WRTINT:        equ    4                                         ; Write to the Interrupt Test Registers
  551  539i                     ; bit position masks
  552  540i         0000 0001   mITCR_ADR0:         equ    %00000001
  553  541i         0000 0002   mITCR_ADR1:         equ    %00000010
  554  542i         0000 0004   mITCR_ADR2:         equ    %00000100
  555  543i         0000 0008   mITCR_ADR3:         equ    %00001000
  556  544i         0000 0010   mITCR_WRTINT:       equ    %00010000
  557  545i                     
  558  546i                     
  559  547i                     ;*** ITEST - Interrupt Test Register; 0x00000016 ***
  560  548i         0000 0016   ITEST:              equ    $00000016                                ;*** ITEST - Interrupt Test Register; 0x00000016 ***
  561  549i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  562  550i         0000 0000   ITEST_INT0:         equ    0                                         ; Interrupt Test Register Bit 0
  563  551i         0000 0001   ITEST_INT2:         equ    1                                         ; Interrupt Test Register Bit 1
  564  552i         0000 0002   ITEST_INT4:         equ    2                                         ; Interrupt Test Register Bit 2
  565  553i         0000 0003   ITEST_INT6:         equ    3                                         ; Interrupt Test Register Bit 3
  566  554i         0000 0004   ITEST_INT8:         equ    4                                         ; Interrupt Test Register Bit 4
  567  555i         0000 0005   ITEST_INTA:         equ    5                                         ; Interrupt Test Register Bit 5
  568  556i         0000 0006   ITEST_INTC:         equ    6                                         ; Interrupt Test Register Bit 6
  569  557i         0000 0007   ITEST_INTE:         equ    7                                         ; Interrupt Test Register Bit 7
  570  558i                     ; bit position masks
  571  559i         0000 0001   mITEST_INT0:        equ    %00000001
  572  560i         0000 0002   mITEST_INT2:        equ    %00000010
  573  561i         0000 0004   mITEST_INT4:        equ    %00000100
  574  562i         0000 0008   mITEST_INT6:        equ    %00001000
  575  563i         0000 0010   mITEST_INT8:        equ    %00010000
  576  564i         0000 0020   mITEST_INTA:        equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  577  565i         0000 0040   mITEST_INTC:        equ    %01000000
  578  566i         0000 0080   mITEST_INTE:        equ    %10000000
  579  567i                     
  580  568i                     
  581  569i                     ;*** PARTID - Part ID Register; 0x0000001A ***
  582  570i         0000 001A   PARTID:             equ    $0000001A                                ;*** PARTID - Part ID Register; 0x0000001A ***
  583  571i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  584  572i         0000 0000   PARTID_ID0:         equ    0                                         ; Part ID Register Bit 0
  585  573i         0000 0001   PARTID_ID1:         equ    1                                         ; Part ID Register Bit 1
  586  574i         0000 0002   PARTID_ID2:         equ    2                                         ; Part ID Register Bit 2
  587  575i         0000 0003   PARTID_ID3:         equ    3                                         ; Part ID Register Bit 3
  588  576i         0000 0004   PARTID_ID4:         equ    4                                         ; Part ID Register Bit 4
  589  577i         0000 0005   PARTID_ID5:         equ    5                                         ; Part ID Register Bit 5
  590  578i         0000 0006   PARTID_ID6:         equ    6                                         ; Part ID Register Bit 6
  591  579i         0000 0007   PARTID_ID7:         equ    7                                         ; Part ID Register Bit 7
  592  580i         0000 0008   PARTID_ID8:         equ    8                                         ; Part ID Register Bit 8
  593  581i         0000 0009   PARTID_ID9:         equ    9                                         ; Part ID Register Bit 9
  594  582i         0000 000A   PARTID_ID10:        equ    10                                        ; Part ID Register Bit 10
  595  583i         0000 000B   PARTID_ID11:        equ    11                                        ; Part ID Register Bit 11
  596  584i         0000 000C   PARTID_ID12:        equ    12                                        ; Part ID Register Bit 12
  597  585i         0000 000D   PARTID_ID13:        equ    13                                        ; Part ID Register Bit 13
  598  586i         0000 000E   PARTID_ID14:        equ    14                                        ; Part ID Register Bit 14
  599  587i         0000 000F   PARTID_ID15:        equ    15                                        ; Part ID Register Bit 15
  600  588i                     ; bit position masks
  601  589i         0000 0001   mPARTID_ID0:        equ    %00000001
  602  590i         0000 0002   mPARTID_ID1:        equ    %00000010
  603  591i         0000 0004   mPARTID_ID2:        equ    %00000100
  604  592i         0000 0008   mPARTID_ID3:        equ    %00001000
  605  593i         0000 0010   mPARTID_ID4:        equ    %00010000
  606  594i         0000 0020   mPARTID_ID5:        equ    %00100000
  607  595i         0000 0040   mPARTID_ID6:        equ    %01000000
  608  596i         0000 0080   mPARTID_ID7:        equ    %10000000
  609  597i         0000 0100   mPARTID_ID8:        equ    %100000000
  610  598i         0000 0200   mPARTID_ID9:        equ    %1000000000
  611  599i         0000 0400   mPARTID_ID10:       equ    %10000000000
  612  600i         0000 0800   mPARTID_ID11:       equ    %100000000000
  613  601i         0000 1000   mPARTID_ID12:       equ    %1000000000000
  614  602i         0000 2000   mPARTID_ID13:       equ    %10000000000000
  615  603i         0000 4000   mPARTID_ID14:       equ    %100000000000000
  616  604i         0000 8000   mPARTID_ID15:       equ    %1000000000000000
  617  605i                     
  618  606i                     
  619  607i                     ;*** PARTIDH - Part ID Register High; 0x0000001A ***
  620  608i         0000 001A   PARTIDH:            equ    $0000001A                                ;*** PARTIDH - Part ID Register High; 0x0000001A ***
  621  609i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  622  610i         0000 0000   PARTIDH_ID8:        equ    0                                         ; Part ID Register Bit 8
  623  611i         0000 0001   PARTIDH_ID9:        equ    1                                         ; Part ID Register Bit 9
  624  612i         0000 0002   PARTIDH_ID10:       equ    2                                         ; Part ID Register Bit 10
  625  613i         0000 0003   PARTIDH_ID11:       equ    3                                         ; Part ID Register Bit 11
  626  614i         0000 0004   PARTIDH_ID12:       equ    4                                         ; Part ID Register Bit 12
  627  615i         0000 0005   PARTIDH_ID13:       equ    5                                         ; Part ID Register Bit 13
  628  616i         0000 0006   PARTIDH_ID14:       equ    6                                         ; Part ID Register Bit 14
  629  617i         0000 0007   PARTIDH_ID15:       equ    7                                         ; Part ID Register Bit 15
  630  618i                     ; bit position masks
  631  619i         0000 0001   mPARTIDH_ID8:       equ    %00000001
  632  620i         0000 0002   mPARTIDH_ID9:       equ    %00000010
  633  621i         0000 0004   mPARTIDH_ID10:      equ    %00000100
  634  622i         0000 0008   mPARTIDH_ID11:      equ    %00001000
  635  623i         0000 0010   mPARTIDH_ID12:      equ    %00010000
  636  624i         0000 0020   mPARTIDH_ID13:      equ    %00100000
  637  625i         0000 0040   mPARTIDH_ID14:      equ    %01000000
  638  626i         0000 0080   mPARTIDH_ID15:      equ    %10000000
  639  627i                     
  640  628i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  641  629i                     ;*** PARTIDL - Part ID Register Low; 0x0000001B ***
  642  630i         0000 001B   PARTIDL:            equ    $0000001B                                ;*** PARTIDL - Part ID Register Low; 0x0000001B ***
  643  631i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  644  632i         0000 0000   PARTIDL_ID0:        equ    0                                         ; Part ID Register Bit 0
  645  633i         0000 0001   PARTIDL_ID1:        equ    1                                         ; Part ID Register Bit 1
  646  634i         0000 0002   PARTIDL_ID2:        equ    2                                         ; Part ID Register Bit 2
  647  635i         0000 0003   PARTIDL_ID3:        equ    3                                         ; Part ID Register Bit 3
  648  636i         0000 0004   PARTIDL_ID4:        equ    4                                         ; Part ID Register Bit 4
  649  637i         0000 0005   PARTIDL_ID5:        equ    5                                         ; Part ID Register Bit 5
  650  638i         0000 0006   PARTIDL_ID6:        equ    6                                         ; Part ID Register Bit 6
  651  639i         0000 0007   PARTIDL_ID7:        equ    7                                         ; Part ID Register Bit 7
  652  640i                     ; bit position masks
  653  641i         0000 0001   mPARTIDL_ID0:       equ    %00000001
  654  642i         0000 0002   mPARTIDL_ID1:       equ    %00000010
  655  643i         0000 0004   mPARTIDL_ID2:       equ    %00000100
  656  644i         0000 0008   mPARTIDL_ID3:       equ    %00001000
  657  645i         0000 0010   mPARTIDL_ID4:       equ    %00010000
  658  646i         0000 0020   mPARTIDL_ID5:       equ    %00100000
  659  647i         0000 0040   mPARTIDL_ID6:       equ    %01000000
  660  648i         0000 0080   mPARTIDL_ID7:       equ    %10000000
  661  649i                     
  662  650i                     
  663  651i                     ;*** MEMSIZ0 - Memory Size Register Zero; 0x0000001C ***
  664  652i         0000 001C   MEMSIZ0:            equ    $0000001C                                ;*** MEMSIZ0 - Memory Size Register Zero; 0x0000001C ***
  665  653i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  666  654i         0000 0000   MEMSIZ0_ram_sw0:    equ    0                                         ; Allocated System RAM Memory Space Bit 0
  667  655i         0000 0001   MEMSIZ0_ram_sw1:    equ    1                                         ; Allocated System RAM Memory Space Bit 1
  668  656i         0000 0002   MEMSIZ0_ram_sw2:    equ    2                                         ; Allocated System RAM Memory Space Bit 2
  669  657i         0000 0004   MEMSIZ0_eep_sw0:    equ    4                                         ; Allocated EEPROM Memory Space Bit 0
  670  658i         0000 0005   MEMSIZ0_eep_sw1:    equ    5                                         ; Allocated EEPROM Memory Space Bit 1
  671  659i         0000 0007   MEMSIZ0_reg_sw0:    equ    7                                         ; Allocated System Register Space
  672  660i                     ; bit position masks
  673  661i         0000 0001   mMEMSIZ0_ram_sw0:   equ    %00000001
  674  662i         0000 0002   mMEMSIZ0_ram_sw1:   equ    %00000010
  675  663i         0000 0004   mMEMSIZ0_ram_sw2:   equ    %00000100
  676  664i         0000 0010   mMEMSIZ0_eep_sw0:   equ    %00010000
  677  665i         0000 0020   mMEMSIZ0_eep_sw1:   equ    %00100000
  678  666i         0000 0080   mMEMSIZ0_reg_sw0:   equ    %10000000
  679  667i                     
  680  668i                     
  681  669i                     ;*** MEMSIZ1 - Memory Size Register One; 0x0000001D ***
  682  670i         0000 001D   MEMSIZ1:            equ    $0000001D                                ;*** MEMSIZ1 - Memory Size Register One; 0x0000001D ***
  683  671i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  684  672i         0000 0000   MEMSIZ1_pag_sw0:    equ    0                                         ; Allocated Off-Chip Memory Options Bit 0
  685  673i         0000 0001   MEMSIZ1_pag_sw1:    equ    1                                         ; Allocated Off-Chip Memory Options Bit 1
  686  674i         0000 0006   MEMSIZ1_rom_sw0:    equ    6                                         ; Allocated Flash EEPROM/ROM Physical Memory Space Bit 0
  687  675i         0000 0007   MEMSIZ1_rom_sw1:    equ    7                                         ; Allocated Flash EEPROM/ROM Physical Memory Space Bit 1
  688  676i                     ; bit position masks
  689  677i         0000 0001   mMEMSIZ1_pag_sw0:   equ    %00000001
  690  678i         0000 0002   mMEMSIZ1_pag_sw1:   equ    %00000010
  691  679i         0000 0040   mMEMSIZ1_rom_sw0:   equ    %01000000
  692  680i         0000 0080   mMEMSIZ1_rom_sw1:   equ    %10000000
  693  681i                     
  694  682i                     
  695  683i                     ;*** INTCR - Interrupt Control Register; 0x0000001E ***
  696  684i         0000 001E   INTCR:              equ    $0000001E                                ;*** INTCR - Interrupt Control Register; 0x0000001E ***
  697  685i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  698  686i         0000 0006   INTCR_IRQEN:        equ    6                                         ; External IRQ Enable
  699  687i         0000 0007   INTCR_IRQE:         equ    7                                         ; IRQ Select Edge Sensitive Only
  700  688i                     ; bit position masks
  701  689i         0000 0040   mINTCR_IRQEN:       equ    %01000000
  702  690i         0000 0080   mINTCR_IRQE:        equ    %10000000
  703  691i                     
  704  692i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  705  693i                     ;*** HPRIO - Highest Priority I Interrupt; 0x0000001F ***
  706  694i         0000 001F   HPRIO:              equ    $0000001F                                ;*** HPRIO - Highest Priority I Interrupt; 0x0000001F ***
  707  695i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  708  696i         0000 0001   HPRIO_PSEL1:        equ    1                                         ; Highest Priority I Interrupt Bit 1
  709  697i         0000 0002   HPRIO_PSEL2:        equ    2                                         ; Highest Priority I Interrupt Bit 2
  710  698i         0000 0003   HPRIO_PSEL3:        equ    3                                         ; Highest Priority I Interrupt Bit 3
  711  699i         0000 0004   HPRIO_PSEL4:        equ    4                                         ; Highest Priority I Interrupt Bit 4
  712  700i         0000 0005   HPRIO_PSEL5:        equ    5                                         ; Highest Priority I Interrupt Bit 5
  713  701i         0000 0006   HPRIO_PSEL6:        equ    6                                         ; Highest Priority I Interrupt Bit 6
  714  702i         0000 0007   HPRIO_PSEL7:        equ    7                                         ; Highest Priority I Interrupt Bit 7
  715  703i                     ; bit position masks
  716  704i         0000 0002   mHPRIO_PSEL1:       equ    %00000010
  717  705i         0000 0004   mHPRIO_PSEL2:       equ    %00000100
  718  706i         0000 0008   mHPRIO_PSEL3:       equ    %00001000
  719  707i         0000 0010   mHPRIO_PSEL4:       equ    %00010000
  720  708i         0000 0020   mHPRIO_PSEL5:       equ    %00100000
  721  709i         0000 0040   mHPRIO_PSEL6:       equ    %01000000
  722  710i         0000 0080   mHPRIO_PSEL7:       equ    %10000000
  723  711i                     
  724  712i                     
  725  713i                     ;*** BKPCT0 - Breakpoint Control Register 0; 0x00000028 ***
  726  714i         0000 0028   BKPCT0:             equ    $00000028                                ;*** BKPCT0 - Breakpoint Control Register 0; 0x00000028 ***
  727  715i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  728  716i         0000 0004   BKPCT0_BKTAG:       equ    4                                         ; Breakpoint on Tag
  729  717i         0000 0005   BKPCT0_BKBDM:       equ    5                                         ; Breakpoint Background Debug Mode Enable
  730  718i         0000 0006   BKPCT0_BKFULL:      equ    6                                         ; Full Breakpoint Mode Enable
  731  719i         0000 0007   BKPCT0_BKEN:        equ    7                                         ; Breakpoint Enable
  732  720i                     ; bit position masks
  733  721i         0000 0010   mBKPCT0_BKTAG:      equ    %00010000
  734  722i         0000 0020   mBKPCT0_BKBDM:      equ    %00100000
  735  723i         0000 0040   mBKPCT0_BKFULL:     equ    %01000000
  736  724i         0000 0080   mBKPCT0_BKEN:       equ    %10000000
  737  725i                     
  738  726i                     
  739  727i                     ;*** BKPCT1 - Breakpoint Control Register 1; 0x00000029 ***
  740  728i         0000 0029   BKPCT1:             equ    $00000029                                ;*** BKPCT1 - Breakpoint Control Register 1; 0x00000029 ***
  741  729i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  742  730i         0000 0000   BKPCT1_BK1RW:       equ    0                                         ; R/W Compare Value 1
  743  731i         0000 0001   BKPCT1_BK1RWE:      equ    1                                         ; R/W Compare Enable 1
  744  732i         0000 0002   BKPCT1_BK0RW:       equ    2                                         ; R/W Compare Value 0
  745  733i         0000 0003   BKPCT1_BK0RWE:      equ    3                                         ; R/W Compare Enable 0
  746  734i         0000 0004   BKPCT1_BK1MBL:      equ    4                                         ; Breakpoint Mask Low Byte for Second Address
  747  735i         0000 0005   BKPCT1_BK1MBH:      equ    5                                         ; Breakpoint Mask High Byte for Second Address
  748  736i         0000 0006   BKPCT1_BK0MBL:      equ    6                                         ; Breakpoint Mask Low Byte for First Address
  749  737i         0000 0007   BKPCT1_BK0MBH:      equ    7                                         ; Breakpoint Mask High Byte for First Address
  750  738i                     ; bit position masks
  751  739i         0000 0001   mBKPCT1_BK1RW:      equ    %00000001
  752  740i         0000 0002   mBKPCT1_BK1RWE:     equ    %00000010
  753  741i         0000 0004   mBKPCT1_BK0RW:      equ    %00000100
  754  742i         0000 0008   mBKPCT1_BK0RWE:     equ    %00001000
  755  743i         0000 0010   mBKPCT1_BK1MBL:     equ    %00010000
  756  744i         0000 0020   mBKPCT1_BK1MBH:     equ    %00100000
  757  745i         0000 0040   mBKPCT1_BK0MBL:     equ    %01000000
  758  746i         0000 0080   mBKPCT1_BK0MBH:     equ    %10000000
  759  747i                     
  760  748i                     
  761  749i                     ;*** BKP0X - First Address Memory Expansion Breakpoint Register; 0x0000002A ***
  762  750i         0000 002A   BKP0X:              equ    $0000002A                                ;*** BKP0X - First Address Memory Expansion Breakpoint Register;
  763  751i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  764  752i         0000 0000   BKP0X_BK0V0:        equ    0                                         ; First Address Breakpoint Expansion Address Value Bit 0
  765  753i         0000 0001   BKP0X_BK0V1:        equ    1                                         ; First Address Breakpoint Expansion Address Value Bit 1
  766  754i         0000 0002   BKP0X_BK0V2:        equ    2                                         ; First Address Breakpoint Expansion Address Value Bit 2
  767  755i         0000 0003   BKP0X_BK0V3:        equ    3                                         ; First Address Breakpoint Expansion Address Value Bit 3
  768  756i         0000 0004   BKP0X_BK0V4:        equ    4                                         ; First Address Breakpoint Expansion Address Value Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  769  757i         0000 0005   BKP0X_BK0V5:        equ    5                                         ; First Address Breakpoint Expansion Address Value Bit 5
  770  758i                     ; bit position masks
  771  759i         0000 0001   mBKP0X_BK0V0:       equ    %00000001
  772  760i         0000 0002   mBKP0X_BK0V1:       equ    %00000010
  773  761i         0000 0004   mBKP0X_BK0V2:       equ    %00000100
  774  762i         0000 0008   mBKP0X_BK0V3:       equ    %00001000
  775  763i         0000 0010   mBKP0X_BK0V4:       equ    %00010000
  776  764i         0000 0020   mBKP0X_BK0V5:       equ    %00100000
  777  765i                     
  778  766i                     
  779  767i                     ;*** BKP0H - First Address High Byte Breakpoint Register; 0x0000002B ***
  780  768i         0000 002B   BKP0H:              equ    $0000002B                                ;*** BKP0H - First Address High Byte Breakpoint Register; 0x0000
  781  769i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  782  770i         0000 0000   BKP0H_BIT8:         equ    0                                         ; First Address Breakpoint Register Bit 8
  783  771i         0000 0001   BKP0H_BIT9:         equ    1                                         ; First Address Breakpoint Register Bit 9
  784  772i         0000 0002   BKP0H_BIT10:        equ    2                                         ; First Address Breakpoint Register Bit 10
  785  773i         0000 0003   BKP0H_BIT11:        equ    3                                         ; First Address Breakpoint Register Bit 11
  786  774i         0000 0004   BKP0H_BIT12:        equ    4                                         ; First Address Breakpoint Register Bit 12
  787  775i         0000 0005   BKP0H_BIT13:        equ    5                                         ; First Address Breakpoint Register Bit 13
  788  776i         0000 0006   BKP0H_BIT14:        equ    6                                         ; First Address Breakpoint Register Bit 14
  789  777i         0000 0007   BKP0H_BIT15:        equ    7                                         ; First Address Breakpoint Register Bit 15
  790  778i                     ; bit position masks
  791  779i         0000 0001   mBKP0H_BIT8:        equ    %00000001
  792  780i         0000 0002   mBKP0H_BIT9:        equ    %00000010
  793  781i         0000 0004   mBKP0H_BIT10:       equ    %00000100
  794  782i         0000 0008   mBKP0H_BIT11:       equ    %00001000
  795  783i         0000 0010   mBKP0H_BIT12:       equ    %00010000
  796  784i         0000 0020   mBKP0H_BIT13:       equ    %00100000
  797  785i         0000 0040   mBKP0H_BIT14:       equ    %01000000
  798  786i         0000 0080   mBKP0H_BIT15:       equ    %10000000
  799  787i                     
  800  788i                     
  801  789i                     ;*** BKP0L - First Address Low Byte Breakpoint Register; 0x0000002C ***
  802  790i         0000 002C   BKP0L:              equ    $0000002C                                ;*** BKP0L - First Address Low Byte Breakpoint Register; 0x00000
  803  791i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  804  792i         0000 0000   BKP0L_BIT0:         equ    0                                         ; First Address Breakpoint Register Bit 0
  805  793i         0000 0001   BKP0L_BIT1:         equ    1                                         ; First Address Breakpoint Register Bit 1
  806  794i         0000 0002   BKP0L_BIT2:         equ    2                                         ; First Address Breakpoint Register Bit 2
  807  795i         0000 0003   BKP0L_BIT3:         equ    3                                         ; First Address Breakpoint Register Bit 3
  808  796i         0000 0004   BKP0L_BIT4:         equ    4                                         ; First Address Breakpoint Register Bit 4
  809  797i         0000 0005   BKP0L_BIT5:         equ    5                                         ; First Address Breakpoint Register Bit 5
  810  798i         0000 0006   BKP0L_BIT6:         equ    6                                         ; First Address Breakpoint Register Bit 6
  811  799i         0000 0007   BKP0L_BIT7:         equ    7                                         ; First Address Breakpoint Register Bit 7
  812  800i                     ; bit position masks
  813  801i         0000 0001   mBKP0L_BIT0:        equ    %00000001
  814  802i         0000 0002   mBKP0L_BIT1:        equ    %00000010
  815  803i         0000 0004   mBKP0L_BIT2:        equ    %00000100
  816  804i         0000 0008   mBKP0L_BIT3:        equ    %00001000
  817  805i         0000 0010   mBKP0L_BIT4:        equ    %00010000
  818  806i         0000 0020   mBKP0L_BIT5:        equ    %00100000
  819  807i         0000 0040   mBKP0L_BIT6:        equ    %01000000
  820  808i         0000 0080   mBKP0L_BIT7:        equ    %10000000
  821  809i                     
  822  810i                     
  823  811i                     ;*** BKP1X - Second Address Memory Expansion Breakpoint Register; 0x0000002D ***
  824  812i         0000 002D   BKP1X:              equ    $0000002D                                ;*** BKP1X - Second Address Memory Expansion Breakpoint Register
  825  813i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  826  814i         0000 0000   BKP1X_BK1V0:        equ    0                                         ; Second Address Breakpoint Expansion Address Value Bit 0
  827  815i         0000 0001   BKP1X_BK1V1:        equ    1                                         ; Second Address Breakpoint Expansion Address Value Bit 1
  828  816i         0000 0002   BKP1X_BK1V2:        equ    2                                         ; Second Address Breakpoint Expansion Address Value Bit 2
  829  817i         0000 0003   BKP1X_BK1V3:        equ    3                                         ; Second Address Breakpoint Expansion Address Value Bit 3
  830  818i         0000 0004   BKP1X_BK1V4:        equ    4                                         ; Second Address Breakpoint Expansion Address Value Bit 4
  831  819i         0000 0005   BKP1X_BK1V5:        equ    5                                         ; Second Address Breakpoint Expansion Address Value Bit 5
  832  820i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  833  821i         0000 0001   mBKP1X_BK1V0:       equ    %00000001
  834  822i         0000 0002   mBKP1X_BK1V1:       equ    %00000010
  835  823i         0000 0004   mBKP1X_BK1V2:       equ    %00000100
  836  824i         0000 0008   mBKP1X_BK1V3:       equ    %00001000
  837  825i         0000 0010   mBKP1X_BK1V4:       equ    %00010000
  838  826i         0000 0020   mBKP1X_BK1V5:       equ    %00100000
  839  827i                     
  840  828i                     
  841  829i                     ;*** BKP1H - Data (Second Address) High Byte Breakpoint Register; 0x0000002E ***
  842  830i         0000 002E   BKP1H:              equ    $0000002E                                ;*** BKP1H - Data (Second Address) High Byte Breakpoint Register
  843  831i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  844  832i         0000 0000   BKP1H_BIT8:         equ    0                                         ; Data (Second Address) Breakpoint Register Bit 8
  845  833i         0000 0001   BKP1H_BIT9:         equ    1                                         ; Data (Second Address) Breakpoint Register Bit 9
  846  834i         0000 0002   BKP1H_BIT10:        equ    2                                         ; Data (Second Address) Breakpoint Register Bit 10
  847  835i         0000 0003   BKP1H_BIT11:        equ    3                                         ; Data (Second Address) Breakpoint Register Bit 11
  848  836i         0000 0004   BKP1H_BIT12:        equ    4                                         ; Data (Second Address) Breakpoint Register Bit 12
  849  837i         0000 0005   BKP1H_BIT13:        equ    5                                         ; Data (Second Address) Breakpoint Register Bit 13
  850  838i         0000 0006   BKP1H_BIT14:        equ    6                                         ; Data (Second Address) Breakpoint Register Bit 14
  851  839i         0000 0007   BKP1H_BIT15:        equ    7                                         ; Data (Second Address) Breakpoint Register Bit 15
  852  840i                     ; bit position masks
  853  841i         0000 0001   mBKP1H_BIT8:        equ    %00000001
  854  842i         0000 0002   mBKP1H_BIT9:        equ    %00000010
  855  843i         0000 0004   mBKP1H_BIT10:       equ    %00000100
  856  844i         0000 0008   mBKP1H_BIT11:       equ    %00001000
  857  845i         0000 0010   mBKP1H_BIT12:       equ    %00010000
  858  846i         0000 0020   mBKP1H_BIT13:       equ    %00100000
  859  847i         0000 0040   mBKP1H_BIT14:       equ    %01000000
  860  848i         0000 0080   mBKP1H_BIT15:       equ    %10000000
  861  849i                     
  862  850i                     
  863  851i                     ;*** BKP1L - Data (Second Address) Low Byte Breakpoint Register; 0x0000002F ***
  864  852i         0000 002F   BKP1L:              equ    $0000002F                                ;*** BKP1L - Data (Second Address) Low Byte Breakpoint Register;
  865  853i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  866  854i         0000 0000   BKP1L_BIT0:         equ    0                                         ; Data (Second Address) Breakpoint Register Bit 0
  867  855i         0000 0001   BKP1L_BIT1:         equ    1                                         ; Data (Second Address) Breakpoint Register Bit 1
  868  856i         0000 0002   BKP1L_BIT2:         equ    2                                         ; Data (Second Address) Breakpoint Register Bit 2
  869  857i         0000 0003   BKP1L_BIT3:         equ    3                                         ; Data (Second Address) Breakpoint Register Bit 3
  870  858i         0000 0004   BKP1L_BIT4:         equ    4                                         ; Data (Second Address) Breakpoint Register Bit 4
  871  859i         0000 0005   BKP1L_BIT5:         equ    5                                         ; Data (Second Address) Breakpoint Register Bit 5
  872  860i         0000 0006   BKP1L_BIT6:         equ    6                                         ; Data (Second Address) Breakpoint Register Bit 6
  873  861i         0000 0007   BKP1L_BIT7:         equ    7                                         ; Data (Second Address) Breakpoint Register Bit 7
  874  862i                     ; bit position masks
  875  863i         0000 0001   mBKP1L_BIT0:        equ    %00000001
  876  864i         0000 0002   mBKP1L_BIT1:        equ    %00000010
  877  865i         0000 0004   mBKP1L_BIT2:        equ    %00000100
  878  866i         0000 0008   mBKP1L_BIT3:        equ    %00001000
  879  867i         0000 0010   mBKP1L_BIT4:        equ    %00010000
  880  868i         0000 0020   mBKP1L_BIT5:        equ    %00100000
  881  869i         0000 0040   mBKP1L_BIT6:        equ    %01000000
  882  870i         0000 0080   mBKP1L_BIT7:        equ    %10000000
  883  871i                     
  884  872i                     
  885  873i                     ;*** PPAGE - Page Index Register; 0x00000030 ***
  886  874i         0000 0030   PPAGE:              equ    $00000030                                ;*** PPAGE - Page Index Register; 0x00000030 ***
  887  875i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  888  876i         0000 0000   PPAGE_PIX0:         equ    0                                         ; Page Index Register Bit 0
  889  877i         0000 0001   PPAGE_PIX1:         equ    1                                         ; Page Index Register Bit 1
  890  878i         0000 0002   PPAGE_PIX2:         equ    2                                         ; Page Index Register Bit 2
  891  879i         0000 0003   PPAGE_PIX3:         equ    3                                         ; Page Index Register Bit 3
  892  880i         0000 0004   PPAGE_PIX4:         equ    4                                         ; Page Index Register Bit 4
  893  881i         0000 0005   PPAGE_PIX5:         equ    5                                         ; Page Index Register Bit 5
  894  882i                     ; bit position masks
  895  883i         0000 0001   mPPAGE_PIX0:        equ    %00000001
  896  884i         0000 0002   mPPAGE_PIX1:        equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  897  885i         0000 0004   mPPAGE_PIX2:        equ    %00000100
  898  886i         0000 0008   mPPAGE_PIX3:        equ    %00001000
  899  887i         0000 0010   mPPAGE_PIX4:        equ    %00010000
  900  888i         0000 0020   mPPAGE_PIX5:        equ    %00100000
  901  889i                     
  902  890i                     
  903  891i                     ;*** PORTK - Port K Data Register; 0x00000032 ***
  904  892i         0000 0032   PORTK:              equ    $00000032                                ;*** PORTK - Port K Data Register; 0x00000032 ***
  905  893i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  906  894i         0000 0000   PORTK_BIT0:         equ    0                                         ; Port K Bit 0
  907  895i         0000 0001   PORTK_BIT1:         equ    1                                         ; Port K Bit 1
  908  896i         0000 0002   PORTK_BIT2:         equ    2                                         ; Port K Bit 2
  909  897i         0000 0003   PORTK_BIT3:         equ    3                                         ; Port K Bit 3
  910  898i         0000 0004   PORTK_BIT4:         equ    4                                         ; Port K Bit 4
  911  899i         0000 0005   PORTK_BIT5:         equ    5                                         ; Port K Bit 5
  912  900i         0000 0007   PORTK_BIT7:         equ    7                                         ; Port K Bit 7
  913  901i                     ; bit position masks
  914  902i         0000 0001   mPORTK_BIT0:        equ    %00000001
  915  903i         0000 0002   mPORTK_BIT1:        equ    %00000010
  916  904i         0000 0004   mPORTK_BIT2:        equ    %00000100
  917  905i         0000 0008   mPORTK_BIT3:        equ    %00001000
  918  906i         0000 0010   mPORTK_BIT4:        equ    %00010000
  919  907i         0000 0020   mPORTK_BIT5:        equ    %00100000
  920  908i         0000 0080   mPORTK_BIT7:        equ    %10000000
  921  909i                     
  922  910i                     
  923  911i                     ;*** DDRK - Port K Data Direction Register; 0x00000033 ***
  924  912i         0000 0033   DDRK:               equ    $00000033                                ;*** DDRK - Port K Data Direction Register; 0x00000033 ***
  925  913i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  926  914i         0000 0000   DDRK_BIT0:          equ    0                                         ; Port K Data Direction Bit 0
  927  915i         0000 0001   DDRK_BIT1:          equ    1                                         ; Port K Data Direction Bit 1
  928  916i         0000 0002   DDRK_BIT2:          equ    2                                         ; Port K Data Direction Bit 2
  929  917i         0000 0003   DDRK_BIT3:          equ    3                                         ; Port K Data Direction Bit 3
  930  918i         0000 0004   DDRK_BIT4:          equ    4                                         ; Port K Data Direction Bit 4
  931  919i         0000 0005   DDRK_BIT5:          equ    5                                         ; Port K Data Direction Bit 5
  932  920i         0000 0007   DDRK_BIT7:          equ    7                                         ; Port K Data Direction Bit 7
  933  921i                     ; bit position masks
  934  922i         0000 0001   mDDRK_BIT0:         equ    %00000001
  935  923i         0000 0002   mDDRK_BIT1:         equ    %00000010
  936  924i         0000 0004   mDDRK_BIT2:         equ    %00000100
  937  925i         0000 0008   mDDRK_BIT3:         equ    %00001000
  938  926i         0000 0010   mDDRK_BIT4:         equ    %00010000
  939  927i         0000 0020   mDDRK_BIT5:         equ    %00100000
  940  928i         0000 0080   mDDRK_BIT7:         equ    %10000000
  941  929i                     
  942  930i                     
  943  931i                     ;*** SYNR - CRG Synthesizer Register; 0x00000034 ***
  944  932i         0000 0034   SYNR:               equ    $00000034                                ;*** SYNR - CRG Synthesizer Register; 0x00000034 ***
  945  933i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  946  934i         0000 0000   SYNR_SYN0:          equ    0                                         ; CRG Synthesizer Bit 0
  947  935i         0000 0001   SYNR_SYN1:          equ    1                                         ; CRG Synthesizer Bit 1
  948  936i         0000 0002   SYNR_SYN2:          equ    2                                         ; CRG Synthesizer Bit 2
  949  937i         0000 0003   SYNR_SYN3:          equ    3                                         ; CRG Synthesizer Bit 3
  950  938i         0000 0004   SYNR_SYN4:          equ    4                                         ; CRG Synthesizer Bit 4
  951  939i         0000 0005   SYNR_SYN5:          equ    5                                         ; CRG Synthesizer Bit 5
  952  940i                     ; bit position masks
  953  941i         0000 0001   mSYNR_SYN0:         equ    %00000001
  954  942i         0000 0002   mSYNR_SYN1:         equ    %00000010
  955  943i         0000 0004   mSYNR_SYN2:         equ    %00000100
  956  944i         0000 0008   mSYNR_SYN3:         equ    %00001000
  957  945i         0000 0010   mSYNR_SYN4:         equ    %00010000
  958  946i         0000 0020   mSYNR_SYN5:         equ    %00100000
  959  947i                     
  960  948i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
  961  949i                     ;*** REFDV - CRG Reference Divider Register; 0x00000035 ***
  962  950i         0000 0035   REFDV:              equ    $00000035                                ;*** REFDV - CRG Reference Divider Register; 0x00000035 ***
  963  951i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  964  952i         0000 0000   REFDV_REFDV0:       equ    0                                         ; CRG Reference Divider Bit 0
  965  953i         0000 0001   REFDV_REFDV1:       equ    1                                         ; CRG Reference Divider Bit 1
  966  954i         0000 0002   REFDV_REFDV2:       equ    2                                         ; CRG Reference Divider Bit 2
  967  955i         0000 0003   REFDV_REFDV3:       equ    3                                         ; CRG Reference Divider Bit 3
  968  956i                     ; bit position masks
  969  957i         0000 0001   mREFDV_REFDV0:      equ    %00000001
  970  958i         0000 0002   mREFDV_REFDV1:      equ    %00000010
  971  959i         0000 0004   mREFDV_REFDV2:      equ    %00000100
  972  960i         0000 0008   mREFDV_REFDV3:      equ    %00001000
  973  961i                     
  974  962i                     
  975  963i                     ;*** CRGFLG - CRG Flags Register; 0x00000037 ***
  976  964i         0000 0037   CRGFLG:             equ    $00000037                                ;*** CRGFLG - CRG Flags Register; 0x00000037 ***
  977  965i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  978  966i         0000 0000   CRGFLG_SCM:         equ    0                                         ; Self-clock mode Status
  979  967i         0000 0001   CRGFLG_SCMIF:       equ    1                                         ; Self-clock mode Interrupt Flag
  980  968i         0000 0002   CRGFLG_TRACK:       equ    2                                         ; Track Status
  981  969i         0000 0003   CRGFLG_LOCK:        equ    3                                         ; Lock Status
  982  970i         0000 0004   CRGFLG_LOCKIF:      equ    4                                         ; PLL Lock Interrupt Flag
  983  971i         0000 0006   CRGFLG_PORF:        equ    6                                         ; Power on Reset Flag
  984  972i         0000 0007   CRGFLG_RTIF:        equ    7                                         ; Real Time Interrupt Flag
  985  973i                     ; bit position masks
  986  974i         0000 0001   mCRGFLG_SCM:        equ    %00000001
  987  975i         0000 0002   mCRGFLG_SCMIF:      equ    %00000010
  988  976i         0000 0004   mCRGFLG_TRACK:      equ    %00000100
  989  977i         0000 0008   mCRGFLG_LOCK:       equ    %00001000
  990  978i         0000 0010   mCRGFLG_LOCKIF:     equ    %00010000
  991  979i         0000 0040   mCRGFLG_PORF:       equ    %01000000
  992  980i         0000 0080   mCRGFLG_RTIF:       equ    %10000000
  993  981i                     
  994  982i                     
  995  983i                     ;*** CRGINT - CRG Interrupt Enable Register; 0x00000038 ***
  996  984i         0000 0038   CRGINT:             equ    $00000038                                ;*** CRGINT - CRG Interrupt Enable Register; 0x00000038 ***
  997  985i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
  998  986i         0000 0001   CRGINT_SCMIE:       equ    1                                         ; Self-clock mode Interrupt Enable
  999  987i         0000 0004   CRGINT_LOCKIE:      equ    4                                         ; Lock Interrupt Enable
 1000  988i         0000 0007   CRGINT_RTIE:        equ    7                                         ; Real Time Interrupt Enable
 1001  989i                     ; bit position masks
 1002  990i         0000 0002   mCRGINT_SCMIE:      equ    %00000010
 1003  991i         0000 0010   mCRGINT_LOCKIE:     equ    %00010000
 1004  992i         0000 0080   mCRGINT_RTIE:       equ    %10000000
 1005  993i                     
 1006  994i                     
 1007  995i                     ;*** CLKSEL - CRG Clock Select Register; 0x00000039 ***
 1008  996i         0000 0039   CLKSEL:             equ    $00000039                                ;*** CLKSEL - CRG Clock Select Register; 0x00000039 ***
 1009  997i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1010  998i         0000 0000   CLKSEL_COPWAI:      equ    0                                         ; COP stops in WAIT mode
 1011  999i         0000 0001   CLKSEL_RTIWAI:      equ    1                                         ; RTI stops in WAIT mode
 1012 1000i         0000 0002   CLKSEL_CWAI:        equ    2                                         ; CLK24 and CLK23 stop in WAIT mode
 1013 1001i         0000 0003   CLKSEL_PLLWAI:      equ    3                                         ; PLL stops in WAIT mode
 1014 1002i         0000 0004   CLKSEL_ROAWAI:      equ    4                                         ; Reduced Oscillator Amplitude in WAIT mode
 1015 1003i         0000 0005   CLKSEL_SYSWAI:      equ    5                                         ; System clocks stop in WAIT mode
 1016 1004i         0000 0006   CLKSEL_PSTP:        equ    6                                         ; Pseudo Stop
 1017 1005i         0000 0007   CLKSEL_PLLSEL:      equ    7                                         ; PLL selected for system clock
 1018 1006i                     ; bit position masks
 1019 1007i         0000 0001   mCLKSEL_COPWAI:     equ    %00000001
 1020 1008i         0000 0002   mCLKSEL_RTIWAI:     equ    %00000010
 1021 1009i         0000 0004   mCLKSEL_CWAI:       equ    %00000100
 1022 1010i         0000 0008   mCLKSEL_PLLWAI:     equ    %00001000
 1023 1011i         0000 0010   mCLKSEL_ROAWAI:     equ    %00010000
 1024 1012i         0000 0020   mCLKSEL_SYSWAI:     equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1025 1013i         0000 0040   mCLKSEL_PSTP:       equ    %01000000
 1026 1014i         0000 0080   mCLKSEL_PLLSEL:     equ    %10000000
 1027 1015i                     
 1028 1016i                     
 1029 1017i                     ;*** PLLCTL - CRG PLL Control Register; 0x0000003A ***
 1030 1018i         0000 003A   PLLCTL:             equ    $0000003A                                ;*** PLLCTL - CRG PLL Control Register; 0x0000003A ***
 1031 1019i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1032 1020i         0000 0000   PLLCTL_SCME:        equ    0                                         ; Self-clock mode enable
 1033 1021i         0000 0001   PLLCTL_PCE:         equ    1                                         ; COP Enable during Pseudo Stop Bit
 1034 1022i         0000 0002   PLLCTL_PRE:         equ    2                                         ; RTI Enable during Pseudo Stop Bit
 1035 1023i         0000 0004   PLLCTL_ACQ:         equ    4                                         ; Acquisition
 1036 1024i         0000 0005   PLLCTL_AUTO:        equ    5                                         ; Automatic Bandwidth Control
 1037 1025i         0000 0006   PLLCTL_PLLON:       equ    6                                         ; Phase Lock Loop On
 1038 1026i         0000 0007   PLLCTL_CME:         equ    7                                         ; Clock Monitor Enable
 1039 1027i                     ; bit position masks
 1040 1028i         0000 0001   mPLLCTL_SCME:       equ    %00000001
 1041 1029i         0000 0002   mPLLCTL_PCE:        equ    %00000010
 1042 1030i         0000 0004   mPLLCTL_PRE:        equ    %00000100
 1043 1031i         0000 0010   mPLLCTL_ACQ:        equ    %00010000
 1044 1032i         0000 0020   mPLLCTL_AUTO:       equ    %00100000
 1045 1033i         0000 0040   mPLLCTL_PLLON:      equ    %01000000
 1046 1034i         0000 0080   mPLLCTL_CME:        equ    %10000000
 1047 1035i                     
 1048 1036i                     
 1049 1037i                     ;*** RTICTL - CRG RTI Control Register; 0x0000003B ***
 1050 1038i         0000 003B   RTICTL:             equ    $0000003B                                ;*** RTICTL - CRG RTI Control Register; 0x0000003B ***
 1051 1039i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1052 1040i         0000 0000   RTICTL_RTR0:        equ    0                                         ; Real Time Interrupt Modulus Counter Select Bit 0
 1053 1041i         0000 0001   RTICTL_RTR1:        equ    1                                         ; Real Time Interrupt Modulus Counter Select Bit 1
 1054 1042i         0000 0002   RTICTL_RTR2:        equ    2                                         ; Real Time Interrupt Modulus Counter Select Bit 2
 1055 1043i         0000 0003   RTICTL_RTR3:        equ    3                                         ; Real Time Interrupt Modulus Counter Select Bit 3
 1056 1044i         0000 0004   RTICTL_RTR4:        equ    4                                         ; Real Time Interrupt Prescale Rate Select Bit 4
 1057 1045i         0000 0005   RTICTL_RTR5:        equ    5                                         ; Real Time Interrupt Prescale Rate Select Bit 5
 1058 1046i         0000 0006   RTICTL_RTR6:        equ    6                                         ; Real Time Interrupt Prescale Rate Select Bit 6
 1059 1047i                     ; bit position masks
 1060 1048i         0000 0001   mRTICTL_RTR0:       equ    %00000001
 1061 1049i         0000 0002   mRTICTL_RTR1:       equ    %00000010
 1062 1050i         0000 0004   mRTICTL_RTR2:       equ    %00000100
 1063 1051i         0000 0008   mRTICTL_RTR3:       equ    %00001000
 1064 1052i         0000 0010   mRTICTL_RTR4:       equ    %00010000
 1065 1053i         0000 0020   mRTICTL_RTR5:       equ    %00100000
 1066 1054i         0000 0040   mRTICTL_RTR6:       equ    %01000000
 1067 1055i                     
 1068 1056i                     
 1069 1057i                     ;*** COPCTL - CRG COP Control Register; 0x0000003C ***
 1070 1058i         0000 003C   COPCTL:             equ    $0000003C                                ;*** COPCTL - CRG COP Control Register; 0x0000003C ***
 1071 1059i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1072 1060i         0000 0000   COPCTL_CR0:         equ    0                                         ; COP Watchdog Timer Rate select Bit 0
 1073 1061i         0000 0001   COPCTL_CR1:         equ    1                                         ; COP Watchdog Timer Rate select Bit 1
 1074 1062i         0000 0002   COPCTL_CR2:         equ    2                                         ; COP Watchdog Timer Rate select Bit 2
 1075 1063i         0000 0006   COPCTL_RSBCK:       equ    6                                         ; COP and RTI stop in Active BDM mode Bit
 1076 1064i         0000 0007   COPCTL_WCOP:        equ    7                                         ; Window COP mode
 1077 1065i                     ; bit position masks
 1078 1066i         0000 0001   mCOPCTL_CR0:        equ    %00000001
 1079 1067i         0000 0002   mCOPCTL_CR1:        equ    %00000010
 1080 1068i         0000 0004   mCOPCTL_CR2:        equ    %00000100
 1081 1069i         0000 0040   mCOPCTL_RSBCK:      equ    %01000000
 1082 1070i         0000 0080   mCOPCTL_WCOP:       equ    %10000000
 1083 1071i                     
 1084 1072i                     
 1085 1073i                     ;*** ARMCOP - CRG COP Timer Arm/Reset Register; 0x0000003F ***
 1086 1074i         0000 003F   ARMCOP:             equ    $0000003F                                ;*** ARMCOP - CRG COP Timer Arm/Reset Register; 0x0000003F ***
 1087 1075i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1088 1076i         0000 0000   ARMCOP_BIT0:        equ    0                                         ; CRG COP Timer Arm/Reset Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1089 1077i         0000 0001   ARMCOP_BIT1:        equ    1                                         ; CRG COP Timer Arm/Reset Bit 1
 1090 1078i         0000 0002   ARMCOP_BIT2:        equ    2                                         ; CRG COP Timer Arm/Reset Bit 2
 1091 1079i         0000 0003   ARMCOP_BIT3:        equ    3                                         ; CRG COP Timer Arm/Reset Bit 3
 1092 1080i         0000 0004   ARMCOP_BIT4:        equ    4                                         ; CRG COP Timer Arm/Reset Bit 4
 1093 1081i         0000 0005   ARMCOP_BIT5:        equ    5                                         ; CRG COP Timer Arm/Reset Bit 5
 1094 1082i         0000 0006   ARMCOP_BIT6:        equ    6                                         ; CRG COP Timer Arm/Reset Bit 6
 1095 1083i         0000 0007   ARMCOP_BIT7:        equ    7                                         ; CRG COP Timer Arm/Reset Bit 7
 1096 1084i                     ; bit position masks
 1097 1085i         0000 0001   mARMCOP_BIT0:       equ    %00000001
 1098 1086i         0000 0002   mARMCOP_BIT1:       equ    %00000010
 1099 1087i         0000 0004   mARMCOP_BIT2:       equ    %00000100
 1100 1088i         0000 0008   mARMCOP_BIT3:       equ    %00001000
 1101 1089i         0000 0010   mARMCOP_BIT4:       equ    %00010000
 1102 1090i         0000 0020   mARMCOP_BIT5:       equ    %00100000
 1103 1091i         0000 0040   mARMCOP_BIT6:       equ    %01000000
 1104 1092i         0000 0080   mARMCOP_BIT7:       equ    %10000000
 1105 1093i                     
 1106 1094i                     
 1107 1095i                     ;*** TIOS - Timer Input Capture/Output Compare Select; 0x00000040 ***
 1108 1096i         0000 0040   TIOS:               equ    $00000040                                ;*** TIOS - Timer Input Capture/Output Compare Select; 0x0000004
 1109 1097i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1110 1098i         0000 0000   TIOS_IOS0:          equ    0                                         ; Input Capture or Output Compare Channel Configuration Bit 0
 1111 1099i         0000 0001   TIOS_IOS1:          equ    1                                         ; Input Capture or Output Compare Channel Configuration Bit 1
 1112 1100i         0000 0002   TIOS_IOS2:          equ    2                                         ; Input Capture or Output Compare Channel Configuration Bit 2
 1113 1101i         0000 0003   TIOS_IOS3:          equ    3                                         ; Input Capture or Output Compare Channel Configuration Bit 3
 1114 1102i         0000 0004   TIOS_IOS4:          equ    4                                         ; Input Capture or Output Compare Channel Configuration Bit 4
 1115 1103i         0000 0005   TIOS_IOS5:          equ    5                                         ; Input Capture or Output Compare Channel Configuration Bit 5
 1116 1104i         0000 0006   TIOS_IOS6:          equ    6                                         ; Input Capture or Output Compare Channel Configuration Bit 6
 1117 1105i         0000 0007   TIOS_IOS7:          equ    7                                         ; Input Capture or Output Compare Channel Configuration Bit 7
 1118 1106i                     ; bit position masks
 1119 1107i         0000 0001   mTIOS_IOS0:         equ    %00000001
 1120 1108i         0000 0002   mTIOS_IOS1:         equ    %00000010
 1121 1109i         0000 0004   mTIOS_IOS2:         equ    %00000100
 1122 1110i         0000 0008   mTIOS_IOS3:         equ    %00001000
 1123 1111i         0000 0010   mTIOS_IOS4:         equ    %00010000
 1124 1112i         0000 0020   mTIOS_IOS5:         equ    %00100000
 1125 1113i         0000 0040   mTIOS_IOS6:         equ    %01000000
 1126 1114i         0000 0080   mTIOS_IOS7:         equ    %10000000
 1127 1115i                     
 1128 1116i                     
 1129 1117i                     ;*** CFORC - Timer Compare Force Register; 0x00000041 ***
 1130 1118i         0000 0041   CFORC:              equ    $00000041                                ;*** CFORC - Timer Compare Force Register; 0x00000041 ***
 1131 1119i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1132 1120i         0000 0000   CFORC_FOC0:         equ    0                                         ; Force Output Compare Action for Channel 0
 1133 1121i         0000 0001   CFORC_FOC1:         equ    1                                         ; Force Output Compare Action for Channel 1
 1134 1122i         0000 0002   CFORC_FOC2:         equ    2                                         ; Force Output Compare Action for Channel 2
 1135 1123i         0000 0003   CFORC_FOC3:         equ    3                                         ; Force Output Compare Action for Channel 3
 1136 1124i         0000 0004   CFORC_FOC4:         equ    4                                         ; Force Output Compare Action for Channel 4
 1137 1125i         0000 0005   CFORC_FOC5:         equ    5                                         ; Force Output Compare Action for Channel 5
 1138 1126i         0000 0006   CFORC_FOC6:         equ    6                                         ; Force Output Compare Action for Channel 6
 1139 1127i         0000 0007   CFORC_FOC7:         equ    7                                         ; Force Output Compare Action for Channel 7
 1140 1128i                     ; bit position masks
 1141 1129i         0000 0001   mCFORC_FOC0:        equ    %00000001
 1142 1130i         0000 0002   mCFORC_FOC1:        equ    %00000010
 1143 1131i         0000 0004   mCFORC_FOC2:        equ    %00000100
 1144 1132i         0000 0008   mCFORC_FOC3:        equ    %00001000
 1145 1133i         0000 0010   mCFORC_FOC4:        equ    %00010000
 1146 1134i         0000 0020   mCFORC_FOC5:        equ    %00100000
 1147 1135i         0000 0040   mCFORC_FOC6:        equ    %01000000
 1148 1136i         0000 0080   mCFORC_FOC7:        equ    %10000000
 1149 1137i                     
 1150 1138i                     
 1151 1139i                     ;*** OC7M - Output Compare 7 Mask Register; 0x00000042 ***
 1152 1140i         0000 0042   OC7M:               equ    $00000042                                ;*** OC7M - Output Compare 7 Mask Register; 0x00000042 ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1153 1141i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1154 1142i         0000 0000   OC7M_OC7M0:         equ    0                                         ; Output Compare 7 Mask Bit 0
 1155 1143i         0000 0001   OC7M_OC7M1:         equ    1                                         ; Output Compare 7 Mask Bit 1
 1156 1144i         0000 0002   OC7M_OC7M2:         equ    2                                         ; Output Compare 7 Mask Bit 2
 1157 1145i         0000 0003   OC7M_OC7M3:         equ    3                                         ; Output Compare 7 Mask Bit 3
 1158 1146i         0000 0004   OC7M_OC7M4:         equ    4                                         ; Output Compare 7 Mask Bit 4
 1159 1147i         0000 0005   OC7M_OC7M5:         equ    5                                         ; Output Compare 7 Mask Bit 5
 1160 1148i         0000 0006   OC7M_OC7M6:         equ    6                                         ; Output Compare 7 Mask Bit 6
 1161 1149i         0000 0007   OC7M_OC7M7:         equ    7                                         ; Output Compare 7 Mask Bit 7
 1162 1150i                     ; bit position masks
 1163 1151i         0000 0001   mOC7M_OC7M0:        equ    %00000001
 1164 1152i         0000 0002   mOC7M_OC7M1:        equ    %00000010
 1165 1153i         0000 0004   mOC7M_OC7M2:        equ    %00000100
 1166 1154i         0000 0008   mOC7M_OC7M3:        equ    %00001000
 1167 1155i         0000 0010   mOC7M_OC7M4:        equ    %00010000
 1168 1156i         0000 0020   mOC7M_OC7M5:        equ    %00100000
 1169 1157i         0000 0040   mOC7M_OC7M6:        equ    %01000000
 1170 1158i         0000 0080   mOC7M_OC7M7:        equ    %10000000
 1171 1159i                     
 1172 1160i                     
 1173 1161i                     ;*** OC7D - Output Compare 7 Data Register; 0x00000043 ***
 1174 1162i         0000 0043   OC7D:               equ    $00000043                                ;*** OC7D - Output Compare 7 Data Register; 0x00000043 ***
 1175 1163i                     
 1176 1164i                     
 1177 1165i                     ;*** TCNT - Timer Count Register; 0x00000044 ***
 1178 1166i         0000 0044   TCNT:               equ    $00000044                                ;*** TCNT - Timer Count Register; 0x00000044 ***
 1179 1167i                     
 1180 1168i                     
 1181 1169i                     ;*** TCNTHi - Timer Count Register High; 0x00000044 ***
 1182 1170i         0000 0044   TCNTHi:             equ    $00000044                                ;*** TCNTHi - Timer Count Register High; 0x00000044 ***
 1183 1171i                     
 1184 1172i                     
 1185 1173i                     ;*** TCNTLo - Timer Count Register Low; 0x00000045 ***
 1186 1174i         0000 0045   TCNTLo:             equ    $00000045                                ;*** TCNTLo - Timer Count Register Low; 0x00000045 ***
 1187 1175i                     
 1188 1176i                     
 1189 1177i                     ;*** TSCR1 - Timer System Control Register1; 0x00000046 ***
 1190 1178i         0000 0046   TSCR1:              equ    $00000046                                ;*** TSCR1 - Timer System Control Register1; 0x00000046 ***
 1191 1179i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1192 1180i         0000 0004   TSCR1_TFFCA:        equ    4                                         ; Timer Fast Flag Clear All
 1193 1181i         0000 0005   TSCR1_TSFRZ:        equ    5                                         ; Timer and Modulus Counter Stop While in Freeze Mode
 1194 1182i         0000 0006   TSCR1_TSWAI:        equ    6                                         ; Timer Module Stops While in Wait
 1195 1183i         0000 0007   TSCR1_TEN:          equ    7                                         ; Timer Enable
 1196 1184i                     ; bit position masks
 1197 1185i         0000 0010   mTSCR1_TFFCA:       equ    %00010000
 1198 1186i         0000 0020   mTSCR1_TSFRZ:       equ    %00100000
 1199 1187i         0000 0040   mTSCR1_TSWAI:       equ    %01000000
 1200 1188i         0000 0080   mTSCR1_TEN:         equ    %10000000
 1201 1189i                     
 1202 1190i                     
 1203 1191i                     ;*** TTOV - Timer Toggle On Overflow Register; 0x00000047 ***
 1204 1192i         0000 0047   TTOV:               equ    $00000047                                ;*** TTOV - Timer Toggle On Overflow Register; 0x00000047 ***
 1205 1193i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1206 1194i         0000 0000   TTOV_TOV0:          equ    0                                         ; Toggle On Overflow Bit 0
 1207 1195i         0000 0001   TTOV_TOV1:          equ    1                                         ; Toggle On Overflow Bit 1
 1208 1196i         0000 0002   TTOV_TOV2:          equ    2                                         ; Toggle On Overflow Bit 2
 1209 1197i         0000 0003   TTOV_TOV3:          equ    3                                         ; Toggle On Overflow Bit 3
 1210 1198i         0000 0004   TTOV_TOV4:          equ    4                                         ; Toggle On Overflow Bit 4
 1211 1199i         0000 0005   TTOV_TOV5:          equ    5                                         ; Toggle On Overflow Bit 5
 1212 1200i         0000 0006   TTOV_TOV6:          equ    6                                         ; Toggle On Overflow Bit 6
 1213 1201i         0000 0007   TTOV_TOV7:          equ    7                                         ; Toggle On Overflow Bit 7
 1214 1202i                     ; bit position masks
 1215 1203i         0000 0001   mTTOV_TOV0:         equ    %00000001
 1216 1204i         0000 0002   mTTOV_TOV1:         equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1217 1205i         0000 0004   mTTOV_TOV2:         equ    %00000100
 1218 1206i         0000 0008   mTTOV_TOV3:         equ    %00001000
 1219 1207i         0000 0010   mTTOV_TOV4:         equ    %00010000
 1220 1208i         0000 0020   mTTOV_TOV5:         equ    %00100000
 1221 1209i         0000 0040   mTTOV_TOV6:         equ    %01000000
 1222 1210i         0000 0080   mTTOV_TOV7:         equ    %10000000
 1223 1211i                     
 1224 1212i                     
 1225 1213i                     ;*** TCTL1 - Timer Control Register 1; 0x00000048 ***
 1226 1214i         0000 0048   TCTL1:              equ    $00000048                                ;*** TCTL1 - Timer Control Register 1; 0x00000048 ***
 1227 1215i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1228 1216i         0000 0000   TCTL1_OL4:          equ    0                                         ; Output Level Bit 4
 1229 1217i         0000 0001   TCTL1_OM4:          equ    1                                         ; Output Mode Bit 4
 1230 1218i         0000 0002   TCTL1_OL5:          equ    2                                         ; Output Level Bit 5
 1231 1219i         0000 0003   TCTL1_OM5:          equ    3                                         ; Output Mode Bit 5
 1232 1220i         0000 0004   TCTL1_OL6:          equ    4                                         ; Output Level Bit 6
 1233 1221i         0000 0005   TCTL1_OM6:          equ    5                                         ; Output Mode Bit 6
 1234 1222i         0000 0006   TCTL1_OL7:          equ    6                                         ; Output Level Bit 7
 1235 1223i         0000 0007   TCTL1_OM7:          equ    7                                         ; Output Mode Bit 7
 1236 1224i                     ; bit position masks
 1237 1225i         0000 0001   mTCTL1_OL4:         equ    %00000001
 1238 1226i         0000 0002   mTCTL1_OM4:         equ    %00000010
 1239 1227i         0000 0004   mTCTL1_OL5:         equ    %00000100
 1240 1228i         0000 0008   mTCTL1_OM5:         equ    %00001000
 1241 1229i         0000 0010   mTCTL1_OL6:         equ    %00010000
 1242 1230i         0000 0020   mTCTL1_OM6:         equ    %00100000
 1243 1231i         0000 0040   mTCTL1_OL7:         equ    %01000000
 1244 1232i         0000 0080   mTCTL1_OM7:         equ    %10000000
 1245 1233i                     
 1246 1234i                     
 1247 1235i                     ;*** TCTL2 - Timer Control Register 2; 0x00000049 ***
 1248 1236i         0000 0049   TCTL2:              equ    $00000049                                ;*** TCTL2 - Timer Control Register 2; 0x00000049 ***
 1249 1237i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1250 1238i         0000 0000   TCTL2_OL0:          equ    0                                         ; Output Level Bit 0
 1251 1239i         0000 0001   TCTL2_OM0:          equ    1                                         ; Output Mode Bit 0
 1252 1240i         0000 0002   TCTL2_OL1:          equ    2                                         ; Output Level Bit 1
 1253 1241i         0000 0003   TCTL2_OM1:          equ    3                                         ; Output Mode Bit 1
 1254 1242i         0000 0004   TCTL2_OL2:          equ    4                                         ; Output Level Bit 2
 1255 1243i         0000 0005   TCTL2_OM2:          equ    5                                         ; Output Mode Bit 2
 1256 1244i         0000 0006   TCTL2_OL3:          equ    6                                         ; Output Level Bit 3
 1257 1245i         0000 0007   TCTL2_OM3:          equ    7                                         ; Output Mode Bit 3
 1258 1246i                     ; bit position masks
 1259 1247i         0000 0001   mTCTL2_OL0:         equ    %00000001
 1260 1248i         0000 0002   mTCTL2_OM0:         equ    %00000010
 1261 1249i         0000 0004   mTCTL2_OL1:         equ    %00000100
 1262 1250i         0000 0008   mTCTL2_OM1:         equ    %00001000
 1263 1251i         0000 0010   mTCTL2_OL2:         equ    %00010000
 1264 1252i         0000 0020   mTCTL2_OM2:         equ    %00100000
 1265 1253i         0000 0040   mTCTL2_OL3:         equ    %01000000
 1266 1254i         0000 0080   mTCTL2_OM3:         equ    %10000000
 1267 1255i                     
 1268 1256i                     
 1269 1257i                     ;*** TCTL3 - Timer Control Register 3; 0x0000004A ***
 1270 1258i         0000 004A   TCTL3:              equ    $0000004A                                ;*** TCTL3 - Timer Control Register 3; 0x0000004A ***
 1271 1259i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1272 1260i         0000 0000   TCTL3_EDG4A:        equ    0                                         ; Input Capture Edge Control 4A
 1273 1261i         0000 0001   TCTL3_EDG4B:        equ    1                                         ; Input Capture Edge Control 4B
 1274 1262i         0000 0002   TCTL3_EDG5A:        equ    2                                         ; Input Capture Edge Control 5A
 1275 1263i         0000 0003   TCTL3_EDG5B:        equ    3                                         ; Input Capture Edge Control 5B
 1276 1264i         0000 0004   TCTL3_EDG6A:        equ    4                                         ; Input Capture Edge Control 6A
 1277 1265i         0000 0005   TCTL3_EDG6B:        equ    5                                         ; Input Capture Edge Control 6B
 1278 1266i         0000 0006   TCTL3_EDG7A:        equ    6                                         ; Input Capture Edge Control 7A
 1279 1267i         0000 0007   TCTL3_EDG7B:        equ    7                                         ; Input Capture Edge Control 7B
 1280 1268i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1281 1269i         0000 0001   mTCTL3_EDG4A:       equ    %00000001
 1282 1270i         0000 0002   mTCTL3_EDG4B:       equ    %00000010
 1283 1271i         0000 0004   mTCTL3_EDG5A:       equ    %00000100
 1284 1272i         0000 0008   mTCTL3_EDG5B:       equ    %00001000
 1285 1273i         0000 0010   mTCTL3_EDG6A:       equ    %00010000
 1286 1274i         0000 0020   mTCTL3_EDG6B:       equ    %00100000
 1287 1275i         0000 0040   mTCTL3_EDG7A:       equ    %01000000
 1288 1276i         0000 0080   mTCTL3_EDG7B:       equ    %10000000
 1289 1277i                     
 1290 1278i                     
 1291 1279i                     ;*** TCTL4 - Timer Control Register 4; 0x0000004B ***
 1292 1280i         0000 004B   TCTL4:              equ    $0000004B                                ;*** TCTL4 - Timer Control Register 4; 0x0000004B ***
 1293 1281i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1294 1282i         0000 0000   TCTL4_EDG0A:        equ    0                                         ; Input Capture Edge Control 0A
 1295 1283i         0000 0001   TCTL4_EDG0B:        equ    1                                         ; Input Capture Edge Control 0B
 1296 1284i         0000 0002   TCTL4_EDG1A:        equ    2                                         ; Input Capture Edge Control 1A
 1297 1285i         0000 0003   TCTL4_EDG1B:        equ    3                                         ; Input Capture Edge Control 1B
 1298 1286i         0000 0004   TCTL4_EDG2A:        equ    4                                         ; Input Capture Edge Control 2A
 1299 1287i         0000 0005   TCTL4_EDG2B:        equ    5                                         ; Input Capture Edge Control 2B
 1300 1288i         0000 0006   TCTL4_EDG3A:        equ    6                                         ; Input Capture Edge Control 3A
 1301 1289i         0000 0007   TCTL4_EDG3B:        equ    7                                         ; Input Capture Edge Control 3B
 1302 1290i                     ; bit position masks
 1303 1291i         0000 0001   mTCTL4_EDG0A:       equ    %00000001
 1304 1292i         0000 0002   mTCTL4_EDG0B:       equ    %00000010
 1305 1293i         0000 0004   mTCTL4_EDG1A:       equ    %00000100
 1306 1294i         0000 0008   mTCTL4_EDG1B:       equ    %00001000
 1307 1295i         0000 0010   mTCTL4_EDG2A:       equ    %00010000
 1308 1296i         0000 0020   mTCTL4_EDG2B:       equ    %00100000
 1309 1297i         0000 0040   mTCTL4_EDG3A:       equ    %01000000
 1310 1298i         0000 0080   mTCTL4_EDG3B:       equ    %10000000
 1311 1299i                     
 1312 1300i                     
 1313 1301i                     ;*** TIE - Timer Interrupt Enable Register; 0x0000004C ***
 1314 1302i         0000 004C   TIE:                equ    $0000004C                                ;*** TIE - Timer Interrupt Enable Register; 0x0000004C ***
 1315 1303i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1316 1304i         0000 0000   TIE_C0I:            equ    0                                         ; Input Capture/Output Compare Interrupt Enable Bit 0
 1317 1305i         0000 0001   TIE_C1I:            equ    1                                         ; Input Capture/Output Compare Interrupt Enable Bit 1
 1318 1306i         0000 0002   TIE_C2I:            equ    2                                         ; Input Capture/Output Compare Interrupt Enable Bit 2
 1319 1307i         0000 0003   TIE_C3I:            equ    3                                         ; Input Capture/Output Compare Interrupt Enable Bit 3
 1320 1308i         0000 0004   TIE_C4I:            equ    4                                         ; Input Capture/Output Compare Interrupt Enable Bit 4
 1321 1309i         0000 0005   TIE_C5I:            equ    5                                         ; Input Capture/Output Compare Interrupt Enable Bit 5
 1322 1310i         0000 0006   TIE_C6I:            equ    6                                         ; Input Capture/Output Compare Interrupt Enable Bit 6
 1323 1311i         0000 0007   TIE_C7I:            equ    7                                         ; Input Capture/Output Compare Interrupt Enable Bit 7
 1324 1312i                     ; bit position masks
 1325 1313i         0000 0001   mTIE_C0I:           equ    %00000001
 1326 1314i         0000 0002   mTIE_C1I:           equ    %00000010
 1327 1315i         0000 0004   mTIE_C2I:           equ    %00000100
 1328 1316i         0000 0008   mTIE_C3I:           equ    %00001000
 1329 1317i         0000 0010   mTIE_C4I:           equ    %00010000
 1330 1318i         0000 0020   mTIE_C5I:           equ    %00100000
 1331 1319i         0000 0040   mTIE_C6I:           equ    %01000000
 1332 1320i         0000 0080   mTIE_C7I:           equ    %10000000
 1333 1321i                     
 1334 1322i                     
 1335 1323i                     ;*** TSCR2 - Timer System Control Register 2; 0x0000004D ***
 1336 1324i         0000 004D   TSCR2:              equ    $0000004D                                ;*** TSCR2 - Timer System Control Register 2; 0x0000004D ***
 1337 1325i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1338 1326i         0000 0000   TSCR2_PR0:          equ    0                                         ; Timer Prescaler Select Bit 0
 1339 1327i         0000 0001   TSCR2_PR1:          equ    1                                         ; Timer Prescaler Select Bit 1
 1340 1328i         0000 0002   TSCR2_PR2:          equ    2                                         ; Timer Prescaler Select Bit 2
 1341 1329i         0000 0003   TSCR2_TCRE:         equ    3                                         ; Timer Counter Reset Enable
 1342 1330i         0000 0007   TSCR2_TOI:          equ    7                                         ; Timer Overflow Interrupt Enable
 1343 1331i                     ; bit position masks
 1344 1332i         0000 0001   mTSCR2_PR0:         equ    %00000001

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1345 1333i         0000 0002   mTSCR2_PR1:         equ    %00000010
 1346 1334i         0000 0004   mTSCR2_PR2:         equ    %00000100
 1347 1335i         0000 0008   mTSCR2_TCRE:        equ    %00001000
 1348 1336i         0000 0080   mTSCR2_TOI:         equ    %10000000
 1349 1337i                     
 1350 1338i                     
 1351 1339i                     ;*** TFLG1 - Main Timer Interrupt Flag 1; 0x0000004E ***
 1352 1340i         0000 004E   TFLG1:              equ    $0000004E                                ;*** TFLG1 - Main Timer Interrupt Flag 1; 0x0000004E ***
 1353 1341i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1354 1342i         0000 0000   TFLG1_C0F:          equ    0                                         ; Input Capture/Output Compare Channel Flag 0
 1355 1343i         0000 0001   TFLG1_C1F:          equ    1                                         ; Input Capture/Output Compare Channel Flag 1
 1356 1344i         0000 0002   TFLG1_C2F:          equ    2                                         ; Input Capture/Output Compare Channel Flag 2
 1357 1345i         0000 0003   TFLG1_C3F:          equ    3                                         ; Input Capture/Output Compare Channel Flag 3
 1358 1346i         0000 0004   TFLG1_C4F:          equ    4                                         ; Input Capture/Output Compare Channel Flag 4
 1359 1347i         0000 0005   TFLG1_C5F:          equ    5                                         ; Input Capture/Output Compare Channel Flag 5
 1360 1348i         0000 0006   TFLG1_C6F:          equ    6                                         ; Input Capture/Output Compare Channel Flag 6
 1361 1349i         0000 0007   TFLG1_C7F:          equ    7                                         ; Input Capture/Output Compare Channel Flag 7
 1362 1350i                     ; bit position masks
 1363 1351i         0000 0001   mTFLG1_C0F:         equ    %00000001
 1364 1352i         0000 0002   mTFLG1_C1F:         equ    %00000010
 1365 1353i         0000 0004   mTFLG1_C2F:         equ    %00000100
 1366 1354i         0000 0008   mTFLG1_C3F:         equ    %00001000
 1367 1355i         0000 0010   mTFLG1_C4F:         equ    %00010000
 1368 1356i         0000 0020   mTFLG1_C5F:         equ    %00100000
 1369 1357i         0000 0040   mTFLG1_C6F:         equ    %01000000
 1370 1358i         0000 0080   mTFLG1_C7F:         equ    %10000000
 1371 1359i                     
 1372 1360i                     
 1373 1361i                     ;*** TFLG2 - Main Timer Interrupt Flag 2; 0x0000004F ***
 1374 1362i         0000 004F   TFLG2:              equ    $0000004F                                ;*** TFLG2 - Main Timer Interrupt Flag 2; 0x0000004F ***
 1375 1363i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1376 1364i         0000 0007   TFLG2_TOF:          equ    7                                         ; Timer Overflow Flag
 1377 1365i                     ; bit position masks
 1378 1366i         0000 0080   mTFLG2_TOF:         equ    %10000000
 1379 1367i                     
 1380 1368i                     
 1381 1369i                     ;*** TC0 - Timer Input Capture/Output Compare Register 0; 0x00000050 ***
 1382 1370i         0000 0050   TC0:                equ    $00000050                                ;*** TC0 - Timer Input Capture/Output Compare Register 0; 0x0000
 1383 1371i                     
 1384 1372i                     
 1385 1373i                     ;*** TC0Hi - Timer Input Capture/Output Compare Register 0 High; 0x00000050 ***
 1386 1374i         0000 0050   TC0Hi:              equ    $00000050                                ;*** TC0Hi - Timer Input Capture/Output Compare Register 0 High;
 1387 1375i                     
 1388 1376i                     
 1389 1377i                     ;*** TC0Lo - Timer Input Capture/Output Compare Register 0 Low; 0x00000051 ***
 1390 1378i         0000 0051   TC0Lo:              equ    $00000051                                ;*** TC0Lo - Timer Input Capture/Output Compare Register 0 Low; 
 1391 1379i                     
 1392 1380i                     
 1393 1381i                     ;*** TC1 - Timer Input Capture/Output Compare Register 1; 0x00000052 ***
 1394 1382i         0000 0052   TC1:                equ    $00000052                                ;*** TC1 - Timer Input Capture/Output Compare Register 1; 0x0000
 1395 1383i                     
 1396 1384i                     
 1397 1385i                     ;*** TC1Hi - Timer Input Capture/Output Compare Register 1 High; 0x00000052 ***
 1398 1386i         0000 0052   TC1Hi:              equ    $00000052                                ;*** TC1Hi - Timer Input Capture/Output Compare Register 1 High;
 1399 1387i                     
 1400 1388i                     
 1401 1389i                     ;*** TC1Lo - Timer Input Capture/Output Compare Register 1 Low; 0x00000053 ***
 1402 1390i         0000 0053   TC1Lo:              equ    $00000053                                ;*** TC1Lo - Timer Input Capture/Output Compare Register 1 Low; 
 1403 1391i                     
 1404 1392i                     
 1405 1393i                     ;*** TC2 - Timer Input Capture/Output Compare Register 2; 0x00000054 ***
 1406 1394i         0000 0054   TC2:                equ    $00000054                                ;*** TC2 - Timer Input Capture/Output Compare Register 2; 0x0000
 1407 1395i                     
 1408 1396i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1409 1397i                     ;*** TC2Hi - Timer Input Capture/Output Compare Register 2 High; 0x00000054 ***
 1410 1398i         0000 0054   TC2Hi:              equ    $00000054                                ;*** TC2Hi - Timer Input Capture/Output Compare Register 2 High;
 1411 1399i                     
 1412 1400i                     
 1413 1401i                     ;*** TC2Lo - Timer Input Capture/Output Compare Register 2 Low; 0x00000055 ***
 1414 1402i         0000 0055   TC2Lo:              equ    $00000055                                ;*** TC2Lo - Timer Input Capture/Output Compare Register 2 Low; 
 1415 1403i                     
 1416 1404i                     
 1417 1405i                     ;*** TC3 - Timer Input Capture/Output Compare Register 3; 0x00000056 ***
 1418 1406i         0000 0056   TC3:                equ    $00000056                                ;*** TC3 - Timer Input Capture/Output Compare Register 3; 0x0000
 1419 1407i                     
 1420 1408i                     
 1421 1409i                     ;*** TC3Hi - Timer Input Capture/Output Compare Register 3 High; 0x00000056 ***
 1422 1410i         0000 0056   TC3Hi:              equ    $00000056                                ;*** TC3Hi - Timer Input Capture/Output Compare Register 3 High;
 1423 1411i                     
 1424 1412i                     
 1425 1413i                     ;*** TC3Lo - Timer Input Capture/Output Compare Register 3 Low; 0x00000057 ***
 1426 1414i         0000 0057   TC3Lo:              equ    $00000057                                ;*** TC3Lo - Timer Input Capture/Output Compare Register 3 Low; 
 1427 1415i                     
 1428 1416i                     
 1429 1417i                     ;*** TC4 - Timer Input Capture/Output Compare Register 4; 0x00000058 ***
 1430 1418i         0000 0058   TC4:                equ    $00000058                                ;*** TC4 - Timer Input Capture/Output Compare Register 4; 0x0000
 1431 1419i                     
 1432 1420i                     
 1433 1421i                     ;*** TC4Hi - Timer Input Capture/Output Compare Register 4 High; 0x00000058 ***
 1434 1422i         0000 0058   TC4Hi:              equ    $00000058                                ;*** TC4Hi - Timer Input Capture/Output Compare Register 4 High;
 1435 1423i                     
 1436 1424i                     
 1437 1425i                     ;*** TC4Lo - Timer Input Capture/Output Compare Register 4 Low; 0x00000059 ***
 1438 1426i         0000 0059   TC4Lo:              equ    $00000059                                ;*** TC4Lo - Timer Input Capture/Output Compare Register 4 Low; 
 1439 1427i                     
 1440 1428i                     
 1441 1429i                     ;*** TC5 - Timer Input Capture/Output Compare Register 5; 0x0000005A ***
 1442 1430i         0000 005A   TC5:                equ    $0000005A                                ;*** TC5 - Timer Input Capture/Output Compare Register 5; 0x0000
 1443 1431i                     
 1444 1432i                     
 1445 1433i                     ;*** TC5Hi - Timer Input Capture/Output Compare Register 5 High; 0x0000005A ***
 1446 1434i         0000 005A   TC5Hi:              equ    $0000005A                                ;*** TC5Hi - Timer Input Capture/Output Compare Register 5 High;
 1447 1435i                     
 1448 1436i                     
 1449 1437i                     ;*** TC5Lo - Timer Input Capture/Output Compare Register 5 Low; 0x0000005B ***
 1450 1438i         0000 005B   TC5Lo:              equ    $0000005B                                ;*** TC5Lo - Timer Input Capture/Output Compare Register 5 Low; 
 1451 1439i                     
 1452 1440i                     
 1453 1441i                     ;*** TC6 - Timer Input Capture/Output Compare Register 6; 0x0000005C ***
 1454 1442i         0000 005C   TC6:                equ    $0000005C                                ;*** TC6 - Timer Input Capture/Output Compare Register 6; 0x0000
 1455 1443i                     
 1456 1444i                     
 1457 1445i                     ;*** TC6Hi - Timer Input Capture/Output Compare Register 6 High; 0x0000005C ***
 1458 1446i         0000 005C   TC6Hi:              equ    $0000005C                                ;*** TC6Hi - Timer Input Capture/Output Compare Register 6 High;
 1459 1447i                     
 1460 1448i                     
 1461 1449i                     ;*** TC6Lo - Timer Input Capture/Output Compare Register 6 Low; 0x0000005D ***
 1462 1450i         0000 005D   TC6Lo:              equ    $0000005D                                ;*** TC6Lo - Timer Input Capture/Output Compare Register 6 Low; 
 1463 1451i                     
 1464 1452i                     
 1465 1453i                     ;*** TC7 - Timer Input Capture/Output Compare Register 7; 0x0000005E ***
 1466 1454i         0000 005E   TC7:                equ    $0000005E                                ;*** TC7 - Timer Input Capture/Output Compare Register 7; 0x0000
 1467 1455i                     
 1468 1456i                     
 1469 1457i                     ;*** TC7Hi - Timer Input Capture/Output Compare Register 7 High; 0x0000005E ***
 1470 1458i         0000 005E   TC7Hi:              equ    $0000005E                                ;*** TC7Hi - Timer Input Capture/Output Compare Register 7 High;
 1471 1459i                     
 1472 1460i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1473 1461i                     ;*** TC7Lo - Timer Input Capture/Output Compare Register 7 Low; 0x0000005F ***
 1474 1462i         0000 005F   TC7Lo:              equ    $0000005F                                ;*** TC7Lo - Timer Input Capture/Output Compare Register 7 Low; 
 1475 1463i                     
 1476 1464i                     
 1477 1465i                     ;*** PACTL - 16-Bit Pulse Accumulator A Control Register; 0x00000060 ***
 1478 1466i         0000 0060   PACTL:              equ    $00000060                                ;*** PACTL - 16-Bit Pulse Accumulator A Control Register; 0x0000
 1479 1467i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1480 1468i         0000 0000   PACTL_PAI:          equ    0                                         ; Pulse Accumulator Input Interrupt enable
 1481 1469i         0000 0001   PACTL_PAOVI:        equ    1                                         ; Pulse Accumulator A Overflow Interrupt enable
 1482 1470i         0000 0002   PACTL_CLK0:         equ    2                                         ; Clock Select Bit 0
 1483 1471i         0000 0003   PACTL_CLK1:         equ    3                                         ; Clock Select Bit 1
 1484 1472i         0000 0004   PACTL_PEDGE:        equ    4                                         ; Pulse Accumulator Edge Control
 1485 1473i         0000 0005   PACTL_PAMOD:        equ    5                                         ; Pulse Accumulator Mode
 1486 1474i         0000 0006   PACTL_PAEN:         equ    6                                         ; Pulse Accumulator A System Enable
 1487 1475i                     ; bit position masks
 1488 1476i         0000 0001   mPACTL_PAI:         equ    %00000001
 1489 1477i         0000 0002   mPACTL_PAOVI:       equ    %00000010
 1490 1478i         0000 0004   mPACTL_CLK0:        equ    %00000100
 1491 1479i         0000 0008   mPACTL_CLK1:        equ    %00001000
 1492 1480i         0000 0010   mPACTL_PEDGE:       equ    %00010000
 1493 1481i         0000 0020   mPACTL_PAMOD:       equ    %00100000
 1494 1482i         0000 0040   mPACTL_PAEN:        equ    %01000000
 1495 1483i                     
 1496 1484i                     
 1497 1485i                     ;*** PAFLG - Pulse Accumulator A Flag Register; 0x00000061 ***
 1498 1486i         0000 0061   PAFLG:              equ    $00000061                                ;*** PAFLG - Pulse Accumulator A Flag Register; 0x00000061 ***
 1499 1487i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1500 1488i         0000 0000   PAFLG_PAIF:         equ    0                                         ; Pulse Accumulator Input edge Flag
 1501 1489i         0000 0001   PAFLG_PAOVF:        equ    1                                         ; Pulse Accumulator A Overflow Flag
 1502 1490i                     ; bit position masks
 1503 1491i         0000 0001   mPAFLG_PAIF:        equ    %00000001
 1504 1492i         0000 0002   mPAFLG_PAOVF:       equ    %00000010
 1505 1493i                     
 1506 1494i                     
 1507 1495i                     ;*** PACN32 - Pulse Accumulators Count 32 Register; 0x00000062 ***
 1508 1496i         0000 0062   PACN32:             equ    $00000062                                ;*** PACN32 - Pulse Accumulators Count 32 Register; 0x00000062 *
 1509 1497i                     
 1510 1498i                     
 1511 1499i                     ;*** PACN3 - Pulse Accumulators Count 3 Register; 0x00000062 ***
 1512 1500i         0000 0062   PACN3:              equ    $00000062                                ;*** PACN3 - Pulse Accumulators Count 3 Register; 0x00000062 ***
 1513 1501i                     
 1514 1502i                     
 1515 1503i                     ;*** PACN2 - Pulse Accumulators Count 2 Register; 0x00000063 ***
 1516 1504i         0000 0063   PACN2:              equ    $00000063                                ;*** PACN2 - Pulse Accumulators Count 2 Register; 0x00000063 ***
 1517 1505i                     
 1518 1506i                     
 1519 1507i                     ;*** PACN10 - Pulse Accumulators Count 10 Register; 0x00000064 ***
 1520 1508i         0000 0064   PACN10:             equ    $00000064                                ;*** PACN10 - Pulse Accumulators Count 10 Register; 0x00000064 *
 1521 1509i                     
 1522 1510i                     
 1523 1511i                     ;*** PACN1 - Pulse Accumulators Count 1 Register; 0x00000064 ***
 1524 1512i         0000 0064   PACN1:              equ    $00000064                                ;*** PACN1 - Pulse Accumulators Count 1 Register; 0x00000064 ***
 1525 1513i                     
 1526 1514i                     
 1527 1515i                     ;*** PACN0 - Pulse Accumulators Count 0 Register; 0x00000065 ***
 1528 1516i         0000 0065   PACN0:              equ    $00000065                                ;*** PACN0 - Pulse Accumulators Count 0 Register; 0x00000065 ***
 1529 1517i                     
 1530 1518i                     
 1531 1519i                     ;*** MCCTL - Modulus Down Counter underflow; 0x00000066 ***
 1532 1520i         0000 0066   MCCTL:              equ    $00000066                                ;*** MCCTL - Modulus Down Counter underflow; 0x00000066 ***
 1533 1521i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1534 1522i         0000 0000   MCCTL_MCPR0:        equ    0                                         ; Modulus Counter Prescaler select 0
 1535 1523i         0000 0001   MCCTL_MCPR1:        equ    1                                         ; Modulus Counter Prescaler select 1
 1536 1524i         0000 0002   MCCTL_MCEN:         equ    2                                         ; Modulus Down-Counter Enable

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1537 1525i         0000 0003   MCCTL_FLMC:         equ    3                                         ; Force Load Register into the Modulus Counter Count Register
 1538 1526i         0000 0004   MCCTL_ICLAT:        equ    4                                         ; Input Capture Force Latch Action
 1539 1527i         0000 0005   MCCTL_RDMCL:        equ    5                                         ; Read Modulus Down-Counter Load
 1540 1528i         0000 0006   MCCTL_MODMC:        equ    6                                         ; Modulus Mode Enable
 1541 1529i         0000 0007   MCCTL_MCZI:         equ    7                                         ; Modulus Counter Underflow Interrupt Enable
 1542 1530i                     ; bit position masks
 1543 1531i         0000 0001   mMCCTL_MCPR0:       equ    %00000001
 1544 1532i         0000 0002   mMCCTL_MCPR1:       equ    %00000010
 1545 1533i         0000 0004   mMCCTL_MCEN:        equ    %00000100
 1546 1534i         0000 0008   mMCCTL_FLMC:        equ    %00001000
 1547 1535i         0000 0010   mMCCTL_ICLAT:       equ    %00010000
 1548 1536i         0000 0020   mMCCTL_RDMCL:       equ    %00100000
 1549 1537i         0000 0040   mMCCTL_MODMC:       equ    %01000000
 1550 1538i         0000 0080   mMCCTL_MCZI:        equ    %10000000
 1551 1539i                     
 1552 1540i                     
 1553 1541i                     ;*** MCFLG - 16-Bit Modulus Down Counter Flag Register; 0x00000067 ***
 1554 1542i         0000 0067   MCFLG:              equ    $00000067                                ;*** MCFLG - 16-Bit Modulus Down Counter Flag Register; 0x000000
 1555 1543i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1556 1544i         0000 0000   MCFLG_POLF0:        equ    0                                         ; First Input Capture Polarity Status 0
 1557 1545i         0000 0001   MCFLG_POLF1:        equ    1                                         ; First Input Capture Polarity Status 1
 1558 1546i         0000 0002   MCFLG_POLF2:        equ    2                                         ; First Input Capture Polarity Status 2
 1559 1547i         0000 0003   MCFLG_POLF3:        equ    3                                         ; First Input Capture Polarity Status 3
 1560 1548i         0000 0007   MCFLG_MCZF:         equ    7                                         ; Modulus Counter Underflow Flag
 1561 1549i                     ; bit position masks
 1562 1550i         0000 0001   mMCFLG_POLF0:       equ    %00000001
 1563 1551i         0000 0002   mMCFLG_POLF1:       equ    %00000010
 1564 1552i         0000 0004   mMCFLG_POLF2:       equ    %00000100
 1565 1553i         0000 0008   mMCFLG_POLF3:       equ    %00001000
 1566 1554i         0000 0080   mMCFLG_MCZF:        equ    %10000000
 1567 1555i                     
 1568 1556i                     
 1569 1557i                     ;*** ICPAR - Input Control Pulse Accumulator Register; 0x00000068 ***
 1570 1558i         0000 0068   ICPAR:              equ    $00000068                                ;*** ICPAR - Input Control Pulse Accumulator Register; 0x0000006
 1571 1559i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1572 1560i         0000 0000   ICPAR_PA0EN:        equ    0                                         ; 8-Bit Pulse Accumulator 0 Enable
 1573 1561i         0000 0001   ICPAR_PA1EN:        equ    1                                         ; 8-Bit Pulse Accumulator 1 Enable
 1574 1562i         0000 0002   ICPAR_PA2EN:        equ    2                                         ; 8-Bit Pulse Accumulator 2 Enable
 1575 1563i         0000 0003   ICPAR_PA3EN:        equ    3                                         ; 8-Bit Pulse Accumulator 3 Enable
 1576 1564i                     ; bit position masks
 1577 1565i         0000 0001   mICPAR_PA0EN:       equ    %00000001
 1578 1566i         0000 0002   mICPAR_PA1EN:       equ    %00000010
 1579 1567i         0000 0004   mICPAR_PA2EN:       equ    %00000100
 1580 1568i         0000 0008   mICPAR_PA3EN:       equ    %00001000
 1581 1569i                     
 1582 1570i                     
 1583 1571i                     ;*** DLYCT - Delay Counter Control Register; 0x00000069 ***
 1584 1572i         0000 0069   DLYCT:              equ    $00000069                                ;*** DLYCT - Delay Counter Control Register; 0x00000069 ***
 1585 1573i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1586 1574i         0000 0000   DLYCT_DLY0:         equ    0                                         ; Delay Counter Select 0
 1587 1575i         0000 0001   DLYCT_DLY1:         equ    1                                         ; Delay Counter Select 1
 1588 1576i                     ; bit position masks
 1589 1577i         0000 0001   mDLYCT_DLY0:        equ    %00000001
 1590 1578i         0000 0002   mDLYCT_DLY1:        equ    %00000010
 1591 1579i                     
 1592 1580i                     
 1593 1581i                     ;*** ICOVW - Input Control Overwrite Register; 0x0000006A ***
 1594 1582i         0000 006A   ICOVW:              equ    $0000006A                                ;*** ICOVW - Input Control Overwrite Register; 0x0000006A ***
 1595 1583i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1596 1584i         0000 0000   ICOVW_NOVW0:        equ    0                                         ; No Input Capture Overwrite 0
 1597 1585i         0000 0001   ICOVW_NOVW1:        equ    1                                         ; No Input Capture Overwrite 1
 1598 1586i         0000 0002   ICOVW_NOVW2:        equ    2                                         ; No Input Capture Overwrite 2
 1599 1587i         0000 0003   ICOVW_NOVW3:        equ    3                                         ; No Input Capture Overwrite 3
 1600 1588i         0000 0004   ICOVW_NOVW4:        equ    4                                         ; No Input Capture Overwrite 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1601 1589i         0000 0005   ICOVW_NOVW5:        equ    5                                         ; No Input Capture Overwrite 5
 1602 1590i         0000 0006   ICOVW_NOVW6:        equ    6                                         ; No Input Capture Overwrite 6
 1603 1591i         0000 0007   ICOVW_NOVW7:        equ    7                                         ; No Input Capture Overwrite 7
 1604 1592i                     ; bit position masks
 1605 1593i         0000 0001   mICOVW_NOVW0:       equ    %00000001
 1606 1594i         0000 0002   mICOVW_NOVW1:       equ    %00000010
 1607 1595i         0000 0004   mICOVW_NOVW2:       equ    %00000100
 1608 1596i         0000 0008   mICOVW_NOVW3:       equ    %00001000
 1609 1597i         0000 0010   mICOVW_NOVW4:       equ    %00010000
 1610 1598i         0000 0020   mICOVW_NOVW5:       equ    %00100000
 1611 1599i         0000 0040   mICOVW_NOVW6:       equ    %01000000
 1612 1600i         0000 0080   mICOVW_NOVW7:       equ    %10000000
 1613 1601i                     
 1614 1602i                     
 1615 1603i                     ;*** ICSYS - Input Control System Control Register; 0x0000006B ***
 1616 1604i         0000 006B   ICSYS:              equ    $0000006B                                ;*** ICSYS - Input Control System Control Register; 0x0000006B *
 1617 1605i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1618 1606i         0000 0000   ICSYS_LATQ:         equ    0                                         ; Input Control Latch or Queue Mode Enable
 1619 1607i         0000 0001   ICSYS_BUFEN:        equ    1                                         ; IC Buffer Enable
 1620 1608i         0000 0002   ICSYS_PACMX:        equ    2                                         ; 8-Bit Pulse Accumulators Maximum Count
 1621 1609i         0000 0003   ICSYS_TFMOD:        equ    3                                         ; Timer Flag-setting Mode
 1622 1610i         0000 0004   ICSYS_SH04:         equ    4                                         ; Share Input action of Input Capture Channels 0 and 4
 1623 1611i         0000 0005   ICSYS_SH15:         equ    5                                         ; Share Input action of Input Capture Channels 1 and 5
 1624 1612i         0000 0006   ICSYS_SH26:         equ    6                                         ; Share Input action of Input Capture Channels 2 and 6
 1625 1613i         0000 0007   ICSYS_SH37:         equ    7                                         ; Share Input action of Input Capture Channels 3 and 7
 1626 1614i                     ; bit position masks
 1627 1615i         0000 0001   mICSYS_LATQ:        equ    %00000001
 1628 1616i         0000 0002   mICSYS_BUFEN:       equ    %00000010
 1629 1617i         0000 0004   mICSYS_PACMX:       equ    %00000100
 1630 1618i         0000 0008   mICSYS_TFMOD:       equ    %00001000
 1631 1619i         0000 0010   mICSYS_SH04:        equ    %00010000
 1632 1620i         0000 0020   mICSYS_SH15:        equ    %00100000
 1633 1621i         0000 0040   mICSYS_SH26:        equ    %01000000
 1634 1622i         0000 0080   mICSYS_SH37:        equ    %10000000
 1635 1623i                     
 1636 1624i                     
 1637 1625i                     ;*** PBCTL - 16-Bit Pulse Accumulator B Control Register; 0x00000070 ***
 1638 1626i         0000 0070   PBCTL:              equ    $00000070                                ;*** PBCTL - 16-Bit Pulse Accumulator B Control Register; 0x0000
 1639 1627i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1640 1628i         0000 0001   PBCTL_PBOVI:        equ    1                                         ; Pulse Accumulator B Overflow Interrupt enable
 1641 1629i         0000 0006   PBCTL_PBEN:         equ    6                                         ; Pulse Accumulator B System Enable
 1642 1630i                     ; bit position masks
 1643 1631i         0000 0002   mPBCTL_PBOVI:       equ    %00000010
 1644 1632i         0000 0040   mPBCTL_PBEN:        equ    %01000000
 1645 1633i                     
 1646 1634i                     
 1647 1635i                     ;*** PBFLG - Pulse Accumulator B Flag Register; 0x00000071 ***
 1648 1636i         0000 0071   PBFLG:              equ    $00000071                                ;*** PBFLG - Pulse Accumulator B Flag Register; 0x00000071 ***
 1649 1637i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1650 1638i         0000 0001   PBFLG_PBOVF:        equ    1                                         ; Pulse Accumulator B Overflow Flag
 1651 1639i                     ; bit position masks
 1652 1640i         0000 0002   mPBFLG_PBOVF:       equ    %00000010
 1653 1641i                     
 1654 1642i                     
 1655 1643i                     ;*** PA32H - 8-Bit Pulse Accumulators Holding 32 Register; 0x00000072 ***
 1656 1644i         0000 0072   PA32H:              equ    $00000072                                ;*** PA32H - 8-Bit Pulse Accumulators Holding 32 Register; 0x000
 1657 1645i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1658 1646i         0000 0000   PA32H_BIT0:         equ    0                                         ; Pulse Accumulator Bit 0
 1659 1647i         0000 0001   PA32H_BIT1:         equ    1                                         ; Pulse Accumulator Bit 1
 1660 1648i         0000 0002   PA32H_BIT2:         equ    2                                         ; Pulse Accumulator Bit 2
 1661 1649i         0000 0003   PA32H_BIT3:         equ    3                                         ; Pulse Accumulator Bit 3
 1662 1650i         0000 0004   PA32H_BIT4:         equ    4                                         ; Pulse Accumulator Bit 4
 1663 1651i         0000 0005   PA32H_BIT5:         equ    5                                         ; Pulse Accumulator Bit 5
 1664 1652i         0000 0006   PA32H_BIT6:         equ    6                                         ; Pulse Accumulator Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1665 1653i         0000 0007   PA32H_BIT7:         equ    7                                         ; Pulse Accumulator Bit 7
 1666 1654i         0000 0008   PA32H_BIT8:         equ    8                                         ; Pulse Accumulator Bit 8
 1667 1655i         0000 0009   PA32H_BIT9:         equ    9                                         ; Pulse Accumulator Bit 9
 1668 1656i         0000 000A   PA32H_BIT10:        equ    10                                        ; Pulse Accumulator Bit 10
 1669 1657i         0000 000B   PA32H_BIT11:        equ    11                                        ; Pulse Accumulator Bit 11
 1670 1658i         0000 000C   PA32H_BIT12:        equ    12                                        ; Pulse Accumulator Bit 12
 1671 1659i         0000 000D   PA32H_BIT13:        equ    13                                        ; Pulse Accumulator Bit 13
 1672 1660i         0000 000E   PA32H_BIT14:        equ    14                                        ; Pulse Accumulator Bit 14
 1673 1661i         0000 000F   PA32H_BIT15:        equ    15                                        ; Pulse Accumulator Bit 15
 1674 1662i                     ; bit position masks
 1675 1663i         0000 0001   mPA32H_BIT0:        equ    %00000001
 1676 1664i         0000 0002   mPA32H_BIT1:        equ    %00000010
 1677 1665i         0000 0004   mPA32H_BIT2:        equ    %00000100
 1678 1666i         0000 0008   mPA32H_BIT3:        equ    %00001000
 1679 1667i         0000 0010   mPA32H_BIT4:        equ    %00010000
 1680 1668i         0000 0020   mPA32H_BIT5:        equ    %00100000
 1681 1669i         0000 0040   mPA32H_BIT6:        equ    %01000000
 1682 1670i         0000 0080   mPA32H_BIT7:        equ    %10000000
 1683 1671i         0000 0100   mPA32H_BIT8:        equ    %100000000
 1684 1672i         0000 0200   mPA32H_BIT9:        equ    %1000000000
 1685 1673i         0000 0400   mPA32H_BIT10:       equ    %10000000000
 1686 1674i         0000 0800   mPA32H_BIT11:       equ    %100000000000
 1687 1675i         0000 1000   mPA32H_BIT12:       equ    %1000000000000
 1688 1676i         0000 2000   mPA32H_BIT13:       equ    %10000000000000
 1689 1677i         0000 4000   mPA32H_BIT14:       equ    %100000000000000
 1690 1678i         0000 8000   mPA32H_BIT15:       equ    %1000000000000000
 1691 1679i                     
 1692 1680i                     
 1693 1681i                     ;*** PA3H - 8-Bit Pulse Accumulators Holding 3 Register; 0x00000072 ***
 1694 1682i         0000 0072   PA3H:               equ    $00000072                                ;*** PA3H - 8-Bit Pulse Accumulators Holding 3 Register; 0x00000
 1695 1683i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1696 1684i         0000 0000   PA3H_BIT0:          equ    0                                         ; Pulse Accumulator Bit 0
 1697 1685i         0000 0001   PA3H_BIT1:          equ    1                                         ; Pulse Accumulator Bit 1
 1698 1686i         0000 0002   PA3H_BIT2:          equ    2                                         ; Pulse Accumulator Bit 2
 1699 1687i         0000 0003   PA3H_BIT3:          equ    3                                         ; Pulse Accumulator Bit 3
 1700 1688i         0000 0004   PA3H_BIT4:          equ    4                                         ; Pulse Accumulator Bit 4
 1701 1689i         0000 0005   PA3H_BIT5:          equ    5                                         ; Pulse Accumulator Bit 5
 1702 1690i         0000 0006   PA3H_BIT6:          equ    6                                         ; Pulse Accumulator Bit 6
 1703 1691i         0000 0007   PA3H_BIT7:          equ    7                                         ; Pulse Accumulator Bit 7
 1704 1692i                     ; bit position masks
 1705 1693i         0000 0001   mPA3H_BIT0:         equ    %00000001
 1706 1694i         0000 0002   mPA3H_BIT1:         equ    %00000010
 1707 1695i         0000 0004   mPA3H_BIT2:         equ    %00000100
 1708 1696i         0000 0008   mPA3H_BIT3:         equ    %00001000
 1709 1697i         0000 0010   mPA3H_BIT4:         equ    %00010000
 1710 1698i         0000 0020   mPA3H_BIT5:         equ    %00100000
 1711 1699i         0000 0040   mPA3H_BIT6:         equ    %01000000
 1712 1700i         0000 0080   mPA3H_BIT7:         equ    %10000000
 1713 1701i                     
 1714 1702i                     
 1715 1703i                     ;*** PA2H - 8-Bit Pulse Accumulators Holding 2 Register; 0x00000073 ***
 1716 1704i         0000 0073   PA2H:               equ    $00000073                                ;*** PA2H - 8-Bit Pulse Accumulators Holding 2 Register; 0x00000
 1717 1705i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1718 1706i         0000 0000   PA2H_BIT0:          equ    0                                         ; Pulse Accumulator Bit 0
 1719 1707i         0000 0001   PA2H_BIT1:          equ    1                                         ; Pulse Accumulator Bit 1
 1720 1708i         0000 0002   PA2H_BIT2:          equ    2                                         ; Pulse Accumulator Bit 2
 1721 1709i         0000 0003   PA2H_BIT3:          equ    3                                         ; Pulse Accumulator Bit 3
 1722 1710i         0000 0004   PA2H_BIT4:          equ    4                                         ; Pulse Accumulator Bit 4
 1723 1711i         0000 0005   PA2H_BIT5:          equ    5                                         ; Pulse Accumulator Bit 5
 1724 1712i         0000 0006   PA2H_BIT6:          equ    6                                         ; Pulse Accumulator Bit 6
 1725 1713i         0000 0007   PA2H_BIT7:          equ    7                                         ; Pulse Accumulator Bit 7
 1726 1714i                     ; bit position masks
 1727 1715i         0000 0001   mPA2H_BIT0:         equ    %00000001
 1728 1716i         0000 0002   mPA2H_BIT1:         equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1729 1717i         0000 0004   mPA2H_BIT2:         equ    %00000100
 1730 1718i         0000 0008   mPA2H_BIT3:         equ    %00001000
 1731 1719i         0000 0010   mPA2H_BIT4:         equ    %00010000
 1732 1720i         0000 0020   mPA2H_BIT5:         equ    %00100000
 1733 1721i         0000 0040   mPA2H_BIT6:         equ    %01000000
 1734 1722i         0000 0080   mPA2H_BIT7:         equ    %10000000
 1735 1723i                     
 1736 1724i                     
 1737 1725i                     ;*** PA10H - 8-Bit Pulse Accumulators Holding 10 Register; 0x00000074 ***
 1738 1726i         0000 0074   PA10H:              equ    $00000074                                ;*** PA10H - 8-Bit Pulse Accumulators Holding 10 Register; 0x000
 1739 1727i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1740 1728i         0000 0000   PA10H_BIT0:         equ    0                                         ; Pulse Accumulator Bit 0
 1741 1729i         0000 0001   PA10H_BIT1:         equ    1                                         ; Pulse Accumulator Bit 1
 1742 1730i         0000 0002   PA10H_BIT2:         equ    2                                         ; Pulse Accumulator Bit 2
 1743 1731i         0000 0003   PA10H_BIT3:         equ    3                                         ; Pulse Accumulator Bit 3
 1744 1732i         0000 0004   PA10H_BIT4:         equ    4                                         ; Pulse Accumulator Bit 4
 1745 1733i         0000 0005   PA10H_BIT5:         equ    5                                         ; Pulse Accumulator Bit 5
 1746 1734i         0000 0006   PA10H_BIT6:         equ    6                                         ; Pulse Accumulator Bit 6
 1747 1735i         0000 0007   PA10H_BIT7:         equ    7                                         ; Pulse Accumulator Bit 7
 1748 1736i         0000 0008   PA10H_BIT8:         equ    8                                         ; Pulse Accumulator Bit 8
 1749 1737i         0000 0009   PA10H_BIT9:         equ    9                                         ; Pulse Accumulator Bit 9
 1750 1738i         0000 000A   PA10H_BIT10:        equ    10                                        ; Pulse Accumulator Bit 10
 1751 1739i         0000 000B   PA10H_BIT11:        equ    11                                        ; Pulse Accumulator Bit 11
 1752 1740i         0000 000C   PA10H_BIT12:        equ    12                                        ; Pulse Accumulator Bit 12
 1753 1741i         0000 000D   PA10H_BIT13:        equ    13                                        ; Pulse Accumulator Bit 13
 1754 1742i         0000 000E   PA10H_BIT14:        equ    14                                        ; Pulse Accumulator Bit 14
 1755 1743i         0000 000F   PA10H_BIT15:        equ    15                                        ; Pulse Accumulator Bit 15
 1756 1744i                     ; bit position masks
 1757 1745i         0000 0001   mPA10H_BIT0:        equ    %00000001
 1758 1746i         0000 0002   mPA10H_BIT1:        equ    %00000010
 1759 1747i         0000 0004   mPA10H_BIT2:        equ    %00000100
 1760 1748i         0000 0008   mPA10H_BIT3:        equ    %00001000
 1761 1749i         0000 0010   mPA10H_BIT4:        equ    %00010000
 1762 1750i         0000 0020   mPA10H_BIT5:        equ    %00100000
 1763 1751i         0000 0040   mPA10H_BIT6:        equ    %01000000
 1764 1752i         0000 0080   mPA10H_BIT7:        equ    %10000000
 1765 1753i         0000 0100   mPA10H_BIT8:        equ    %100000000
 1766 1754i         0000 0200   mPA10H_BIT9:        equ    %1000000000
 1767 1755i         0000 0400   mPA10H_BIT10:       equ    %10000000000
 1768 1756i         0000 0800   mPA10H_BIT11:       equ    %100000000000
 1769 1757i         0000 1000   mPA10H_BIT12:       equ    %1000000000000
 1770 1758i         0000 2000   mPA10H_BIT13:       equ    %10000000000000
 1771 1759i         0000 4000   mPA10H_BIT14:       equ    %100000000000000
 1772 1760i         0000 8000   mPA10H_BIT15:       equ    %1000000000000000
 1773 1761i                     
 1774 1762i                     
 1775 1763i                     ;*** PA1H - 8-Bit Pulse Accumulators Holding 1 Register; 0x00000074 ***
 1776 1764i         0000 0074   PA1H:               equ    $00000074                                ;*** PA1H - 8-Bit Pulse Accumulators Holding 1 Register; 0x00000
 1777 1765i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1778 1766i         0000 0000   PA1H_BIT0:          equ    0                                         ; Pulse Accumulator Bit 0
 1779 1767i         0000 0001   PA1H_BIT1:          equ    1                                         ; Pulse Accumulator Bit 1
 1780 1768i         0000 0002   PA1H_BIT2:          equ    2                                         ; Pulse Accumulator Bit 2
 1781 1769i         0000 0003   PA1H_BIT3:          equ    3                                         ; Pulse Accumulator Bit 3
 1782 1770i         0000 0004   PA1H_BIT4:          equ    4                                         ; Pulse Accumulator Bit 4
 1783 1771i         0000 0005   PA1H_BIT5:          equ    5                                         ; Pulse Accumulator Bit 5
 1784 1772i         0000 0006   PA1H_BIT6:          equ    6                                         ; Pulse Accumulator Bit 6
 1785 1773i         0000 0007   PA1H_BIT7:          equ    7                                         ; Pulse Accumulator Bit 7
 1786 1774i                     ; bit position masks
 1787 1775i         0000 0001   mPA1H_BIT0:         equ    %00000001
 1788 1776i         0000 0002   mPA1H_BIT1:         equ    %00000010
 1789 1777i         0000 0004   mPA1H_BIT2:         equ    %00000100
 1790 1778i         0000 0008   mPA1H_BIT3:         equ    %00001000
 1791 1779i         0000 0010   mPA1H_BIT4:         equ    %00010000
 1792 1780i         0000 0020   mPA1H_BIT5:         equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1793 1781i         0000 0040   mPA1H_BIT6:         equ    %01000000
 1794 1782i         0000 0080   mPA1H_BIT7:         equ    %10000000
 1795 1783i                     
 1796 1784i                     
 1797 1785i                     ;*** PA0H - 8-Bit Pulse Accumulators Holding 0 Register; 0x00000075 ***
 1798 1786i         0000 0075   PA0H:               equ    $00000075                                ;*** PA0H - 8-Bit Pulse Accumulators Holding 0 Register; 0x00000
 1799 1787i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1800 1788i         0000 0000   PA0H_BIT0:          equ    0                                         ; Pulse Accumulator Bit 0
 1801 1789i         0000 0001   PA0H_BIT1:          equ    1                                         ; Pulse Accumulator Bit 1
 1802 1790i         0000 0002   PA0H_BIT2:          equ    2                                         ; Pulse Accumulator Bit 2
 1803 1791i         0000 0003   PA0H_BIT3:          equ    3                                         ; Pulse Accumulator Bit 3
 1804 1792i         0000 0004   PA0H_BIT4:          equ    4                                         ; Pulse Accumulator Bit 4
 1805 1793i         0000 0005   PA0H_BIT5:          equ    5                                         ; Pulse Accumulator Bit 5
 1806 1794i         0000 0006   PA0H_BIT6:          equ    6                                         ; Pulse Accumulator Bit 6
 1807 1795i         0000 0007   PA0H_BIT7:          equ    7                                         ; Pulse Accumulator Bit 7
 1808 1796i                     ; bit position masks
 1809 1797i         0000 0001   mPA0H_BIT0:         equ    %00000001
 1810 1798i         0000 0002   mPA0H_BIT1:         equ    %00000010
 1811 1799i         0000 0004   mPA0H_BIT2:         equ    %00000100
 1812 1800i         0000 0008   mPA0H_BIT3:         equ    %00001000
 1813 1801i         0000 0010   mPA0H_BIT4:         equ    %00010000
 1814 1802i         0000 0020   mPA0H_BIT5:         equ    %00100000
 1815 1803i         0000 0040   mPA0H_BIT6:         equ    %01000000
 1816 1804i         0000 0080   mPA0H_BIT7:         equ    %10000000
 1817 1805i                     
 1818 1806i                     
 1819 1807i                     ;*** MCCNT - Modulus Down-Counter Count Register; 0x00000076 ***
 1820 1808i         0000 0076   MCCNT:              equ    $00000076                                ;*** MCCNT - Modulus Down-Counter Count Register; 0x00000076 ***
 1821 1809i                     
 1822 1810i                     
 1823 1811i                     ;*** MCCNThi - Modulus Down-Counter Count Register High; 0x00000076 ***
 1824 1812i         0000 0076   MCCNThi:            equ    $00000076                                ;*** MCCNThi - Modulus Down-Counter Count Register High; 0x00000
 1825 1813i                     
 1826 1814i                     
 1827 1815i                     ;*** MCCNTlo - Modulus Down-Counter Count Register Low; 0x00000077 ***
 1828 1816i         0000 0077   MCCNTlo:            equ    $00000077                                ;*** MCCNTlo - Modulus Down-Counter Count Register Low; 0x000000
 1829 1817i                     
 1830 1818i                     
 1831 1819i                     ;*** TC0H - Timer Input Capture Holding Registers 0; 0x00000078 ***
 1832 1820i         0000 0078   TC0H:               equ    $00000078                                ;*** TC0H - Timer Input Capture Holding Registers 0; 0x00000078 
 1833 1821i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1834 1822i         0000 0000   TC0H_BIT0:          equ    0                                         ; Timer Input Capture Holding Bit 0
 1835 1823i         0000 0001   TC0H_BIT1:          equ    1                                         ; Timer Input Capture Holding Bit 1
 1836 1824i         0000 0002   TC0H_BIT2:          equ    2                                         ; Timer Input Capture Holding Bit 2
 1837 1825i         0000 0003   TC0H_BIT3:          equ    3                                         ; Timer Input Capture Holding Bit 3
 1838 1826i         0000 0004   TC0H_BIT4:          equ    4                                         ; Timer Input Capture Holding Bit 4
 1839 1827i         0000 0005   TC0H_BIT5:          equ    5                                         ; Timer Input Capture Holding Bit 5
 1840 1828i         0000 0006   TC0H_BIT6:          equ    6                                         ; Timer Input Capture Holding Bit 6
 1841 1829i         0000 0007   TC0H_BIT7:          equ    7                                         ; Timer Input Capture Holding Bit 7
 1842 1830i         0000 0008   TC0H_BIT8:          equ    8                                         ; Timer Input Capture Holding Bit 8
 1843 1831i         0000 0009   TC0H_BIT9:          equ    9                                         ; Timer Input Capture Holding Bit 9
 1844 1832i         0000 000A   TC0H_BIT10:         equ    10                                        ; Timer Input Capture Holding Bit 10
 1845 1833i         0000 000B   TC0H_BIT11:         equ    11                                        ; Timer Input Capture Holding Bit 11
 1846 1834i         0000 000C   TC0H_BIT12:         equ    12                                        ; Timer Input Capture Holding Bit 12
 1847 1835i         0000 000D   TC0H_BIT13:         equ    13                                        ; Timer Input Capture Holding Bit 13
 1848 1836i         0000 000E   TC0H_BIT14:         equ    14                                        ; Timer Input Capture Holding Bit 14
 1849 1837i         0000 000F   TC0H_BIT15:         equ    15                                        ; Timer Input Capture Holding Bit 15
 1850 1838i                     ; bit position masks
 1851 1839i         0000 0001   mTC0H_BIT0:         equ    %00000001
 1852 1840i         0000 0002   mTC0H_BIT1:         equ    %00000010
 1853 1841i         0000 0004   mTC0H_BIT2:         equ    %00000100
 1854 1842i         0000 0008   mTC0H_BIT3:         equ    %00001000
 1855 1843i         0000 0010   mTC0H_BIT4:         equ    %00010000
 1856 1844i         0000 0020   mTC0H_BIT5:         equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1857 1845i         0000 0040   mTC0H_BIT6:         equ    %01000000
 1858 1846i         0000 0080   mTC0H_BIT7:         equ    %10000000
 1859 1847i         0000 0100   mTC0H_BIT8:         equ    %100000000
 1860 1848i         0000 0200   mTC0H_BIT9:         equ    %1000000000
 1861 1849i         0000 0400   mTC0H_BIT10:        equ    %10000000000
 1862 1850i         0000 0800   mTC0H_BIT11:        equ    %100000000000
 1863 1851i         0000 1000   mTC0H_BIT12:        equ    %1000000000000
 1864 1852i         0000 2000   mTC0H_BIT13:        equ    %10000000000000
 1865 1853i         0000 4000   mTC0H_BIT14:        equ    %100000000000000
 1866 1854i         0000 8000   mTC0H_BIT15:        equ    %1000000000000000
 1867 1855i                     
 1868 1856i                     
 1869 1857i                     ;*** TC0Hhi - Timer Input Capture Holding Registers 0 High; 0x00000078 ***
 1870 1858i         0000 0078   TC0Hhi:             equ    $00000078                                ;*** TC0Hhi - Timer Input Capture Holding Registers 0 High; 0x00
 1871 1859i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1872 1860i         0000 0000   TC0Hhi_BIT8:        equ    0                                         ; Timer Input Capture Holding Bit 8
 1873 1861i         0000 0001   TC0Hhi_BIT9:        equ    1                                         ; Timer Input Capture Holding Bit 9
 1874 1862i         0000 0002   TC0Hhi_BIT10:       equ    2                                         ; Timer Input Capture Holding Bit 10
 1875 1863i         0000 0003   TC0Hhi_BIT11:       equ    3                                         ; Timer Input Capture Holding Bit 11
 1876 1864i         0000 0004   TC0Hhi_BIT12:       equ    4                                         ; Timer Input Capture Holding Bit 12
 1877 1865i         0000 0005   TC0Hhi_BIT13:       equ    5                                         ; Timer Input Capture Holding Bit 13
 1878 1866i         0000 0006   TC0Hhi_BIT14:       equ    6                                         ; Timer Input Capture Holding Bit 14
 1879 1867i         0000 0007   TC0Hhi_BIT15:       equ    7                                         ; Timer Input Capture Holding Bit 15
 1880 1868i                     ; bit position masks
 1881 1869i         0000 0001   mTC0Hhi_BIT8:       equ    %00000001
 1882 1870i         0000 0002   mTC0Hhi_BIT9:       equ    %00000010
 1883 1871i         0000 0004   mTC0Hhi_BIT10:      equ    %00000100
 1884 1872i         0000 0008   mTC0Hhi_BIT11:      equ    %00001000
 1885 1873i         0000 0010   mTC0Hhi_BIT12:      equ    %00010000
 1886 1874i         0000 0020   mTC0Hhi_BIT13:      equ    %00100000
 1887 1875i         0000 0040   mTC0Hhi_BIT14:      equ    %01000000
 1888 1876i         0000 0080   mTC0Hhi_BIT15:      equ    %10000000
 1889 1877i                     
 1890 1878i                     
 1891 1879i                     ;*** TC0Hlo - Timer Input Capture Holding Registers 0 Low; 0x00000079 ***
 1892 1880i         0000 0079   TC0Hlo:             equ    $00000079                                ;*** TC0Hlo - Timer Input Capture Holding Registers 0 Low; 0x000
 1893 1881i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1894 1882i         0000 0000   TC0Hlo_BIT0:        equ    0                                         ; Timer Input Capture Holding Bit 0
 1895 1883i         0000 0001   TC0Hlo_BIT1:        equ    1                                         ; Timer Input Capture Holding Bit 1
 1896 1884i         0000 0002   TC0Hlo_BIT2:        equ    2                                         ; Timer Input Capture Holding Bit 2
 1897 1885i         0000 0003   TC0Hlo_BIT3:        equ    3                                         ; Timer Input Capture Holding Bit 3
 1898 1886i         0000 0004   TC0Hlo_BIT4:        equ    4                                         ; Timer Input Capture Holding Bit 4
 1899 1887i         0000 0005   TC0Hlo_BIT5:        equ    5                                         ; Timer Input Capture Holding Bit 5
 1900 1888i         0000 0006   TC0Hlo_BIT6:        equ    6                                         ; Timer Input Capture Holding Bit 6
 1901 1889i         0000 0007   TC0Hlo_BIT7:        equ    7                                         ; Timer Input Capture Holding Bit 7
 1902 1890i                     ; bit position masks
 1903 1891i         0000 0001   mTC0Hlo_BIT0:       equ    %00000001
 1904 1892i         0000 0002   mTC0Hlo_BIT1:       equ    %00000010
 1905 1893i         0000 0004   mTC0Hlo_BIT2:       equ    %00000100
 1906 1894i         0000 0008   mTC0Hlo_BIT3:       equ    %00001000
 1907 1895i         0000 0010   mTC0Hlo_BIT4:       equ    %00010000
 1908 1896i         0000 0020   mTC0Hlo_BIT5:       equ    %00100000
 1909 1897i         0000 0040   mTC0Hlo_BIT6:       equ    %01000000
 1910 1898i         0000 0080   mTC0Hlo_BIT7:       equ    %10000000
 1911 1899i                     
 1912 1900i                     
 1913 1901i                     ;*** TC1H - Timer Input Capture Holding Registers 1; 0x0000007A ***
 1914 1902i         0000 007A   TC1H:               equ    $0000007A                                ;*** TC1H - Timer Input Capture Holding Registers 1; 0x0000007A 
 1915 1903i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1916 1904i         0000 0000   TC1H_BIT0:          equ    0                                         ; Timer Input Capture Holding Bit 0
 1917 1905i         0000 0001   TC1H_BIT1:          equ    1                                         ; Timer Input Capture Holding Bit 1
 1918 1906i         0000 0002   TC1H_BIT2:          equ    2                                         ; Timer Input Capture Holding Bit 2
 1919 1907i         0000 0003   TC1H_BIT3:          equ    3                                         ; Timer Input Capture Holding Bit 3
 1920 1908i         0000 0004   TC1H_BIT4:          equ    4                                         ; Timer Input Capture Holding Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1921 1909i         0000 0005   TC1H_BIT5:          equ    5                                         ; Timer Input Capture Holding Bit 5
 1922 1910i         0000 0006   TC1H_BIT6:          equ    6                                         ; Timer Input Capture Holding Bit 6
 1923 1911i         0000 0007   TC1H_BIT7:          equ    7                                         ; Timer Input Capture Holding Bit 7
 1924 1912i         0000 0008   TC1H_BIT8:          equ    8                                         ; Timer Input Capture Holding Bit 8
 1925 1913i         0000 0009   TC1H_BIT9:          equ    9                                         ; Timer Input Capture Holding Bit 9
 1926 1914i         0000 000A   TC1H_BIT10:         equ    10                                        ; Timer Input Capture Holding Bit 10
 1927 1915i         0000 000B   TC1H_BIT11:         equ    11                                        ; Timer Input Capture Holding Bit 11
 1928 1916i         0000 000C   TC1H_BIT12:         equ    12                                        ; Timer Input Capture Holding Bit 12
 1929 1917i         0000 000D   TC1H_BIT13:         equ    13                                        ; Timer Input Capture Holding Bit 13
 1930 1918i         0000 000E   TC1H_BIT14:         equ    14                                        ; Timer Input Capture Holding Bit 14
 1931 1919i         0000 000F   TC1H_BIT15:         equ    15                                        ; Timer Input Capture Holding Bit 15
 1932 1920i                     ; bit position masks
 1933 1921i         0000 0001   mTC1H_BIT0:         equ    %00000001
 1934 1922i         0000 0002   mTC1H_BIT1:         equ    %00000010
 1935 1923i         0000 0004   mTC1H_BIT2:         equ    %00000100
 1936 1924i         0000 0008   mTC1H_BIT3:         equ    %00001000
 1937 1925i         0000 0010   mTC1H_BIT4:         equ    %00010000
 1938 1926i         0000 0020   mTC1H_BIT5:         equ    %00100000
 1939 1927i         0000 0040   mTC1H_BIT6:         equ    %01000000
 1940 1928i         0000 0080   mTC1H_BIT7:         equ    %10000000
 1941 1929i         0000 0100   mTC1H_BIT8:         equ    %100000000
 1942 1930i         0000 0200   mTC1H_BIT9:         equ    %1000000000
 1943 1931i         0000 0400   mTC1H_BIT10:        equ    %10000000000
 1944 1932i         0000 0800   mTC1H_BIT11:        equ    %100000000000
 1945 1933i         0000 1000   mTC1H_BIT12:        equ    %1000000000000
 1946 1934i         0000 2000   mTC1H_BIT13:        equ    %10000000000000
 1947 1935i         0000 4000   mTC1H_BIT14:        equ    %100000000000000
 1948 1936i         0000 8000   mTC1H_BIT15:        equ    %1000000000000000
 1949 1937i                     
 1950 1938i                     
 1951 1939i                     ;*** TC1Hhi - Timer Input Capture Holding Registers 1 High; 0x0000007A ***
 1952 1940i         0000 007A   TC1Hhi:             equ    $0000007A                                ;*** TC1Hhi - Timer Input Capture Holding Registers 1 High; 0x00
 1953 1941i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1954 1942i         0000 0000   TC1Hhi_BIT8:        equ    0                                         ; Timer Input Capture Holding Bit 8
 1955 1943i         0000 0001   TC1Hhi_BIT9:        equ    1                                         ; Timer Input Capture Holding Bit 9
 1956 1944i         0000 0002   TC1Hhi_BIT10:       equ    2                                         ; Timer Input Capture Holding Bit 10
 1957 1945i         0000 0003   TC1Hhi_BIT11:       equ    3                                         ; Timer Input Capture Holding Bit 11
 1958 1946i         0000 0004   TC1Hhi_BIT12:       equ    4                                         ; Timer Input Capture Holding Bit 12
 1959 1947i         0000 0005   TC1Hhi_BIT13:       equ    5                                         ; Timer Input Capture Holding Bit 13
 1960 1948i         0000 0006   TC1Hhi_BIT14:       equ    6                                         ; Timer Input Capture Holding Bit 14
 1961 1949i         0000 0007   TC1Hhi_BIT15:       equ    7                                         ; Timer Input Capture Holding Bit 15
 1962 1950i                     ; bit position masks
 1963 1951i         0000 0001   mTC1Hhi_BIT8:       equ    %00000001
 1964 1952i         0000 0002   mTC1Hhi_BIT9:       equ    %00000010
 1965 1953i         0000 0004   mTC1Hhi_BIT10:      equ    %00000100
 1966 1954i         0000 0008   mTC1Hhi_BIT11:      equ    %00001000
 1967 1955i         0000 0010   mTC1Hhi_BIT12:      equ    %00010000
 1968 1956i         0000 0020   mTC1Hhi_BIT13:      equ    %00100000
 1969 1957i         0000 0040   mTC1Hhi_BIT14:      equ    %01000000
 1970 1958i         0000 0080   mTC1Hhi_BIT15:      equ    %10000000
 1971 1959i                     
 1972 1960i                     
 1973 1961i                     ;*** TC1Hlo - Timer Input Capture Holding Registers 1 Low; 0x0000007B ***
 1974 1962i         0000 007B   TC1Hlo:             equ    $0000007B                                ;*** TC1Hlo - Timer Input Capture Holding Registers 1 Low; 0x000
 1975 1963i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1976 1964i         0000 0000   TC1Hlo_BIT0:        equ    0                                         ; Timer Input Capture Holding Bit 0
 1977 1965i         0000 0001   TC1Hlo_BIT1:        equ    1                                         ; Timer Input Capture Holding Bit 1
 1978 1966i         0000 0002   TC1Hlo_BIT2:        equ    2                                         ; Timer Input Capture Holding Bit 2
 1979 1967i         0000 0003   TC1Hlo_BIT3:        equ    3                                         ; Timer Input Capture Holding Bit 3
 1980 1968i         0000 0004   TC1Hlo_BIT4:        equ    4                                         ; Timer Input Capture Holding Bit 4
 1981 1969i         0000 0005   TC1Hlo_BIT5:        equ    5                                         ; Timer Input Capture Holding Bit 5
 1982 1970i         0000 0006   TC1Hlo_BIT6:        equ    6                                         ; Timer Input Capture Holding Bit 6
 1983 1971i         0000 0007   TC1Hlo_BIT7:        equ    7                                         ; Timer Input Capture Holding Bit 7
 1984 1972i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 1985 1973i         0000 0001   mTC1Hlo_BIT0:       equ    %00000001
 1986 1974i         0000 0002   mTC1Hlo_BIT1:       equ    %00000010
 1987 1975i         0000 0004   mTC1Hlo_BIT2:       equ    %00000100
 1988 1976i         0000 0008   mTC1Hlo_BIT3:       equ    %00001000
 1989 1977i         0000 0010   mTC1Hlo_BIT4:       equ    %00010000
 1990 1978i         0000 0020   mTC1Hlo_BIT5:       equ    %00100000
 1991 1979i         0000 0040   mTC1Hlo_BIT6:       equ    %01000000
 1992 1980i         0000 0080   mTC1Hlo_BIT7:       equ    %10000000
 1993 1981i                     
 1994 1982i                     
 1995 1983i                     ;*** TC2H - Timer Input Capture Holding Registers 2; 0x0000007C ***
 1996 1984i         0000 007C   TC2H:               equ    $0000007C                                ;*** TC2H - Timer Input Capture Holding Registers 2; 0x0000007C 
 1997 1985i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 1998 1986i         0000 0000   TC2H_BIT0:          equ    0                                         ; Timer Input Capture Holding Bit 0
 1999 1987i         0000 0001   TC2H_BIT1:          equ    1                                         ; Timer Input Capture Holding Bit 1
 2000 1988i         0000 0002   TC2H_BIT2:          equ    2                                         ; Timer Input Capture Holding Bit 2
 2001 1989i         0000 0003   TC2H_BIT3:          equ    3                                         ; Timer Input Capture Holding Bit 3
 2002 1990i         0000 0004   TC2H_BIT4:          equ    4                                         ; Timer Input Capture Holding Bit 4
 2003 1991i         0000 0005   TC2H_BIT5:          equ    5                                         ; Timer Input Capture Holding Bit 5
 2004 1992i         0000 0006   TC2H_BIT6:          equ    6                                         ; Timer Input Capture Holding Bit 6
 2005 1993i         0000 0007   TC2H_BIT7:          equ    7                                         ; Timer Input Capture Holding Bit 7
 2006 1994i         0000 0008   TC2H_BIT8:          equ    8                                         ; Timer Input Capture Holding Bit 8
 2007 1995i         0000 0009   TC2H_BIT9:          equ    9                                         ; Timer Input Capture Holding Bit 9
 2008 1996i         0000 000A   TC2H_BIT10:         equ    10                                        ; Timer Input Capture Holding Bit 10
 2009 1997i         0000 000B   TC2H_BIT11:         equ    11                                        ; Timer Input Capture Holding Bit 11
 2010 1998i         0000 000C   TC2H_BIT12:         equ    12                                        ; Timer Input Capture Holding Bit 12
 2011 1999i         0000 000D   TC2H_BIT13:         equ    13                                        ; Timer Input Capture Holding Bit 13
 2012 2000i         0000 000E   TC2H_BIT14:         equ    14                                        ; Timer Input Capture Holding Bit 14
 2013 2001i         0000 000F   TC2H_BIT15:         equ    15                                        ; Timer Input Capture Holding Bit 15
 2014 2002i                     ; bit position masks
 2015 2003i         0000 0001   mTC2H_BIT0:         equ    %00000001
 2016 2004i         0000 0002   mTC2H_BIT1:         equ    %00000010
 2017 2005i         0000 0004   mTC2H_BIT2:         equ    %00000100
 2018 2006i         0000 0008   mTC2H_BIT3:         equ    %00001000
 2019 2007i         0000 0010   mTC2H_BIT4:         equ    %00010000
 2020 2008i         0000 0020   mTC2H_BIT5:         equ    %00100000
 2021 2009i         0000 0040   mTC2H_BIT6:         equ    %01000000
 2022 2010i         0000 0080   mTC2H_BIT7:         equ    %10000000
 2023 2011i         0000 0100   mTC2H_BIT8:         equ    %100000000
 2024 2012i         0000 0200   mTC2H_BIT9:         equ    %1000000000
 2025 2013i         0000 0400   mTC2H_BIT10:        equ    %10000000000
 2026 2014i         0000 0800   mTC2H_BIT11:        equ    %100000000000
 2027 2015i         0000 1000   mTC2H_BIT12:        equ    %1000000000000
 2028 2016i         0000 2000   mTC2H_BIT13:        equ    %10000000000000
 2029 2017i         0000 4000   mTC2H_BIT14:        equ    %100000000000000
 2030 2018i         0000 8000   mTC2H_BIT15:        equ    %1000000000000000
 2031 2019i                     
 2032 2020i                     
 2033 2021i                     ;*** TC2Hhi - Timer Input Capture Holding Registers 2 High; 0x0000007C ***
 2034 2022i         0000 007C   TC2Hhi:             equ    $0000007C                                ;*** TC2Hhi - Timer Input Capture Holding Registers 2 High; 0x00
 2035 2023i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2036 2024i         0000 0000   TC2Hhi_BIT8:        equ    0                                         ; Timer Input Capture Holding Bit 8
 2037 2025i         0000 0001   TC2Hhi_BIT9:        equ    1                                         ; Timer Input Capture Holding Bit 9
 2038 2026i         0000 0002   TC2Hhi_BIT10:       equ    2                                         ; Timer Input Capture Holding Bit 10
 2039 2027i         0000 0003   TC2Hhi_BIT11:       equ    3                                         ; Timer Input Capture Holding Bit 11
 2040 2028i         0000 0004   TC2Hhi_BIT12:       equ    4                                         ; Timer Input Capture Holding Bit 12
 2041 2029i         0000 0005   TC2Hhi_BIT13:       equ    5                                         ; Timer Input Capture Holding Bit 13
 2042 2030i         0000 0006   TC2Hhi_BIT14:       equ    6                                         ; Timer Input Capture Holding Bit 14
 2043 2031i         0000 0007   TC2Hhi_BIT15:       equ    7                                         ; Timer Input Capture Holding Bit 15
 2044 2032i                     ; bit position masks
 2045 2033i         0000 0001   mTC2Hhi_BIT8:       equ    %00000001
 2046 2034i         0000 0002   mTC2Hhi_BIT9:       equ    %00000010
 2047 2035i         0000 0004   mTC2Hhi_BIT10:      equ    %00000100
 2048 2036i         0000 0008   mTC2Hhi_BIT11:      equ    %00001000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2049 2037i         0000 0010   mTC2Hhi_BIT12:      equ    %00010000
 2050 2038i         0000 0020   mTC2Hhi_BIT13:      equ    %00100000
 2051 2039i         0000 0040   mTC2Hhi_BIT14:      equ    %01000000
 2052 2040i         0000 0080   mTC2Hhi_BIT15:      equ    %10000000
 2053 2041i                     
 2054 2042i                     
 2055 2043i                     ;*** TC2Hlo - Timer Input Capture Holding Registers 2 Low; 0x0000007D ***
 2056 2044i         0000 007D   TC2Hlo:             equ    $0000007D                                ;*** TC2Hlo - Timer Input Capture Holding Registers 2 Low; 0x000
 2057 2045i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2058 2046i         0000 0000   TC2Hlo_BIT0:        equ    0                                         ; Timer Input Capture Holding Bit 0
 2059 2047i         0000 0001   TC2Hlo_BIT1:        equ    1                                         ; Timer Input Capture Holding Bit 1
 2060 2048i         0000 0002   TC2Hlo_BIT2:        equ    2                                         ; Timer Input Capture Holding Bit 2
 2061 2049i         0000 0003   TC2Hlo_BIT3:        equ    3                                         ; Timer Input Capture Holding Bit 3
 2062 2050i         0000 0004   TC2Hlo_BIT4:        equ    4                                         ; Timer Input Capture Holding Bit 4
 2063 2051i         0000 0005   TC2Hlo_BIT5:        equ    5                                         ; Timer Input Capture Holding Bit 5
 2064 2052i         0000 0006   TC2Hlo_BIT6:        equ    6                                         ; Timer Input Capture Holding Bit 6
 2065 2053i         0000 0007   TC2Hlo_BIT7:        equ    7                                         ; Timer Input Capture Holding Bit 7
 2066 2054i                     ; bit position masks
 2067 2055i         0000 0001   mTC2Hlo_BIT0:       equ    %00000001
 2068 2056i         0000 0002   mTC2Hlo_BIT1:       equ    %00000010
 2069 2057i         0000 0004   mTC2Hlo_BIT2:       equ    %00000100
 2070 2058i         0000 0008   mTC2Hlo_BIT3:       equ    %00001000
 2071 2059i         0000 0010   mTC2Hlo_BIT4:       equ    %00010000
 2072 2060i         0000 0020   mTC2Hlo_BIT5:       equ    %00100000
 2073 2061i         0000 0040   mTC2Hlo_BIT6:       equ    %01000000
 2074 2062i         0000 0080   mTC2Hlo_BIT7:       equ    %10000000
 2075 2063i                     
 2076 2064i                     
 2077 2065i                     ;*** TC3H - Timer Input Capture Holding Registers 3; 0x0000007E ***
 2078 2066i         0000 007E   TC3H:               equ    $0000007E                                ;*** TC3H - Timer Input Capture Holding Registers 3; 0x0000007E 
 2079 2067i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2080 2068i         0000 0000   TC3H_BIT0:          equ    0                                         ; Timer Input Capture Holding Bit 0
 2081 2069i         0000 0001   TC3H_BIT1:          equ    1                                         ; Timer Input Capture Holding Bit 1
 2082 2070i         0000 0002   TC3H_BIT2:          equ    2                                         ; Timer Input Capture Holding Bit 2
 2083 2071i         0000 0003   TC3H_BIT3:          equ    3                                         ; Timer Input Capture Holding Bit 3
 2084 2072i         0000 0004   TC3H_BIT4:          equ    4                                         ; Timer Input Capture Holding Bit 4
 2085 2073i         0000 0005   TC3H_BIT5:          equ    5                                         ; Timer Input Capture Holding Bit 5
 2086 2074i         0000 0006   TC3H_BIT6:          equ    6                                         ; Timer Input Capture Holding Bit 6
 2087 2075i         0000 0007   TC3H_BIT7:          equ    7                                         ; Timer Input Capture Holding Bit 7
 2088 2076i         0000 0008   TC3H_BIT8:          equ    8                                         ; Timer Input Capture Holding Bit 8
 2089 2077i         0000 0009   TC3H_BIT9:          equ    9                                         ; Timer Input Capture Holding Bit 9
 2090 2078i         0000 000A   TC3H_BIT10:         equ    10                                        ; Timer Input Capture Holding Bit 10
 2091 2079i         0000 000B   TC3H_BIT11:         equ    11                                        ; Timer Input Capture Holding Bit 11
 2092 2080i         0000 000C   TC3H_BIT12:         equ    12                                        ; Timer Input Capture Holding Bit 12
 2093 2081i         0000 000D   TC3H_BIT13:         equ    13                                        ; Timer Input Capture Holding Bit 13
 2094 2082i         0000 000E   TC3H_BIT14:         equ    14                                        ; Timer Input Capture Holding Bit 14
 2095 2083i         0000 000F   TC3H_BIT15:         equ    15                                        ; Timer Input Capture Holding Bit 15
 2096 2084i                     ; bit position masks
 2097 2085i         0000 0001   mTC3H_BIT0:         equ    %00000001
 2098 2086i         0000 0002   mTC3H_BIT1:         equ    %00000010
 2099 2087i         0000 0004   mTC3H_BIT2:         equ    %00000100
 2100 2088i         0000 0008   mTC3H_BIT3:         equ    %00001000
 2101 2089i         0000 0010   mTC3H_BIT4:         equ    %00010000
 2102 2090i         0000 0020   mTC3H_BIT5:         equ    %00100000
 2103 2091i         0000 0040   mTC3H_BIT6:         equ    %01000000
 2104 2092i         0000 0080   mTC3H_BIT7:         equ    %10000000
 2105 2093i         0000 0100   mTC3H_BIT8:         equ    %100000000
 2106 2094i         0000 0200   mTC3H_BIT9:         equ    %1000000000
 2107 2095i         0000 0400   mTC3H_BIT10:        equ    %10000000000
 2108 2096i         0000 0800   mTC3H_BIT11:        equ    %100000000000
 2109 2097i         0000 1000   mTC3H_BIT12:        equ    %1000000000000
 2110 2098i         0000 2000   mTC3H_BIT13:        equ    %10000000000000
 2111 2099i         0000 4000   mTC3H_BIT14:        equ    %100000000000000
 2112 2100i         0000 8000   mTC3H_BIT15:        equ    %1000000000000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2113 2101i                     
 2114 2102i                     
 2115 2103i                     ;*** TC3Hhi - Timer Input Capture Holding Registers 3 High; 0x0000007E ***
 2116 2104i         0000 007E   TC3Hhi:             equ    $0000007E                                ;*** TC3Hhi - Timer Input Capture Holding Registers 3 High; 0x00
 2117 2105i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2118 2106i         0000 0000   TC3Hhi_BIT8:        equ    0                                         ; Timer Input Capture Holding Bit 8
 2119 2107i         0000 0001   TC3Hhi_BIT9:        equ    1                                         ; Timer Input Capture Holding Bit 9
 2120 2108i         0000 0002   TC3Hhi_BIT10:       equ    2                                         ; Timer Input Capture Holding Bit 10
 2121 2109i         0000 0003   TC3Hhi_BIT11:       equ    3                                         ; Timer Input Capture Holding Bit 11
 2122 2110i         0000 0004   TC3Hhi_BIT12:       equ    4                                         ; Timer Input Capture Holding Bit 12
 2123 2111i         0000 0005   TC3Hhi_BIT13:       equ    5                                         ; Timer Input Capture Holding Bit 13
 2124 2112i         0000 0006   TC3Hhi_BIT14:       equ    6                                         ; Timer Input Capture Holding Bit 14
 2125 2113i         0000 0007   TC3Hhi_BIT15:       equ    7                                         ; Timer Input Capture Holding Bit 15
 2126 2114i                     ; bit position masks
 2127 2115i         0000 0001   mTC3Hhi_BIT8:       equ    %00000001
 2128 2116i         0000 0002   mTC3Hhi_BIT9:       equ    %00000010
 2129 2117i         0000 0004   mTC3Hhi_BIT10:      equ    %00000100
 2130 2118i         0000 0008   mTC3Hhi_BIT11:      equ    %00001000
 2131 2119i         0000 0010   mTC3Hhi_BIT12:      equ    %00010000
 2132 2120i         0000 0020   mTC3Hhi_BIT13:      equ    %00100000
 2133 2121i         0000 0040   mTC3Hhi_BIT14:      equ    %01000000
 2134 2122i         0000 0080   mTC3Hhi_BIT15:      equ    %10000000
 2135 2123i                     
 2136 2124i                     
 2137 2125i                     ;*** TC3Hlo - Timer Input Capture Holding Registers 3 Low; 0x0000007F ***
 2138 2126i         0000 007F   TC3Hlo:             equ    $0000007F                                ;*** TC3Hlo - Timer Input Capture Holding Registers 3 Low; 0x000
 2139 2127i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2140 2128i         0000 0000   TC3Hlo_BIT0:        equ    0                                         ; Timer Input Capture Holding Bit 0
 2141 2129i         0000 0001   TC3Hlo_BIT1:        equ    1                                         ; Timer Input Capture Holding Bit 1
 2142 2130i         0000 0002   TC3Hlo_BIT2:        equ    2                                         ; Timer Input Capture Holding Bit 2
 2143 2131i         0000 0003   TC3Hlo_BIT3:        equ    3                                         ; Timer Input Capture Holding Bit 3
 2144 2132i         0000 0004   TC3Hlo_BIT4:        equ    4                                         ; Timer Input Capture Holding Bit 4
 2145 2133i         0000 0005   TC3Hlo_BIT5:        equ    5                                         ; Timer Input Capture Holding Bit 5
 2146 2134i         0000 0006   TC3Hlo_BIT6:        equ    6                                         ; Timer Input Capture Holding Bit 6
 2147 2135i         0000 0007   TC3Hlo_BIT7:        equ    7                                         ; Timer Input Capture Holding Bit 7
 2148 2136i                     ; bit position masks
 2149 2137i         0000 0001   mTC3Hlo_BIT0:       equ    %00000001
 2150 2138i         0000 0002   mTC3Hlo_BIT1:       equ    %00000010
 2151 2139i         0000 0004   mTC3Hlo_BIT2:       equ    %00000100
 2152 2140i         0000 0008   mTC3Hlo_BIT3:       equ    %00001000
 2153 2141i         0000 0010   mTC3Hlo_BIT4:       equ    %00010000
 2154 2142i         0000 0020   mTC3Hlo_BIT5:       equ    %00100000
 2155 2143i         0000 0040   mTC3Hlo_BIT6:       equ    %01000000
 2156 2144i         0000 0080   mTC3Hlo_BIT7:       equ    %10000000
 2157 2145i                     
 2158 2146i                     
 2159 2147i                     ;*** ATD0CTL23 - ATD 0 Control Register 23; 0x00000082 ***
 2160 2148i         0000 0082   ATD0CTL23:          equ    $00000082                                ;*** ATD0CTL23 - ATD 0 Control Register 23; 0x00000082 ***
 2161 2149i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2162 2150i         0000 0000   ATD0CTL23_FRZ0:     equ    0                                         ; Background Debug Freeze Enable Bit 0
 2163 2151i         0000 0001   ATD0CTL23_FRZ1:     equ    1                                         ; Background Debug Freeze Enable Bit 1
 2164 2152i         0000 0002   ATD0CTL23_FIFO:     equ    2                                         ; Result Register FIFO Mode
 2165 2153i         0000 0003   ATD0CTL23_S1C:      equ    3                                         ; Conversion Sequence Length 1
 2166 2154i         0000 0004   ATD0CTL23_S2C:      equ    4                                         ; Conversion Sequence Length 2
 2167 2155i         0000 0005   ATD0CTL23_S4C:      equ    5                                         ; Conversion Sequence Length 4
 2168 2156i         0000 0006   ATD0CTL23_S8C:      equ    6                                         ; Conversion Sequence Length 8
 2169 2157i         0000 0008   ATD0CTL23_ASCIF:    equ    8                                         ; ATD 0 Sequence Complete Interrupt Flag
 2170 2158i         0000 0009   ATD0CTL23_ASCIE:    equ    9                                         ; ATD 0 Sequence Complete Interrupt Enable
 2171 2159i         0000 000A   ATD0CTL23_ETRIGE:   equ    10                                        ; External Trigger Mode enable
 2172 2160i         0000 000B   ATD0CTL23_ETRIGP:   equ    11                                        ; External Trigger Polarity
 2173 2161i         0000 000C   ATD0CTL23_ETRIGLE:  equ    12                                        ; External Trigger Level/Edge control
 2174 2162i         0000 000D   ATD0CTL23_AWAI:     equ    13                                        ; ATD Power Down in Wait Mode
 2175 2163i         0000 000E   ATD0CTL23_AFFC:     equ    14                                        ; ATD Fast Conversion Complete Flag Clear
 2176 2164i         0000 000F   ATD0CTL23_ADPU:     equ    15                                        ; ATD Disable / Power Down

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2177 2165i                     ; bit position masks
 2178 2166i         0000 0001   mATD0CTL23_FRZ0:    equ    %00000001
 2179 2167i         0000 0002   mATD0CTL23_FRZ1:    equ    %00000010
 2180 2168i         0000 0004   mATD0CTL23_FIFO:    equ    %00000100
 2181 2169i         0000 0008   mATD0CTL23_S1C:     equ    %00001000
 2182 2170i         0000 0010   mATD0CTL23_S2C:     equ    %00010000
 2183 2171i         0000 0020   mATD0CTL23_S4C:     equ    %00100000
 2184 2172i         0000 0040   mATD0CTL23_S8C:     equ    %01000000
 2185 2173i         0000 0100   mATD0CTL23_ASCIF:   equ    %100000000
 2186 2174i         0000 0200   mATD0CTL23_ASCIE:   equ    %1000000000
 2187 2175i         0000 0400   mATD0CTL23_ETRIGE:  equ    %10000000000
 2188 2176i         0000 0800   mATD0CTL23_ETRIGP:  equ    %100000000000
 2189 2177i         0000 1000   mATD0CTL23_ETRIGLE: equ    %1000000000000
 2190 2178i         0000 2000   mATD0CTL23_AWAI:    equ    %10000000000000
 2191 2179i         0000 4000   mATD0CTL23_AFFC:    equ    %100000000000000
 2192 2180i         0000 8000   mATD0CTL23_ADPU:    equ    %1000000000000000
 2193 2181i                     
 2194 2182i                     
 2195 2183i                     ;*** ATD0CTL2 - ATD 0 Control Register 2; 0x00000082 ***
 2196 2184i         0000 0082   ATD0CTL2:           equ    $00000082                                ;*** ATD0CTL2 - ATD 0 Control Register 2; 0x00000082 ***
 2197 2185i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2198 2186i         0000 0000   ATD0CTL2_ASCIF:     equ    0                                         ; ATD 0 Sequence Complete Interrupt Flag
 2199 2187i         0000 0001   ATD0CTL2_ASCIE:     equ    1                                         ; ATD 0 Sequence Complete Interrupt Enable
 2200 2188i         0000 0002   ATD0CTL2_ETRIGE:    equ    2                                         ; External Trigger Mode enable
 2201 2189i         0000 0003   ATD0CTL2_ETRIGP:    equ    3                                         ; External Trigger Polarity
 2202 2190i         0000 0004   ATD0CTL2_ETRIGLE:   equ    4                                         ; External Trigger Level/Edge control
 2203 2191i         0000 0005   ATD0CTL2_AWAI:      equ    5                                         ; ATD Power Down in Wait Mode
 2204 2192i         0000 0006   ATD0CTL2_AFFC:      equ    6                                         ; ATD Fast Conversion Complete Flag Clear
 2205 2193i         0000 0007   ATD0CTL2_ADPU:      equ    7                                         ; ATD Disable / Power Down
 2206 2194i                     ; bit position masks
 2207 2195i         0000 0001   mATD0CTL2_ASCIF:    equ    %00000001
 2208 2196i         0000 0002   mATD0CTL2_ASCIE:    equ    %00000010
 2209 2197i         0000 0004   mATD0CTL2_ETRIGE:   equ    %00000100
 2210 2198i         0000 0008   mATD0CTL2_ETRIGP:   equ    %00001000
 2211 2199i         0000 0010   mATD0CTL2_ETRIGLE:  equ    %00010000
 2212 2200i         0000 0020   mATD0CTL2_AWAI:     equ    %00100000
 2213 2201i         0000 0040   mATD0CTL2_AFFC:     equ    %01000000
 2214 2202i         0000 0080   mATD0CTL2_ADPU:     equ    %10000000
 2215 2203i                     
 2216 2204i                     
 2217 2205i                     ;*** ATD0CTL3 - ATD 0 Control Register 3; 0x00000083 ***
 2218 2206i         0000 0083   ATD0CTL3:           equ    $00000083                                ;*** ATD0CTL3 - ATD 0 Control Register 3; 0x00000083 ***
 2219 2207i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2220 2208i         0000 0000   ATD0CTL3_FRZ0:      equ    0                                         ; Background Debug Freeze Enable Bit 0
 2221 2209i         0000 0001   ATD0CTL3_FRZ1:      equ    1                                         ; Background Debug Freeze Enable Bit 1
 2222 2210i         0000 0002   ATD0CTL3_FIFO:      equ    2                                         ; Result Register FIFO Mode
 2223 2211i         0000 0003   ATD0CTL3_S1C:       equ    3                                         ; Conversion Sequence Length 1
 2224 2212i         0000 0004   ATD0CTL3_S2C:       equ    4                                         ; Conversion Sequence Length 2
 2225 2213i         0000 0005   ATD0CTL3_S4C:       equ    5                                         ; Conversion Sequence Length 4
 2226 2214i         0000 0006   ATD0CTL3_S8C:       equ    6                                         ; Conversion Sequence Length 8
 2227 2215i                     ; bit position masks
 2228 2216i         0000 0001   mATD0CTL3_FRZ0:     equ    %00000001
 2229 2217i         0000 0002   mATD0CTL3_FRZ1:     equ    %00000010
 2230 2218i         0000 0004   mATD0CTL3_FIFO:     equ    %00000100
 2231 2219i         0000 0008   mATD0CTL3_S1C:      equ    %00001000
 2232 2220i         0000 0010   mATD0CTL3_S2C:      equ    %00010000
 2233 2221i         0000 0020   mATD0CTL3_S4C:      equ    %00100000
 2234 2222i         0000 0040   mATD0CTL3_S8C:      equ    %01000000
 2235 2223i                     
 2236 2224i                     
 2237 2225i                     ;*** ATD0CTL45 - ATD 0 Control Register 45; 0x00000084 ***
 2238 2226i         0000 0084   ATD0CTL45:          equ    $00000084                                ;*** ATD0CTL45 - ATD 0 Control Register 45; 0x00000084 ***
 2239 2227i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2240 2228i         0000 0000   ATD0CTL45_CA:       equ    0                                         ; Analog Input Channel Select Code A

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2241 2229i         0000 0001   ATD0CTL45_CB:       equ    1                                         ; Analog Input Channel Select Code B
 2242 2230i         0000 0002   ATD0CTL45_CC:       equ    2                                         ; Analog Input Channel Select Code C
 2243 2231i         0000 0004   ATD0CTL45_MULT:     equ    4                                         ; Multi-Channel Sample Mode
 2244 2232i         0000 0005   ATD0CTL45_SCAN:     equ    5                                         ; Continuous Conversion Sequence Mode
 2245 2233i         0000 0006   ATD0CTL45_DSGN:     equ    6                                         ; Signed/Unsigned Result Data Mode
 2246 2234i         0000 0007   ATD0CTL45_DJM:      equ    7                                         ; Result Register Data Justification Mode
 2247 2235i         0000 0008   ATD0CTL45_PRS0:     equ    8                                         ; ATD Clock Prescaler 0
 2248 2236i         0000 0009   ATD0CTL45_PRS1:     equ    9                                         ; ATD Clock Prescaler 1
 2249 2237i         0000 000A   ATD0CTL45_PRS2:     equ    10                                        ; ATD Clock Prescaler 2
 2250 2238i         0000 000B   ATD0CTL45_PRS3:     equ    11                                        ; ATD Clock Prescaler 3
 2251 2239i         0000 000C   ATD0CTL45_PRS4:     equ    12                                        ; ATD Clock Prescaler 4
 2252 2240i         0000 000D   ATD0CTL45_SMP0:     equ    13                                        ; Sample Time Select 0
 2253 2241i         0000 000E   ATD0CTL45_SMP1:     equ    14                                        ; Sample Time Select 1
 2254 2242i         0000 000F   ATD0CTL45_SRES8:    equ    15                                        ; ATD Resolution Select
 2255 2243i                     ; bit position masks
 2256 2244i         0000 0001   mATD0CTL45_CA:      equ    %00000001
 2257 2245i         0000 0002   mATD0CTL45_CB:      equ    %00000010
 2258 2246i         0000 0004   mATD0CTL45_CC:      equ    %00000100
 2259 2247i         0000 0010   mATD0CTL45_MULT:    equ    %00010000
 2260 2248i         0000 0020   mATD0CTL45_SCAN:    equ    %00100000
 2261 2249i         0000 0040   mATD0CTL45_DSGN:    equ    %01000000
 2262 2250i         0000 0080   mATD0CTL45_DJM:     equ    %10000000
 2263 2251i         0000 0100   mATD0CTL45_PRS0:    equ    %100000000
 2264 2252i         0000 0200   mATD0CTL45_PRS1:    equ    %1000000000
 2265 2253i         0000 0400   mATD0CTL45_PRS2:    equ    %10000000000
 2266 2254i         0000 0800   mATD0CTL45_PRS3:    equ    %100000000000
 2267 2255i         0000 1000   mATD0CTL45_PRS4:    equ    %1000000000000
 2268 2256i         0000 2000   mATD0CTL45_SMP0:    equ    %10000000000000
 2269 2257i         0000 4000   mATD0CTL45_SMP1:    equ    %100000000000000
 2270 2258i         0000 8000   mATD0CTL45_SRES8:   equ    %1000000000000000
 2271 2259i                     
 2272 2260i                     
 2273 2261i                     ;*** ATD0CTL4 - ATD 0 Control Register 4; 0x00000084 ***
 2274 2262i         0000 0084   ATD0CTL4:           equ    $00000084                                ;*** ATD0CTL4 - ATD 0 Control Register 4; 0x00000084 ***
 2275 2263i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2276 2264i         0000 0000   ATD0CTL4_PRS0:      equ    0                                         ; ATD Clock Prescaler 0
 2277 2265i         0000 0001   ATD0CTL4_PRS1:      equ    1                                         ; ATD Clock Prescaler 1
 2278 2266i         0000 0002   ATD0CTL4_PRS2:      equ    2                                         ; ATD Clock Prescaler 2
 2279 2267i         0000 0003   ATD0CTL4_PRS3:      equ    3                                         ; ATD Clock Prescaler 3
 2280 2268i         0000 0004   ATD0CTL4_PRS4:      equ    4                                         ; ATD Clock Prescaler 4
 2281 2269i         0000 0005   ATD0CTL4_SMP0:      equ    5                                         ; Sample Time Select 0
 2282 2270i         0000 0006   ATD0CTL4_SMP1:      equ    6                                         ; Sample Time Select 1
 2283 2271i         0000 0007   ATD0CTL4_SRES8:     equ    7                                         ; ATD Resolution Select
 2284 2272i                     ; bit position masks
 2285 2273i         0000 0001   mATD0CTL4_PRS0:     equ    %00000001
 2286 2274i         0000 0002   mATD0CTL4_PRS1:     equ    %00000010
 2287 2275i         0000 0004   mATD0CTL4_PRS2:     equ    %00000100
 2288 2276i         0000 0008   mATD0CTL4_PRS3:     equ    %00001000
 2289 2277i         0000 0010   mATD0CTL4_PRS4:     equ    %00010000
 2290 2278i         0000 0020   mATD0CTL4_SMP0:     equ    %00100000
 2291 2279i         0000 0040   mATD0CTL4_SMP1:     equ    %01000000
 2292 2280i         0000 0080   mATD0CTL4_SRES8:    equ    %10000000
 2293 2281i                     
 2294 2282i                     
 2295 2283i                     ;*** ATD0CTL5 - ATD 0 Control Register 5; 0x00000085 ***
 2296 2284i         0000 0085   ATD0CTL5:           equ    $00000085                                ;*** ATD0CTL5 - ATD 0 Control Register 5; 0x00000085 ***
 2297 2285i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2298 2286i         0000 0000   ATD0CTL5_CA:        equ    0                                         ; Analog Input Channel Select Code A
 2299 2287i         0000 0001   ATD0CTL5_CB:        equ    1                                         ; Analog Input Channel Select Code B
 2300 2288i         0000 0002   ATD0CTL5_CC:        equ    2                                         ; Analog Input Channel Select Code C
 2301 2289i         0000 0004   ATD0CTL5_MULT:      equ    4                                         ; Multi-Channel Sample Mode
 2302 2290i         0000 0005   ATD0CTL5_SCAN:      equ    5                                         ; Continuous Conversion Sequence Mode
 2303 2291i         0000 0006   ATD0CTL5_DSGN:      equ    6                                         ; Signed/Unsigned Result Data Mode
 2304 2292i         0000 0007   ATD0CTL5_DJM:       equ    7                                         ; Result Register Data Justification Mode

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2305 2293i                     ; bit position masks
 2306 2294i         0000 0001   mATD0CTL5_CA:       equ    %00000001
 2307 2295i         0000 0002   mATD0CTL5_CB:       equ    %00000010
 2308 2296i         0000 0004   mATD0CTL5_CC:       equ    %00000100
 2309 2297i         0000 0010   mATD0CTL5_MULT:     equ    %00010000
 2310 2298i         0000 0020   mATD0CTL5_SCAN:     equ    %00100000
 2311 2299i         0000 0040   mATD0CTL5_DSGN:     equ    %01000000
 2312 2300i         0000 0080   mATD0CTL5_DJM:      equ    %10000000
 2313 2301i                     
 2314 2302i                     
 2315 2303i                     ;*** ATD0STAT0 - ATD 0 Status Register 0; 0x00000086 ***
 2316 2304i         0000 0086   ATD0STAT0:          equ    $00000086                                ;*** ATD0STAT0 - ATD 0 Status Register 0; 0x00000086 ***
 2317 2305i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2318 2306i         0000 0000   ATD0STAT0_CC0:      equ    0                                         ; Conversion Counter 0
 2319 2307i         0000 0001   ATD0STAT0_CC1:      equ    1                                         ; Conversion Counter 1
 2320 2308i         0000 0002   ATD0STAT0_CC2:      equ    2                                         ; Conversion Counter 2
 2321 2309i         0000 0004   ATD0STAT0_FIFOR:    equ    4                                         ; FIFO Over Run Flag
 2322 2310i         0000 0005   ATD0STAT0_ETORF:    equ    5                                         ; External Trigger Overrun Flag
 2323 2311i         0000 0007   ATD0STAT0_SCF:      equ    7                                         ; Sequence Complete Flag
 2324 2312i                     ; bit position masks
 2325 2313i         0000 0001   mATD0STAT0_CC0:     equ    %00000001
 2326 2314i         0000 0002   mATD0STAT0_CC1:     equ    %00000010
 2327 2315i         0000 0004   mATD0STAT0_CC2:     equ    %00000100
 2328 2316i         0000 0010   mATD0STAT0_FIFOR:   equ    %00010000
 2329 2317i         0000 0020   mATD0STAT0_ETORF:   equ    %00100000
 2330 2318i         0000 0080   mATD0STAT0_SCF:     equ    %10000000
 2331 2319i                     
 2332 2320i                     
 2333 2321i                     ;*** ATD0TEST1 - ATD0 Test Register; 0x00000089 ***
 2334 2322i         0000 0089   ATD0TEST1:          equ    $00000089                                ;*** ATD0TEST1 - ATD0 Test Register; 0x00000089 ***
 2335 2323i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2336 2324i         0000 0000   ATD0TEST1_SC:       equ    0                                         ; Special Channel Conversion Bit
 2337 2325i                     ; bit position masks
 2338 2326i         0000 0001   mATD0TEST1_SC:      equ    %00000001
 2339 2327i                     
 2340 2328i                     
 2341 2329i                     ;*** ATD0STAT1 - ATD 0 Status Register 1; 0x0000008B ***
 2342 2330i         0000 008B   ATD0STAT1:          equ    $0000008B                                ;*** ATD0STAT1 - ATD 0 Status Register 1; 0x0000008B ***
 2343 2331i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2344 2332i         0000 0000   ATD0STAT1_CCF0:     equ    0                                         ; Conversion Complete Flag 0
 2345 2333i         0000 0001   ATD0STAT1_CCF1:     equ    1                                         ; Conversion Complete Flag 1
 2346 2334i         0000 0002   ATD0STAT1_CCF2:     equ    2                                         ; Conversion Complete Flag 2
 2347 2335i         0000 0003   ATD0STAT1_CCF3:     equ    3                                         ; Conversion Complete Flag 3
 2348 2336i         0000 0004   ATD0STAT1_CCF4:     equ    4                                         ; Conversion Complete Flag 4
 2349 2337i         0000 0005   ATD0STAT1_CCF5:     equ    5                                         ; Conversion Complete Flag 5
 2350 2338i         0000 0006   ATD0STAT1_CCF6:     equ    6                                         ; Conversion Complete Flag 6
 2351 2339i         0000 0007   ATD0STAT1_CCF7:     equ    7                                         ; Conversion Complete Flag 7
 2352 2340i                     ; bit position masks
 2353 2341i         0000 0001   mATD0STAT1_CCF0:    equ    %00000001
 2354 2342i         0000 0002   mATD0STAT1_CCF1:    equ    %00000010
 2355 2343i         0000 0004   mATD0STAT1_CCF2:    equ    %00000100
 2356 2344i         0000 0008   mATD0STAT1_CCF3:    equ    %00001000
 2357 2345i         0000 0010   mATD0STAT1_CCF4:    equ    %00010000
 2358 2346i         0000 0020   mATD0STAT1_CCF5:    equ    %00100000
 2359 2347i         0000 0040   mATD0STAT1_CCF6:    equ    %01000000
 2360 2348i         0000 0080   mATD0STAT1_CCF7:    equ    %10000000
 2361 2349i                     
 2362 2350i                     
 2363 2351i                     ;*** ATD0DIEN - ATD 0 Input Enable Register; 0x0000008D ***
 2364 2352i         0000 008D   ATD0DIEN:           equ    $0000008D                                ;*** ATD0DIEN - ATD 0 Input Enable Register; 0x0000008D ***
 2365 2353i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2366 2354i         0000 0000   ATD0DIEN_IEN0:      equ    0                                         ; ATD Digital Input Enable on channel 0
 2367 2355i         0000 0001   ATD0DIEN_IEN1:      equ    1                                         ; ATD Digital Input Enable on channel 1
 2368 2356i         0000 0002   ATD0DIEN_IEN2:      equ    2                                         ; ATD Digital Input Enable on channel 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2369 2357i         0000 0003   ATD0DIEN_IEN3:      equ    3                                         ; ATD Digital Input Enable on channel 3
 2370 2358i         0000 0004   ATD0DIEN_IEN4:      equ    4                                         ; ATD Digital Input Enable on channel 4
 2371 2359i         0000 0005   ATD0DIEN_IEN5:      equ    5                                         ; ATD Digital Input Enable on channel 5
 2372 2360i         0000 0006   ATD0DIEN_IEN6:      equ    6                                         ; ATD Digital Input Enable on channel 6
 2373 2361i         0000 0007   ATD0DIEN_IEN7:      equ    7                                         ; ATD Digital Input Enable on channel 7
 2374 2362i                     ; bit position masks
 2375 2363i         0000 0001   mATD0DIEN_IEN0:     equ    %00000001
 2376 2364i         0000 0002   mATD0DIEN_IEN1:     equ    %00000010
 2377 2365i         0000 0004   mATD0DIEN_IEN2:     equ    %00000100
 2378 2366i         0000 0008   mATD0DIEN_IEN3:     equ    %00001000
 2379 2367i         0000 0010   mATD0DIEN_IEN4:     equ    %00010000
 2380 2368i         0000 0020   mATD0DIEN_IEN5:     equ    %00100000
 2381 2369i         0000 0040   mATD0DIEN_IEN6:     equ    %01000000
 2382 2370i         0000 0080   mATD0DIEN_IEN7:     equ    %10000000
 2383 2371i                     
 2384 2372i                     
 2385 2373i                     ;*** PORTAD0 - Port AD0 Register; 0x0000008F ***
 2386 2374i         0000 008F   PORTAD0:            equ    $0000008F                                ;*** PORTAD0 - Port AD0 Register; 0x0000008F ***
 2387 2375i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2388 2376i         0000 0000   PORTAD0_PTAD0:      equ    0                                         ; A/D Channel 0 (AN0) Digital Input
 2389 2377i         0000 0001   PORTAD0_PTAD1:      equ    1                                         ; A/D Channel 1 (AN1) Digital Input
 2390 2378i         0000 0002   PORTAD0_PTAD2:      equ    2                                         ; A/D Channel 2 (AN2) Digital Input
 2391 2379i         0000 0003   PORTAD0_PTAD3:      equ    3                                         ; A/D Channel 3 (AN3) Digital Input
 2392 2380i         0000 0004   PORTAD0_PTAD4:      equ    4                                         ; A/D Channel 4 (AN4) Digital Input
 2393 2381i         0000 0005   PORTAD0_PTAD5:      equ    5                                         ; A/D Channel 5 (AN5) Digital Input
 2394 2382i         0000 0006   PORTAD0_PTAD6:      equ    6                                         ; A/D Channel 6 (AN6) Digital Input
 2395 2383i         0000 0007   PORTAD0_PTAD7:      equ    7                                         ; A/D Channel 7 (AN7) Digital Input
 2396 2384i                     ; bit position masks
 2397 2385i         0000 0001   mPORTAD0_PTAD0:     equ    %00000001
 2398 2386i         0000 0002   mPORTAD0_PTAD1:     equ    %00000010
 2399 2387i         0000 0004   mPORTAD0_PTAD2:     equ    %00000100
 2400 2388i         0000 0008   mPORTAD0_PTAD3:     equ    %00001000
 2401 2389i         0000 0010   mPORTAD0_PTAD4:     equ    %00010000
 2402 2390i         0000 0020   mPORTAD0_PTAD5:     equ    %00100000
 2403 2391i         0000 0040   mPORTAD0_PTAD6:     equ    %01000000
 2404 2392i         0000 0080   mPORTAD0_PTAD7:     equ    %10000000
 2405 2393i                     
 2406 2394i                     
 2407 2395i                     ;*** ATD0DR0 - ATD 0 Conversion Result Register 0; 0x00000090 ***
 2408 2396i         0000 0090   ATD0DR0:            equ    $00000090                                ;*** ATD0DR0 - ATD 0 Conversion Result Register 0; 0x00000090 **
 2409 2397i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2410 2398i         0000 0006   ATD0DR0_BIT6:       equ    6                                         ; Bit 6
 2411 2399i         0000 0007   ATD0DR0_BIT7:       equ    7                                         ; Bit 7
 2412 2400i         0000 0008   ATD0DR0_BIT8:       equ    8                                         ; Bit 8
 2413 2401i         0000 0009   ATD0DR0_BIT9:       equ    9                                         ; Bit 9
 2414 2402i         0000 000A   ATD0DR0_BIT10:      equ    10                                        ; Bit 10
 2415 2403i         0000 000B   ATD0DR0_BIT11:      equ    11                                        ; Bit 11
 2416 2404i         0000 000C   ATD0DR0_BIT12:      equ    12                                        ; Bit 12
 2417 2405i         0000 000D   ATD0DR0_BIT13:      equ    13                                        ; Bit 13
 2418 2406i         0000 000E   ATD0DR0_BIT14:      equ    14                                        ; Bit 14
 2419 2407i         0000 000F   ATD0DR0_BIT15:      equ    15                                        ; Bit 15
 2420 2408i                     ; bit position masks
 2421 2409i         0000 0040   mATD0DR0_BIT6:      equ    %01000000
 2422 2410i         0000 0080   mATD0DR0_BIT7:      equ    %10000000
 2423 2411i         0000 0100   mATD0DR0_BIT8:      equ    %100000000
 2424 2412i         0000 0200   mATD0DR0_BIT9:      equ    %1000000000
 2425 2413i         0000 0400   mATD0DR0_BIT10:     equ    %10000000000
 2426 2414i         0000 0800   mATD0DR0_BIT11:     equ    %100000000000
 2427 2415i         0000 1000   mATD0DR0_BIT12:     equ    %1000000000000
 2428 2416i         0000 2000   mATD0DR0_BIT13:     equ    %10000000000000
 2429 2417i         0000 4000   mATD0DR0_BIT14:     equ    %100000000000000
 2430 2418i         0000 8000   mATD0DR0_BIT15:     equ    %1000000000000000
 2431 2419i                     
 2432 2420i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2433 2421i                     ;*** ATD0DR0H - ATD 0 Conversion Result Register 0 High; 0x00000090 ***
 2434 2422i         0000 0090   ATD0DR0H:           equ    $00000090                                ;*** ATD0DR0H - ATD 0 Conversion Result Register 0 High; 0x00000
 2435 2423i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2436 2424i         0000 0000   ATD0DR0H_BIT8:      equ    0                                         ; Bit 8
 2437 2425i         0000 0001   ATD0DR0H_BIT9:      equ    1                                         ; Bit 9
 2438 2426i         0000 0002   ATD0DR0H_BIT10:     equ    2                                         ; Bit 10
 2439 2427i         0000 0003   ATD0DR0H_BIT11:     equ    3                                         ; Bit 11
 2440 2428i         0000 0004   ATD0DR0H_BIT12:     equ    4                                         ; Bit 12
 2441 2429i         0000 0005   ATD0DR0H_BIT13:     equ    5                                         ; Bit 13
 2442 2430i         0000 0006   ATD0DR0H_BIT14:     equ    6                                         ; Bit 14
 2443 2431i         0000 0007   ATD0DR0H_BIT15:     equ    7                                         ; Bit 15
 2444 2432i                     ; bit position masks
 2445 2433i         0000 0001   mATD0DR0H_BIT8:     equ    %00000001
 2446 2434i         0000 0002   mATD0DR0H_BIT9:     equ    %00000010
 2447 2435i         0000 0004   mATD0DR0H_BIT10:    equ    %00000100
 2448 2436i         0000 0008   mATD0DR0H_BIT11:    equ    %00001000
 2449 2437i         0000 0010   mATD0DR0H_BIT12:    equ    %00010000
 2450 2438i         0000 0020   mATD0DR0H_BIT13:    equ    %00100000
 2451 2439i         0000 0040   mATD0DR0H_BIT14:    equ    %01000000
 2452 2440i         0000 0080   mATD0DR0H_BIT15:    equ    %10000000
 2453 2441i                     
 2454 2442i                     
 2455 2443i                     ;*** ATD0DR0L - ATD 0 Conversion Result Register 0 Low; 0x00000091 ***
 2456 2444i         0000 0091   ATD0DR0L:           equ    $00000091                                ;*** ATD0DR0L - ATD 0 Conversion Result Register 0 Low; 0x000000
 2457 2445i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2458 2446i         0000 0006   ATD0DR0L_BIT6:      equ    6                                         ; Bit 6
 2459 2447i         0000 0007   ATD0DR0L_BIT7:      equ    7                                         ; Bit 7
 2460 2448i                     ; bit position masks
 2461 2449i         0000 0040   mATD0DR0L_BIT6:     equ    %01000000
 2462 2450i         0000 0080   mATD0DR0L_BIT7:     equ    %10000000
 2463 2451i                     
 2464 2452i                     
 2465 2453i                     ;*** ATD0DR1 - ATD 0 Conversion Result Register 1; 0x00000092 ***
 2466 2454i         0000 0092   ATD0DR1:            equ    $00000092                                ;*** ATD0DR1 - ATD 0 Conversion Result Register 1; 0x00000092 **
 2467 2455i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2468 2456i         0000 0006   ATD0DR1_BIT6:       equ    6                                         ; Bit 6
 2469 2457i         0000 0007   ATD0DR1_BIT7:       equ    7                                         ; Bit 7
 2470 2458i         0000 0008   ATD0DR1_BIT8:       equ    8                                         ; Bit 8
 2471 2459i         0000 0009   ATD0DR1_BIT9:       equ    9                                         ; Bit 9
 2472 2460i         0000 000A   ATD0DR1_BIT10:      equ    10                                        ; Bit 10
 2473 2461i         0000 000B   ATD0DR1_BIT11:      equ    11                                        ; Bit 11
 2474 2462i         0000 000C   ATD0DR1_BIT12:      equ    12                                        ; Bit 12
 2475 2463i         0000 000D   ATD0DR1_BIT13:      equ    13                                        ; Bit 13
 2476 2464i         0000 000E   ATD0DR1_BIT14:      equ    14                                        ; Bit 14
 2477 2465i         0000 000F   ATD0DR1_BIT15:      equ    15                                        ; Bit 15
 2478 2466i                     ; bit position masks
 2479 2467i         0000 0040   mATD0DR1_BIT6:      equ    %01000000
 2480 2468i         0000 0080   mATD0DR1_BIT7:      equ    %10000000
 2481 2469i         0000 0100   mATD0DR1_BIT8:      equ    %100000000
 2482 2470i         0000 0200   mATD0DR1_BIT9:      equ    %1000000000
 2483 2471i         0000 0400   mATD0DR1_BIT10:     equ    %10000000000
 2484 2472i         0000 0800   mATD0DR1_BIT11:     equ    %100000000000
 2485 2473i         0000 1000   mATD0DR1_BIT12:     equ    %1000000000000
 2486 2474i         0000 2000   mATD0DR1_BIT13:     equ    %10000000000000
 2487 2475i         0000 4000   mATD0DR1_BIT14:     equ    %100000000000000
 2488 2476i         0000 8000   mATD0DR1_BIT15:     equ    %1000000000000000
 2489 2477i                     
 2490 2478i                     
 2491 2479i                     ;*** ATD0DR1H - ATD 0 Conversion Result Register 1 High; 0x00000092 ***
 2492 2480i         0000 0092   ATD0DR1H:           equ    $00000092                                ;*** ATD0DR1H - ATD 0 Conversion Result Register 1 High; 0x00000
 2493 2481i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2494 2482i         0000 0000   ATD0DR1H_BIT8:      equ    0                                         ; Bit 8
 2495 2483i         0000 0001   ATD0DR1H_BIT9:      equ    1                                         ; Bit 9
 2496 2484i         0000 0002   ATD0DR1H_BIT10:     equ    2                                         ; Bit 10

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2497 2485i         0000 0003   ATD0DR1H_BIT11:     equ    3                                         ; Bit 11
 2498 2486i         0000 0004   ATD0DR1H_BIT12:     equ    4                                         ; Bit 12
 2499 2487i         0000 0005   ATD0DR1H_BIT13:     equ    5                                         ; Bit 13
 2500 2488i         0000 0006   ATD0DR1H_BIT14:     equ    6                                         ; Bit 14
 2501 2489i         0000 0007   ATD0DR1H_BIT15:     equ    7                                         ; Bit 15
 2502 2490i                     ; bit position masks
 2503 2491i         0000 0001   mATD0DR1H_BIT8:     equ    %00000001
 2504 2492i         0000 0002   mATD0DR1H_BIT9:     equ    %00000010
 2505 2493i         0000 0004   mATD0DR1H_BIT10:    equ    %00000100
 2506 2494i         0000 0008   mATD0DR1H_BIT11:    equ    %00001000
 2507 2495i         0000 0010   mATD0DR1H_BIT12:    equ    %00010000
 2508 2496i         0000 0020   mATD0DR1H_BIT13:    equ    %00100000
 2509 2497i         0000 0040   mATD0DR1H_BIT14:    equ    %01000000
 2510 2498i         0000 0080   mATD0DR1H_BIT15:    equ    %10000000
 2511 2499i                     
 2512 2500i                     
 2513 2501i                     ;*** ATD0DR1L - ATD 0 Conversion Result Register 1 Low; 0x00000093 ***
 2514 2502i         0000 0093   ATD0DR1L:           equ    $00000093                                ;*** ATD0DR1L - ATD 0 Conversion Result Register 1 Low; 0x000000
 2515 2503i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2516 2504i         0000 0006   ATD0DR1L_BIT6:      equ    6                                         ; Bit 6
 2517 2505i         0000 0007   ATD0DR1L_BIT7:      equ    7                                         ; Bit 7
 2518 2506i                     ; bit position masks
 2519 2507i         0000 0040   mATD0DR1L_BIT6:     equ    %01000000
 2520 2508i         0000 0080   mATD0DR1L_BIT7:     equ    %10000000
 2521 2509i                     
 2522 2510i                     
 2523 2511i                     ;*** ATD0DR2 - ATD 0 Conversion Result Register 2; 0x00000094 ***
 2524 2512i         0000 0094   ATD0DR2:            equ    $00000094                                ;*** ATD0DR2 - ATD 0 Conversion Result Register 2; 0x00000094 **
 2525 2513i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2526 2514i         0000 0006   ATD0DR2_BIT6:       equ    6                                         ; Bit 6
 2527 2515i         0000 0007   ATD0DR2_BIT7:       equ    7                                         ; Bit 7
 2528 2516i         0000 0008   ATD0DR2_BIT8:       equ    8                                         ; Bit 8
 2529 2517i         0000 0009   ATD0DR2_BIT9:       equ    9                                         ; Bit 9
 2530 2518i         0000 000A   ATD0DR2_BIT10:      equ    10                                        ; Bit 10
 2531 2519i         0000 000B   ATD0DR2_BIT11:      equ    11                                        ; Bit 11
 2532 2520i         0000 000C   ATD0DR2_BIT12:      equ    12                                        ; Bit 12
 2533 2521i         0000 000D   ATD0DR2_BIT13:      equ    13                                        ; Bit 13
 2534 2522i         0000 000E   ATD0DR2_BIT14:      equ    14                                        ; Bit 14
 2535 2523i         0000 000F   ATD0DR2_BIT15:      equ    15                                        ; Bit 15
 2536 2524i                     ; bit position masks
 2537 2525i         0000 0040   mATD0DR2_BIT6:      equ    %01000000
 2538 2526i         0000 0080   mATD0DR2_BIT7:      equ    %10000000
 2539 2527i         0000 0100   mATD0DR2_BIT8:      equ    %100000000
 2540 2528i         0000 0200   mATD0DR2_BIT9:      equ    %1000000000
 2541 2529i         0000 0400   mATD0DR2_BIT10:     equ    %10000000000
 2542 2530i         0000 0800   mATD0DR2_BIT11:     equ    %100000000000
 2543 2531i         0000 1000   mATD0DR2_BIT12:     equ    %1000000000000
 2544 2532i         0000 2000   mATD0DR2_BIT13:     equ    %10000000000000
 2545 2533i         0000 4000   mATD0DR2_BIT14:     equ    %100000000000000
 2546 2534i         0000 8000   mATD0DR2_BIT15:     equ    %1000000000000000
 2547 2535i                     
 2548 2536i                     
 2549 2537i                     ;*** ATD0DR2H - ATD 0 Conversion Result Register 2 High; 0x00000094 ***
 2550 2538i         0000 0094   ATD0DR2H:           equ    $00000094                                ;*** ATD0DR2H - ATD 0 Conversion Result Register 2 High; 0x00000
 2551 2539i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2552 2540i         0000 0000   ATD0DR2H_BIT8:      equ    0                                         ; Bit 8
 2553 2541i         0000 0001   ATD0DR2H_BIT9:      equ    1                                         ; Bit 9
 2554 2542i         0000 0002   ATD0DR2H_BIT10:     equ    2                                         ; Bit 10
 2555 2543i         0000 0003   ATD0DR2H_BIT11:     equ    3                                         ; Bit 11
 2556 2544i         0000 0004   ATD0DR2H_BIT12:     equ    4                                         ; Bit 12
 2557 2545i         0000 0005   ATD0DR2H_BIT13:     equ    5                                         ; Bit 13
 2558 2546i         0000 0006   ATD0DR2H_BIT14:     equ    6                                         ; Bit 14
 2559 2547i         0000 0007   ATD0DR2H_BIT15:     equ    7                                         ; Bit 15
 2560 2548i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2561 2549i         0000 0001   mATD0DR2H_BIT8:     equ    %00000001
 2562 2550i         0000 0002   mATD0DR2H_BIT9:     equ    %00000010
 2563 2551i         0000 0004   mATD0DR2H_BIT10:    equ    %00000100
 2564 2552i         0000 0008   mATD0DR2H_BIT11:    equ    %00001000
 2565 2553i         0000 0010   mATD0DR2H_BIT12:    equ    %00010000
 2566 2554i         0000 0020   mATD0DR2H_BIT13:    equ    %00100000
 2567 2555i         0000 0040   mATD0DR2H_BIT14:    equ    %01000000
 2568 2556i         0000 0080   mATD0DR2H_BIT15:    equ    %10000000
 2569 2557i                     
 2570 2558i                     
 2571 2559i                     ;*** ATD0DR2L - ATD 0 Conversion Result Register 2 Low; 0x00000095 ***
 2572 2560i         0000 0095   ATD0DR2L:           equ    $00000095                                ;*** ATD0DR2L - ATD 0 Conversion Result Register 2 Low; 0x000000
 2573 2561i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2574 2562i         0000 0006   ATD0DR2L_BIT6:      equ    6                                         ; Bit 6
 2575 2563i         0000 0007   ATD0DR2L_BIT7:      equ    7                                         ; Bit 7
 2576 2564i                     ; bit position masks
 2577 2565i         0000 0040   mATD0DR2L_BIT6:     equ    %01000000
 2578 2566i         0000 0080   mATD0DR2L_BIT7:     equ    %10000000
 2579 2567i                     
 2580 2568i                     
 2581 2569i                     ;*** ATD0DR3 - ATD 0 Conversion Result Register 3; 0x00000096 ***
 2582 2570i         0000 0096   ATD0DR3:            equ    $00000096                                ;*** ATD0DR3 - ATD 0 Conversion Result Register 3; 0x00000096 **
 2583 2571i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2584 2572i         0000 0006   ATD0DR3_BIT6:       equ    6                                         ; Bit 6
 2585 2573i         0000 0007   ATD0DR3_BIT7:       equ    7                                         ; Bit 7
 2586 2574i         0000 0008   ATD0DR3_BIT8:       equ    8                                         ; Bit 8
 2587 2575i         0000 0009   ATD0DR3_BIT9:       equ    9                                         ; Bit 9
 2588 2576i         0000 000A   ATD0DR3_BIT10:      equ    10                                        ; Bit 10
 2589 2577i         0000 000B   ATD0DR3_BIT11:      equ    11                                        ; Bit 11
 2590 2578i         0000 000C   ATD0DR3_BIT12:      equ    12                                        ; Bit 12
 2591 2579i         0000 000D   ATD0DR3_BIT13:      equ    13                                        ; Bit 13
 2592 2580i         0000 000E   ATD0DR3_BIT14:      equ    14                                        ; Bit 14
 2593 2581i         0000 000F   ATD0DR3_BIT15:      equ    15                                        ; Bit 15
 2594 2582i                     ; bit position masks
 2595 2583i         0000 0040   mATD0DR3_BIT6:      equ    %01000000
 2596 2584i         0000 0080   mATD0DR3_BIT7:      equ    %10000000
 2597 2585i         0000 0100   mATD0DR3_BIT8:      equ    %100000000
 2598 2586i         0000 0200   mATD0DR3_BIT9:      equ    %1000000000
 2599 2587i         0000 0400   mATD0DR3_BIT10:     equ    %10000000000
 2600 2588i         0000 0800   mATD0DR3_BIT11:     equ    %100000000000
 2601 2589i         0000 1000   mATD0DR3_BIT12:     equ    %1000000000000
 2602 2590i         0000 2000   mATD0DR3_BIT13:     equ    %10000000000000
 2603 2591i         0000 4000   mATD0DR3_BIT14:     equ    %100000000000000
 2604 2592i         0000 8000   mATD0DR3_BIT15:     equ    %1000000000000000
 2605 2593i                     
 2606 2594i                     
 2607 2595i                     ;*** ATD0DR3H - ATD 0 Conversion Result Register 3 High; 0x00000096 ***
 2608 2596i         0000 0096   ATD0DR3H:           equ    $00000096                                ;*** ATD0DR3H - ATD 0 Conversion Result Register 3 High; 0x00000
 2609 2597i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2610 2598i         0000 0000   ATD0DR3H_BIT8:      equ    0                                         ; Bit 8
 2611 2599i         0000 0001   ATD0DR3H_BIT9:      equ    1                                         ; Bit 9
 2612 2600i         0000 0002   ATD0DR3H_BIT10:     equ    2                                         ; Bit 10
 2613 2601i         0000 0003   ATD0DR3H_BIT11:     equ    3                                         ; Bit 11
 2614 2602i         0000 0004   ATD0DR3H_BIT12:     equ    4                                         ; Bit 12
 2615 2603i         0000 0005   ATD0DR3H_BIT13:     equ    5                                         ; Bit 13
 2616 2604i         0000 0006   ATD0DR3H_BIT14:     equ    6                                         ; Bit 14
 2617 2605i         0000 0007   ATD0DR3H_BIT15:     equ    7                                         ; Bit 15
 2618 2606i                     ; bit position masks
 2619 2607i         0000 0001   mATD0DR3H_BIT8:     equ    %00000001
 2620 2608i         0000 0002   mATD0DR3H_BIT9:     equ    %00000010
 2621 2609i         0000 0004   mATD0DR3H_BIT10:    equ    %00000100
 2622 2610i         0000 0008   mATD0DR3H_BIT11:    equ    %00001000
 2623 2611i         0000 0010   mATD0DR3H_BIT12:    equ    %00010000
 2624 2612i         0000 0020   mATD0DR3H_BIT13:    equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2625 2613i         0000 0040   mATD0DR3H_BIT14:    equ    %01000000
 2626 2614i         0000 0080   mATD0DR3H_BIT15:    equ    %10000000
 2627 2615i                     
 2628 2616i                     
 2629 2617i                     ;*** ATD0DR3L - ATD 0 Conversion Result Register 3 Low; 0x00000097 ***
 2630 2618i         0000 0097   ATD0DR3L:           equ    $00000097                                ;*** ATD0DR3L - ATD 0 Conversion Result Register 3 Low; 0x000000
 2631 2619i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2632 2620i         0000 0006   ATD0DR3L_BIT6:      equ    6                                         ; Bit 6
 2633 2621i         0000 0007   ATD0DR3L_BIT7:      equ    7                                         ; Bit 7
 2634 2622i                     ; bit position masks
 2635 2623i         0000 0040   mATD0DR3L_BIT6:     equ    %01000000
 2636 2624i         0000 0080   mATD0DR3L_BIT7:     equ    %10000000
 2637 2625i                     
 2638 2626i                     
 2639 2627i                     ;*** ATD0DR4 - ATD 0 Conversion Result Register 4; 0x00000098 ***
 2640 2628i         0000 0098   ATD0DR4:            equ    $00000098                                ;*** ATD0DR4 - ATD 0 Conversion Result Register 4; 0x00000098 **
 2641 2629i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2642 2630i         0000 0006   ATD0DR4_BIT6:       equ    6                                         ; Bit 6
 2643 2631i         0000 0007   ATD0DR4_BIT7:       equ    7                                         ; Bit 7
 2644 2632i         0000 0008   ATD0DR4_BIT8:       equ    8                                         ; Bit 8
 2645 2633i         0000 0009   ATD0DR4_BIT9:       equ    9                                         ; Bit 9
 2646 2634i         0000 000A   ATD0DR4_BIT10:      equ    10                                        ; Bit 10
 2647 2635i         0000 000B   ATD0DR4_BIT11:      equ    11                                        ; Bit 11
 2648 2636i         0000 000C   ATD0DR4_BIT12:      equ    12                                        ; Bit 12
 2649 2637i         0000 000D   ATD0DR4_BIT13:      equ    13                                        ; Bit 13
 2650 2638i         0000 000E   ATD0DR4_BIT14:      equ    14                                        ; Bit 14
 2651 2639i         0000 000F   ATD0DR4_BIT15:      equ    15                                        ; Bit 15
 2652 2640i                     ; bit position masks
 2653 2641i         0000 0040   mATD0DR4_BIT6:      equ    %01000000
 2654 2642i         0000 0080   mATD0DR4_BIT7:      equ    %10000000
 2655 2643i         0000 0100   mATD0DR4_BIT8:      equ    %100000000
 2656 2644i         0000 0200   mATD0DR4_BIT9:      equ    %1000000000
 2657 2645i         0000 0400   mATD0DR4_BIT10:     equ    %10000000000
 2658 2646i         0000 0800   mATD0DR4_BIT11:     equ    %100000000000
 2659 2647i         0000 1000   mATD0DR4_BIT12:     equ    %1000000000000
 2660 2648i         0000 2000   mATD0DR4_BIT13:     equ    %10000000000000
 2661 2649i         0000 4000   mATD0DR4_BIT14:     equ    %100000000000000
 2662 2650i         0000 8000   mATD0DR4_BIT15:     equ    %1000000000000000
 2663 2651i                     
 2664 2652i                     
 2665 2653i                     ;*** ATD0DR4H - ATD 0 Conversion Result Register 4 High; 0x00000098 ***
 2666 2654i         0000 0098   ATD0DR4H:           equ    $00000098                                ;*** ATD0DR4H - ATD 0 Conversion Result Register 4 High; 0x00000
 2667 2655i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2668 2656i         0000 0000   ATD0DR4H_BIT8:      equ    0                                         ; Bit 8
 2669 2657i         0000 0001   ATD0DR4H_BIT9:      equ    1                                         ; Bit 9
 2670 2658i         0000 0002   ATD0DR4H_BIT10:     equ    2                                         ; Bit 10
 2671 2659i         0000 0003   ATD0DR4H_BIT11:     equ    3                                         ; Bit 11
 2672 2660i         0000 0004   ATD0DR4H_BIT12:     equ    4                                         ; Bit 12
 2673 2661i         0000 0005   ATD0DR4H_BIT13:     equ    5                                         ; Bit 13
 2674 2662i         0000 0006   ATD0DR4H_BIT14:     equ    6                                         ; Bit 14
 2675 2663i         0000 0007   ATD0DR4H_BIT15:     equ    7                                         ; Bit 15
 2676 2664i                     ; bit position masks
 2677 2665i         0000 0001   mATD0DR4H_BIT8:     equ    %00000001
 2678 2666i         0000 0002   mATD0DR4H_BIT9:     equ    %00000010
 2679 2667i         0000 0004   mATD0DR4H_BIT10:    equ    %00000100
 2680 2668i         0000 0008   mATD0DR4H_BIT11:    equ    %00001000
 2681 2669i         0000 0010   mATD0DR4H_BIT12:    equ    %00010000
 2682 2670i         0000 0020   mATD0DR4H_BIT13:    equ    %00100000
 2683 2671i         0000 0040   mATD0DR4H_BIT14:    equ    %01000000
 2684 2672i         0000 0080   mATD0DR4H_BIT15:    equ    %10000000
 2685 2673i                     
 2686 2674i                     
 2687 2675i                     ;*** ATD0DR4L - ATD 0 Conversion Result Register 4 Low; 0x00000099 ***
 2688 2676i         0000 0099   ATD0DR4L:           equ    $00000099                                ;*** ATD0DR4L - ATD 0 Conversion Result Register 4 Low; 0x000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2689 2677i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2690 2678i         0000 0006   ATD0DR4L_BIT6:      equ    6                                         ; Bit 6
 2691 2679i         0000 0007   ATD0DR4L_BIT7:      equ    7                                         ; Bit 7
 2692 2680i                     ; bit position masks
 2693 2681i         0000 0040   mATD0DR4L_BIT6:     equ    %01000000
 2694 2682i         0000 0080   mATD0DR4L_BIT7:     equ    %10000000
 2695 2683i                     
 2696 2684i                     
 2697 2685i                     ;*** ATD0DR5 - ATD 0 Conversion Result Register 5; 0x0000009A ***
 2698 2686i         0000 009A   ATD0DR5:            equ    $0000009A                                ;*** ATD0DR5 - ATD 0 Conversion Result Register 5; 0x0000009A **
 2699 2687i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2700 2688i         0000 0006   ATD0DR5_BIT6:       equ    6                                         ; Bit 6
 2701 2689i         0000 0007   ATD0DR5_BIT7:       equ    7                                         ; Bit 7
 2702 2690i         0000 0008   ATD0DR5_BIT8:       equ    8                                         ; Bit 8
 2703 2691i         0000 0009   ATD0DR5_BIT9:       equ    9                                         ; Bit 9
 2704 2692i         0000 000A   ATD0DR5_BIT10:      equ    10                                        ; Bit 10
 2705 2693i         0000 000B   ATD0DR5_BIT11:      equ    11                                        ; Bit 11
 2706 2694i         0000 000C   ATD0DR5_BIT12:      equ    12                                        ; Bit 12
 2707 2695i         0000 000D   ATD0DR5_BIT13:      equ    13                                        ; Bit 13
 2708 2696i         0000 000E   ATD0DR5_BIT14:      equ    14                                        ; Bit 14
 2709 2697i         0000 000F   ATD0DR5_BIT15:      equ    15                                        ; Bit 15
 2710 2698i                     ; bit position masks
 2711 2699i         0000 0040   mATD0DR5_BIT6:      equ    %01000000
 2712 2700i         0000 0080   mATD0DR5_BIT7:      equ    %10000000
 2713 2701i         0000 0100   mATD0DR5_BIT8:      equ    %100000000
 2714 2702i         0000 0200   mATD0DR5_BIT9:      equ    %1000000000
 2715 2703i         0000 0400   mATD0DR5_BIT10:     equ    %10000000000
 2716 2704i         0000 0800   mATD0DR5_BIT11:     equ    %100000000000
 2717 2705i         0000 1000   mATD0DR5_BIT12:     equ    %1000000000000
 2718 2706i         0000 2000   mATD0DR5_BIT13:     equ    %10000000000000
 2719 2707i         0000 4000   mATD0DR5_BIT14:     equ    %100000000000000
 2720 2708i         0000 8000   mATD0DR5_BIT15:     equ    %1000000000000000
 2721 2709i                     
 2722 2710i                     
 2723 2711i                     ;*** ATD0DR5H - ATD 0 Conversion Result Register 5 High; 0x0000009A ***
 2724 2712i         0000 009A   ATD0DR5H:           equ    $0000009A                                ;*** ATD0DR5H - ATD 0 Conversion Result Register 5 High; 0x00000
 2725 2713i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2726 2714i         0000 0000   ATD0DR5H_BIT8:      equ    0                                         ; Bit 8
 2727 2715i         0000 0001   ATD0DR5H_BIT9:      equ    1                                         ; Bit 9
 2728 2716i         0000 0002   ATD0DR5H_BIT10:     equ    2                                         ; Bit 10
 2729 2717i         0000 0003   ATD0DR5H_BIT11:     equ    3                                         ; Bit 11
 2730 2718i         0000 0004   ATD0DR5H_BIT12:     equ    4                                         ; Bit 12
 2731 2719i         0000 0005   ATD0DR5H_BIT13:     equ    5                                         ; Bit 13
 2732 2720i         0000 0006   ATD0DR5H_BIT14:     equ    6                                         ; Bit 14
 2733 2721i         0000 0007   ATD0DR5H_BIT15:     equ    7                                         ; Bit 15
 2734 2722i                     ; bit position masks
 2735 2723i         0000 0001   mATD0DR5H_BIT8:     equ    %00000001
 2736 2724i         0000 0002   mATD0DR5H_BIT9:     equ    %00000010
 2737 2725i         0000 0004   mATD0DR5H_BIT10:    equ    %00000100
 2738 2726i         0000 0008   mATD0DR5H_BIT11:    equ    %00001000
 2739 2727i         0000 0010   mATD0DR5H_BIT12:    equ    %00010000
 2740 2728i         0000 0020   mATD0DR5H_BIT13:    equ    %00100000
 2741 2729i         0000 0040   mATD0DR5H_BIT14:    equ    %01000000
 2742 2730i         0000 0080   mATD0DR5H_BIT15:    equ    %10000000
 2743 2731i                     
 2744 2732i                     
 2745 2733i                     ;*** ATD0DR5L - ATD 0 Conversion Result Register 5 Low; 0x0000009B ***
 2746 2734i         0000 009B   ATD0DR5L:           equ    $0000009B                                ;*** ATD0DR5L - ATD 0 Conversion Result Register 5 Low; 0x000000
 2747 2735i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2748 2736i         0000 0006   ATD0DR5L_BIT6:      equ    6                                         ; Bit 6
 2749 2737i         0000 0007   ATD0DR5L_BIT7:      equ    7                                         ; Bit 7
 2750 2738i                     ; bit position masks
 2751 2739i         0000 0040   mATD0DR5L_BIT6:     equ    %01000000
 2752 2740i         0000 0080   mATD0DR5L_BIT7:     equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2753 2741i                     
 2754 2742i                     
 2755 2743i                     ;*** ATD0DR6 - ATD 0 Conversion Result Register 6; 0x0000009C ***
 2756 2744i         0000 009C   ATD0DR6:            equ    $0000009C                                ;*** ATD0DR6 - ATD 0 Conversion Result Register 6; 0x0000009C **
 2757 2745i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2758 2746i         0000 0006   ATD0DR6_BIT6:       equ    6                                         ; Bit 6
 2759 2747i         0000 0007   ATD0DR6_BIT7:       equ    7                                         ; Bit 7
 2760 2748i         0000 0008   ATD0DR6_BIT8:       equ    8                                         ; Bit 8
 2761 2749i         0000 0009   ATD0DR6_BIT9:       equ    9                                         ; Bit 9
 2762 2750i         0000 000A   ATD0DR6_BIT10:      equ    10                                        ; Bit 10
 2763 2751i         0000 000B   ATD0DR6_BIT11:      equ    11                                        ; Bit 11
 2764 2752i         0000 000C   ATD0DR6_BIT12:      equ    12                                        ; Bit 12
 2765 2753i         0000 000D   ATD0DR6_BIT13:      equ    13                                        ; Bit 13
 2766 2754i         0000 000E   ATD0DR6_BIT14:      equ    14                                        ; Bit 14
 2767 2755i         0000 000F   ATD0DR6_BIT15:      equ    15                                        ; Bit 15
 2768 2756i                     ; bit position masks
 2769 2757i         0000 0040   mATD0DR6_BIT6:      equ    %01000000
 2770 2758i         0000 0080   mATD0DR6_BIT7:      equ    %10000000
 2771 2759i         0000 0100   mATD0DR6_BIT8:      equ    %100000000
 2772 2760i         0000 0200   mATD0DR6_BIT9:      equ    %1000000000
 2773 2761i         0000 0400   mATD0DR6_BIT10:     equ    %10000000000
 2774 2762i         0000 0800   mATD0DR6_BIT11:     equ    %100000000000
 2775 2763i         0000 1000   mATD0DR6_BIT12:     equ    %1000000000000
 2776 2764i         0000 2000   mATD0DR6_BIT13:     equ    %10000000000000
 2777 2765i         0000 4000   mATD0DR6_BIT14:     equ    %100000000000000
 2778 2766i         0000 8000   mATD0DR6_BIT15:     equ    %1000000000000000
 2779 2767i                     
 2780 2768i                     
 2781 2769i                     ;*** ATD0DR6H - ATD 0 Conversion Result Register 6 High; 0x0000009C ***
 2782 2770i         0000 009C   ATD0DR6H:           equ    $0000009C                                ;*** ATD0DR6H - ATD 0 Conversion Result Register 6 High; 0x00000
 2783 2771i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2784 2772i         0000 0000   ATD0DR6H_BIT8:      equ    0                                         ; Bit 8
 2785 2773i         0000 0001   ATD0DR6H_BIT9:      equ    1                                         ; Bit 9
 2786 2774i         0000 0002   ATD0DR6H_BIT10:     equ    2                                         ; Bit 10
 2787 2775i         0000 0003   ATD0DR6H_BIT11:     equ    3                                         ; Bit 11
 2788 2776i         0000 0004   ATD0DR6H_BIT12:     equ    4                                         ; Bit 12
 2789 2777i         0000 0005   ATD0DR6H_BIT13:     equ    5                                         ; Bit 13
 2790 2778i         0000 0006   ATD0DR6H_BIT14:     equ    6                                         ; Bit 14
 2791 2779i         0000 0007   ATD0DR6H_BIT15:     equ    7                                         ; Bit 15
 2792 2780i                     ; bit position masks
 2793 2781i         0000 0001   mATD0DR6H_BIT8:     equ    %00000001
 2794 2782i         0000 0002   mATD0DR6H_BIT9:     equ    %00000010
 2795 2783i         0000 0004   mATD0DR6H_BIT10:    equ    %00000100
 2796 2784i         0000 0008   mATD0DR6H_BIT11:    equ    %00001000
 2797 2785i         0000 0010   mATD0DR6H_BIT12:    equ    %00010000
 2798 2786i         0000 0020   mATD0DR6H_BIT13:    equ    %00100000
 2799 2787i         0000 0040   mATD0DR6H_BIT14:    equ    %01000000
 2800 2788i         0000 0080   mATD0DR6H_BIT15:    equ    %10000000
 2801 2789i                     
 2802 2790i                     
 2803 2791i                     ;*** ATD0DR6L - ATD 0 Conversion Result Register 6 Low; 0x0000009D ***
 2804 2792i         0000 009D   ATD0DR6L:           equ    $0000009D                                ;*** ATD0DR6L - ATD 0 Conversion Result Register 6 Low; 0x000000
 2805 2793i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2806 2794i         0000 0006   ATD0DR6L_BIT6:      equ    6                                         ; Bit 6
 2807 2795i         0000 0007   ATD0DR6L_BIT7:      equ    7                                         ; Bit 7
 2808 2796i                     ; bit position masks
 2809 2797i         0000 0040   mATD0DR6L_BIT6:     equ    %01000000
 2810 2798i         0000 0080   mATD0DR6L_BIT7:     equ    %10000000
 2811 2799i                     
 2812 2800i                     
 2813 2801i                     ;*** ATD0DR7 - ATD 0 Conversion Result Register 7; 0x0000009E ***
 2814 2802i         0000 009E   ATD0DR7:            equ    $0000009E                                ;*** ATD0DR7 - ATD 0 Conversion Result Register 7; 0x0000009E **
 2815 2803i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2816 2804i         0000 0006   ATD0DR7_BIT6:       equ    6                                         ; Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2817 2805i         0000 0007   ATD0DR7_BIT7:       equ    7                                         ; Bit 7
 2818 2806i         0000 0008   ATD0DR7_BIT8:       equ    8                                         ; Bit 8
 2819 2807i         0000 0009   ATD0DR7_BIT9:       equ    9                                         ; Bit 9
 2820 2808i         0000 000A   ATD0DR7_BIT10:      equ    10                                        ; Bit 10
 2821 2809i         0000 000B   ATD0DR7_BIT11:      equ    11                                        ; Bit 11
 2822 2810i         0000 000C   ATD0DR7_BIT12:      equ    12                                        ; Bit 12
 2823 2811i         0000 000D   ATD0DR7_BIT13:      equ    13                                        ; Bit 13
 2824 2812i         0000 000E   ATD0DR7_BIT14:      equ    14                                        ; Bit 14
 2825 2813i         0000 000F   ATD0DR7_BIT15:      equ    15                                        ; Bit 15
 2826 2814i                     ; bit position masks
 2827 2815i         0000 0040   mATD0DR7_BIT6:      equ    %01000000
 2828 2816i         0000 0080   mATD0DR7_BIT7:      equ    %10000000
 2829 2817i         0000 0100   mATD0DR7_BIT8:      equ    %100000000
 2830 2818i         0000 0200   mATD0DR7_BIT9:      equ    %1000000000
 2831 2819i         0000 0400   mATD0DR7_BIT10:     equ    %10000000000
 2832 2820i         0000 0800   mATD0DR7_BIT11:     equ    %100000000000
 2833 2821i         0000 1000   mATD0DR7_BIT12:     equ    %1000000000000
 2834 2822i         0000 2000   mATD0DR7_BIT13:     equ    %10000000000000
 2835 2823i         0000 4000   mATD0DR7_BIT14:     equ    %100000000000000
 2836 2824i         0000 8000   mATD0DR7_BIT15:     equ    %1000000000000000
 2837 2825i                     
 2838 2826i                     
 2839 2827i                     ;*** ATD0DR7H - ATD 0 Conversion Result Register 7 High; 0x0000009E ***
 2840 2828i         0000 009E   ATD0DR7H:           equ    $0000009E                                ;*** ATD0DR7H - ATD 0 Conversion Result Register 7 High; 0x00000
 2841 2829i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2842 2830i         0000 0000   ATD0DR7H_BIT8:      equ    0                                         ; Bit 8
 2843 2831i         0000 0001   ATD0DR7H_BIT9:      equ    1                                         ; Bit 9
 2844 2832i         0000 0002   ATD0DR7H_BIT10:     equ    2                                         ; Bit 10
 2845 2833i         0000 0003   ATD0DR7H_BIT11:     equ    3                                         ; Bit 11
 2846 2834i         0000 0004   ATD0DR7H_BIT12:     equ    4                                         ; Bit 12
 2847 2835i         0000 0005   ATD0DR7H_BIT13:     equ    5                                         ; Bit 13
 2848 2836i         0000 0006   ATD0DR7H_BIT14:     equ    6                                         ; Bit 14
 2849 2837i         0000 0007   ATD0DR7H_BIT15:     equ    7                                         ; Bit 15
 2850 2838i                     ; bit position masks
 2851 2839i         0000 0001   mATD0DR7H_BIT8:     equ    %00000001
 2852 2840i         0000 0002   mATD0DR7H_BIT9:     equ    %00000010
 2853 2841i         0000 0004   mATD0DR7H_BIT10:    equ    %00000100
 2854 2842i         0000 0008   mATD0DR7H_BIT11:    equ    %00001000
 2855 2843i         0000 0010   mATD0DR7H_BIT12:    equ    %00010000
 2856 2844i         0000 0020   mATD0DR7H_BIT13:    equ    %00100000
 2857 2845i         0000 0040   mATD0DR7H_BIT14:    equ    %01000000
 2858 2846i         0000 0080   mATD0DR7H_BIT15:    equ    %10000000
 2859 2847i                     
 2860 2848i                     
 2861 2849i                     ;*** ATD0DR7L - ATD 0 Conversion Result Register 7 Low; 0x0000009F ***
 2862 2850i         0000 009F   ATD0DR7L:           equ    $0000009F                                ;*** ATD0DR7L - ATD 0 Conversion Result Register 7 Low; 0x000000
 2863 2851i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2864 2852i         0000 0006   ATD0DR7L_BIT6:      equ    6                                         ; Bit 6
 2865 2853i         0000 0007   ATD0DR7L_BIT7:      equ    7                                         ; Bit 7
 2866 2854i                     ; bit position masks
 2867 2855i         0000 0040   mATD0DR7L_BIT6:     equ    %01000000
 2868 2856i         0000 0080   mATD0DR7L_BIT7:     equ    %10000000
 2869 2857i                     
 2870 2858i                     
 2871 2859i                     ;*** PWME - PWM Enable Register; 0x000000A0 ***
 2872 2860i         0000 00A0   PWME:               equ    $000000A0                                ;*** PWME - PWM Enable Register; 0x000000A0 ***
 2873 2861i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2874 2862i         0000 0000   PWME_PWME0:         equ    0                                         ; Pulse Width Channel 0 Enable
 2875 2863i         0000 0001   PWME_PWME1:         equ    1                                         ; Pulse Width Channel 1 Enable
 2876 2864i         0000 0002   PWME_PWME2:         equ    2                                         ; Pulse Width Channel 2 Enable
 2877 2865i         0000 0003   PWME_PWME3:         equ    3                                         ; Pulse Width Channel 3 Enable
 2878 2866i         0000 0004   PWME_PWME4:         equ    4                                         ; Pulse Width Channel 4 Enable
 2879 2867i         0000 0005   PWME_PWME5:         equ    5                                         ; Pulse Width Channel 5 Enable
 2880 2868i         0000 0006   PWME_PWME6:         equ    6                                         ; Pulse Width Channel 6 Enable

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2881 2869i         0000 0007   PWME_PWME7:         equ    7                                         ; Pulse Width Channel 7 Enable
 2882 2870i                     ; bit position masks
 2883 2871i         0000 0001   mPWME_PWME0:        equ    %00000001
 2884 2872i         0000 0002   mPWME_PWME1:        equ    %00000010
 2885 2873i         0000 0004   mPWME_PWME2:        equ    %00000100
 2886 2874i         0000 0008   mPWME_PWME3:        equ    %00001000
 2887 2875i         0000 0010   mPWME_PWME4:        equ    %00010000
 2888 2876i         0000 0020   mPWME_PWME5:        equ    %00100000
 2889 2877i         0000 0040   mPWME_PWME6:        equ    %01000000
 2890 2878i         0000 0080   mPWME_PWME7:        equ    %10000000
 2891 2879i                     
 2892 2880i                     
 2893 2881i                     ;*** PWMPOL - PWM Polarity Register; 0x000000A1 ***
 2894 2882i         0000 00A1   PWMPOL:             equ    $000000A1                                ;*** PWMPOL - PWM Polarity Register; 0x000000A1 ***
 2895 2883i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2896 2884i         0000 0000   PWMPOL_PPOL0:       equ    0                                         ; Pulse Width Channel 0 Polarity
 2897 2885i         0000 0001   PWMPOL_PPOL1:       equ    1                                         ; Pulse Width Channel 1 Polarity
 2898 2886i         0000 0002   PWMPOL_PPOL2:       equ    2                                         ; Pulse Width Channel 2 Polarity
 2899 2887i         0000 0003   PWMPOL_PPOL3:       equ    3                                         ; Pulse Width Channel 3 Polarity
 2900 2888i         0000 0004   PWMPOL_PPOL4:       equ    4                                         ; Pulse Width Channel 4 Polarity
 2901 2889i         0000 0005   PWMPOL_PPOL5:       equ    5                                         ; Pulse Width Channel 5 Polarity
 2902 2890i         0000 0006   PWMPOL_PPOL6:       equ    6                                         ; Pulse Width Channel 6 Polarity
 2903 2891i         0000 0007   PWMPOL_PPOL7:       equ    7                                         ; Pulse Width Channel 7 Polarity
 2904 2892i                     ; bit position masks
 2905 2893i         0000 0001   mPWMPOL_PPOL0:      equ    %00000001
 2906 2894i         0000 0002   mPWMPOL_PPOL1:      equ    %00000010
 2907 2895i         0000 0004   mPWMPOL_PPOL2:      equ    %00000100
 2908 2896i         0000 0008   mPWMPOL_PPOL3:      equ    %00001000
 2909 2897i         0000 0010   mPWMPOL_PPOL4:      equ    %00010000
 2910 2898i         0000 0020   mPWMPOL_PPOL5:      equ    %00100000
 2911 2899i         0000 0040   mPWMPOL_PPOL6:      equ    %01000000
 2912 2900i         0000 0080   mPWMPOL_PPOL7:      equ    %10000000
 2913 2901i                     
 2914 2902i                     
 2915 2903i                     ;*** PWMCLK - PWM Clock Select Register; 0x000000A2 ***
 2916 2904i         0000 00A2   PWMCLK:             equ    $000000A2                                ;*** PWMCLK - PWM Clock Select Register; 0x000000A2 ***
 2917 2905i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2918 2906i         0000 0000   PWMCLK_PCLK0:       equ    0                                         ; Pulse Width Channel 0 Clock Select
 2919 2907i         0000 0001   PWMCLK_PCLK1:       equ    1                                         ; Pulse Width Channel 1 Clock Select
 2920 2908i         0000 0002   PWMCLK_PCLK2:       equ    2                                         ; Pulse Width Channel 2 Clock Select
 2921 2909i         0000 0003   PWMCLK_PCLK3:       equ    3                                         ; Pulse Width Channel 3 Clock Select
 2922 2910i         0000 0004   PWMCLK_PCLK4:       equ    4                                         ; Pulse Width Channel 4 Clock Select
 2923 2911i         0000 0005   PWMCLK_PCLK5:       equ    5                                         ; Pulse Width Channel 5 Clock Select
 2924 2912i         0000 0006   PWMCLK_PCLK6:       equ    6                                         ; Pulse Width Channel 6 Clock Select
 2925 2913i         0000 0007   PWMCLK_PCLK7:       equ    7                                         ; Pulse Width Channel 7 Clock Select
 2926 2914i                     ; bit position masks
 2927 2915i         0000 0001   mPWMCLK_PCLK0:      equ    %00000001
 2928 2916i         0000 0002   mPWMCLK_PCLK1:      equ    %00000010
 2929 2917i         0000 0004   mPWMCLK_PCLK2:      equ    %00000100
 2930 2918i         0000 0008   mPWMCLK_PCLK3:      equ    %00001000
 2931 2919i         0000 0010   mPWMCLK_PCLK4:      equ    %00010000
 2932 2920i         0000 0020   mPWMCLK_PCLK5:      equ    %00100000
 2933 2921i         0000 0040   mPWMCLK_PCLK6:      equ    %01000000
 2934 2922i         0000 0080   mPWMCLK_PCLK7:      equ    %10000000
 2935 2923i                     
 2936 2924i                     
 2937 2925i                     ;*** PWMPRCLK - PWM Prescale Clock Select Register; 0x000000A3 ***
 2938 2926i         0000 00A3   PWMPRCLK:           equ    $000000A3                                ;*** PWMPRCLK - PWM Prescale Clock Select Register; 0x000000A3 *
 2939 2927i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2940 2928i         0000 0000   PWMPRCLK_PCKA0:     equ    0                                         ; Prescaler Select for Clock A 0
 2941 2929i         0000 0001   PWMPRCLK_PCKA1:     equ    1                                         ; Prescaler Select for Clock A 1
 2942 2930i         0000 0002   PWMPRCLK_PCKA2:     equ    2                                         ; Prescaler Select for Clock A 2
 2943 2931i         0000 0004   PWMPRCLK_PCKB0:     equ    4                                         ; Prescaler Select for Clock B 0
 2944 2932i         0000 0005   PWMPRCLK_PCKB1:     equ    5                                         ; Prescaler Select for Clock B 1

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 2945 2933i         0000 0006   PWMPRCLK_PCKB2:     equ    6                                         ; Prescaler Select for Clock B 2
 2946 2934i                     ; bit position masks
 2947 2935i         0000 0001   mPWMPRCLK_PCKA0:    equ    %00000001
 2948 2936i         0000 0002   mPWMPRCLK_PCKA1:    equ    %00000010
 2949 2937i         0000 0004   mPWMPRCLK_PCKA2:    equ    %00000100
 2950 2938i         0000 0010   mPWMPRCLK_PCKB0:    equ    %00010000
 2951 2939i         0000 0020   mPWMPRCLK_PCKB1:    equ    %00100000
 2952 2940i         0000 0040   mPWMPRCLK_PCKB2:    equ    %01000000
 2953 2941i                     
 2954 2942i                     
 2955 2943i                     ;*** PWMCAE - PWM Center Align Enable Register; 0x000000A4 ***
 2956 2944i         0000 00A4   PWMCAE:             equ    $000000A4                                ;*** PWMCAE - PWM Center Align Enable Register; 0x000000A4 ***
 2957 2945i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2958 2946i         0000 0000   PWMCAE_CAE0:        equ    0                                         ; Center Aligned Output Mode on channel 0
 2959 2947i         0000 0001   PWMCAE_CAE1:        equ    1                                         ; Center Aligned Output Mode on channel 1
 2960 2948i         0000 0002   PWMCAE_CAE2:        equ    2                                         ; Center Aligned Output Mode on channel 2
 2961 2949i         0000 0003   PWMCAE_CAE3:        equ    3                                         ; Center Aligned Output Mode on channel 3
 2962 2950i         0000 0004   PWMCAE_CAE4:        equ    4                                         ; Center Aligned Output Mode on channel 4
 2963 2951i         0000 0005   PWMCAE_CAE5:        equ    5                                         ; Center Aligned Output Mode on channel 5
 2964 2952i         0000 0006   PWMCAE_CAE6:        equ    6                                         ; Center Aligned Output Mode on channel 6
 2965 2953i         0000 0007   PWMCAE_CAE7:        equ    7                                         ; Center Aligned Output Mode on channel 7
 2966 2954i                     ; bit position masks
 2967 2955i         0000 0001   mPWMCAE_CAE0:       equ    %00000001
 2968 2956i         0000 0002   mPWMCAE_CAE1:       equ    %00000010
 2969 2957i         0000 0004   mPWMCAE_CAE2:       equ    %00000100
 2970 2958i         0000 0008   mPWMCAE_CAE3:       equ    %00001000
 2971 2959i         0000 0010   mPWMCAE_CAE4:       equ    %00010000
 2972 2960i         0000 0020   mPWMCAE_CAE5:       equ    %00100000
 2973 2961i         0000 0040   mPWMCAE_CAE6:       equ    %01000000
 2974 2962i         0000 0080   mPWMCAE_CAE7:       equ    %10000000
 2975 2963i                     
 2976 2964i                     
 2977 2965i                     ;*** PWMCTL - PWM Control Register; 0x000000A5 ***
 2978 2966i         0000 00A5   PWMCTL:             equ    $000000A5                                ;*** PWMCTL - PWM Control Register; 0x000000A5 ***
 2979 2967i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2980 2968i         0000 0002   PWMCTL_PFRZ:        equ    2                                         ; PWM Counters Stop in Freeze Mode
 2981 2969i         0000 0003   PWMCTL_PSWAI:       equ    3                                         ; PWM Stops in Wait Mode
 2982 2970i         0000 0004   PWMCTL_CON01:       equ    4                                         ; Concatenate channels 0 and 1
 2983 2971i         0000 0005   PWMCTL_CON23:       equ    5                                         ; Concatenate channels 2 and 3
 2984 2972i         0000 0006   PWMCTL_CON45:       equ    6                                         ; Concatenate channels 4 and 5
 2985 2973i         0000 0007   PWMCTL_CON67:       equ    7                                         ; Concatenate channels 6 and 7
 2986 2974i                     ; bit position masks
 2987 2975i         0000 0004   mPWMCTL_PFRZ:       equ    %00000100
 2988 2976i         0000 0008   mPWMCTL_PSWAI:      equ    %00001000
 2989 2977i         0000 0010   mPWMCTL_CON01:      equ    %00010000
 2990 2978i         0000 0020   mPWMCTL_CON23:      equ    %00100000
 2991 2979i         0000 0040   mPWMCTL_CON45:      equ    %01000000
 2992 2980i         0000 0080   mPWMCTL_CON67:      equ    %10000000
 2993 2981i                     
 2994 2982i                     
 2995 2983i                     ;*** PWMSCLA - PWM Scale A Register; 0x000000A8 ***
 2996 2984i         0000 00A8   PWMSCLA:            equ    $000000A8                                ;*** PWMSCLA - PWM Scale A Register; 0x000000A8 ***
 2997 2985i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 2998 2986i         0000 0000   PWMSCLA_BIT0:       equ    0                                         ; PWM Scale A Bit 0
 2999 2987i         0000 0001   PWMSCLA_BIT1:       equ    1                                         ; PWM Scale A Bit 1
 3000 2988i         0000 0002   PWMSCLA_BIT2:       equ    2                                         ; PWM Scale A Bit 2
 3001 2989i         0000 0003   PWMSCLA_BIT3:       equ    3                                         ; PWM Scale A Bit 3
 3002 2990i         0000 0004   PWMSCLA_BIT4:       equ    4                                         ; PWM Scale A Bit 4
 3003 2991i         0000 0005   PWMSCLA_BIT5:       equ    5                                         ; PWM Scale A Bit 5
 3004 2992i         0000 0006   PWMSCLA_BIT6:       equ    6                                         ; PWM Scale A Bit 6
 3005 2993i         0000 0007   PWMSCLA_BIT7:       equ    7                                         ; PWM Scale A Bit 7
 3006 2994i                     ; bit position masks
 3007 2995i         0000 0001   mPWMSCLA_BIT0:      equ    %00000001
 3008 2996i         0000 0002   mPWMSCLA_BIT1:      equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3009 2997i         0000 0004   mPWMSCLA_BIT2:      equ    %00000100
 3010 2998i         0000 0008   mPWMSCLA_BIT3:      equ    %00001000
 3011 2999i         0000 0010   mPWMSCLA_BIT4:      equ    %00010000
 3012 3000i         0000 0020   mPWMSCLA_BIT5:      equ    %00100000
 3013 3001i         0000 0040   mPWMSCLA_BIT6:      equ    %01000000
 3014 3002i         0000 0080   mPWMSCLA_BIT7:      equ    %10000000
 3015 3003i                     
 3016 3004i                     
 3017 3005i                     ;*** PWMSCLB - PWM Scale B Register; 0x000000A9 ***
 3018 3006i         0000 00A9   PWMSCLB:            equ    $000000A9                                ;*** PWMSCLB - PWM Scale B Register; 0x000000A9 ***
 3019 3007i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3020 3008i         0000 0000   PWMSCLB_BIT0:       equ    0                                         ; PWM Scale B Bit 0
 3021 3009i         0000 0001   PWMSCLB_BIT1:       equ    1                                         ; PWM Scale B Bit 1
 3022 3010i         0000 0002   PWMSCLB_BIT2:       equ    2                                         ; PWM Scale B Bit 2
 3023 3011i         0000 0003   PWMSCLB_BIT3:       equ    3                                         ; PWM Scale B Bit 3
 3024 3012i         0000 0004   PWMSCLB_BIT4:       equ    4                                         ; PWM Scale B Bit 4
 3025 3013i         0000 0005   PWMSCLB_BIT5:       equ    5                                         ; PWM Scale B Bit 5
 3026 3014i         0000 0006   PWMSCLB_BIT6:       equ    6                                         ; PWM Scale B Bit 6
 3027 3015i         0000 0007   PWMSCLB_BIT7:       equ    7                                         ; PWM Scale B Bit 7
 3028 3016i                     ; bit position masks
 3029 3017i         0000 0001   mPWMSCLB_BIT0:      equ    %00000001
 3030 3018i         0000 0002   mPWMSCLB_BIT1:      equ    %00000010
 3031 3019i         0000 0004   mPWMSCLB_BIT2:      equ    %00000100
 3032 3020i         0000 0008   mPWMSCLB_BIT3:      equ    %00001000
 3033 3021i         0000 0010   mPWMSCLB_BIT4:      equ    %00010000
 3034 3022i         0000 0020   mPWMSCLB_BIT5:      equ    %00100000
 3035 3023i         0000 0040   mPWMSCLB_BIT6:      equ    %01000000
 3036 3024i         0000 0080   mPWMSCLB_BIT7:      equ    %10000000
 3037 3025i                     
 3038 3026i                     
 3039 3027i                     ;*** PWMCNT01 - PWM Channel Counter 01 Register; 0x000000AC ***
 3040 3028i         0000 00AC   PWMCNT01:           equ    $000000AC                                ;*** PWMCNT01 - PWM Channel Counter 01 Register; 0x000000AC ***
 3041 3029i                     
 3042 3030i                     
 3043 3031i                     ;*** PWMCNT0 - PWM Channel Counter 0 Register; 0x000000AC ***
 3044 3032i         0000 00AC   PWMCNT0:            equ    $000000AC                                ;*** PWMCNT0 - PWM Channel Counter 0 Register; 0x000000AC ***
 3045 3033i                     
 3046 3034i                     
 3047 3035i                     ;*** PWMCNT1 - PWM Channel Counter 1 Register; 0x000000AD ***
 3048 3036i         0000 00AD   PWMCNT1:            equ    $000000AD                                ;*** PWMCNT1 - PWM Channel Counter 1 Register; 0x000000AD ***
 3049 3037i                     
 3050 3038i                     
 3051 3039i                     ;*** PWMCNT23 - PWM Channel Counter 23 Register; 0x000000AE ***
 3052 3040i         0000 00AE   PWMCNT23:           equ    $000000AE                                ;*** PWMCNT23 - PWM Channel Counter 23 Register; 0x000000AE ***
 3053 3041i                     
 3054 3042i                     
 3055 3043i                     ;*** PWMCNT2 - PWM Channel Counter 2 Register; 0x000000AE ***
 3056 3044i         0000 00AE   PWMCNT2:            equ    $000000AE                                ;*** PWMCNT2 - PWM Channel Counter 2 Register; 0x000000AE ***
 3057 3045i                     
 3058 3046i                     
 3059 3047i                     ;*** PWMCNT3 - PWM Channel Counter 3 Register; 0x000000AF ***
 3060 3048i         0000 00AF   PWMCNT3:            equ    $000000AF                                ;*** PWMCNT3 - PWM Channel Counter 3 Register; 0x000000AF ***
 3061 3049i                     
 3062 3050i                     
 3063 3051i                     ;*** PWMCNT45 - PWM Channel Counter 45 Register; 0x000000B0 ***
 3064 3052i         0000 00B0   PWMCNT45:           equ    $000000B0                                ;*** PWMCNT45 - PWM Channel Counter 45 Register; 0x000000B0 ***
 3065 3053i                     
 3066 3054i                     
 3067 3055i                     ;*** PWMCNT4 - PWM Channel Counter 4 Register; 0x000000B0 ***
 3068 3056i         0000 00B0   PWMCNT4:            equ    $000000B0                                ;*** PWMCNT4 - PWM Channel Counter 4 Register; 0x000000B0 ***
 3069 3057i                     
 3070 3058i                     
 3071 3059i                     ;*** PWMCNT5 - PWM Channel Counter 5 Register; 0x000000B1 ***
 3072 3060i         0000 00B1   PWMCNT5:            equ    $000000B1                                ;*** PWMCNT5 - PWM Channel Counter 5 Register; 0x000000B1 ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3073 3061i                     
 3074 3062i                     
 3075 3063i                     ;*** PWMCNT67 - PWM Channel Counter 67 Register; 0x000000B2 ***
 3076 3064i         0000 00B2   PWMCNT67:           equ    $000000B2                                ;*** PWMCNT67 - PWM Channel Counter 67 Register; 0x000000B2 ***
 3077 3065i                     
 3078 3066i                     
 3079 3067i                     ;*** PWMCNT6 - PWM Channel Counter 6 Register; 0x000000B2 ***
 3080 3068i         0000 00B2   PWMCNT6:            equ    $000000B2                                ;*** PWMCNT6 - PWM Channel Counter 6 Register; 0x000000B2 ***
 3081 3069i                     
 3082 3070i                     
 3083 3071i                     ;*** PWMCNT7 - PWM Channel Counter 7 Register; 0x000000B3 ***
 3084 3072i         0000 00B3   PWMCNT7:            equ    $000000B3                                ;*** PWMCNT7 - PWM Channel Counter 7 Register; 0x000000B3 ***
 3085 3073i                     
 3086 3074i                     
 3087 3075i                     ;*** PWMPER01 - PWM Channel Period 01 Register; 0x000000B4 ***
 3088 3076i         0000 00B4   PWMPER01:           equ    $000000B4                                ;*** PWMPER01 - PWM Channel Period 01 Register; 0x000000B4 ***
 3089 3077i                     
 3090 3078i                     
 3091 3079i                     ;*** PWMPER0 - PWM Channel Period 0 Register; 0x000000B4 ***
 3092 3080i         0000 00B4   PWMPER0:            equ    $000000B4                                ;*** PWMPER0 - PWM Channel Period 0 Register; 0x000000B4 ***
 3093 3081i                     
 3094 3082i                     
 3095 3083i                     ;*** PWMPER1 - PWM Channel Period 1 Register; 0x000000B5 ***
 3096 3084i         0000 00B5   PWMPER1:            equ    $000000B5                                ;*** PWMPER1 - PWM Channel Period 1 Register; 0x000000B5 ***
 3097 3085i                     
 3098 3086i                     
 3099 3087i                     ;*** PWMPER23 - PWM Channel Period 23 Register; 0x000000B6 ***
 3100 3088i         0000 00B6   PWMPER23:           equ    $000000B6                                ;*** PWMPER23 - PWM Channel Period 23 Register; 0x000000B6 ***
 3101 3089i                     
 3102 3090i                     
 3103 3091i                     ;*** PWMPER2 - PWM Channel Period 2 Register; 0x000000B6 ***
 3104 3092i         0000 00B6   PWMPER2:            equ    $000000B6                                ;*** PWMPER2 - PWM Channel Period 2 Register; 0x000000B6 ***
 3105 3093i                     
 3106 3094i                     
 3107 3095i                     ;*** PWMPER3 - PWM Channel Period 3 Register; 0x000000B7 ***
 3108 3096i         0000 00B7   PWMPER3:            equ    $000000B7                                ;*** PWMPER3 - PWM Channel Period 3 Register; 0x000000B7 ***
 3109 3097i                     
 3110 3098i                     
 3111 3099i                     ;*** PWMPER45 - PWM Channel Period 45 Register; 0x000000B8 ***
 3112 3100i         0000 00B8   PWMPER45:           equ    $000000B8                                ;*** PWMPER45 - PWM Channel Period 45 Register; 0x000000B8 ***
 3113 3101i                     
 3114 3102i                     
 3115 3103i                     ;*** PWMPER4 - PWM Channel Period 4 Register; 0x000000B8 ***
 3116 3104i         0000 00B8   PWMPER4:            equ    $000000B8                                ;*** PWMPER4 - PWM Channel Period 4 Register; 0x000000B8 ***
 3117 3105i                     
 3118 3106i                     
 3119 3107i                     ;*** PWMPER5 - PWM Channel Period 5 Register; 0x000000B9 ***
 3120 3108i         0000 00B9   PWMPER5:            equ    $000000B9                                ;*** PWMPER5 - PWM Channel Period 5 Register; 0x000000B9 ***
 3121 3109i                     
 3122 3110i                     
 3123 3111i                     ;*** PWMPER67 - PWM Channel Period 67 Register; 0x000000BA ***
 3124 3112i         0000 00BA   PWMPER67:           equ    $000000BA                                ;*** PWMPER67 - PWM Channel Period 67 Register; 0x000000BA ***
 3125 3113i                     
 3126 3114i                     
 3127 3115i                     ;*** PWMPER6 - PWM Channel Period 6 Register; 0x000000BA ***
 3128 3116i         0000 00BA   PWMPER6:            equ    $000000BA                                ;*** PWMPER6 - PWM Channel Period 6 Register; 0x000000BA ***
 3129 3117i                     
 3130 3118i                     
 3131 3119i                     ;*** PWMPER7 - PWM Channel Period 7 Register; 0x000000BB ***
 3132 3120i         0000 00BB   PWMPER7:            equ    $000000BB                                ;*** PWMPER7 - PWM Channel Period 7 Register; 0x000000BB ***
 3133 3121i                     
 3134 3122i                     
 3135 3123i                     ;*** PWMDTY01 - PWM Channel Duty 01 Register; 0x000000BC ***
 3136 3124i         0000 00BC   PWMDTY01:           equ    $000000BC                                ;*** PWMDTY01 - PWM Channel Duty 01 Register; 0x000000BC ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3137 3125i                     
 3138 3126i                     
 3139 3127i                     ;*** PWMDTY0 - PWM Channel Duty 0 Register; 0x000000BC ***
 3140 3128i         0000 00BC   PWMDTY0:            equ    $000000BC                                ;*** PWMDTY0 - PWM Channel Duty 0 Register; 0x000000BC ***
 3141 3129i                     
 3142 3130i                     
 3143 3131i                     ;*** PWMDTY1 - PWM Channel Duty 1 Register; 0x000000BD ***
 3144 3132i         0000 00BD   PWMDTY1:            equ    $000000BD                                ;*** PWMDTY1 - PWM Channel Duty 1 Register; 0x000000BD ***
 3145 3133i                     
 3146 3134i                     
 3147 3135i                     ;*** PWMDTY23 - PWM Channel Duty 23 Register; 0x000000BE ***
 3148 3136i         0000 00BE   PWMDTY23:           equ    $000000BE                                ;*** PWMDTY23 - PWM Channel Duty 23 Register; 0x000000BE ***
 3149 3137i                     
 3150 3138i                     
 3151 3139i                     ;*** PWMDTY2 - PWM Channel Duty 2 Register; 0x000000BE ***
 3152 3140i         0000 00BE   PWMDTY2:            equ    $000000BE                                ;*** PWMDTY2 - PWM Channel Duty 2 Register; 0x000000BE ***
 3153 3141i                     
 3154 3142i                     
 3155 3143i                     ;*** PWMDTY3 - PWM Channel Duty 3 Register; 0x000000BF ***
 3156 3144i         0000 00BF   PWMDTY3:            equ    $000000BF                                ;*** PWMDTY3 - PWM Channel Duty 3 Register; 0x000000BF ***
 3157 3145i                     
 3158 3146i                     
 3159 3147i                     ;*** PWMDTY45 - PWM Channel Duty 45 Register; 0x000000C0 ***
 3160 3148i         0000 00C0   PWMDTY45:           equ    $000000C0                                ;*** PWMDTY45 - PWM Channel Duty 45 Register; 0x000000C0 ***
 3161 3149i                     
 3162 3150i                     
 3163 3151i                     ;*** PWMDTY4 - PWM Channel Duty 4 Register; 0x000000C0 ***
 3164 3152i         0000 00C0   PWMDTY4:            equ    $000000C0                                ;*** PWMDTY4 - PWM Channel Duty 4 Register; 0x000000C0 ***
 3165 3153i                     
 3166 3154i                     
 3167 3155i                     ;*** PWMDTY5 - PWM Channel Duty 5 Register; 0x000000C1 ***
 3168 3156i         0000 00C1   PWMDTY5:            equ    $000000C1                                ;*** PWMDTY5 - PWM Channel Duty 5 Register; 0x000000C1 ***
 3169 3157i                     
 3170 3158i                     
 3171 3159i                     ;*** PWMDTY67 - PWM Channel Duty 67 Register; 0x000000C2 ***
 3172 3160i         0000 00C2   PWMDTY67:           equ    $000000C2                                ;*** PWMDTY67 - PWM Channel Duty 67 Register; 0x000000C2 ***
 3173 3161i                     
 3174 3162i                     
 3175 3163i                     ;*** PWMDTY6 - PWM Channel Duty 6 Register; 0x000000C2 ***
 3176 3164i         0000 00C2   PWMDTY6:            equ    $000000C2                                ;*** PWMDTY6 - PWM Channel Duty 6 Register; 0x000000C2 ***
 3177 3165i                     
 3178 3166i                     
 3179 3167i                     ;*** PWMDTY7 - PWM Channel Duty 7 Register; 0x000000C3 ***
 3180 3168i         0000 00C3   PWMDTY7:            equ    $000000C3                                ;*** PWMDTY7 - PWM Channel Duty 7 Register; 0x000000C3 ***
 3181 3169i                     
 3182 3170i                     
 3183 3171i                     ;*** PWMSDN - PWM Shutdown Register; 0x000000C4 ***
 3184 3172i         0000 00C4   PWMSDN:             equ    $000000C4                                ;*** PWMSDN - PWM Shutdown Register; 0x000000C4 ***
 3185 3173i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3186 3174i         0000 0000   PWMSDN_PWM7ENA:     equ    0                                         ; PWM emergency shutdown Enable
 3187 3175i         0000 0001   PWMSDN_PWM7INL:     equ    1                                         ; PWM shutdown active input level for ch. 7
 3188 3176i         0000 0002   PWMSDN_PWM7IN:      equ    2                                         ; PWM channel 7 input status
 3189 3177i         0000 0004   PWMSDN_PWMLVL:      equ    4                                         ; PWM shutdown output Level
 3190 3178i         0000 0005   PWMSDN_PWMRSTRT:    equ    5                                         ; PWM Restart
 3191 3179i         0000 0006   PWMSDN_PWMIE:       equ    6                                         ; PWM Interrupt Enable
 3192 3180i         0000 0007   PWMSDN_PWMIF:       equ    7                                         ; PWM Interrupt Flag
 3193 3181i                     ; bit position masks
 3194 3182i         0000 0001   mPWMSDN_PWM7ENA:    equ    %00000001
 3195 3183i         0000 0002   mPWMSDN_PWM7INL:    equ    %00000010
 3196 3184i         0000 0004   mPWMSDN_PWM7IN:     equ    %00000100
 3197 3185i         0000 0010   mPWMSDN_PWMLVL:     equ    %00010000
 3198 3186i         0000 0020   mPWMSDN_PWMRSTRT:   equ    %00100000
 3199 3187i         0000 0040   mPWMSDN_PWMIE:      equ    %01000000
 3200 3188i         0000 0080   mPWMSDN_PWMIF:      equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3201 3189i                     
 3202 3190i                     
 3203 3191i                     ;*** SCI0BD - SCI 0 Baud Rate Register; 0x000000C8 ***
 3204 3192i         0000 00C8   SCI0BD:             equ    $000000C8                                ;*** SCI0BD - SCI 0 Baud Rate Register; 0x000000C8 ***
 3205 3193i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3206 3194i         0000 0000   SCI0BD_SBR0:        equ    0                                         ; SCI Baud Rate Bit 0
 3207 3195i         0000 0001   SCI0BD_SBR1:        equ    1                                         ; SCI Baud Rate Bit 1
 3208 3196i         0000 0002   SCI0BD_SBR2:        equ    2                                         ; SCI Baud Rate Bit 2
 3209 3197i         0000 0003   SCI0BD_SBR3:        equ    3                                         ; SCI Baud Rate Bit 3
 3210 3198i         0000 0004   SCI0BD_SBR4:        equ    4                                         ; SCI Baud Rate Bit 4
 3211 3199i         0000 0005   SCI0BD_SBR5:        equ    5                                         ; SCI Baud Rate Bit 5
 3212 3200i         0000 0006   SCI0BD_SBR6:        equ    6                                         ; SCI Baud Rate Bit 6
 3213 3201i         0000 0007   SCI0BD_SBR7:        equ    7                                         ; SCI Baud Rate Bit 7
 3214 3202i         0000 0008   SCI0BD_SBR8:        equ    8                                         ; SCI Baud Rate Bit 8
 3215 3203i         0000 0009   SCI0BD_SBR9:        equ    9                                         ; SCI Baud Rate Bit 9
 3216 3204i         0000 000A   SCI0BD_SBR10:       equ    10                                        ; SCI Baud Rate Bit 10
 3217 3205i         0000 000B   SCI0BD_SBR11:       equ    11                                        ; SCI Baud Rate Bit 11
 3218 3206i         0000 000C   SCI0BD_SBR12:       equ    12                                        ; SCI Baud Rate Bit 12
 3219 3207i                     ; bit position masks
 3220 3208i         0000 0001   mSCI0BD_SBR0:       equ    %00000001
 3221 3209i         0000 0002   mSCI0BD_SBR1:       equ    %00000010
 3222 3210i         0000 0004   mSCI0BD_SBR2:       equ    %00000100
 3223 3211i         0000 0008   mSCI0BD_SBR3:       equ    %00001000
 3224 3212i         0000 0010   mSCI0BD_SBR4:       equ    %00010000
 3225 3213i         0000 0020   mSCI0BD_SBR5:       equ    %00100000
 3226 3214i         0000 0040   mSCI0BD_SBR6:       equ    %01000000
 3227 3215i         0000 0080   mSCI0BD_SBR7:       equ    %10000000
 3228 3216i         0000 0100   mSCI0BD_SBR8:       equ    %100000000
 3229 3217i         0000 0200   mSCI0BD_SBR9:       equ    %1000000000
 3230 3218i         0000 0400   mSCI0BD_SBR10:      equ    %10000000000
 3231 3219i         0000 0800   mSCI0BD_SBR11:      equ    %100000000000
 3232 3220i         0000 1000   mSCI0BD_SBR12:      equ    %1000000000000
 3233 3221i                     
 3234 3222i                     
 3235 3223i                     ;*** SCI0BDH - SCI 0 Baud Rate Register High; 0x000000C8 ***
 3236 3224i         0000 00C8   SCI0BDH:            equ    $000000C8                                ;*** SCI0BDH - SCI 0 Baud Rate Register High; 0x000000C8 ***
 3237 3225i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3238 3226i         0000 0000   SCI0BDH_SBR8:       equ    0                                         ; SCI Baud Rate Bit 8
 3239 3227i         0000 0001   SCI0BDH_SBR9:       equ    1                                         ; SCI Baud Rate Bit 9
 3240 3228i         0000 0002   SCI0BDH_SBR10:      equ    2                                         ; SCI Baud Rate Bit 10
 3241 3229i         0000 0003   SCI0BDH_SBR11:      equ    3                                         ; SCI Baud Rate Bit 11
 3242 3230i         0000 0004   SCI0BDH_SBR12:      equ    4                                         ; SCI Baud Rate Bit 12
 3243 3231i                     ; bit position masks
 3244 3232i         0000 0001   mSCI0BDH_SBR8:      equ    %00000001
 3245 3233i         0000 0002   mSCI0BDH_SBR9:      equ    %00000010
 3246 3234i         0000 0004   mSCI0BDH_SBR10:     equ    %00000100
 3247 3235i         0000 0008   mSCI0BDH_SBR11:     equ    %00001000
 3248 3236i         0000 0010   mSCI0BDH_SBR12:     equ    %00010000
 3249 3237i                     
 3250 3238i                     
 3251 3239i                     ;*** SCI0BDL - SCI 0 Baud Rate Register Low; 0x000000C9 ***
 3252 3240i         0000 00C9   SCI0BDL:            equ    $000000C9                                ;*** SCI0BDL - SCI 0 Baud Rate Register Low; 0x000000C9 ***
 3253 3241i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3254 3242i         0000 0000   SCI0BDL_SBR0:       equ    0                                         ; SCI Baud Rate Bit 0
 3255 3243i         0000 0001   SCI0BDL_SBR1:       equ    1                                         ; SCI Baud Rate Bit 1
 3256 3244i         0000 0002   SCI0BDL_SBR2:       equ    2                                         ; SCI Baud Rate Bit 2
 3257 3245i         0000 0003   SCI0BDL_SBR3:       equ    3                                         ; SCI Baud Rate Bit 3
 3258 3246i         0000 0004   SCI0BDL_SBR4:       equ    4                                         ; SCI Baud Rate Bit 4
 3259 3247i         0000 0005   SCI0BDL_SBR5:       equ    5                                         ; SCI Baud Rate Bit 5
 3260 3248i         0000 0006   SCI0BDL_SBR6:       equ    6                                         ; SCI Baud Rate Bit 6
 3261 3249i         0000 0007   SCI0BDL_SBR7:       equ    7                                         ; SCI Baud Rate Bit 7
 3262 3250i                     ; bit position masks
 3263 3251i         0000 0001   mSCI0BDL_SBR0:      equ    %00000001
 3264 3252i         0000 0002   mSCI0BDL_SBR1:      equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3265 3253i         0000 0004   mSCI0BDL_SBR2:      equ    %00000100
 3266 3254i         0000 0008   mSCI0BDL_SBR3:      equ    %00001000
 3267 3255i         0000 0010   mSCI0BDL_SBR4:      equ    %00010000
 3268 3256i         0000 0020   mSCI0BDL_SBR5:      equ    %00100000
 3269 3257i         0000 0040   mSCI0BDL_SBR6:      equ    %01000000
 3270 3258i         0000 0080   mSCI0BDL_SBR7:      equ    %10000000
 3271 3259i                     
 3272 3260i                     
 3273 3261i                     ;*** SCI0CR1 - SCI 0 Control Register 1; 0x000000CA ***
 3274 3262i         0000 00CA   SCI0CR1:            equ    $000000CA                                ;*** SCI0CR1 - SCI 0 Control Register 1; 0x000000CA ***
 3275 3263i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3276 3264i         0000 0000   SCI0CR1_PT:         equ    0                                         ; Parity Type Bit
 3277 3265i         0000 0001   SCI0CR1_PE:         equ    1                                         ; Parity Enable Bit
 3278 3266i         0000 0002   SCI0CR1_ILT:        equ    2                                         ; Idle Line Type Bit
 3279 3267i         0000 0003   SCI0CR1_WAKE:       equ    3                                         ; Wakeup Condition Bit
 3280 3268i         0000 0004   SCI0CR1_M:          equ    4                                         ; Data Format Mode Bit
 3281 3269i         0000 0005   SCI0CR1_RSRC:       equ    5                                         ; Receiver Source Bit
 3282 3270i         0000 0006   SCI0CR1_SCISWAI:    equ    6                                         ; SCI Stop in Wait Mode Bit
 3283 3271i         0000 0007   SCI0CR1_LOOPS:      equ    7                                         ; Loop Select Bit
 3284 3272i                     ; bit position masks
 3285 3273i         0000 0001   mSCI0CR1_PT:        equ    %00000001
 3286 3274i         0000 0002   mSCI0CR1_PE:        equ    %00000010
 3287 3275i         0000 0004   mSCI0CR1_ILT:       equ    %00000100
 3288 3276i         0000 0008   mSCI0CR1_WAKE:      equ    %00001000
 3289 3277i         0000 0010   mSCI0CR1_M:         equ    %00010000
 3290 3278i         0000 0020   mSCI0CR1_RSRC:      equ    %00100000
 3291 3279i         0000 0040   mSCI0CR1_SCISWAI:   equ    %01000000
 3292 3280i         0000 0080   mSCI0CR1_LOOPS:     equ    %10000000
 3293 3281i                     
 3294 3282i                     
 3295 3283i                     ;*** SCI0CR2 - SCI 0 Control Register 2; 0x000000CB ***
 3296 3284i         0000 00CB   SCI0CR2:            equ    $000000CB                                ;*** SCI0CR2 - SCI 0 Control Register 2; 0x000000CB ***
 3297 3285i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3298 3286i         0000 0000   SCI0CR2_SBK:        equ    0                                         ; Send Break Bit
 3299 3287i         0000 0001   SCI0CR2_RWU:        equ    1                                         ; Receiver Wakeup Bit
 3300 3288i         0000 0002   SCI0CR2_RE:         equ    2                                         ; Receiver Enable Bit
 3301 3289i         0000 0003   SCI0CR2_TE:         equ    3                                         ; Transmitter Enable Bit
 3302 3290i         0000 0004   SCI0CR2_ILIE:       equ    4                                         ; Idle Line Interrupt Enable Bit
 3303 3291i         0000 0005   SCI0CR2_RIE:        equ    5                                         ; Receiver Full Interrupt Enable Bit
 3304 3292i         0000 0006   SCI0CR2_TCIE:       equ    6                                         ; Transmission Complete Interrupt Enable Bit
 3305 3293i         0000 0007   SCI0CR2_SCTIE:      equ    7                                         ; Transmitter Interrupt Enable Bit
 3306 3294i                     ; bit position masks
 3307 3295i         0000 0001   mSCI0CR2_SBK:       equ    %00000001
 3308 3296i         0000 0002   mSCI0CR2_RWU:       equ    %00000010
 3309 3297i         0000 0004   mSCI0CR2_RE:        equ    %00000100
 3310 3298i         0000 0008   mSCI0CR2_TE:        equ    %00001000
 3311 3299i         0000 0010   mSCI0CR2_ILIE:      equ    %00010000
 3312 3300i         0000 0020   mSCI0CR2_RIE:       equ    %00100000
 3313 3301i         0000 0040   mSCI0CR2_TCIE:      equ    %01000000
 3314 3302i         0000 0080   mSCI0CR2_SCTIE:     equ    %10000000
 3315 3303i                     
 3316 3304i                     
 3317 3305i                     ;*** SCI0SR1 - SCI 0 Status Register 1; 0x000000CC ***
 3318 3306i         0000 00CC   SCI0SR1:            equ    $000000CC                                ;*** SCI0SR1 - SCI 0 Status Register 1; 0x000000CC ***
 3319 3307i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3320 3308i         0000 0000   SCI0SR1_PF:         equ    0                                         ; Parity Error Flag
 3321 3309i         0000 0001   SCI0SR1_FE:         equ    1                                         ; Framing Error Flag
 3322 3310i         0000 0002   SCI0SR1_NF:         equ    2                                         ; Noise Flag
 3323 3311i         0000 0003   SCI0SR1_OR:         equ    3                                         ; Overrun Flag
 3324 3312i         0000 0004   SCI0SR1_IDLE:       equ    4                                         ; Idle Line Flag
 3325 3313i         0000 0005   SCI0SR1_RDRF:       equ    5                                         ; Receive Data Register Full Flag
 3326 3314i         0000 0006   SCI0SR1_TC:         equ    6                                         ; Transmit Complete Flag
 3327 3315i         0000 0007   SCI0SR1_TDRE:       equ    7                                         ; Transmit Data Register Empty Flag
 3328 3316i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3329 3317i         0000 0001   mSCI0SR1_PF:        equ    %00000001
 3330 3318i         0000 0002   mSCI0SR1_FE:        equ    %00000010
 3331 3319i         0000 0004   mSCI0SR1_NF:        equ    %00000100
 3332 3320i         0000 0008   mSCI0SR1_OR:        equ    %00001000
 3333 3321i         0000 0010   mSCI0SR1_IDLE:      equ    %00010000
 3334 3322i         0000 0020   mSCI0SR1_RDRF:      equ    %00100000
 3335 3323i         0000 0040   mSCI0SR1_TC:        equ    %01000000
 3336 3324i         0000 0080   mSCI0SR1_TDRE:      equ    %10000000
 3337 3325i                     
 3338 3326i                     
 3339 3327i                     ;*** SCI0SR2 - SCI 0 Status Register 2; 0x000000CD ***
 3340 3328i         0000 00CD   SCI0SR2:            equ    $000000CD                                ;*** SCI0SR2 - SCI 0 Status Register 2; 0x000000CD ***
 3341 3329i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3342 3330i         0000 0000   SCI0SR2_RAF:        equ    0                                         ; Receiver Active Flag
 3343 3331i         0000 0001   SCI0SR2_TXDIR:      equ    1                                         ; Transmitter pin data direction in Single-Wire mode
 3344 3332i         0000 0002   SCI0SR2_BRK13:      equ    2                                         ; Break Transmit character length
 3345 3333i                     ; bit position masks
 3346 3334i         0000 0001   mSCI0SR2_RAF:       equ    %00000001
 3347 3335i         0000 0002   mSCI0SR2_TXDIR:     equ    %00000010
 3348 3336i         0000 0004   mSCI0SR2_BRK13:     equ    %00000100
 3349 3337i                     
 3350 3338i                     
 3351 3339i                     ;*** SCI0DRH - SCI 0 Data Register High; 0x000000CE ***
 3352 3340i         0000 00CE   SCI0DRH:            equ    $000000CE                                ;*** SCI0DRH - SCI 0 Data Register High; 0x000000CE ***
 3353 3341i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3354 3342i         0000 0006   SCI0DRH_T8:         equ    6                                         ; Transmit Bit 8
 3355 3343i         0000 0007   SCI0DRH_R8:         equ    7                                         ; Received Bit 8
 3356 3344i                     ; bit position masks
 3357 3345i         0000 0040   mSCI0DRH_T8:        equ    %01000000
 3358 3346i         0000 0080   mSCI0DRH_R8:        equ    %10000000
 3359 3347i                     
 3360 3348i                     
 3361 3349i                     ;*** SCI0DRL - SCI 0 Data Register Low; 0x000000CF ***
 3362 3350i         0000 00CF   SCI0DRL:            equ    $000000CF                                ;*** SCI0DRL - SCI 0 Data Register Low; 0x000000CF ***
 3363 3351i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3364 3352i         0000 0000   SCI0DRL_R0_T0:      equ    0                                         ; Received bit 0 or Transmit bit 0
 3365 3353i         0000 0001   SCI0DRL_R1_T1:      equ    1                                         ; Received bit 1 or Transmit bit 1
 3366 3354i         0000 0002   SCI0DRL_R2_T2:      equ    2                                         ; Received bit 2 or Transmit bit 2
 3367 3355i         0000 0003   SCI0DRL_R3_T3:      equ    3                                         ; Received bit 3 or Transmit bit 3
 3368 3356i         0000 0004   SCI0DRL_R4_T4:      equ    4                                         ; Received bit 4 or Transmit bit 4
 3369 3357i         0000 0005   SCI0DRL_R5_T5:      equ    5                                         ; Received bit 5 or Transmit bit 5
 3370 3358i         0000 0006   SCI0DRL_R6_T6:      equ    6                                         ; Received bit 6 or Transmit bit 6
 3371 3359i         0000 0007   SCI0DRL_R7_T7:      equ    7                                         ; Received bit 7 or Transmit bit 7
 3372 3360i                     ; bit position masks
 3373 3361i         0000 0001   mSCI0DRL_R0_T0:     equ    %00000001
 3374 3362i         0000 0002   mSCI0DRL_R1_T1:     equ    %00000010
 3375 3363i         0000 0004   mSCI0DRL_R2_T2:     equ    %00000100
 3376 3364i         0000 0008   mSCI0DRL_R3_T3:     equ    %00001000
 3377 3365i         0000 0010   mSCI0DRL_R4_T4:     equ    %00010000
 3378 3366i         0000 0020   mSCI0DRL_R5_T5:     equ    %00100000
 3379 3367i         0000 0040   mSCI0DRL_R6_T6:     equ    %01000000
 3380 3368i         0000 0080   mSCI0DRL_R7_T7:     equ    %10000000
 3381 3369i                     
 3382 3370i                     
 3383 3371i                     ;*** SCI1BD - SCI 1 Baud Rate Register; 0x000000D0 ***
 3384 3372i         0000 00D0   SCI1BD:             equ    $000000D0                                ;*** SCI1BD - SCI 1 Baud Rate Register; 0x000000D0 ***
 3385 3373i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3386 3374i         0000 0000   SCI1BD_SBR0:        equ    0                                         ; SCI Baud Rate Bit 0
 3387 3375i         0000 0001   SCI1BD_SBR1:        equ    1                                         ; SCI Baud Rate Bit 1
 3388 3376i         0000 0002   SCI1BD_SBR2:        equ    2                                         ; SCI Baud Rate Bit 2
 3389 3377i         0000 0003   SCI1BD_SBR3:        equ    3                                         ; SCI Baud Rate Bit 3
 3390 3378i         0000 0004   SCI1BD_SBR4:        equ    4                                         ; SCI Baud Rate Bit 4
 3391 3379i         0000 0005   SCI1BD_SBR5:        equ    5                                         ; SCI Baud Rate Bit 5
 3392 3380i         0000 0006   SCI1BD_SBR6:        equ    6                                         ; SCI Baud Rate Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3393 3381i         0000 0007   SCI1BD_SBR7:        equ    7                                         ; SCI Baud Rate Bit 7
 3394 3382i         0000 0008   SCI1BD_SBR8:        equ    8                                         ; SCI Baud Rate Bit 8
 3395 3383i         0000 0009   SCI1BD_SBR9:        equ    9                                         ; SCI Baud Rate Bit 9
 3396 3384i         0000 000A   SCI1BD_SBR10:       equ    10                                        ; SCI Baud Rate Bit 10
 3397 3385i         0000 000B   SCI1BD_SBR11:       equ    11                                        ; SCI Baud Rate Bit 11
 3398 3386i         0000 000C   SCI1BD_SBR12:       equ    12                                        ; SCI Baud Rate Bit 12
 3399 3387i                     ; bit position masks
 3400 3388i         0000 0001   mSCI1BD_SBR0:       equ    %00000001
 3401 3389i         0000 0002   mSCI1BD_SBR1:       equ    %00000010
 3402 3390i         0000 0004   mSCI1BD_SBR2:       equ    %00000100
 3403 3391i         0000 0008   mSCI1BD_SBR3:       equ    %00001000
 3404 3392i         0000 0010   mSCI1BD_SBR4:       equ    %00010000
 3405 3393i         0000 0020   mSCI1BD_SBR5:       equ    %00100000
 3406 3394i         0000 0040   mSCI1BD_SBR6:       equ    %01000000
 3407 3395i         0000 0080   mSCI1BD_SBR7:       equ    %10000000
 3408 3396i         0000 0100   mSCI1BD_SBR8:       equ    %100000000
 3409 3397i         0000 0200   mSCI1BD_SBR9:       equ    %1000000000
 3410 3398i         0000 0400   mSCI1BD_SBR10:      equ    %10000000000
 3411 3399i         0000 0800   mSCI1BD_SBR11:      equ    %100000000000
 3412 3400i         0000 1000   mSCI1BD_SBR12:      equ    %1000000000000
 3413 3401i                     
 3414 3402i                     
 3415 3403i                     ;*** SCI1BDH - SCI 1 Baud Rate Register High; 0x000000D0 ***
 3416 3404i         0000 00D0   SCI1BDH:            equ    $000000D0                                ;*** SCI1BDH - SCI 1 Baud Rate Register High; 0x000000D0 ***
 3417 3405i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3418 3406i         0000 0000   SCI1BDH_SBR8:       equ    0                                         ; SCI Baud Rate Bit 8
 3419 3407i         0000 0001   SCI1BDH_SBR9:       equ    1                                         ; SCI Baud Rate Bit 9
 3420 3408i         0000 0002   SCI1BDH_SBR10:      equ    2                                         ; SCI Baud Rate Bit 10
 3421 3409i         0000 0003   SCI1BDH_SBR11:      equ    3                                         ; SCI Baud Rate Bit 11
 3422 3410i         0000 0004   SCI1BDH_SBR12:      equ    4                                         ; SCI Baud Rate Bit 12
 3423 3411i                     ; bit position masks
 3424 3412i         0000 0001   mSCI1BDH_SBR8:      equ    %00000001
 3425 3413i         0000 0002   mSCI1BDH_SBR9:      equ    %00000010
 3426 3414i         0000 0004   mSCI1BDH_SBR10:     equ    %00000100
 3427 3415i         0000 0008   mSCI1BDH_SBR11:     equ    %00001000
 3428 3416i         0000 0010   mSCI1BDH_SBR12:     equ    %00010000
 3429 3417i                     
 3430 3418i                     
 3431 3419i                     ;*** SCI1BDL - SCI 1 Baud Rate Register Low; 0x000000D1 ***
 3432 3420i         0000 00D1   SCI1BDL:            equ    $000000D1                                ;*** SCI1BDL - SCI 1 Baud Rate Register Low; 0x000000D1 ***
 3433 3421i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3434 3422i         0000 0000   SCI1BDL_SBR0:       equ    0                                         ; SCI Baud Rate Bit 0
 3435 3423i         0000 0001   SCI1BDL_SBR1:       equ    1                                         ; SCI Baud Rate Bit 1
 3436 3424i         0000 0002   SCI1BDL_SBR2:       equ    2                                         ; SCI Baud Rate Bit 2
 3437 3425i         0000 0003   SCI1BDL_SBR3:       equ    3                                         ; SCI Baud Rate Bit 3
 3438 3426i         0000 0004   SCI1BDL_SBR4:       equ    4                                         ; SCI Baud Rate Bit 4
 3439 3427i         0000 0005   SCI1BDL_SBR5:       equ    5                                         ; SCI Baud Rate Bit 5
 3440 3428i         0000 0006   SCI1BDL_SBR6:       equ    6                                         ; SCI Baud Rate Bit 6
 3441 3429i         0000 0007   SCI1BDL_SBR7:       equ    7                                         ; SCI Baud Rate Bit 7
 3442 3430i                     ; bit position masks
 3443 3431i         0000 0001   mSCI1BDL_SBR0:      equ    %00000001
 3444 3432i         0000 0002   mSCI1BDL_SBR1:      equ    %00000010
 3445 3433i         0000 0004   mSCI1BDL_SBR2:      equ    %00000100
 3446 3434i         0000 0008   mSCI1BDL_SBR3:      equ    %00001000
 3447 3435i         0000 0010   mSCI1BDL_SBR4:      equ    %00010000
 3448 3436i         0000 0020   mSCI1BDL_SBR5:      equ    %00100000
 3449 3437i         0000 0040   mSCI1BDL_SBR6:      equ    %01000000
 3450 3438i         0000 0080   mSCI1BDL_SBR7:      equ    %10000000
 3451 3439i                     
 3452 3440i                     
 3453 3441i                     ;*** SCI1CR1 - SCI 1 Control Register 1; 0x000000D2 ***
 3454 3442i         0000 00D2   SCI1CR1:            equ    $000000D2                                ;*** SCI1CR1 - SCI 1 Control Register 1; 0x000000D2 ***
 3455 3443i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3456 3444i         0000 0000   SCI1CR1_PT:         equ    0                                         ; Parity Type Bit

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3457 3445i         0000 0001   SCI1CR1_PE:         equ    1                                         ; Parity Enable Bit
 3458 3446i         0000 0002   SCI1CR1_ILT:        equ    2                                         ; Idle Line Type Bit
 3459 3447i         0000 0003   SCI1CR1_WAKE:       equ    3                                         ; Wakeup Condition Bit
 3460 3448i         0000 0004   SCI1CR1_M:          equ    4                                         ; Data Format Mode Bit
 3461 3449i         0000 0005   SCI1CR1_RSRC:       equ    5                                         ; Receiver Source Bit
 3462 3450i         0000 0006   SCI1CR1_SCISWAI:    equ    6                                         ; SCI Stop in Wait Mode Bit
 3463 3451i         0000 0007   SCI1CR1_LOOPS:      equ    7                                         ; Loop Select Bit
 3464 3452i                     ; bit position masks
 3465 3453i         0000 0001   mSCI1CR1_PT:        equ    %00000001
 3466 3454i         0000 0002   mSCI1CR1_PE:        equ    %00000010
 3467 3455i         0000 0004   mSCI1CR1_ILT:       equ    %00000100
 3468 3456i         0000 0008   mSCI1CR1_WAKE:      equ    %00001000
 3469 3457i         0000 0010   mSCI1CR1_M:         equ    %00010000
 3470 3458i         0000 0020   mSCI1CR1_RSRC:      equ    %00100000
 3471 3459i         0000 0040   mSCI1CR1_SCISWAI:   equ    %01000000
 3472 3460i         0000 0080   mSCI1CR1_LOOPS:     equ    %10000000
 3473 3461i                     
 3474 3462i                     
 3475 3463i                     ;*** SCI1CR2 - SCI 1 Control Register 2; 0x000000D3 ***
 3476 3464i         0000 00D3   SCI1CR2:            equ    $000000D3                                ;*** SCI1CR2 - SCI 1 Control Register 2; 0x000000D3 ***
 3477 3465i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3478 3466i         0000 0000   SCI1CR2_SBK:        equ    0                                         ; Send Break Bit
 3479 3467i         0000 0001   SCI1CR2_RWU:        equ    1                                         ; Receiver Wakeup Bit
 3480 3468i         0000 0002   SCI1CR2_RE:         equ    2                                         ; Receiver Enable Bit
 3481 3469i         0000 0003   SCI1CR2_TE:         equ    3                                         ; Transmitter Enable Bit
 3482 3470i         0000 0004   SCI1CR2_ILIE:       equ    4                                         ; Idle Line Interrupt Enable Bit
 3483 3471i         0000 0005   SCI1CR2_RIE:        equ    5                                         ; Receiver Full Interrupt Enable Bit
 3484 3472i         0000 0006   SCI1CR2_TCIE:       equ    6                                         ; Transmission Complete Interrupt Enable Bit
 3485 3473i         0000 0007   SCI1CR2_SCTIE:      equ    7                                         ; Transmitter Interrupt Enable Bit
 3486 3474i                     ; bit position masks
 3487 3475i         0000 0001   mSCI1CR2_SBK:       equ    %00000001
 3488 3476i         0000 0002   mSCI1CR2_RWU:       equ    %00000010
 3489 3477i         0000 0004   mSCI1CR2_RE:        equ    %00000100
 3490 3478i         0000 0008   mSCI1CR2_TE:        equ    %00001000
 3491 3479i         0000 0010   mSCI1CR2_ILIE:      equ    %00010000
 3492 3480i         0000 0020   mSCI1CR2_RIE:       equ    %00100000
 3493 3481i         0000 0040   mSCI1CR2_TCIE:      equ    %01000000
 3494 3482i         0000 0080   mSCI1CR2_SCTIE:     equ    %10000000
 3495 3483i                     
 3496 3484i                     
 3497 3485i                     ;*** SCI1SR1 - SCI 1 Status Register 1; 0x000000D4 ***
 3498 3486i         0000 00D4   SCI1SR1:            equ    $000000D4                                ;*** SCI1SR1 - SCI 1 Status Register 1; 0x000000D4 ***
 3499 3487i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3500 3488i         0000 0000   SCI1SR1_PF:         equ    0                                         ; Parity Error Flag
 3501 3489i         0000 0001   SCI1SR1_FE:         equ    1                                         ; Framing Error Flag
 3502 3490i         0000 0002   SCI1SR1_NF:         equ    2                                         ; Noise Flag
 3503 3491i         0000 0003   SCI1SR1_OR:         equ    3                                         ; Overrun Flag
 3504 3492i         0000 0004   SCI1SR1_IDLE:       equ    4                                         ; Idle Line Flag
 3505 3493i         0000 0005   SCI1SR1_RDRF:       equ    5                                         ; Receive Data Register Full Flag
 3506 3494i         0000 0006   SCI1SR1_TC:         equ    6                                         ; Transmit Complete Flag
 3507 3495i         0000 0007   SCI1SR1_TDRE:       equ    7                                         ; Transmit Data Register Empty Flag
 3508 3496i                     ; bit position masks
 3509 3497i         0000 0001   mSCI1SR1_PF:        equ    %00000001
 3510 3498i         0000 0002   mSCI1SR1_FE:        equ    %00000010
 3511 3499i         0000 0004   mSCI1SR1_NF:        equ    %00000100
 3512 3500i         0000 0008   mSCI1SR1_OR:        equ    %00001000
 3513 3501i         0000 0010   mSCI1SR1_IDLE:      equ    %00010000
 3514 3502i         0000 0020   mSCI1SR1_RDRF:      equ    %00100000
 3515 3503i         0000 0040   mSCI1SR1_TC:        equ    %01000000
 3516 3504i         0000 0080   mSCI1SR1_TDRE:      equ    %10000000
 3517 3505i                     
 3518 3506i                     
 3519 3507i                     ;*** SCI1SR2 - SCI 1 Status Register 2; 0x000000D5 ***
 3520 3508i         0000 00D5   SCI1SR2:            equ    $000000D5                                ;*** SCI1SR2 - SCI 1 Status Register 2; 0x000000D5 ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3521 3509i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3522 3510i         0000 0000   SCI1SR2_RAF:        equ    0                                         ; Receiver Active Flag
 3523 3511i         0000 0001   SCI1SR2_TXDIR:      equ    1                                         ; Transmitter pin data direction in Single-Wire mode
 3524 3512i         0000 0002   SCI1SR2_BRK13:      equ    2                                         ; Break Transmit character length
 3525 3513i                     ; bit position masks
 3526 3514i         0000 0001   mSCI1SR2_RAF:       equ    %00000001
 3527 3515i         0000 0002   mSCI1SR2_TXDIR:     equ    %00000010
 3528 3516i         0000 0004   mSCI1SR2_BRK13:     equ    %00000100
 3529 3517i                     
 3530 3518i                     
 3531 3519i                     ;*** SCI1DRH - SCI 1 Data Register High; 0x000000D6 ***
 3532 3520i         0000 00D6   SCI1DRH:            equ    $000000D6                                ;*** SCI1DRH - SCI 1 Data Register High; 0x000000D6 ***
 3533 3521i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3534 3522i         0000 0006   SCI1DRH_T8:         equ    6                                         ; Transmit Bit 8
 3535 3523i         0000 0007   SCI1DRH_R8:         equ    7                                         ; Received Bit 8
 3536 3524i                     ; bit position masks
 3537 3525i         0000 0040   mSCI1DRH_T8:        equ    %01000000
 3538 3526i         0000 0080   mSCI1DRH_R8:        equ    %10000000
 3539 3527i                     
 3540 3528i                     
 3541 3529i                     ;*** SCI1DRL - SCI 1 Data Register Low; 0x000000D7 ***
 3542 3530i         0000 00D7   SCI1DRL:            equ    $000000D7                                ;*** SCI1DRL - SCI 1 Data Register Low; 0x000000D7 ***
 3543 3531i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3544 3532i         0000 0000   SCI1DRL_R0_T0:      equ    0                                         ; Received bit 0 or Transmit bit 0
 3545 3533i         0000 0001   SCI1DRL_R1_T1:      equ    1                                         ; Received bit 1 or Transmit bit 1
 3546 3534i         0000 0002   SCI1DRL_R2_T2:      equ    2                                         ; Received bit 2 or Transmit bit 2
 3547 3535i         0000 0003   SCI1DRL_R3_T3:      equ    3                                         ; Received bit 3 or Transmit bit 3
 3548 3536i         0000 0004   SCI1DRL_R4_T4:      equ    4                                         ; Received bit 4 or Transmit bit 4
 3549 3537i         0000 0005   SCI1DRL_R5_T5:      equ    5                                         ; Received bit 5 or Transmit bit 5
 3550 3538i         0000 0006   SCI1DRL_R6_T6:      equ    6                                         ; Received bit 6 or Transmit bit 6
 3551 3539i         0000 0007   SCI1DRL_R7_T7:      equ    7                                         ; Received bit 7 or Transmit bit 7
 3552 3540i                     ; bit position masks
 3553 3541i         0000 0001   mSCI1DRL_R0_T0:     equ    %00000001
 3554 3542i         0000 0002   mSCI1DRL_R1_T1:     equ    %00000010
 3555 3543i         0000 0004   mSCI1DRL_R2_T2:     equ    %00000100
 3556 3544i         0000 0008   mSCI1DRL_R3_T3:     equ    %00001000
 3557 3545i         0000 0010   mSCI1DRL_R4_T4:     equ    %00010000
 3558 3546i         0000 0020   mSCI1DRL_R5_T5:     equ    %00100000
 3559 3547i         0000 0040   mSCI1DRL_R6_T6:     equ    %01000000
 3560 3548i         0000 0080   mSCI1DRL_R7_T7:     equ    %10000000
 3561 3549i                     
 3562 3550i                     
 3563 3551i                     ;*** SPI0CR1 - SPI 0 Control Register; 0x000000D8 ***
 3564 3552i         0000 00D8   SPI0CR1:            equ    $000000D8                                ;*** SPI0CR1 - SPI 0 Control Register; 0x000000D8 ***
 3565 3553i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3566 3554i         0000 0000   SPI0CR1_LSBFE:      equ    0                                         ; SPI LSB-First Enable
 3567 3555i         0000 0001   SPI0CR1_SSOE:       equ    1                                         ; Slave Select Output Enable
 3568 3556i         0000 0002   SPI0CR1_CPHA:       equ    2                                         ; SPI Clock Phase Bit
 3569 3557i         0000 0003   SPI0CR1_CPOL:       equ    3                                         ; SPI Clock Polarity Bit
 3570 3558i         0000 0004   SPI0CR1_MSTR:       equ    4                                         ; SPI Master/Slave Mode Select Bit
 3571 3559i         0000 0005   SPI0CR1_SPTIE:      equ    5                                         ; SPI Transmit Interrupt Enable
 3572 3560i         0000 0006   SPI0CR1_SPE:        equ    6                                         ; SPI System Enable Bit
 3573 3561i         0000 0007   SPI0CR1_SPIE:       equ    7                                         ; SPI Interrupt Enable Bit
 3574 3562i                     ; bit position masks
 3575 3563i         0000 0001   mSPI0CR1_LSBFE:     equ    %00000001
 3576 3564i         0000 0002   mSPI0CR1_SSOE:      equ    %00000010
 3577 3565i         0000 0004   mSPI0CR1_CPHA:      equ    %00000100
 3578 3566i         0000 0008   mSPI0CR1_CPOL:      equ    %00001000
 3579 3567i         0000 0010   mSPI0CR1_MSTR:      equ    %00010000
 3580 3568i         0000 0020   mSPI0CR1_SPTIE:     equ    %00100000
 3581 3569i         0000 0040   mSPI0CR1_SPE:       equ    %01000000
 3582 3570i         0000 0080   mSPI0CR1_SPIE:      equ    %10000000
 3583 3571i                     
 3584 3572i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3585 3573i                     ;*** SPI0CR2 - SPI 0 Control Register 2; 0x000000D9 ***
 3586 3574i         0000 00D9   SPI0CR2:            equ    $000000D9                                ;*** SPI0CR2 - SPI 0 Control Register 2; 0x000000D9 ***
 3587 3575i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3588 3576i         0000 0000   SPI0CR2_SPC0:       equ    0                                         ; Serial Pin Control Bit 0
 3589 3577i         0000 0001   SPI0CR2_SPISWAI:    equ    1                                         ; SPI Stop in Wait Mode Bit
 3590 3578i         0000 0003   SPI0CR2_BIDIROE:    equ    3                                         ; Output enable in the Bidirectional mode of operation
 3591 3579i         0000 0004   SPI0CR2_MODFEN:     equ    4                                         ; Mode Fault Enable Bit
 3592 3580i                     ; bit position masks
 3593 3581i         0000 0001   mSPI0CR2_SPC0:      equ    %00000001
 3594 3582i         0000 0002   mSPI0CR2_SPISWAI:   equ    %00000010
 3595 3583i         0000 0008   mSPI0CR2_BIDIROE:   equ    %00001000
 3596 3584i         0000 0010   mSPI0CR2_MODFEN:    equ    %00010000
 3597 3585i                     
 3598 3586i                     
 3599 3587i                     ;*** SPI0BR - SPI 0 Baud Rate Register; 0x000000DA ***
 3600 3588i         0000 00DA   SPI0BR:             equ    $000000DA                                ;*** SPI0BR - SPI 0 Baud Rate Register; 0x000000DA ***
 3601 3589i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3602 3590i         0000 0000   SPI0BR_SPR0:        equ    0                                         ; SPI Baud Rate Selection Bit 0
 3603 3591i         0000 0001   SPI0BR_SPR1:        equ    1                                         ; SPI Baud Rate Selection Bit 1
 3604 3592i         0000 0002   SPI0BR_SPR2:        equ    2                                         ; SPI Baud Rate Selection Bit 2
 3605 3593i         0000 0004   SPI0BR_SPPR0:       equ    4                                         ; SPI Baud Rate Preselection Bits 0
 3606 3594i         0000 0005   SPI0BR_SPPR1:       equ    5                                         ; SPI Baud Rate Preselection Bits 1
 3607 3595i         0000 0006   SPI0BR_SPPR2:       equ    6                                         ; SPI Baud Rate Preselection Bits 2
 3608 3596i                     ; bit position masks
 3609 3597i         0000 0001   mSPI0BR_SPR0:       equ    %00000001
 3610 3598i         0000 0002   mSPI0BR_SPR1:       equ    %00000010
 3611 3599i         0000 0004   mSPI0BR_SPR2:       equ    %00000100
 3612 3600i         0000 0010   mSPI0BR_SPPR0:      equ    %00010000
 3613 3601i         0000 0020   mSPI0BR_SPPR1:      equ    %00100000
 3614 3602i         0000 0040   mSPI0BR_SPPR2:      equ    %01000000
 3615 3603i                     
 3616 3604i                     
 3617 3605i                     ;*** SPI0SR - SPI 0 Status Register; 0x000000DB ***
 3618 3606i         0000 00DB   SPI0SR:             equ    $000000DB                                ;*** SPI0SR - SPI 0 Status Register; 0x000000DB ***
 3619 3607i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3620 3608i         0000 0004   SPI0SR_MODF:        equ    4                                         ; Mode Fault Flag
 3621 3609i         0000 0005   SPI0SR_SPTEF:       equ    5                                         ; SPI Transmit Empty Interrupt Flag
 3622 3610i         0000 0007   SPI0SR_SPIF:        equ    7                                         ; SPIF Receive Interrupt Flag
 3623 3611i                     ; bit position masks
 3624 3612i         0000 0010   mSPI0SR_MODF:       equ    %00010000
 3625 3613i         0000 0020   mSPI0SR_SPTEF:      equ    %00100000
 3626 3614i         0000 0080   mSPI0SR_SPIF:       equ    %10000000
 3627 3615i                     
 3628 3616i                     
 3629 3617i                     ;*** SPI0DR - SPI 0 Data Register; 0x000000DD ***
 3630 3618i         0000 00DD   SPI0DR:             equ    $000000DD                                ;*** SPI0DR - SPI 0 Data Register; 0x000000DD ***
 3631 3619i                     
 3632 3620i                     
 3633 3621i                     ;*** IBAD - IIC Address Register; 0x000000E0 ***
 3634 3622i         0000 00E0   IBAD:               equ    $000000E0                                ;*** IBAD - IIC Address Register; 0x000000E0 ***
 3635 3623i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3636 3624i         0000 0001   IBAD_ADR1:          equ    1                                         ; Slave Address Bit 1
 3637 3625i         0000 0002   IBAD_ADR2:          equ    2                                         ; Slave Address Bit 2
 3638 3626i         0000 0003   IBAD_ADR3:          equ    3                                         ; Slave Address Bit 3
 3639 3627i         0000 0004   IBAD_ADR4:          equ    4                                         ; Slave Address Bit 4
 3640 3628i         0000 0005   IBAD_ADR5:          equ    5                                         ; Slave Address Bit 5
 3641 3629i         0000 0006   IBAD_ADR6:          equ    6                                         ; Slave Address Bit 6
 3642 3630i         0000 0007   IBAD_ADR7:          equ    7                                         ; Slave Address Bit 7
 3643 3631i                     ; bit position masks
 3644 3632i         0000 0002   mIBAD_ADR1:         equ    %00000010
 3645 3633i         0000 0004   mIBAD_ADR2:         equ    %00000100
 3646 3634i         0000 0008   mIBAD_ADR3:         equ    %00001000
 3647 3635i         0000 0010   mIBAD_ADR4:         equ    %00010000
 3648 3636i         0000 0020   mIBAD_ADR5:         equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3649 3637i         0000 0040   mIBAD_ADR6:         equ    %01000000
 3650 3638i         0000 0080   mIBAD_ADR7:         equ    %10000000
 3651 3639i                     
 3652 3640i                     
 3653 3641i                     ;*** IBFD - IIC Frequency Divider Register; 0x000000E1 ***
 3654 3642i         0000 00E1   IBFD:               equ    $000000E1                                ;*** IBFD - IIC Frequency Divider Register; 0x000000E1 ***
 3655 3643i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3656 3644i         0000 0000   IBFD_IBC0:          equ    0                                         ; I-Bus Clock Rate 0
 3657 3645i         0000 0001   IBFD_IBC1:          equ    1                                         ; I-Bus Clock Rate 1
 3658 3646i         0000 0002   IBFD_IBC2:          equ    2                                         ; I-Bus Clock Rate 2
 3659 3647i         0000 0003   IBFD_IBC3:          equ    3                                         ; I-Bus Clock Rate 3
 3660 3648i         0000 0004   IBFD_IBC4:          equ    4                                         ; I-Bus Clock Rate 4
 3661 3649i         0000 0005   IBFD_IBC5:          equ    5                                         ; I-Bus Clock Rate 5
 3662 3650i         0000 0006   IBFD_IBC6:          equ    6                                         ; I-Bus Clock Rate 6
 3663 3651i         0000 0007   IBFD_IBC7:          equ    7                                         ; I-Bus Clock Rate 7
 3664 3652i                     ; bit position masks
 3665 3653i         0000 0001   mIBFD_IBC0:         equ    %00000001
 3666 3654i         0000 0002   mIBFD_IBC1:         equ    %00000010
 3667 3655i         0000 0004   mIBFD_IBC2:         equ    %00000100
 3668 3656i         0000 0008   mIBFD_IBC3:         equ    %00001000
 3669 3657i         0000 0010   mIBFD_IBC4:         equ    %00010000
 3670 3658i         0000 0020   mIBFD_IBC5:         equ    %00100000
 3671 3659i         0000 0040   mIBFD_IBC6:         equ    %01000000
 3672 3660i         0000 0080   mIBFD_IBC7:         equ    %10000000
 3673 3661i                     
 3674 3662i                     
 3675 3663i                     ;*** IBCR - IIC Control Register; 0x000000E2 ***
 3676 3664i         0000 00E2   IBCR:               equ    $000000E2                                ;*** IBCR - IIC Control Register; 0x000000E2 ***
 3677 3665i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3678 3666i         0000 0000   IBCR_IBSWAI:        equ    0                                         ; I-Bus Interface Stop in WAIT mode
 3679 3667i         0000 0002   IBCR_RSTA:          equ    2                                         ; Repeat Start
 3680 3668i         0000 0003   IBCR_TXAK:          equ    3                                         ; Transmit Acknowledge enable
 3681 3669i         0000 0004   IBCR_TX_RX:         equ    4                                         ; Transmit/Receive mode select bit
 3682 3670i         0000 0005   IBCR_MS_SL:         equ    5                                         ; Master/Slave mode select bit
 3683 3671i         0000 0006   IBCR_IBIE:          equ    6                                         ; I-Bus Interrupt Enable
 3684 3672i         0000 0007   IBCR_IBEN:          equ    7                                         ; I-Bus Enable
 3685 3673i                     ; bit position masks
 3686 3674i         0000 0001   mIBCR_IBSWAI:       equ    %00000001
 3687 3675i         0000 0004   mIBCR_RSTA:         equ    %00000100
 3688 3676i         0000 0008   mIBCR_TXAK:         equ    %00001000
 3689 3677i         0000 0010   mIBCR_TX_RX:        equ    %00010000
 3690 3678i         0000 0020   mIBCR_MS_SL:        equ    %00100000
 3691 3679i         0000 0040   mIBCR_IBIE:         equ    %01000000
 3692 3680i         0000 0080   mIBCR_IBEN:         equ    %10000000
 3693 3681i                     
 3694 3682i                     
 3695 3683i                     ;*** IBSR - IIC Status Register; 0x000000E3 ***
 3696 3684i         0000 00E3   IBSR:               equ    $000000E3                                ;*** IBSR - IIC Status Register; 0x000000E3 ***
 3697 3685i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3698 3686i         0000 0000   IBSR_RXAK:          equ    0                                         ; Received Acknowledge
 3699 3687i         0000 0001   IBSR_IBIF:          equ    1                                         ; I-Bus Interrupt
 3700 3688i         0000 0002   IBSR_SRW:           equ    2                                         ; Slave Read/Write
 3701 3689i         0000 0004   IBSR_IBAL:          equ    4                                         ; Arbitration Lost
 3702 3690i         0000 0005   IBSR_IBB:           equ    5                                         ; Bus busy bit
 3703 3691i         0000 0006   IBSR_IAAS:          equ    6                                         ; Addressed as a slave bit
 3704 3692i         0000 0007   IBSR_TCF:           equ    7                                         ; Data transferring bit
 3705 3693i                     ; bit position masks
 3706 3694i         0000 0001   mIBSR_RXAK:         equ    %00000001
 3707 3695i         0000 0002   mIBSR_IBIF:         equ    %00000010
 3708 3696i         0000 0004   mIBSR_SRW:          equ    %00000100
 3709 3697i         0000 0010   mIBSR_IBAL:         equ    %00010000
 3710 3698i         0000 0020   mIBSR_IBB:          equ    %00100000
 3711 3699i         0000 0040   mIBSR_IAAS:         equ    %01000000
 3712 3700i         0000 0080   mIBSR_TCF:          equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3713 3701i                     
 3714 3702i                     
 3715 3703i                     ;*** IBDR - IIC Data I/O Register; 0x000000E4 ***
 3716 3704i         0000 00E4   IBDR:               equ    $000000E4                                ;*** IBDR - IIC Data I/O Register; 0x000000E4 ***
 3717 3705i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3718 3706i         0000 0000   IBDR_D0:            equ    0                                         ; IIC Data Bit 0
 3719 3707i         0000 0001   IBDR_D1:            equ    1                                         ; IIC Data Bit 1
 3720 3708i         0000 0002   IBDR_D2:            equ    2                                         ; IIC Data Bit 2
 3721 3709i         0000 0003   IBDR_D3:            equ    3                                         ; IIC Data Bit 3
 3722 3710i         0000 0004   IBDR_D4:            equ    4                                         ; IIC Data Bit 4
 3723 3711i         0000 0005   IBDR_D5:            equ    5                                         ; IIC Data Bit 5
 3724 3712i         0000 0006   IBDR_D6:            equ    6                                         ; IIC Data Bit 6
 3725 3713i         0000 0007   IBDR_D7:            equ    7                                         ; IIC Data Bit 7
 3726 3714i                     ; bit position masks
 3727 3715i         0000 0001   mIBDR_D0:           equ    %00000001
 3728 3716i         0000 0002   mIBDR_D1:           equ    %00000010
 3729 3717i         0000 0004   mIBDR_D2:           equ    %00000100
 3730 3718i         0000 0008   mIBDR_D3:           equ    %00001000
 3731 3719i         0000 0010   mIBDR_D4:           equ    %00010000
 3732 3720i         0000 0020   mIBDR_D5:           equ    %00100000
 3733 3721i         0000 0040   mIBDR_D6:           equ    %01000000
 3734 3722i         0000 0080   mIBDR_D7:           equ    %10000000
 3735 3723i                     
 3736 3724i                     
 3737 3725i                     ;*** DLCBCR1 - BDLC Control Register 1; 0x000000E8 ***
 3738 3726i         0000 00E8   DLCBCR1:            equ    $000000E8                                ;*** DLCBCR1 - BDLC Control Register 1; 0x000000E8 ***
 3739 3727i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3740 3728i         0000 0000   DLCBCR1_WCM:        equ    0                                         ; Wait Clock Mode
 3741 3729i         0000 0001   DLCBCR1_IE:         equ    1                                         ; Interrupt Enable
 3742 3730i         0000 0006   DLCBCR1_CLKS:       equ    6                                         ; Clock Select
 3743 3731i         0000 0007   DLCBCR1_IMSG:       equ    7                                         ; Ignore Message
 3744 3732i                     ; bit position masks
 3745 3733i         0000 0001   mDLCBCR1_WCM:       equ    %00000001
 3746 3734i         0000 0002   mDLCBCR1_IE:        equ    %00000010
 3747 3735i         0000 0040   mDLCBCR1_CLKS:      equ    %01000000
 3748 3736i         0000 0080   mDLCBCR1_IMSG:      equ    %10000000
 3749 3737i                     
 3750 3738i                     
 3751 3739i                     ;*** DLCBSVR - BDLC State Vector Register; 0x000000E9 ***
 3752 3740i         0000 00E9   DLCBSVR:            equ    $000000E9                                ;*** DLCBSVR - BDLC State Vector Register; 0x000000E9 ***
 3753 3741i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3754 3742i         0000 0002   DLCBSVR_I0:         equ    2                                         ; Interrupt State Vector Bit 0
 3755 3743i         0000 0003   DLCBSVR_I1:         equ    3                                         ; Interrupt State Vector Bit 1
 3756 3744i         0000 0004   DLCBSVR_I2:         equ    4                                         ; Interrupt State Vector Bit 2
 3757 3745i         0000 0005   DLCBSVR_I3:         equ    5                                         ; Interrupt State Vector Bit 3
 3758 3746i                     ; bit position masks
 3759 3747i         0000 0004   mDLCBSVR_I0:        equ    %00000100
 3760 3748i         0000 0008   mDLCBSVR_I1:        equ    %00001000
 3761 3749i         0000 0010   mDLCBSVR_I2:        equ    %00010000
 3762 3750i         0000 0020   mDLCBSVR_I3:        equ    %00100000
 3763 3751i                     
 3764 3752i                     
 3765 3753i                     ;*** DLCBCR2 - BDLC Control Register 2; 0x000000EA ***
 3766 3754i         0000 00EA   DLCBCR2:            equ    $000000EA                                ;*** DLCBCR2 - BDLC Control Register 2; 0x000000EA ***
 3767 3755i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3768 3756i         0000 0000   DLCBCR2_TMIFR0:     equ    0                                         ; Transmit In-Frame Response Control 0
 3769 3757i         0000 0001   DLCBCR2_TMIFR1:     equ    1                                         ; Transmit In-Frame Response Control 1
 3770 3758i         0000 0002   DLCBCR2_TSIFR:      equ    2                                         ; Transmit In-Frame Response Control 2
 3771 3759i         0000 0003   DLCBCR2_TEOD:       equ    3                                         ; Transmit End of Data
 3772 3760i         0000 0004   DLCBCR2_NBFS:       equ    4                                         ; Normalization Bit Format Select
 3773 3761i         0000 0005   DLCBCR2_RX4XE:      equ    5                                         ; Receive 4X Enable
 3774 3762i         0000 0006   DLCBCR2_DLOOP:      equ    6                                         ; Digital Loopback Mode
 3775 3763i         0000 0007   DLCBCR2_SMRST:      equ    7                                         ; State Machine Reset
 3776 3764i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3777 3765i         0000 0001   mDLCBCR2_TMIFR0:    equ    %00000001
 3778 3766i         0000 0002   mDLCBCR2_TMIFR1:    equ    %00000010
 3779 3767i         0000 0004   mDLCBCR2_TSIFR:     equ    %00000100
 3780 3768i         0000 0008   mDLCBCR2_TEOD:      equ    %00001000
 3781 3769i         0000 0010   mDLCBCR2_NBFS:      equ    %00010000
 3782 3770i         0000 0020   mDLCBCR2_RX4XE:     equ    %00100000
 3783 3771i         0000 0040   mDLCBCR2_DLOOP:     equ    %01000000
 3784 3772i         0000 0080   mDLCBCR2_SMRST:     equ    %10000000
 3785 3773i                     
 3786 3774i                     
 3787 3775i                     ;*** DLCBDR - BDLC Data Register; 0x000000EB ***
 3788 3776i         0000 00EB   DLCBDR:             equ    $000000EB                                ;*** DLCBDR - BDLC Data Register; 0x000000EB ***
 3789 3777i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3790 3778i         0000 0000   DLCBDR_D0:          equ    0                                         ; Receive/Transmit Data Bit 0
 3791 3779i         0000 0001   DLCBDR_D1:          equ    1                                         ; Receive/Transmit Data Bit 1
 3792 3780i         0000 0002   DLCBDR_D2:          equ    2                                         ; Receive/Transmit Data Bit 2
 3793 3781i         0000 0003   DLCBDR_D3:          equ    3                                         ; Receive/Transmit Data Bit 3
 3794 3782i         0000 0004   DLCBDR_D4:          equ    4                                         ; Receive/Transmit Data Bit 4
 3795 3783i         0000 0005   DLCBDR_D5:          equ    5                                         ; Receive/Transmit Data Bit 5
 3796 3784i         0000 0006   DLCBDR_D6:          equ    6                                         ; Receive/Transmit Data Bit 6
 3797 3785i         0000 0007   DLCBDR_D7:          equ    7                                         ; Receive/Transmit Data Bit 7
 3798 3786i                     ; bit position masks
 3799 3787i         0000 0001   mDLCBDR_D0:         equ    %00000001
 3800 3788i         0000 0002   mDLCBDR_D1:         equ    %00000010
 3801 3789i         0000 0004   mDLCBDR_D2:         equ    %00000100
 3802 3790i         0000 0008   mDLCBDR_D3:         equ    %00001000
 3803 3791i         0000 0010   mDLCBDR_D4:         equ    %00010000
 3804 3792i         0000 0020   mDLCBDR_D5:         equ    %00100000
 3805 3793i         0000 0040   mDLCBDR_D6:         equ    %01000000
 3806 3794i         0000 0080   mDLCBDR_D7:         equ    %10000000
 3807 3795i                     
 3808 3796i                     
 3809 3797i                     ;*** DLCBARD - BDLC Analog Round Trip Delay Register; 0x000000EC ***
 3810 3798i         0000 00EC   DLCBARD:            equ    $000000EC                                ;*** DLCBARD - BDLC Analog Round Trip Delay Register; 0x000000EC
 3811 3799i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3812 3800i         0000 0000   DLCBARD_BO0:        equ    0                                         ; BDLC Analog Roundtrip Delay Offset Field 0
 3813 3801i         0000 0001   DLCBARD_BO1:        equ    1                                         ; BDLC Analog Roundtrip Delay Offset Field 1
 3814 3802i         0000 0002   DLCBARD_BO2:        equ    2                                         ; BDLC Analog Roundtrip Delay Offset Field 2
 3815 3803i         0000 0003   DLCBARD_BO3:        equ    3                                         ; BDLC Analog Roundtrip Delay Offset Field 3
 3816 3804i         0000 0006   DLCBARD_RXPOL:      equ    6                                         ; Receive Pin Polarity
 3817 3805i                     ; bit position masks
 3818 3806i         0000 0001   mDLCBARD_BO0:       equ    %00000001
 3819 3807i         0000 0002   mDLCBARD_BO1:       equ    %00000010
 3820 3808i         0000 0004   mDLCBARD_BO2:       equ    %00000100
 3821 3809i         0000 0008   mDLCBARD_BO3:       equ    %00001000
 3822 3810i         0000 0040   mDLCBARD_RXPOL:     equ    %01000000
 3823 3811i                     
 3824 3812i                     
 3825 3813i                     ;*** DLCBRSR - BDLC Rate Select Register; 0x000000ED ***
 3826 3814i         0000 00ED   DLCBRSR:            equ    $000000ED                                ;*** DLCBRSR - BDLC Rate Select Register; 0x000000ED ***
 3827 3815i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3828 3816i         0000 0000   DLCBRSR_R0:         equ    0                                         ; Rate Select 0
 3829 3817i         0000 0001   DLCBRSR_R1:         equ    1                                         ; Rate Select 1
 3830 3818i         0000 0002   DLCBRSR_R2:         equ    2                                         ; Rate Select 2
 3831 3819i         0000 0003   DLCBRSR_R3:         equ    3                                         ; Rate Select 3
 3832 3820i         0000 0004   DLCBRSR_R4:         equ    4                                         ; Rate Select 4
 3833 3821i         0000 0005   DLCBRSR_R5:         equ    5                                         ; Rate Select 5
 3834 3822i                     ; bit position masks
 3835 3823i         0000 0001   mDLCBRSR_R0:        equ    %00000001
 3836 3824i         0000 0002   mDLCBRSR_R1:        equ    %00000010
 3837 3825i         0000 0004   mDLCBRSR_R2:        equ    %00000100
 3838 3826i         0000 0008   mDLCBRSR_R3:        equ    %00001000
 3839 3827i         0000 0010   mDLCBRSR_R4:        equ    %00010000
 3840 3828i         0000 0020   mDLCBRSR_R5:        equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3841 3829i                     
 3842 3830i                     
 3843 3831i                     ;*** DLCSCR - BDLC Control Register; 0x000000EE ***
 3844 3832i         0000 00EE   DLCSCR:             equ    $000000EE                                ;*** DLCSCR - BDLC Control Register; 0x000000EE ***
 3845 3833i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3846 3834i         0000 0004   DLCSCR_BDLCE:       equ    4                                         ; BDLC Enable
 3847 3835i                     ; bit position masks
 3848 3836i         0000 0010   mDLCSCR_BDLCE:      equ    %00010000
 3849 3837i                     
 3850 3838i                     
 3851 3839i                     ;*** SPI1CR1 - SPI 1 Control Register; 0x000000F0 ***
 3852 3840i         0000 00F0   SPI1CR1:            equ    $000000F0                                ;*** SPI1CR1 - SPI 1 Control Register; 0x000000F0 ***
 3853 3841i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3854 3842i         0000 0000   SPI1CR1_LSBFE:      equ    0                                         ; SPI LSB-First Enable
 3855 3843i         0000 0001   SPI1CR1_SSOE:       equ    1                                         ; Slave Select Output Enable
 3856 3844i         0000 0002   SPI1CR1_CPHA:       equ    2                                         ; SPI Clock Phase Bit
 3857 3845i         0000 0003   SPI1CR1_CPOL:       equ    3                                         ; SPI Clock Polarity Bit
 3858 3846i         0000 0004   SPI1CR1_MSTR:       equ    4                                         ; SPI Master/Slave Mode Select Bit
 3859 3847i         0000 0005   SPI1CR1_SPTIE:      equ    5                                         ; SPI Transmit Interrupt Enable
 3860 3848i         0000 0006   SPI1CR1_SPE:        equ    6                                         ; SPI System Enable Bit
 3861 3849i         0000 0007   SPI1CR1_SPIE:       equ    7                                         ; SPI Interrupt Enable Bit
 3862 3850i                     ; bit position masks
 3863 3851i         0000 0001   mSPI1CR1_LSBFE:     equ    %00000001
 3864 3852i         0000 0002   mSPI1CR1_SSOE:      equ    %00000010
 3865 3853i         0000 0004   mSPI1CR1_CPHA:      equ    %00000100
 3866 3854i         0000 0008   mSPI1CR1_CPOL:      equ    %00001000
 3867 3855i         0000 0010   mSPI1CR1_MSTR:      equ    %00010000
 3868 3856i         0000 0020   mSPI1CR1_SPTIE:     equ    %00100000
 3869 3857i         0000 0040   mSPI1CR1_SPE:       equ    %01000000
 3870 3858i         0000 0080   mSPI1CR1_SPIE:      equ    %10000000
 3871 3859i                     
 3872 3860i                     
 3873 3861i                     ;*** SPI1CR2 - SPI 1 Control Register 2; 0x000000F1 ***
 3874 3862i         0000 00F1   SPI1CR2:            equ    $000000F1                                ;*** SPI1CR2 - SPI 1 Control Register 2; 0x000000F1 ***
 3875 3863i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3876 3864i         0000 0000   SPI1CR2_SPC0:       equ    0                                         ; Serial Pin Control Bit 0
 3877 3865i         0000 0001   SPI1CR2_SPISWAI:    equ    1                                         ; SPI Stop in Wait Mode Bit
 3878 3866i         0000 0003   SPI1CR2_BIDIROE:    equ    3                                         ; Output enable in the Bidirectional mode of operation
 3879 3867i         0000 0004   SPI1CR2_MODFEN:     equ    4                                         ; Mode Fault Enable Bit
 3880 3868i                     ; bit position masks
 3881 3869i         0000 0001   mSPI1CR2_SPC0:      equ    %00000001
 3882 3870i         0000 0002   mSPI1CR2_SPISWAI:   equ    %00000010
 3883 3871i         0000 0008   mSPI1CR2_BIDIROE:   equ    %00001000
 3884 3872i         0000 0010   mSPI1CR2_MODFEN:    equ    %00010000
 3885 3873i                     
 3886 3874i                     
 3887 3875i                     ;*** SPI1BR - SPI 1 Baud Rate Register; 0x000000F2 ***
 3888 3876i         0000 00F2   SPI1BR:             equ    $000000F2                                ;*** SPI1BR - SPI 1 Baud Rate Register; 0x000000F2 ***
 3889 3877i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3890 3878i         0000 0000   SPI1BR_SPR0:        equ    0                                         ; SPI Baud Rate Selection Bit 0
 3891 3879i         0000 0001   SPI1BR_SPR1:        equ    1                                         ; SPI Baud Rate Selection Bit 1
 3892 3880i         0000 0002   SPI1BR_SPR2:        equ    2                                         ; SPI Baud Rate Selection Bit 2
 3893 3881i         0000 0004   SPI1BR_SPPR0:       equ    4                                         ; SPI Baud Rate Preselection Bits 0
 3894 3882i         0000 0005   SPI1BR_SPPR1:       equ    5                                         ; SPI Baud Rate Preselection Bits 1
 3895 3883i         0000 0006   SPI1BR_SPPR2:       equ    6                                         ; SPI Baud Rate Preselection Bits 2
 3896 3884i                     ; bit position masks
 3897 3885i         0000 0001   mSPI1BR_SPR0:       equ    %00000001
 3898 3886i         0000 0002   mSPI1BR_SPR1:       equ    %00000010
 3899 3887i         0000 0004   mSPI1BR_SPR2:       equ    %00000100
 3900 3888i         0000 0010   mSPI1BR_SPPR0:      equ    %00010000
 3901 3889i         0000 0020   mSPI1BR_SPPR1:      equ    %00100000
 3902 3890i         0000 0040   mSPI1BR_SPPR2:      equ    %01000000
 3903 3891i                     
 3904 3892i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3905 3893i                     ;*** SPI1SR - SPI 1 Status Register; 0x000000F3 ***
 3906 3894i         0000 00F3   SPI1SR:             equ    $000000F3                                ;*** SPI1SR - SPI 1 Status Register; 0x000000F3 ***
 3907 3895i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3908 3896i         0000 0004   SPI1SR_MODF:        equ    4                                         ; Mode Fault Flag
 3909 3897i         0000 0005   SPI1SR_SPTEF:       equ    5                                         ; SPI Transmit Empty Interrupt Flag
 3910 3898i         0000 0007   SPI1SR_SPIF:        equ    7                                         ; SPIF Receive Interrupt Flag
 3911 3899i                     ; bit position masks
 3912 3900i         0000 0010   mSPI1SR_MODF:       equ    %00010000
 3913 3901i         0000 0020   mSPI1SR_SPTEF:      equ    %00100000
 3914 3902i         0000 0080   mSPI1SR_SPIF:       equ    %10000000
 3915 3903i                     
 3916 3904i                     
 3917 3905i                     ;*** SPI1DR - SPI 1 Data Register; 0x000000F5 ***
 3918 3906i         0000 00F5   SPI1DR:             equ    $000000F5                                ;*** SPI1DR - SPI 1 Data Register; 0x000000F5 ***
 3919 3907i                     
 3920 3908i                     
 3921 3909i                     ;*** SPI2CR1 - SPI 2 Control Register; 0x000000F8 ***
 3922 3910i         0000 00F8   SPI2CR1:            equ    $000000F8                                ;*** SPI2CR1 - SPI 2 Control Register; 0x000000F8 ***
 3923 3911i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3924 3912i         0000 0000   SPI2CR1_LSBFE:      equ    0                                         ; SPI LSB-First Enable
 3925 3913i         0000 0001   SPI2CR1_SSOE:       equ    1                                         ; Slave Select Output Enable
 3926 3914i         0000 0002   SPI2CR1_CPHA:       equ    2                                         ; SPI Clock Phase Bit
 3927 3915i         0000 0003   SPI2CR1_CPOL:       equ    3                                         ; SPI Clock Polarity Bit
 3928 3916i         0000 0004   SPI2CR1_MSTR:       equ    4                                         ; SPI Master/Slave Mode Select Bit
 3929 3917i         0000 0005   SPI2CR1_SPTIE:      equ    5                                         ; SPI Transmit Interrupt Enable
 3930 3918i         0000 0006   SPI2CR1_SPE:        equ    6                                         ; SPI System Enable Bit
 3931 3919i         0000 0007   SPI2CR1_SPIE:       equ    7                                         ; SPI Interrupt Enable Bit
 3932 3920i                     ; bit position masks
 3933 3921i         0000 0001   mSPI2CR1_LSBFE:     equ    %00000001
 3934 3922i         0000 0002   mSPI2CR1_SSOE:      equ    %00000010
 3935 3923i         0000 0004   mSPI2CR1_CPHA:      equ    %00000100
 3936 3924i         0000 0008   mSPI2CR1_CPOL:      equ    %00001000
 3937 3925i         0000 0010   mSPI2CR1_MSTR:      equ    %00010000
 3938 3926i         0000 0020   mSPI2CR1_SPTIE:     equ    %00100000
 3939 3927i         0000 0040   mSPI2CR1_SPE:       equ    %01000000
 3940 3928i         0000 0080   mSPI2CR1_SPIE:      equ    %10000000
 3941 3929i                     
 3942 3930i                     
 3943 3931i                     ;*** SPI2CR2 - SPI 2 Control Register 2; 0x000000F9 ***
 3944 3932i         0000 00F9   SPI2CR2:            equ    $000000F9                                ;*** SPI2CR2 - SPI 2 Control Register 2; 0x000000F9 ***
 3945 3933i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3946 3934i         0000 0000   SPI2CR2_SPC0:       equ    0                                         ; Serial Pin Control Bit 0
 3947 3935i         0000 0001   SPI2CR2_SPISWAI:    equ    1                                         ; SPI Stop in Wait Mode Bit
 3948 3936i         0000 0003   SPI2CR2_BIDIROE:    equ    3                                         ; Output enable in the Bidirectional mode of operation
 3949 3937i         0000 0004   SPI2CR2_MODFEN:     equ    4                                         ; Mode Fault Enable Bit
 3950 3938i                     ; bit position masks
 3951 3939i         0000 0001   mSPI2CR2_SPC0:      equ    %00000001
 3952 3940i         0000 0002   mSPI2CR2_SPISWAI:   equ    %00000010
 3953 3941i         0000 0008   mSPI2CR2_BIDIROE:   equ    %00001000
 3954 3942i         0000 0010   mSPI2CR2_MODFEN:    equ    %00010000
 3955 3943i                     
 3956 3944i                     
 3957 3945i                     ;*** SPI2BR - SPI 2 Baud Rate Register; 0x000000FA ***
 3958 3946i         0000 00FA   SPI2BR:             equ    $000000FA                                ;*** SPI2BR - SPI 2 Baud Rate Register; 0x000000FA ***
 3959 3947i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3960 3948i         0000 0000   SPI2BR_SPR0:        equ    0                                         ; SPI Baud Rate Selection Bit 0
 3961 3949i         0000 0001   SPI2BR_SPR1:        equ    1                                         ; SPI Baud Rate Selection Bit 1
 3962 3950i         0000 0002   SPI2BR_SPR2:        equ    2                                         ; SPI Baud Rate Selection Bit 2
 3963 3951i         0000 0004   SPI2BR_SPPR0:       equ    4                                         ; SPI Baud Rate Preselection Bits 0
 3964 3952i         0000 0005   SPI2BR_SPPR1:       equ    5                                         ; SPI Baud Rate Preselection Bits 1
 3965 3953i         0000 0006   SPI2BR_SPPR2:       equ    6                                         ; SPI Baud Rate Preselection Bits 2
 3966 3954i                     ; bit position masks
 3967 3955i         0000 0001   mSPI2BR_SPR0:       equ    %00000001
 3968 3956i         0000 0002   mSPI2BR_SPR1:       equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 3969 3957i         0000 0004   mSPI2BR_SPR2:       equ    %00000100
 3970 3958i         0000 0010   mSPI2BR_SPPR0:      equ    %00010000
 3971 3959i         0000 0020   mSPI2BR_SPPR1:      equ    %00100000
 3972 3960i         0000 0040   mSPI2BR_SPPR2:      equ    %01000000
 3973 3961i                     
 3974 3962i                     
 3975 3963i                     ;*** SPI2SR - SPI 2 Status Register; 0x000000FB ***
 3976 3964i         0000 00FB   SPI2SR:             equ    $000000FB                                ;*** SPI2SR - SPI 2 Status Register; 0x000000FB ***
 3977 3965i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3978 3966i         0000 0004   SPI2SR_MODF:        equ    4                                         ; Mode Fault Flag
 3979 3967i         0000 0005   SPI2SR_SPTEF:       equ    5                                         ; SPI Transmit Empty Interrupt Flag
 3980 3968i         0000 0007   SPI2SR_SPIF:        equ    7                                         ; SPIF Receive Interrupt Flag
 3981 3969i                     ; bit position masks
 3982 3970i         0000 0010   mSPI2SR_MODF:       equ    %00010000
 3983 3971i         0000 0020   mSPI2SR_SPTEF:      equ    %00100000
 3984 3972i         0000 0080   mSPI2SR_SPIF:       equ    %10000000
 3985 3973i                     
 3986 3974i                     
 3987 3975i                     ;*** SPI2DR - SPI 2 Data Register; 0x000000FD ***
 3988 3976i         0000 00FD   SPI2DR:             equ    $000000FD                                ;*** SPI2DR - SPI 2 Data Register; 0x000000FD ***
 3989 3977i                     
 3990 3978i                     
 3991 3979i                     ;*** FCLKDIV - Flash Clock Divider Register; 0x00000100 ***
 3992 3980i         0000 0100   FCLKDIV:            equ    $00000100                                ;*** FCLKDIV - Flash Clock Divider Register; 0x00000100 ***
 3993 3981i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 3994 3982i         0000 0000   FCLKDIV_FDIV0:      equ    0                                         ; Flash Clock Divider Bit 0
 3995 3983i         0000 0001   FCLKDIV_FDIV1:      equ    1                                         ; Flash Clock Divider Bit 1
 3996 3984i         0000 0002   FCLKDIV_FDIV2:      equ    2                                         ; Flash Clock Divider Bit 2
 3997 3985i         0000 0003   FCLKDIV_FDIV3:      equ    3                                         ; Flash Clock Divider Bit 3
 3998 3986i         0000 0004   FCLKDIV_FDIV4:      equ    4                                         ; Flash Clock Divider Bit 4
 3999 3987i         0000 0005   FCLKDIV_FDIV5:      equ    5                                         ; Flash Clock Divider Bit 5
 4000 3988i         0000 0006   FCLKDIV_PRDIV8:     equ    6                                         ; Enable Prescaler by 8
 4001 3989i         0000 0007   FCLKDIV_FDIVLD:     equ    7                                         ; Flash Clock Divider Loaded
 4002 3990i                     ; bit position masks
 4003 3991i         0000 0001   mFCLKDIV_FDIV0:     equ    %00000001
 4004 3992i         0000 0002   mFCLKDIV_FDIV1:     equ    %00000010
 4005 3993i         0000 0004   mFCLKDIV_FDIV2:     equ    %00000100
 4006 3994i         0000 0008   mFCLKDIV_FDIV3:     equ    %00001000
 4007 3995i         0000 0010   mFCLKDIV_FDIV4:     equ    %00010000
 4008 3996i         0000 0020   mFCLKDIV_FDIV5:     equ    %00100000
 4009 3997i         0000 0040   mFCLKDIV_PRDIV8:    equ    %01000000
 4010 3998i         0000 0080   mFCLKDIV_FDIVLD:    equ    %10000000
 4011 3999i                     
 4012 4000i                     
 4013 4001i                     ;*** FSEC - Flash Security Register; 0x00000101 ***
 4014 4002i         0000 0101   FSEC:               equ    $00000101                                ;*** FSEC - Flash Security Register; 0x00000101 ***
 4015 4003i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4016 4004i         0000 0000   FSEC_SEC0:          equ    0                                         ; Memory security bit 0
 4017 4005i         0000 0001   FSEC_SEC1:          equ    1                                         ; Memory security bit 1
 4018 4006i         0000 0002   FSEC_NV2:           equ    2                                         ; Non Volatile flag bit 2
 4019 4007i         0000 0003   FSEC_NV3:           equ    3                                         ; Non Volatile flag bit 3
 4020 4008i         0000 0004   FSEC_NV4:           equ    4                                         ; Non Volatile flag bit 4
 4021 4009i         0000 0005   FSEC_NV5:           equ    5                                         ; Non Volatile flag bit 5
 4022 4010i         0000 0006   FSEC_NV6:           equ    6                                         ; Non Volatile flag bit 6
 4023 4011i         0000 0007   FSEC_KEYEN:         equ    7                                         ; Backdoor Key Security Enable
 4024 4012i                     ; bit position masks
 4025 4013i         0000 0001   mFSEC_SEC0:         equ    %00000001
 4026 4014i         0000 0002   mFSEC_SEC1:         equ    %00000010
 4027 4015i         0000 0004   mFSEC_NV2:          equ    %00000100
 4028 4016i         0000 0008   mFSEC_NV3:          equ    %00001000
 4029 4017i         0000 0010   mFSEC_NV4:          equ    %00010000
 4030 4018i         0000 0020   mFSEC_NV5:          equ    %00100000
 4031 4019i         0000 0040   mFSEC_NV6:          equ    %01000000
 4032 4020i         0000 0080   mFSEC_KEYEN:        equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4033 4021i                     
 4034 4022i                     
 4035 4023i                     ;*** FCNFG - Flash Configuration Register; 0x00000103 ***
 4036 4024i         0000 0103   FCNFG:              equ    $00000103                                ;*** FCNFG - Flash Configuration Register; 0x00000103 ***
 4037 4025i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4038 4026i         0000 0000   FCNFG_BKSEL0:       equ    0                                         ; Register bank select 0
 4039 4027i         0000 0001   FCNFG_BKSEL1:       equ    1                                         ; Register bank select 1
 4040 4028i         0000 0005   FCNFG_KEYACC:       equ    5                                         ; Enable Security Key Writing
 4041 4029i         0000 0006   FCNFG_CCIE:         equ    6                                         ; Command Complete Interrupt Enable
 4042 4030i         0000 0007   FCNFG_CBEIE:        equ    7                                         ; Command Buffers Empty Interrupt Enable
 4043 4031i                     ; bit position masks
 4044 4032i         0000 0001   mFCNFG_BKSEL0:      equ    %00000001
 4045 4033i         0000 0002   mFCNFG_BKSEL1:      equ    %00000010
 4046 4034i         0000 0020   mFCNFG_KEYACC:      equ    %00100000
 4047 4035i         0000 0040   mFCNFG_CCIE:        equ    %01000000
 4048 4036i         0000 0080   mFCNFG_CBEIE:       equ    %10000000
 4049 4037i                     
 4050 4038i                     
 4051 4039i                     ;*** FPROT - Flash Protection Register; 0x00000104 ***
 4052 4040i         0000 0104   FPROT:              equ    $00000104                                ;*** FPROT - Flash Protection Register; 0x00000104 ***
 4053 4041i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4054 4042i         0000 0000   FPROT_FPLS0:        equ    0                                         ; Flash Protection Lower Address size 0
 4055 4043i         0000 0001   FPROT_FPLS1:        equ    1                                         ; Flash Protection Lower Address size 1
 4056 4044i         0000 0002   FPROT_FPLDIS:       equ    2                                         ; Flash Protection Lower address range disable
 4057 4045i         0000 0003   FPROT_FPHS0:        equ    3                                         ; Flash Protection Higher address size 0
 4058 4046i         0000 0004   FPROT_FPHS1:        equ    4                                         ; Flash Protection Higher address size 1
 4059 4047i         0000 0005   FPROT_FPHDIS:       equ    5                                         ; Flash Protection Higher address range disable
 4060 4048i         0000 0006   FPROT_NV6:          equ    6                                         ; Non Volatile Flag Bit
 4061 4049i         0000 0007   FPROT_FPOPEN:       equ    7                                         ; Opens the flash block or subsections of it for program or era
 4062 4050i                     ; bit position masks
 4063 4051i         0000 0001   mFPROT_FPLS0:       equ    %00000001
 4064 4052i         0000 0002   mFPROT_FPLS1:       equ    %00000010
 4065 4053i         0000 0004   mFPROT_FPLDIS:      equ    %00000100
 4066 4054i         0000 0008   mFPROT_FPHS0:       equ    %00001000
 4067 4055i         0000 0010   mFPROT_FPHS1:       equ    %00010000
 4068 4056i         0000 0020   mFPROT_FPHDIS:      equ    %00100000
 4069 4057i         0000 0040   mFPROT_NV6:         equ    %01000000
 4070 4058i         0000 0080   mFPROT_FPOPEN:      equ    %10000000
 4071 4059i                     
 4072 4060i                     
 4073 4061i                     ;*** FSTAT - Flash Status Register; 0x00000105 ***
 4074 4062i         0000 0105   FSTAT:              equ    $00000105                                ;*** FSTAT - Flash Status Register; 0x00000105 ***
 4075 4063i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4076 4064i         0000 0002   FSTAT_BLANK:        equ    2                                         ; Blank Verify Flag
 4077 4065i         0000 0004   FSTAT_ACCERR:       equ    4                                         ; Access error
 4078 4066i         0000 0005   FSTAT_PVIOL:        equ    5                                         ; Protection violation
 4079 4067i         0000 0006   FSTAT_CCIF:         equ    6                                         ; Command Complete Interrupt Flag
 4080 4068i         0000 0007   FSTAT_CBEIF:        equ    7                                         ; Command Buffers Empty Interrupt Flag
 4081 4069i                     ; bit position masks
 4082 4070i         0000 0004   mFSTAT_BLANK:       equ    %00000100
 4083 4071i         0000 0010   mFSTAT_ACCERR:      equ    %00010000
 4084 4072i         0000 0020   mFSTAT_PVIOL:       equ    %00100000
 4085 4073i         0000 0040   mFSTAT_CCIF:        equ    %01000000
 4086 4074i         0000 0080   mFSTAT_CBEIF:       equ    %10000000
 4087 4075i                     
 4088 4076i                     
 4089 4077i                     ;*** FCMD - Flash Command Buffer and Register; 0x00000106 ***
 4090 4078i         0000 0106   FCMD:               equ    $00000106                                ;*** FCMD - Flash Command Buffer and Register; 0x00000106 ***
 4091 4079i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4092 4080i         0000 0000   FCMD_CMDB0:         equ    0                                         ; NVM User Mode Command Bit 0
 4093 4081i         0000 0002   FCMD_CMDB2:         equ    2                                         ; NVM User Mode Command Bit 2
 4094 4082i         0000 0005   FCMD_CMDB5:         equ    5                                         ; NVM User Mode Command Bit 5
 4095 4083i         0000 0006   FCMD_CMDB6:         equ    6                                         ; NVM User Mode Command Bit 6
 4096 4084i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4097 4085i         0000 0001   mFCMD_CMDB0:        equ    %00000001
 4098 4086i         0000 0004   mFCMD_CMDB2:        equ    %00000100
 4099 4087i         0000 0020   mFCMD_CMDB5:        equ    %00100000
 4100 4088i         0000 0040   mFCMD_CMDB6:        equ    %01000000
 4101 4089i                     
 4102 4090i                     
 4103 4091i                     ;*** ECLKDIV - EEPROM Clock Divider Register; 0x00000110 ***
 4104 4092i         0000 0110   ECLKDIV:            equ    $00000110                                ;*** ECLKDIV - EEPROM Clock Divider Register; 0x00000110 ***
 4105 4093i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4106 4094i         0000 0000   ECLKDIV_EDIV0:      equ    0                                         ; EEPROM Clock Divider 0
 4107 4095i         0000 0001   ECLKDIV_EDIV1:      equ    1                                         ; EEPROM Clock Divider 1
 4108 4096i         0000 0002   ECLKDIV_EDIV2:      equ    2                                         ; EEPROM Clock Divider 2
 4109 4097i         0000 0003   ECLKDIV_EDIV3:      equ    3                                         ; EEPROM Clock Divider 3
 4110 4098i         0000 0004   ECLKDIV_EDIV4:      equ    4                                         ; EEPROM Clock Divider 4
 4111 4099i         0000 0005   ECLKDIV_EDIV5:      equ    5                                         ; EEPROM Clock Divider 5
 4112 4100i         0000 0006   ECLKDIV_PRDIV8:     equ    6                                         ; Enable Prescaler by 8
 4113 4101i         0000 0007   ECLKDIV_EDIVLD:     equ    7                                         ; EEPROM Clock Divider Loaded
 4114 4102i                     ; bit position masks
 4115 4103i         0000 0001   mECLKDIV_EDIV0:     equ    %00000001
 4116 4104i         0000 0002   mECLKDIV_EDIV1:     equ    %00000010
 4117 4105i         0000 0004   mECLKDIV_EDIV2:     equ    %00000100
 4118 4106i         0000 0008   mECLKDIV_EDIV3:     equ    %00001000
 4119 4107i         0000 0010   mECLKDIV_EDIV4:     equ    %00010000
 4120 4108i         0000 0020   mECLKDIV_EDIV5:     equ    %00100000
 4121 4109i         0000 0040   mECLKDIV_PRDIV8:    equ    %01000000
 4122 4110i         0000 0080   mECLKDIV_EDIVLD:    equ    %10000000
 4123 4111i                     
 4124 4112i                     
 4125 4113i                     ;*** ECNFG - EEPROM Configuration Register; 0x00000113 ***
 4126 4114i         0000 0113   ECNFG:              equ    $00000113                                ;*** ECNFG - EEPROM Configuration Register; 0x00000113 ***
 4127 4115i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4128 4116i         0000 0006   ECNFG_CCIE:         equ    6                                         ; Command Complete Interrupt Enable
 4129 4117i         0000 0007   ECNFG_CBEIE:        equ    7                                         ; Command Buffers Empty Interrupt Enable
 4130 4118i                     ; bit position masks
 4131 4119i         0000 0040   mECNFG_CCIE:        equ    %01000000
 4132 4120i         0000 0080   mECNFG_CBEIE:       equ    %10000000
 4133 4121i                     
 4134 4122i                     
 4135 4123i                     ;*** EPROT - EEPROM Protection Register; 0x00000114 ***
 4136 4124i         0000 0114   EPROT:              equ    $00000114                                ;*** EPROT - EEPROM Protection Register; 0x00000114 ***
 4137 4125i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4138 4126i         0000 0000   EPROT_EP0:          equ    0                                         ; EEPROM Protection address size 0
 4139 4127i         0000 0001   EPROT_EP1:          equ    1                                         ; EEPROM Protection address size 1
 4140 4128i         0000 0002   EPROT_EP2:          equ    2                                         ; EEPROM Protection address size 2
 4141 4129i         0000 0003   EPROT_EPDIS:        equ    3                                         ; EEPROM Protection disable
 4142 4130i         0000 0004   EPROT_NV4:          equ    4                                         ; Non Volatile Flag Bit 4
 4143 4131i         0000 0005   EPROT_NV5:          equ    5                                         ; Non Volatile Flag Bit 5
 4144 4132i         0000 0006   EPROT_NV6:          equ    6                                         ; Non Volatile Flag Bit 6
 4145 4133i         0000 0007   EPROT_EPOPEN:       equ    7                                         ; Opens the EEPROM block or a subsection of it for program or e
 4146 4134i                     ; bit position masks
 4147 4135i         0000 0001   mEPROT_EP0:         equ    %00000001
 4148 4136i         0000 0002   mEPROT_EP1:         equ    %00000010
 4149 4137i         0000 0004   mEPROT_EP2:         equ    %00000100
 4150 4138i         0000 0008   mEPROT_EPDIS:       equ    %00001000
 4151 4139i         0000 0010   mEPROT_NV4:         equ    %00010000
 4152 4140i         0000 0020   mEPROT_NV5:         equ    %00100000
 4153 4141i         0000 0040   mEPROT_NV6:         equ    %01000000
 4154 4142i         0000 0080   mEPROT_EPOPEN:      equ    %10000000
 4155 4143i                     
 4156 4144i                     
 4157 4145i                     ;*** ESTAT - EEPROM Status Register; 0x00000115 ***
 4158 4146i         0000 0115   ESTAT:              equ    $00000115                                ;*** ESTAT - EEPROM Status Register; 0x00000115 ***
 4159 4147i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4160 4148i         0000 0002   ESTAT_BLANK:        equ    2                                         ; Blank Verify Flag

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4161 4149i         0000 0004   ESTAT_ACCERR:       equ    4                                         ; Access error
 4162 4150i         0000 0005   ESTAT_PVIOL:        equ    5                                         ; Protection violation
 4163 4151i         0000 0006   ESTAT_CCIF:         equ    6                                         ; Command Complete Interrupt Flag
 4164 4152i         0000 0007   ESTAT_CBEIF:        equ    7                                         ; Command Buffer Empty Interrupt Flag
 4165 4153i                     ; bit position masks
 4166 4154i         0000 0004   mESTAT_BLANK:       equ    %00000100
 4167 4155i         0000 0010   mESTAT_ACCERR:      equ    %00010000
 4168 4156i         0000 0020   mESTAT_PVIOL:       equ    %00100000
 4169 4157i         0000 0040   mESTAT_CCIF:        equ    %01000000
 4170 4158i         0000 0080   mESTAT_CBEIF:       equ    %10000000
 4171 4159i                     
 4172 4160i                     
 4173 4161i                     ;*** ECMD - EEPROM Command Buffer and Register; 0x00000116 ***
 4174 4162i         0000 0116   ECMD:               equ    $00000116                                ;*** ECMD - EEPROM Command Buffer and Register; 0x00000116 ***
 4175 4163i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4176 4164i         0000 0000   ECMD_CMDB0:         equ    0                                         ; EEPROM User Mode Command 0
 4177 4165i         0000 0002   ECMD_CMDB2:         equ    2                                         ; EEPROM User Mode Command 2
 4178 4166i         0000 0005   ECMD_CMDB5:         equ    5                                         ; EEPROM User Mode Command 5
 4179 4167i         0000 0006   ECMD_CMDB6:         equ    6                                         ; EEPROM User Mode Command 6
 4180 4168i                     ; bit position masks
 4181 4169i         0000 0001   mECMD_CMDB0:        equ    %00000001
 4182 4170i         0000 0004   mECMD_CMDB2:        equ    %00000100
 4183 4171i         0000 0020   mECMD_CMDB5:        equ    %00100000
 4184 4172i         0000 0040   mECMD_CMDB6:        equ    %01000000
 4185 4173i                     
 4186 4174i                     
 4187 4175i                     ;*** ATD1CTL23 - ATD 1 Control Register 23; 0x00000122 ***
 4188 4176i         0000 0122   ATD1CTL23:          equ    $00000122                                ;*** ATD1CTL23 - ATD 1 Control Register 23; 0x00000122 ***
 4189 4177i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4190 4178i         0000 0000   ATD1CTL23_FRZ0:     equ    0                                         ; Background Debug Freeze Enable Bit 0
 4191 4179i         0000 0001   ATD1CTL23_FRZ1:     equ    1                                         ; Background Debug Freeze Enable Bit 1
 4192 4180i         0000 0002   ATD1CTL23_FIFO:     equ    2                                         ; Result Register FIFO Mode
 4193 4181i         0000 0003   ATD1CTL23_S1C:      equ    3                                         ; Conversion Sequence Length 1
 4194 4182i         0000 0004   ATD1CTL23_S2C:      equ    4                                         ; Conversion Sequence Length 2
 4195 4183i         0000 0005   ATD1CTL23_S4C:      equ    5                                         ; Conversion Sequence Length 4
 4196 4184i         0000 0006   ATD1CTL23_S8C:      equ    6                                         ; Conversion Sequence Length 8
 4197 4185i         0000 0008   ATD1CTL23_ASCIF:    equ    8                                         ; ATD 1 Sequence Complete Interrupt Flag
 4198 4186i         0000 0009   ATD1CTL23_ASCIE:    equ    9                                         ; ATD 1 Sequence Complete Interrupt Enable
 4199 4187i         0000 000A   ATD1CTL23_ETRIGE:   equ    10                                        ; External Trigger Mode enable
 4200 4188i         0000 000B   ATD1CTL23_ETRIGP:   equ    11                                        ; External Trigger Polarity
 4201 4189i         0000 000C   ATD1CTL23_ETRIGLE:  equ    12                                        ; External Trigger Level/Edge control
 4202 4190i         0000 000D   ATD1CTL23_AWAI:     equ    13                                        ; ATD Power Down in Wait Mode
 4203 4191i         0000 000E   ATD1CTL23_AFFC:     equ    14                                        ; ATD Fast Conversion Complete Flag Clear
 4204 4192i         0000 000F   ATD1CTL23_ADPU:     equ    15                                        ; ATD Disable / Power Down
 4205 4193i                     ; bit position masks
 4206 4194i         0000 0001   mATD1CTL23_FRZ0:    equ    %00000001
 4207 4195i         0000 0002   mATD1CTL23_FRZ1:    equ    %00000010
 4208 4196i         0000 0004   mATD1CTL23_FIFO:    equ    %00000100
 4209 4197i         0000 0008   mATD1CTL23_S1C:     equ    %00001000
 4210 4198i         0000 0010   mATD1CTL23_S2C:     equ    %00010000
 4211 4199i         0000 0020   mATD1CTL23_S4C:     equ    %00100000
 4212 4200i         0000 0040   mATD1CTL23_S8C:     equ    %01000000
 4213 4201i         0000 0100   mATD1CTL23_ASCIF:   equ    %100000000
 4214 4202i         0000 0200   mATD1CTL23_ASCIE:   equ    %1000000000
 4215 4203i         0000 0400   mATD1CTL23_ETRIGE:  equ    %10000000000
 4216 4204i         0000 0800   mATD1CTL23_ETRIGP:  equ    %100000000000
 4217 4205i         0000 1000   mATD1CTL23_ETRIGLE: equ    %1000000000000
 4218 4206i         0000 2000   mATD1CTL23_AWAI:    equ    %10000000000000
 4219 4207i         0000 4000   mATD1CTL23_AFFC:    equ    %100000000000000
 4220 4208i         0000 8000   mATD1CTL23_ADPU:    equ    %1000000000000000
 4221 4209i                     
 4222 4210i                     
 4223 4211i                     ;*** ATD1CTL2 - ATD 1 Control Register 2; 0x00000122 ***
 4224 4212i         0000 0122   ATD1CTL2:           equ    $00000122                                ;*** ATD1CTL2 - ATD 1 Control Register 2; 0x00000122 ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4225 4213i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4226 4214i         0000 0000   ATD1CTL2_ASCIF:     equ    0                                         ; ATD 1 Sequence Complete Interrupt Flag
 4227 4215i         0000 0001   ATD1CTL2_ASCIE:     equ    1                                         ; ATD 1 Sequence Complete Interrupt Enable
 4228 4216i         0000 0002   ATD1CTL2_ETRIGE:    equ    2                                         ; External Trigger Mode enable
 4229 4217i         0000 0003   ATD1CTL2_ETRIGP:    equ    3                                         ; External Trigger Polarity
 4230 4218i         0000 0004   ATD1CTL2_ETRIGLE:   equ    4                                         ; External Trigger Level/Edge control
 4231 4219i         0000 0005   ATD1CTL2_AWAI:      equ    5                                         ; ATD Power Down in Wait Mode
 4232 4220i         0000 0006   ATD1CTL2_AFFC:      equ    6                                         ; ATD Fast Conversion Complete Flag Clear
 4233 4221i         0000 0007   ATD1CTL2_ADPU:      equ    7                                         ; ATD Disable / Power Down
 4234 4222i                     ; bit position masks
 4235 4223i         0000 0001   mATD1CTL2_ASCIF:    equ    %00000001
 4236 4224i         0000 0002   mATD1CTL2_ASCIE:    equ    %00000010
 4237 4225i         0000 0004   mATD1CTL2_ETRIGE:   equ    %00000100
 4238 4226i         0000 0008   mATD1CTL2_ETRIGP:   equ    %00001000
 4239 4227i         0000 0010   mATD1CTL2_ETRIGLE:  equ    %00010000
 4240 4228i         0000 0020   mATD1CTL2_AWAI:     equ    %00100000
 4241 4229i         0000 0040   mATD1CTL2_AFFC:     equ    %01000000
 4242 4230i         0000 0080   mATD1CTL2_ADPU:     equ    %10000000
 4243 4231i                     
 4244 4232i                     
 4245 4233i                     ;*** ATD1CTL3 - ATD 1 Control Register 3; 0x00000123 ***
 4246 4234i         0000 0123   ATD1CTL3:           equ    $00000123                                ;*** ATD1CTL3 - ATD 1 Control Register 3; 0x00000123 ***
 4247 4235i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4248 4236i         0000 0000   ATD1CTL3_FRZ0:      equ    0                                         ; Background Debug Freeze Enable Bit 0
 4249 4237i         0000 0001   ATD1CTL3_FRZ1:      equ    1                                         ; Background Debug Freeze Enable Bit 1
 4250 4238i         0000 0002   ATD1CTL3_FIFO:      equ    2                                         ; Result Register FIFO Mode
 4251 4239i         0000 0003   ATD1CTL3_S1C:       equ    3                                         ; Conversion Sequence Length 1
 4252 4240i         0000 0004   ATD1CTL3_S2C:       equ    4                                         ; Conversion Sequence Length 2
 4253 4241i         0000 0005   ATD1CTL3_S4C:       equ    5                                         ; Conversion Sequence Length 4
 4254 4242i         0000 0006   ATD1CTL3_S8C:       equ    6                                         ; Conversion Sequence Length 8
 4255 4243i                     ; bit position masks
 4256 4244i         0000 0001   mATD1CTL3_FRZ0:     equ    %00000001
 4257 4245i         0000 0002   mATD1CTL3_FRZ1:     equ    %00000010
 4258 4246i         0000 0004   mATD1CTL3_FIFO:     equ    %00000100
 4259 4247i         0000 0008   mATD1CTL3_S1C:      equ    %00001000
 4260 4248i         0000 0010   mATD1CTL3_S2C:      equ    %00010000
 4261 4249i         0000 0020   mATD1CTL3_S4C:      equ    %00100000
 4262 4250i         0000 0040   mATD1CTL3_S8C:      equ    %01000000
 4263 4251i                     
 4264 4252i                     
 4265 4253i                     ;*** ATD1CTL45 - ATD 1 Control Register 45; 0x00000124 ***
 4266 4254i         0000 0124   ATD1CTL45:          equ    $00000124                                ;*** ATD1CTL45 - ATD 1 Control Register 45; 0x00000124 ***
 4267 4255i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4268 4256i         0000 0000   ATD1CTL45_CA:       equ    0                                         ; Analog Input Channel Select Code A
 4269 4257i         0000 0001   ATD1CTL45_CB:       equ    1                                         ; Analog Input Channel Select Code B
 4270 4258i         0000 0002   ATD1CTL45_CC:       equ    2                                         ; Analog Input Channel Select Code C
 4271 4259i         0000 0004   ATD1CTL45_MULT:     equ    4                                         ; Multi-Channel Sample Mode
 4272 4260i         0000 0005   ATD1CTL45_SCAN:     equ    5                                         ; Continuous Conversion Sequence Mode
 4273 4261i         0000 0006   ATD1CTL45_DSGN:     equ    6                                         ; Signed/Unsigned Result Data Mode
 4274 4262i         0000 0007   ATD1CTL45_DJM:      equ    7                                         ; Result Register Data Justification Mode
 4275 4263i         0000 0008   ATD1CTL45_PRS0:     equ    8                                         ; ATD Clock Prescaler 0
 4276 4264i         0000 0009   ATD1CTL45_PRS1:     equ    9                                         ; ATD Clock Prescaler 1
 4277 4265i         0000 000A   ATD1CTL45_PRS2:     equ    10                                        ; ATD Clock Prescaler 2
 4278 4266i         0000 000B   ATD1CTL45_PRS3:     equ    11                                        ; ATD Clock Prescaler 3
 4279 4267i         0000 000C   ATD1CTL45_PRS4:     equ    12                                        ; ATD Clock Prescaler 4
 4280 4268i         0000 000D   ATD1CTL45_SMP0:     equ    13                                        ; Sample Time Select 0
 4281 4269i         0000 000E   ATD1CTL45_SMP1:     equ    14                                        ; Sample Time Select 1
 4282 4270i         0000 000F   ATD1CTL45_SRES8:    equ    15                                        ; ATD Resolution Select
 4283 4271i                     ; bit position masks
 4284 4272i         0000 0001   mATD1CTL45_CA:      equ    %00000001
 4285 4273i         0000 0002   mATD1CTL45_CB:      equ    %00000010
 4286 4274i         0000 0004   mATD1CTL45_CC:      equ    %00000100
 4287 4275i         0000 0010   mATD1CTL45_MULT:    equ    %00010000
 4288 4276i         0000 0020   mATD1CTL45_SCAN:    equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4289 4277i         0000 0040   mATD1CTL45_DSGN:    equ    %01000000
 4290 4278i         0000 0080   mATD1CTL45_DJM:     equ    %10000000
 4291 4279i         0000 0100   mATD1CTL45_PRS0:    equ    %100000000
 4292 4280i         0000 0200   mATD1CTL45_PRS1:    equ    %1000000000
 4293 4281i         0000 0400   mATD1CTL45_PRS2:    equ    %10000000000
 4294 4282i         0000 0800   mATD1CTL45_PRS3:    equ    %100000000000
 4295 4283i         0000 1000   mATD1CTL45_PRS4:    equ    %1000000000000
 4296 4284i         0000 2000   mATD1CTL45_SMP0:    equ    %10000000000000
 4297 4285i         0000 4000   mATD1CTL45_SMP1:    equ    %100000000000000
 4298 4286i         0000 8000   mATD1CTL45_SRES8:   equ    %1000000000000000
 4299 4287i                     
 4300 4288i                     
 4301 4289i                     ;*** ATD1CTL4 - ATD 1 Control Register 4; 0x00000124 ***
 4302 4290i         0000 0124   ATD1CTL4:           equ    $00000124                                ;*** ATD1CTL4 - ATD 1 Control Register 4; 0x00000124 ***
 4303 4291i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4304 4292i         0000 0000   ATD1CTL4_PRS0:      equ    0                                         ; ATD Clock Prescaler 0
 4305 4293i         0000 0001   ATD1CTL4_PRS1:      equ    1                                         ; ATD Clock Prescaler 1
 4306 4294i         0000 0002   ATD1CTL4_PRS2:      equ    2                                         ; ATD Clock Prescaler 2
 4307 4295i         0000 0003   ATD1CTL4_PRS3:      equ    3                                         ; ATD Clock Prescaler 3
 4308 4296i         0000 0004   ATD1CTL4_PRS4:      equ    4                                         ; ATD Clock Prescaler 4
 4309 4297i         0000 0005   ATD1CTL4_SMP0:      equ    5                                         ; Sample Time Select 0
 4310 4298i         0000 0006   ATD1CTL4_SMP1:      equ    6                                         ; Sample Time Select 1
 4311 4299i         0000 0007   ATD1CTL4_SRES8:     equ    7                                         ; ATD Resolution Select
 4312 4300i                     ; bit position masks
 4313 4301i         0000 0001   mATD1CTL4_PRS0:     equ    %00000001
 4314 4302i         0000 0002   mATD1CTL4_PRS1:     equ    %00000010
 4315 4303i         0000 0004   mATD1CTL4_PRS2:     equ    %00000100
 4316 4304i         0000 0008   mATD1CTL4_PRS3:     equ    %00001000
 4317 4305i         0000 0010   mATD1CTL4_PRS4:     equ    %00010000
 4318 4306i         0000 0020   mATD1CTL4_SMP0:     equ    %00100000
 4319 4307i         0000 0040   mATD1CTL4_SMP1:     equ    %01000000
 4320 4308i         0000 0080   mATD1CTL4_SRES8:    equ    %10000000
 4321 4309i                     
 4322 4310i                     
 4323 4311i                     ;*** ATD1CTL5 - ATD 1 Control Register 5; 0x00000125 ***
 4324 4312i         0000 0125   ATD1CTL5:           equ    $00000125                                ;*** ATD1CTL5 - ATD 1 Control Register 5; 0x00000125 ***
 4325 4313i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4326 4314i         0000 0000   ATD1CTL5_CA:        equ    0                                         ; Analog Input Channel Select Code A
 4327 4315i         0000 0001   ATD1CTL5_CB:        equ    1                                         ; Analog Input Channel Select Code B
 4328 4316i         0000 0002   ATD1CTL5_CC:        equ    2                                         ; Analog Input Channel Select Code C
 4329 4317i         0000 0004   ATD1CTL5_MULT:      equ    4                                         ; Multi-Channel Sample Mode
 4330 4318i         0000 0005   ATD1CTL5_SCAN:      equ    5                                         ; Continuous Conversion Sequence Mode
 4331 4319i         0000 0006   ATD1CTL5_DSGN:      equ    6                                         ; Signed/Unsigned Result Data Mode
 4332 4320i         0000 0007   ATD1CTL5_DJM:       equ    7                                         ; Result Register Data Justification Mode
 4333 4321i                     ; bit position masks
 4334 4322i         0000 0001   mATD1CTL5_CA:       equ    %00000001
 4335 4323i         0000 0002   mATD1CTL5_CB:       equ    %00000010
 4336 4324i         0000 0004   mATD1CTL5_CC:       equ    %00000100
 4337 4325i         0000 0010   mATD1CTL5_MULT:     equ    %00010000
 4338 4326i         0000 0020   mATD1CTL5_SCAN:     equ    %00100000
 4339 4327i         0000 0040   mATD1CTL5_DSGN:     equ    %01000000
 4340 4328i         0000 0080   mATD1CTL5_DJM:      equ    %10000000
 4341 4329i                     
 4342 4330i                     
 4343 4331i                     ;*** ATD1STAT0 - ATD 1 Status Register 0; 0x00000126 ***
 4344 4332i         0000 0126   ATD1STAT0:          equ    $00000126                                ;*** ATD1STAT0 - ATD 1 Status Register 0; 0x00000126 ***
 4345 4333i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4346 4334i         0000 0000   ATD1STAT0_CC0:      equ    0                                         ; Conversion Counter 0
 4347 4335i         0000 0001   ATD1STAT0_CC1:      equ    1                                         ; Conversion Counter 1
 4348 4336i         0000 0002   ATD1STAT0_CC2:      equ    2                                         ; Conversion Counter 2
 4349 4337i         0000 0004   ATD1STAT0_FIFOR:    equ    4                                         ; FIFO Over Run Flag
 4350 4338i         0000 0005   ATD1STAT0_ETORF:    equ    5                                         ; External Trigger Overrun Flag
 4351 4339i         0000 0007   ATD1STAT0_SCF:      equ    7                                         ; Sequence Complete Flag
 4352 4340i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4353 4341i         0000 0001   mATD1STAT0_CC0:     equ    %00000001
 4354 4342i         0000 0002   mATD1STAT0_CC1:     equ    %00000010
 4355 4343i         0000 0004   mATD1STAT0_CC2:     equ    %00000100
 4356 4344i         0000 0010   mATD1STAT0_FIFOR:   equ    %00010000
 4357 4345i         0000 0020   mATD1STAT0_ETORF:   equ    %00100000
 4358 4346i         0000 0080   mATD1STAT0_SCF:     equ    %10000000
 4359 4347i                     
 4360 4348i                     
 4361 4349i                     ;*** ATD1TEST1 - ATD1 Test Register; 0x00000129 ***
 4362 4350i         0000 0129   ATD1TEST1:          equ    $00000129                                ;*** ATD1TEST1 - ATD1 Test Register; 0x00000129 ***
 4363 4351i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4364 4352i         0000 0000   ATD1TEST1_SC:       equ    0                                         ; Special Channel Conversion Bit
 4365 4353i                     ; bit position masks
 4366 4354i         0000 0001   mATD1TEST1_SC:      equ    %00000001
 4367 4355i                     
 4368 4356i                     
 4369 4357i                     ;*** ATD1STAT1 - ATD 1 Status Register 1; 0x0000012B ***
 4370 4358i         0000 012B   ATD1STAT1:          equ    $0000012B                                ;*** ATD1STAT1 - ATD 1 Status Register 1; 0x0000012B ***
 4371 4359i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4372 4360i         0000 0000   ATD1STAT1_CCF0:     equ    0                                         ; Conversion Complete Flag 0
 4373 4361i         0000 0001   ATD1STAT1_CCF1:     equ    1                                         ; Conversion Complete Flag 1
 4374 4362i         0000 0002   ATD1STAT1_CCF2:     equ    2                                         ; Conversion Complete Flag 2
 4375 4363i         0000 0003   ATD1STAT1_CCF3:     equ    3                                         ; Conversion Complete Flag 3
 4376 4364i         0000 0004   ATD1STAT1_CCF4:     equ    4                                         ; Conversion Complete Flag 4
 4377 4365i         0000 0005   ATD1STAT1_CCF5:     equ    5                                         ; Conversion Complete Flag 5
 4378 4366i         0000 0006   ATD1STAT1_CCF6:     equ    6                                         ; Conversion Complete Flag 6
 4379 4367i         0000 0007   ATD1STAT1_CCF7:     equ    7                                         ; Conversion Complete Flag 7
 4380 4368i                     ; bit position masks
 4381 4369i         0000 0001   mATD1STAT1_CCF0:    equ    %00000001
 4382 4370i         0000 0002   mATD1STAT1_CCF1:    equ    %00000010
 4383 4371i         0000 0004   mATD1STAT1_CCF2:    equ    %00000100
 4384 4372i         0000 0008   mATD1STAT1_CCF3:    equ    %00001000
 4385 4373i         0000 0010   mATD1STAT1_CCF4:    equ    %00010000
 4386 4374i         0000 0020   mATD1STAT1_CCF5:    equ    %00100000
 4387 4375i         0000 0040   mATD1STAT1_CCF6:    equ    %01000000
 4388 4376i         0000 0080   mATD1STAT1_CCF7:    equ    %10000000
 4389 4377i                     
 4390 4378i                     
 4391 4379i                     ;*** ATD1DIEN - ATD 1 Input Enable Register; 0x0000012D ***
 4392 4380i         0000 012D   ATD1DIEN:           equ    $0000012D                                ;*** ATD1DIEN - ATD 1 Input Enable Register; 0x0000012D ***
 4393 4381i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4394 4382i         0000 0000   ATD1DIEN_IEN0:      equ    0                                         ; ATD Digital Input Enable on channel 0
 4395 4383i         0000 0001   ATD1DIEN_IEN1:      equ    1                                         ; ATD Digital Input Enable on channel 1
 4396 4384i         0000 0002   ATD1DIEN_IEN2:      equ    2                                         ; ATD Digital Input Enable on channel 2
 4397 4385i         0000 0003   ATD1DIEN_IEN3:      equ    3                                         ; ATD Digital Input Enable on channel 3
 4398 4386i         0000 0004   ATD1DIEN_IEN4:      equ    4                                         ; ATD Digital Input Enable on channel 4
 4399 4387i         0000 0005   ATD1DIEN_IEN5:      equ    5                                         ; ATD Digital Input Enable on channel 5
 4400 4388i         0000 0006   ATD1DIEN_IEN6:      equ    6                                         ; ATD Digital Input Enable on channel 6
 4401 4389i         0000 0007   ATD1DIEN_IEN7:      equ    7                                         ; ATD Digital Input Enable on channel 7
 4402 4390i                     ; bit position masks
 4403 4391i         0000 0001   mATD1DIEN_IEN0:     equ    %00000001
 4404 4392i         0000 0002   mATD1DIEN_IEN1:     equ    %00000010
 4405 4393i         0000 0004   mATD1DIEN_IEN2:     equ    %00000100
 4406 4394i         0000 0008   mATD1DIEN_IEN3:     equ    %00001000
 4407 4395i         0000 0010   mATD1DIEN_IEN4:     equ    %00010000
 4408 4396i         0000 0020   mATD1DIEN_IEN5:     equ    %00100000
 4409 4397i         0000 0040   mATD1DIEN_IEN6:     equ    %01000000
 4410 4398i         0000 0080   mATD1DIEN_IEN7:     equ    %10000000
 4411 4399i                     
 4412 4400i                     
 4413 4401i                     ;*** PORTAD1 - Port AD1 Register; 0x0000012F ***
 4414 4402i         0000 012F   PORTAD1:            equ    $0000012F                                ;*** PORTAD1 - Port AD1 Register; 0x0000012F ***
 4415 4403i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4416 4404i         0000 0000   PORTAD1_PTAD0:      equ    0                                         ; A/D Channel 0 (AN0) Digital Input

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4417 4405i         0000 0001   PORTAD1_PTAD1:      equ    1                                         ; A/D Channel 1 (AN1) Digital Input
 4418 4406i         0000 0002   PORTAD1_PTAD2:      equ    2                                         ; A/D Channel 2 (AN2) Digital Input
 4419 4407i         0000 0003   PORTAD1_PTAD3:      equ    3                                         ; A/D Channel 3 (AN3) Digital Input
 4420 4408i         0000 0004   PORTAD1_PTAD4:      equ    4                                         ; A/D Channel 4 (AN4) Digital Input
 4421 4409i         0000 0005   PORTAD1_PTAD5:      equ    5                                         ; A/D Channel 5 (AN5) Digital Input
 4422 4410i         0000 0006   PORTAD1_PTAD6:      equ    6                                         ; A/D Channel 6 (AN6) Digital Input
 4423 4411i         0000 0007   PORTAD1_PTAD7:      equ    7                                         ; A/D Channel 7 (AN7) Digital Input
 4424 4412i                     ; bit position masks
 4425 4413i         0000 0001   mPORTAD1_PTAD0:     equ    %00000001
 4426 4414i         0000 0002   mPORTAD1_PTAD1:     equ    %00000010
 4427 4415i         0000 0004   mPORTAD1_PTAD2:     equ    %00000100
 4428 4416i         0000 0008   mPORTAD1_PTAD3:     equ    %00001000
 4429 4417i         0000 0010   mPORTAD1_PTAD4:     equ    %00010000
 4430 4418i         0000 0020   mPORTAD1_PTAD5:     equ    %00100000
 4431 4419i         0000 0040   mPORTAD1_PTAD6:     equ    %01000000
 4432 4420i         0000 0080   mPORTAD1_PTAD7:     equ    %10000000
 4433 4421i                     
 4434 4422i                     
 4435 4423i                     ;*** ATD1DR0 - ATD 1 Conversion Result Register 0; 0x00000130 ***
 4436 4424i         0000 0130   ATD1DR0:            equ    $00000130                                ;*** ATD1DR0 - ATD 1 Conversion Result Register 0; 0x00000130 **
 4437 4425i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4438 4426i         0000 0006   ATD1DR0_BIT6:       equ    6                                         ; Bit 6
 4439 4427i         0000 0007   ATD1DR0_BIT7:       equ    7                                         ; Bit 7
 4440 4428i         0000 0008   ATD1DR0_BIT8:       equ    8                                         ; Bit 8
 4441 4429i         0000 0009   ATD1DR0_BIT9:       equ    9                                         ; Bit 9
 4442 4430i         0000 000A   ATD1DR0_BIT10:      equ    10                                        ; Bit 10
 4443 4431i         0000 000B   ATD1DR0_BIT11:      equ    11                                        ; Bit 11
 4444 4432i         0000 000C   ATD1DR0_BIT12:      equ    12                                        ; Bit 12
 4445 4433i         0000 000D   ATD1DR0_BIT13:      equ    13                                        ; Bit 13
 4446 4434i         0000 000E   ATD1DR0_BIT14:      equ    14                                        ; Bit 14
 4447 4435i         0000 000F   ATD1DR0_BIT15:      equ    15                                        ; Bit 15
 4448 4436i                     ; bit position masks
 4449 4437i         0000 0040   mATD1DR0_BIT6:      equ    %01000000
 4450 4438i         0000 0080   mATD1DR0_BIT7:      equ    %10000000
 4451 4439i         0000 0100   mATD1DR0_BIT8:      equ    %100000000
 4452 4440i         0000 0200   mATD1DR0_BIT9:      equ    %1000000000
 4453 4441i         0000 0400   mATD1DR0_BIT10:     equ    %10000000000
 4454 4442i         0000 0800   mATD1DR0_BIT11:     equ    %100000000000
 4455 4443i         0000 1000   mATD1DR0_BIT12:     equ    %1000000000000
 4456 4444i         0000 2000   mATD1DR0_BIT13:     equ    %10000000000000
 4457 4445i         0000 4000   mATD1DR0_BIT14:     equ    %100000000000000
 4458 4446i         0000 8000   mATD1DR0_BIT15:     equ    %1000000000000000
 4459 4447i                     
 4460 4448i                     
 4461 4449i                     ;*** ATD1DR0H - ATD 1 Conversion Result Register 0 High; 0x00000130 ***
 4462 4450i         0000 0130   ATD1DR0H:           equ    $00000130                                ;*** ATD1DR0H - ATD 1 Conversion Result Register 0 High; 0x00000
 4463 4451i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4464 4452i         0000 0000   ATD1DR0H_BIT8:      equ    0                                         ; Bit 8
 4465 4453i         0000 0001   ATD1DR0H_BIT9:      equ    1                                         ; Bit 9
 4466 4454i         0000 0002   ATD1DR0H_BIT10:     equ    2                                         ; Bit 10
 4467 4455i         0000 0003   ATD1DR0H_BIT11:     equ    3                                         ; Bit 11
 4468 4456i         0000 0004   ATD1DR0H_BIT12:     equ    4                                         ; Bit 12
 4469 4457i         0000 0005   ATD1DR0H_BIT13:     equ    5                                         ; Bit 13
 4470 4458i         0000 0006   ATD1DR0H_BIT14:     equ    6                                         ; Bit 14
 4471 4459i         0000 0007   ATD1DR0H_BIT15:     equ    7                                         ; Bit 15
 4472 4460i                     ; bit position masks
 4473 4461i         0000 0001   mATD1DR0H_BIT8:     equ    %00000001
 4474 4462i         0000 0002   mATD1DR0H_BIT9:     equ    %00000010
 4475 4463i         0000 0004   mATD1DR0H_BIT10:    equ    %00000100
 4476 4464i         0000 0008   mATD1DR0H_BIT11:    equ    %00001000
 4477 4465i         0000 0010   mATD1DR0H_BIT12:    equ    %00010000
 4478 4466i         0000 0020   mATD1DR0H_BIT13:    equ    %00100000
 4479 4467i         0000 0040   mATD1DR0H_BIT14:    equ    %01000000
 4480 4468i         0000 0080   mATD1DR0H_BIT15:    equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4481 4469i                     
 4482 4470i                     
 4483 4471i                     ;*** ATD1DR0L - ATD 1 Conversion Result Register 0 Low; 0x00000131 ***
 4484 4472i         0000 0131   ATD1DR0L:           equ    $00000131                                ;*** ATD1DR0L - ATD 1 Conversion Result Register 0 Low; 0x000001
 4485 4473i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4486 4474i         0000 0006   ATD1DR0L_BIT6:      equ    6                                         ; Bit 6
 4487 4475i         0000 0007   ATD1DR0L_BIT7:      equ    7                                         ; Bit 7
 4488 4476i                     ; bit position masks
 4489 4477i         0000 0040   mATD1DR0L_BIT6:     equ    %01000000
 4490 4478i         0000 0080   mATD1DR0L_BIT7:     equ    %10000000
 4491 4479i                     
 4492 4480i                     
 4493 4481i                     ;*** ATD1DR1 - ATD 1 Conversion Result Register 1; 0x00000132 ***
 4494 4482i         0000 0132   ATD1DR1:            equ    $00000132                                ;*** ATD1DR1 - ATD 1 Conversion Result Register 1; 0x00000132 **
 4495 4483i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4496 4484i         0000 0006   ATD1DR1_BIT6:       equ    6                                         ; Bit 6
 4497 4485i         0000 0007   ATD1DR1_BIT7:       equ    7                                         ; Bit 7
 4498 4486i         0000 0008   ATD1DR1_BIT8:       equ    8                                         ; Bit 8
 4499 4487i         0000 0009   ATD1DR1_BIT9:       equ    9                                         ; Bit 9
 4500 4488i         0000 000A   ATD1DR1_BIT10:      equ    10                                        ; Bit 10
 4501 4489i         0000 000B   ATD1DR1_BIT11:      equ    11                                        ; Bit 11
 4502 4490i         0000 000C   ATD1DR1_BIT12:      equ    12                                        ; Bit 12
 4503 4491i         0000 000D   ATD1DR1_BIT13:      equ    13                                        ; Bit 13
 4504 4492i         0000 000E   ATD1DR1_BIT14:      equ    14                                        ; Bit 14
 4505 4493i         0000 000F   ATD1DR1_BIT15:      equ    15                                        ; Bit 15
 4506 4494i                     ; bit position masks
 4507 4495i         0000 0040   mATD1DR1_BIT6:      equ    %01000000
 4508 4496i         0000 0080   mATD1DR1_BIT7:      equ    %10000000
 4509 4497i         0000 0100   mATD1DR1_BIT8:      equ    %100000000
 4510 4498i         0000 0200   mATD1DR1_BIT9:      equ    %1000000000
 4511 4499i         0000 0400   mATD1DR1_BIT10:     equ    %10000000000
 4512 4500i         0000 0800   mATD1DR1_BIT11:     equ    %100000000000
 4513 4501i         0000 1000   mATD1DR1_BIT12:     equ    %1000000000000
 4514 4502i         0000 2000   mATD1DR1_BIT13:     equ    %10000000000000
 4515 4503i         0000 4000   mATD1DR1_BIT14:     equ    %100000000000000
 4516 4504i         0000 8000   mATD1DR1_BIT15:     equ    %1000000000000000
 4517 4505i                     
 4518 4506i                     
 4519 4507i                     ;*** ATD1DR1H - ATD 1 Conversion Result Register 1 High; 0x00000132 ***
 4520 4508i         0000 0132   ATD1DR1H:           equ    $00000132                                ;*** ATD1DR1H - ATD 1 Conversion Result Register 1 High; 0x00000
 4521 4509i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4522 4510i         0000 0000   ATD1DR1H_BIT8:      equ    0                                         ; Bit 8
 4523 4511i         0000 0001   ATD1DR1H_BIT9:      equ    1                                         ; Bit 9
 4524 4512i         0000 0002   ATD1DR1H_BIT10:     equ    2                                         ; Bit 10
 4525 4513i         0000 0003   ATD1DR1H_BIT11:     equ    3                                         ; Bit 11
 4526 4514i         0000 0004   ATD1DR1H_BIT12:     equ    4                                         ; Bit 12
 4527 4515i         0000 0005   ATD1DR1H_BIT13:     equ    5                                         ; Bit 13
 4528 4516i         0000 0006   ATD1DR1H_BIT14:     equ    6                                         ; Bit 14
 4529 4517i         0000 0007   ATD1DR1H_BIT15:     equ    7                                         ; Bit 15
 4530 4518i                     ; bit position masks
 4531 4519i         0000 0001   mATD1DR1H_BIT8:     equ    %00000001
 4532 4520i         0000 0002   mATD1DR1H_BIT9:     equ    %00000010
 4533 4521i         0000 0004   mATD1DR1H_BIT10:    equ    %00000100
 4534 4522i         0000 0008   mATD1DR1H_BIT11:    equ    %00001000
 4535 4523i         0000 0010   mATD1DR1H_BIT12:    equ    %00010000
 4536 4524i         0000 0020   mATD1DR1H_BIT13:    equ    %00100000
 4537 4525i         0000 0040   mATD1DR1H_BIT14:    equ    %01000000
 4538 4526i         0000 0080   mATD1DR1H_BIT15:    equ    %10000000
 4539 4527i                     
 4540 4528i                     
 4541 4529i                     ;*** ATD1DR1L - ATD 1 Conversion Result Register 1 Low; 0x00000133 ***
 4542 4530i         0000 0133   ATD1DR1L:           equ    $00000133                                ;*** ATD1DR1L - ATD 1 Conversion Result Register 1 Low; 0x000001
 4543 4531i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4544 4532i         0000 0006   ATD1DR1L_BIT6:      equ    6                                         ; Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4545 4533i         0000 0007   ATD1DR1L_BIT7:      equ    7                                         ; Bit 7
 4546 4534i                     ; bit position masks
 4547 4535i         0000 0040   mATD1DR1L_BIT6:     equ    %01000000
 4548 4536i         0000 0080   mATD1DR1L_BIT7:     equ    %10000000
 4549 4537i                     
 4550 4538i                     
 4551 4539i                     ;*** ATD1DR2 - ATD 1 Conversion Result Register 2; 0x00000134 ***
 4552 4540i         0000 0134   ATD1DR2:            equ    $00000134                                ;*** ATD1DR2 - ATD 1 Conversion Result Register 2; 0x00000134 **
 4553 4541i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4554 4542i         0000 0006   ATD1DR2_BIT6:       equ    6                                         ; Bit 6
 4555 4543i         0000 0007   ATD1DR2_BIT7:       equ    7                                         ; Bit 7
 4556 4544i         0000 0008   ATD1DR2_BIT8:       equ    8                                         ; Bit 8
 4557 4545i         0000 0009   ATD1DR2_BIT9:       equ    9                                         ; Bit 9
 4558 4546i         0000 000A   ATD1DR2_BIT10:      equ    10                                        ; Bit 10
 4559 4547i         0000 000B   ATD1DR2_BIT11:      equ    11                                        ; Bit 11
 4560 4548i         0000 000C   ATD1DR2_BIT12:      equ    12                                        ; Bit 12
 4561 4549i         0000 000D   ATD1DR2_BIT13:      equ    13                                        ; Bit 13
 4562 4550i         0000 000E   ATD1DR2_BIT14:      equ    14                                        ; Bit 14
 4563 4551i         0000 000F   ATD1DR2_BIT15:      equ    15                                        ; Bit 15
 4564 4552i                     ; bit position masks
 4565 4553i         0000 0040   mATD1DR2_BIT6:      equ    %01000000
 4566 4554i         0000 0080   mATD1DR2_BIT7:      equ    %10000000
 4567 4555i         0000 0100   mATD1DR2_BIT8:      equ    %100000000
 4568 4556i         0000 0200   mATD1DR2_BIT9:      equ    %1000000000
 4569 4557i         0000 0400   mATD1DR2_BIT10:     equ    %10000000000
 4570 4558i         0000 0800   mATD1DR2_BIT11:     equ    %100000000000
 4571 4559i         0000 1000   mATD1DR2_BIT12:     equ    %1000000000000
 4572 4560i         0000 2000   mATD1DR2_BIT13:     equ    %10000000000000
 4573 4561i         0000 4000   mATD1DR2_BIT14:     equ    %100000000000000
 4574 4562i         0000 8000   mATD1DR2_BIT15:     equ    %1000000000000000
 4575 4563i                     
 4576 4564i                     
 4577 4565i                     ;*** ATD1DR2H - ATD 1 Conversion Result Register 2 High; 0x00000134 ***
 4578 4566i         0000 0134   ATD1DR2H:           equ    $00000134                                ;*** ATD1DR2H - ATD 1 Conversion Result Register 2 High; 0x00000
 4579 4567i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4580 4568i         0000 0000   ATD1DR2H_BIT8:      equ    0                                         ; Bit 8
 4581 4569i         0000 0001   ATD1DR2H_BIT9:      equ    1                                         ; Bit 9
 4582 4570i         0000 0002   ATD1DR2H_BIT10:     equ    2                                         ; Bit 10
 4583 4571i         0000 0003   ATD1DR2H_BIT11:     equ    3                                         ; Bit 11
 4584 4572i         0000 0004   ATD1DR2H_BIT12:     equ    4                                         ; Bit 12
 4585 4573i         0000 0005   ATD1DR2H_BIT13:     equ    5                                         ; Bit 13
 4586 4574i         0000 0006   ATD1DR2H_BIT14:     equ    6                                         ; Bit 14
 4587 4575i         0000 0007   ATD1DR2H_BIT15:     equ    7                                         ; Bit 15
 4588 4576i                     ; bit position masks
 4589 4577i         0000 0001   mATD1DR2H_BIT8:     equ    %00000001
 4590 4578i         0000 0002   mATD1DR2H_BIT9:     equ    %00000010
 4591 4579i         0000 0004   mATD1DR2H_BIT10:    equ    %00000100
 4592 4580i         0000 0008   mATD1DR2H_BIT11:    equ    %00001000
 4593 4581i         0000 0010   mATD1DR2H_BIT12:    equ    %00010000
 4594 4582i         0000 0020   mATD1DR2H_BIT13:    equ    %00100000
 4595 4583i         0000 0040   mATD1DR2H_BIT14:    equ    %01000000
 4596 4584i         0000 0080   mATD1DR2H_BIT15:    equ    %10000000
 4597 4585i                     
 4598 4586i                     
 4599 4587i                     ;*** ATD1DR2L - ATD 1 Conversion Result Register 2 Low; 0x00000135 ***
 4600 4588i         0000 0135   ATD1DR2L:           equ    $00000135                                ;*** ATD1DR2L - ATD 1 Conversion Result Register 2 Low; 0x000001
 4601 4589i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4602 4590i         0000 0006   ATD1DR2L_BIT6:      equ    6                                         ; Bit 6
 4603 4591i         0000 0007   ATD1DR2L_BIT7:      equ    7                                         ; Bit 7
 4604 4592i                     ; bit position masks
 4605 4593i         0000 0040   mATD1DR2L_BIT6:     equ    %01000000
 4606 4594i         0000 0080   mATD1DR2L_BIT7:     equ    %10000000
 4607 4595i                     
 4608 4596i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4609 4597i                     ;*** ATD1DR3 - ATD 1 Conversion Result Register 3; 0x00000136 ***
 4610 4598i         0000 0136   ATD1DR3:            equ    $00000136                                ;*** ATD1DR3 - ATD 1 Conversion Result Register 3; 0x00000136 **
 4611 4599i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4612 4600i         0000 0006   ATD1DR3_BIT6:       equ    6                                         ; Bit 6
 4613 4601i         0000 0007   ATD1DR3_BIT7:       equ    7                                         ; Bit 7
 4614 4602i         0000 0008   ATD1DR3_BIT8:       equ    8                                         ; Bit 8
 4615 4603i         0000 0009   ATD1DR3_BIT9:       equ    9                                         ; Bit 9
 4616 4604i         0000 000A   ATD1DR3_BIT10:      equ    10                                        ; Bit 10
 4617 4605i         0000 000B   ATD1DR3_BIT11:      equ    11                                        ; Bit 11
 4618 4606i         0000 000C   ATD1DR3_BIT12:      equ    12                                        ; Bit 12
 4619 4607i         0000 000D   ATD1DR3_BIT13:      equ    13                                        ; Bit 13
 4620 4608i         0000 000E   ATD1DR3_BIT14:      equ    14                                        ; Bit 14
 4621 4609i         0000 000F   ATD1DR3_BIT15:      equ    15                                        ; Bit 15
 4622 4610i                     ; bit position masks
 4623 4611i         0000 0040   mATD1DR3_BIT6:      equ    %01000000
 4624 4612i         0000 0080   mATD1DR3_BIT7:      equ    %10000000
 4625 4613i         0000 0100   mATD1DR3_BIT8:      equ    %100000000
 4626 4614i         0000 0200   mATD1DR3_BIT9:      equ    %1000000000
 4627 4615i         0000 0400   mATD1DR3_BIT10:     equ    %10000000000
 4628 4616i         0000 0800   mATD1DR3_BIT11:     equ    %100000000000
 4629 4617i         0000 1000   mATD1DR3_BIT12:     equ    %1000000000000
 4630 4618i         0000 2000   mATD1DR3_BIT13:     equ    %10000000000000
 4631 4619i         0000 4000   mATD1DR3_BIT14:     equ    %100000000000000
 4632 4620i         0000 8000   mATD1DR3_BIT15:     equ    %1000000000000000
 4633 4621i                     
 4634 4622i                     
 4635 4623i                     ;*** ATD1DR3H - ATD 1 Conversion Result Register 3 High; 0x00000136 ***
 4636 4624i         0000 0136   ATD1DR3H:           equ    $00000136                                ;*** ATD1DR3H - ATD 1 Conversion Result Register 3 High; 0x00000
 4637 4625i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4638 4626i         0000 0000   ATD1DR3H_BIT8:      equ    0                                         ; Bit 8
 4639 4627i         0000 0001   ATD1DR3H_BIT9:      equ    1                                         ; Bit 9
 4640 4628i         0000 0002   ATD1DR3H_BIT10:     equ    2                                         ; Bit 10
 4641 4629i         0000 0003   ATD1DR3H_BIT11:     equ    3                                         ; Bit 11
 4642 4630i         0000 0004   ATD1DR3H_BIT12:     equ    4                                         ; Bit 12
 4643 4631i         0000 0005   ATD1DR3H_BIT13:     equ    5                                         ; Bit 13
 4644 4632i         0000 0006   ATD1DR3H_BIT14:     equ    6                                         ; Bit 14
 4645 4633i         0000 0007   ATD1DR3H_BIT15:     equ    7                                         ; Bit 15
 4646 4634i                     ; bit position masks
 4647 4635i         0000 0001   mATD1DR3H_BIT8:     equ    %00000001
 4648 4636i         0000 0002   mATD1DR3H_BIT9:     equ    %00000010
 4649 4637i         0000 0004   mATD1DR3H_BIT10:    equ    %00000100
 4650 4638i         0000 0008   mATD1DR3H_BIT11:    equ    %00001000
 4651 4639i         0000 0010   mATD1DR3H_BIT12:    equ    %00010000
 4652 4640i         0000 0020   mATD1DR3H_BIT13:    equ    %00100000
 4653 4641i         0000 0040   mATD1DR3H_BIT14:    equ    %01000000
 4654 4642i         0000 0080   mATD1DR3H_BIT15:    equ    %10000000
 4655 4643i                     
 4656 4644i                     
 4657 4645i                     ;*** ATD1DR3L - ATD 1 Conversion Result Register 3 Low; 0x00000137 ***
 4658 4646i         0000 0137   ATD1DR3L:           equ    $00000137                                ;*** ATD1DR3L - ATD 1 Conversion Result Register 3 Low; 0x000001
 4659 4647i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4660 4648i         0000 0006   ATD1DR3L_BIT6:      equ    6                                         ; Bit 6
 4661 4649i         0000 0007   ATD1DR3L_BIT7:      equ    7                                         ; Bit 7
 4662 4650i                     ; bit position masks
 4663 4651i         0000 0040   mATD1DR3L_BIT6:     equ    %01000000
 4664 4652i         0000 0080   mATD1DR3L_BIT7:     equ    %10000000
 4665 4653i                     
 4666 4654i                     
 4667 4655i                     ;*** ATD1DR4 - ATD 1 Conversion Result Register 4; 0x00000138 ***
 4668 4656i         0000 0138   ATD1DR4:            equ    $00000138                                ;*** ATD1DR4 - ATD 1 Conversion Result Register 4; 0x00000138 **
 4669 4657i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4670 4658i         0000 0006   ATD1DR4_BIT6:       equ    6                                         ; Bit 6
 4671 4659i         0000 0007   ATD1DR4_BIT7:       equ    7                                         ; Bit 7
 4672 4660i         0000 0008   ATD1DR4_BIT8:       equ    8                                         ; Bit 8

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4673 4661i         0000 0009   ATD1DR4_BIT9:       equ    9                                         ; Bit 9
 4674 4662i         0000 000A   ATD1DR4_BIT10:      equ    10                                        ; Bit 10
 4675 4663i         0000 000B   ATD1DR4_BIT11:      equ    11                                        ; Bit 11
 4676 4664i         0000 000C   ATD1DR4_BIT12:      equ    12                                        ; Bit 12
 4677 4665i         0000 000D   ATD1DR4_BIT13:      equ    13                                        ; Bit 13
 4678 4666i         0000 000E   ATD1DR4_BIT14:      equ    14                                        ; Bit 14
 4679 4667i         0000 000F   ATD1DR4_BIT15:      equ    15                                        ; Bit 15
 4680 4668i                     ; bit position masks
 4681 4669i         0000 0040   mATD1DR4_BIT6:      equ    %01000000
 4682 4670i         0000 0080   mATD1DR4_BIT7:      equ    %10000000
 4683 4671i         0000 0100   mATD1DR4_BIT8:      equ    %100000000
 4684 4672i         0000 0200   mATD1DR4_BIT9:      equ    %1000000000
 4685 4673i         0000 0400   mATD1DR4_BIT10:     equ    %10000000000
 4686 4674i         0000 0800   mATD1DR4_BIT11:     equ    %100000000000
 4687 4675i         0000 1000   mATD1DR4_BIT12:     equ    %1000000000000
 4688 4676i         0000 2000   mATD1DR4_BIT13:     equ    %10000000000000
 4689 4677i         0000 4000   mATD1DR4_BIT14:     equ    %100000000000000
 4690 4678i         0000 8000   mATD1DR4_BIT15:     equ    %1000000000000000
 4691 4679i                     
 4692 4680i                     
 4693 4681i                     ;*** ATD1DR4H - ATD 1 Conversion Result Register 4 High; 0x00000138 ***
 4694 4682i         0000 0138   ATD1DR4H:           equ    $00000138                                ;*** ATD1DR4H - ATD 1 Conversion Result Register 4 High; 0x00000
 4695 4683i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4696 4684i         0000 0000   ATD1DR4H_BIT8:      equ    0                                         ; Bit 8
 4697 4685i         0000 0001   ATD1DR4H_BIT9:      equ    1                                         ; Bit 9
 4698 4686i         0000 0002   ATD1DR4H_BIT10:     equ    2                                         ; Bit 10
 4699 4687i         0000 0003   ATD1DR4H_BIT11:     equ    3                                         ; Bit 11
 4700 4688i         0000 0004   ATD1DR4H_BIT12:     equ    4                                         ; Bit 12
 4701 4689i         0000 0005   ATD1DR4H_BIT13:     equ    5                                         ; Bit 13
 4702 4690i         0000 0006   ATD1DR4H_BIT14:     equ    6                                         ; Bit 14
 4703 4691i         0000 0007   ATD1DR4H_BIT15:     equ    7                                         ; Bit 15
 4704 4692i                     ; bit position masks
 4705 4693i         0000 0001   mATD1DR4H_BIT8:     equ    %00000001
 4706 4694i         0000 0002   mATD1DR4H_BIT9:     equ    %00000010
 4707 4695i         0000 0004   mATD1DR4H_BIT10:    equ    %00000100
 4708 4696i         0000 0008   mATD1DR4H_BIT11:    equ    %00001000
 4709 4697i         0000 0010   mATD1DR4H_BIT12:    equ    %00010000
 4710 4698i         0000 0020   mATD1DR4H_BIT13:    equ    %00100000
 4711 4699i         0000 0040   mATD1DR4H_BIT14:    equ    %01000000
 4712 4700i         0000 0080   mATD1DR4H_BIT15:    equ    %10000000
 4713 4701i                     
 4714 4702i                     
 4715 4703i                     ;*** ATD1DR4L - ATD 1 Conversion Result Register 4 Low; 0x00000139 ***
 4716 4704i         0000 0139   ATD1DR4L:           equ    $00000139                                ;*** ATD1DR4L - ATD 1 Conversion Result Register 4 Low; 0x000001
 4717 4705i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4718 4706i         0000 0006   ATD1DR4L_BIT6:      equ    6                                         ; Bit 6
 4719 4707i         0000 0007   ATD1DR4L_BIT7:      equ    7                                         ; Bit 7
 4720 4708i                     ; bit position masks
 4721 4709i         0000 0040   mATD1DR4L_BIT6:     equ    %01000000
 4722 4710i         0000 0080   mATD1DR4L_BIT7:     equ    %10000000
 4723 4711i                     
 4724 4712i                     
 4725 4713i                     ;*** ATD1DR5 - ATD 1 Conversion Result Register 5; 0x0000013A ***
 4726 4714i         0000 013A   ATD1DR5:            equ    $0000013A                                ;*** ATD1DR5 - ATD 1 Conversion Result Register 5; 0x0000013A **
 4727 4715i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4728 4716i         0000 0006   ATD1DR5_BIT6:       equ    6                                         ; Bit 6
 4729 4717i         0000 0007   ATD1DR5_BIT7:       equ    7                                         ; Bit 7
 4730 4718i         0000 0008   ATD1DR5_BIT8:       equ    8                                         ; Bit 8
 4731 4719i         0000 0009   ATD1DR5_BIT9:       equ    9                                         ; Bit 9
 4732 4720i         0000 000A   ATD1DR5_BIT10:      equ    10                                        ; Bit 10
 4733 4721i         0000 000B   ATD1DR5_BIT11:      equ    11                                        ; Bit 11
 4734 4722i         0000 000C   ATD1DR5_BIT12:      equ    12                                        ; Bit 12
 4735 4723i         0000 000D   ATD1DR5_BIT13:      equ    13                                        ; Bit 13
 4736 4724i         0000 000E   ATD1DR5_BIT14:      equ    14                                        ; Bit 14

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4737 4725i         0000 000F   ATD1DR5_BIT15:      equ    15                                        ; Bit 15
 4738 4726i                     ; bit position masks
 4739 4727i         0000 0040   mATD1DR5_BIT6:      equ    %01000000
 4740 4728i         0000 0080   mATD1DR5_BIT7:      equ    %10000000
 4741 4729i         0000 0100   mATD1DR5_BIT8:      equ    %100000000
 4742 4730i         0000 0200   mATD1DR5_BIT9:      equ    %1000000000
 4743 4731i         0000 0400   mATD1DR5_BIT10:     equ    %10000000000
 4744 4732i         0000 0800   mATD1DR5_BIT11:     equ    %100000000000
 4745 4733i         0000 1000   mATD1DR5_BIT12:     equ    %1000000000000
 4746 4734i         0000 2000   mATD1DR5_BIT13:     equ    %10000000000000
 4747 4735i         0000 4000   mATD1DR5_BIT14:     equ    %100000000000000
 4748 4736i         0000 8000   mATD1DR5_BIT15:     equ    %1000000000000000
 4749 4737i                     
 4750 4738i                     
 4751 4739i                     ;*** ATD1DR5H - ATD 1 Conversion Result Register 5 High; 0x0000013A ***
 4752 4740i         0000 013A   ATD1DR5H:           equ    $0000013A                                ;*** ATD1DR5H - ATD 1 Conversion Result Register 5 High; 0x00000
 4753 4741i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4754 4742i         0000 0000   ATD1DR5H_BIT8:      equ    0                                         ; Bit 8
 4755 4743i         0000 0001   ATD1DR5H_BIT9:      equ    1                                         ; Bit 9
 4756 4744i         0000 0002   ATD1DR5H_BIT10:     equ    2                                         ; Bit 10
 4757 4745i         0000 0003   ATD1DR5H_BIT11:     equ    3                                         ; Bit 11
 4758 4746i         0000 0004   ATD1DR5H_BIT12:     equ    4                                         ; Bit 12
 4759 4747i         0000 0005   ATD1DR5H_BIT13:     equ    5                                         ; Bit 13
 4760 4748i         0000 0006   ATD1DR5H_BIT14:     equ    6                                         ; Bit 14
 4761 4749i         0000 0007   ATD1DR5H_BIT15:     equ    7                                         ; Bit 15
 4762 4750i                     ; bit position masks
 4763 4751i         0000 0001   mATD1DR5H_BIT8:     equ    %00000001
 4764 4752i         0000 0002   mATD1DR5H_BIT9:     equ    %00000010
 4765 4753i         0000 0004   mATD1DR5H_BIT10:    equ    %00000100
 4766 4754i         0000 0008   mATD1DR5H_BIT11:    equ    %00001000
 4767 4755i         0000 0010   mATD1DR5H_BIT12:    equ    %00010000
 4768 4756i         0000 0020   mATD1DR5H_BIT13:    equ    %00100000
 4769 4757i         0000 0040   mATD1DR5H_BIT14:    equ    %01000000
 4770 4758i         0000 0080   mATD1DR5H_BIT15:    equ    %10000000
 4771 4759i                     
 4772 4760i                     
 4773 4761i                     ;*** ATD1DR5L - ATD 1 Conversion Result Register 5 Low; 0x0000013B ***
 4774 4762i         0000 013B   ATD1DR5L:           equ    $0000013B                                ;*** ATD1DR5L - ATD 1 Conversion Result Register 5 Low; 0x000001
 4775 4763i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4776 4764i         0000 0006   ATD1DR5L_BIT6:      equ    6                                         ; Bit 6
 4777 4765i         0000 0007   ATD1DR5L_BIT7:      equ    7                                         ; Bit 7
 4778 4766i                     ; bit position masks
 4779 4767i         0000 0040   mATD1DR5L_BIT6:     equ    %01000000
 4780 4768i         0000 0080   mATD1DR5L_BIT7:     equ    %10000000
 4781 4769i                     
 4782 4770i                     
 4783 4771i                     ;*** ATD1DR6 - ATD 1 Conversion Result Register 6; 0x0000013C ***
 4784 4772i         0000 013C   ATD1DR6:            equ    $0000013C                                ;*** ATD1DR6 - ATD 1 Conversion Result Register 6; 0x0000013C **
 4785 4773i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4786 4774i         0000 0006   ATD1DR6_BIT6:       equ    6                                         ; Bit 6
 4787 4775i         0000 0007   ATD1DR6_BIT7:       equ    7                                         ; Bit 7
 4788 4776i         0000 0008   ATD1DR6_BIT8:       equ    8                                         ; Bit 8
 4789 4777i         0000 0009   ATD1DR6_BIT9:       equ    9                                         ; Bit 9
 4790 4778i         0000 000A   ATD1DR6_BIT10:      equ    10                                        ; Bit 10
 4791 4779i         0000 000B   ATD1DR6_BIT11:      equ    11                                        ; Bit 11
 4792 4780i         0000 000C   ATD1DR6_BIT12:      equ    12                                        ; Bit 12
 4793 4781i         0000 000D   ATD1DR6_BIT13:      equ    13                                        ; Bit 13
 4794 4782i         0000 000E   ATD1DR6_BIT14:      equ    14                                        ; Bit 14
 4795 4783i         0000 000F   ATD1DR6_BIT15:      equ    15                                        ; Bit 15
 4796 4784i                     ; bit position masks
 4797 4785i         0000 0040   mATD1DR6_BIT6:      equ    %01000000
 4798 4786i         0000 0080   mATD1DR6_BIT7:      equ    %10000000
 4799 4787i         0000 0100   mATD1DR6_BIT8:      equ    %100000000
 4800 4788i         0000 0200   mATD1DR6_BIT9:      equ    %1000000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4801 4789i         0000 0400   mATD1DR6_BIT10:     equ    %10000000000
 4802 4790i         0000 0800   mATD1DR6_BIT11:     equ    %100000000000
 4803 4791i         0000 1000   mATD1DR6_BIT12:     equ    %1000000000000
 4804 4792i         0000 2000   mATD1DR6_BIT13:     equ    %10000000000000
 4805 4793i         0000 4000   mATD1DR6_BIT14:     equ    %100000000000000
 4806 4794i         0000 8000   mATD1DR6_BIT15:     equ    %1000000000000000
 4807 4795i                     
 4808 4796i                     
 4809 4797i                     ;*** ATD1DR6H - ATD 1 Conversion Result Register 6 High; 0x0000013C ***
 4810 4798i         0000 013C   ATD1DR6H:           equ    $0000013C                                ;*** ATD1DR6H - ATD 1 Conversion Result Register 6 High; 0x00000
 4811 4799i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4812 4800i         0000 0000   ATD1DR6H_BIT8:      equ    0                                         ; Bit 8
 4813 4801i         0000 0001   ATD1DR6H_BIT9:      equ    1                                         ; Bit 9
 4814 4802i         0000 0002   ATD1DR6H_BIT10:     equ    2                                         ; Bit 10
 4815 4803i         0000 0003   ATD1DR6H_BIT11:     equ    3                                         ; Bit 11
 4816 4804i         0000 0004   ATD1DR6H_BIT12:     equ    4                                         ; Bit 12
 4817 4805i         0000 0005   ATD1DR6H_BIT13:     equ    5                                         ; Bit 13
 4818 4806i         0000 0006   ATD1DR6H_BIT14:     equ    6                                         ; Bit 14
 4819 4807i         0000 0007   ATD1DR6H_BIT15:     equ    7                                         ; Bit 15
 4820 4808i                     ; bit position masks
 4821 4809i         0000 0001   mATD1DR6H_BIT8:     equ    %00000001
 4822 4810i         0000 0002   mATD1DR6H_BIT9:     equ    %00000010
 4823 4811i         0000 0004   mATD1DR6H_BIT10:    equ    %00000100
 4824 4812i         0000 0008   mATD1DR6H_BIT11:    equ    %00001000
 4825 4813i         0000 0010   mATD1DR6H_BIT12:    equ    %00010000
 4826 4814i         0000 0020   mATD1DR6H_BIT13:    equ    %00100000
 4827 4815i         0000 0040   mATD1DR6H_BIT14:    equ    %01000000
 4828 4816i         0000 0080   mATD1DR6H_BIT15:    equ    %10000000
 4829 4817i                     
 4830 4818i                     
 4831 4819i                     ;*** ATD1DR6L - ATD 1 Conversion Result Register 6 Low; 0x0000013D ***
 4832 4820i         0000 013D   ATD1DR6L:           equ    $0000013D                                ;*** ATD1DR6L - ATD 1 Conversion Result Register 6 Low; 0x000001
 4833 4821i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4834 4822i         0000 0006   ATD1DR6L_BIT6:      equ    6                                         ; Bit 6
 4835 4823i         0000 0007   ATD1DR6L_BIT7:      equ    7                                         ; Bit 7
 4836 4824i                     ; bit position masks
 4837 4825i         0000 0040   mATD1DR6L_BIT6:     equ    %01000000
 4838 4826i         0000 0080   mATD1DR6L_BIT7:     equ    %10000000
 4839 4827i                     
 4840 4828i                     
 4841 4829i                     ;*** ATD1DR7 - ATD 1 Conversion Result Register 7; 0x0000013E ***
 4842 4830i         0000 013E   ATD1DR7:            equ    $0000013E                                ;*** ATD1DR7 - ATD 1 Conversion Result Register 7; 0x0000013E **
 4843 4831i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4844 4832i         0000 0006   ATD1DR7_BIT6:       equ    6                                         ; Bit 6
 4845 4833i         0000 0007   ATD1DR7_BIT7:       equ    7                                         ; Bit 7
 4846 4834i         0000 0008   ATD1DR7_BIT8:       equ    8                                         ; Bit 8
 4847 4835i         0000 0009   ATD1DR7_BIT9:       equ    9                                         ; Bit 9
 4848 4836i         0000 000A   ATD1DR7_BIT10:      equ    10                                        ; Bit 10
 4849 4837i         0000 000B   ATD1DR7_BIT11:      equ    11                                        ; Bit 11
 4850 4838i         0000 000C   ATD1DR7_BIT12:      equ    12                                        ; Bit 12
 4851 4839i         0000 000D   ATD1DR7_BIT13:      equ    13                                        ; Bit 13
 4852 4840i         0000 000E   ATD1DR7_BIT14:      equ    14                                        ; Bit 14
 4853 4841i         0000 000F   ATD1DR7_BIT15:      equ    15                                        ; Bit 15
 4854 4842i                     ; bit position masks
 4855 4843i         0000 0040   mATD1DR7_BIT6:      equ    %01000000
 4856 4844i         0000 0080   mATD1DR7_BIT7:      equ    %10000000
 4857 4845i         0000 0100   mATD1DR7_BIT8:      equ    %100000000
 4858 4846i         0000 0200   mATD1DR7_BIT9:      equ    %1000000000
 4859 4847i         0000 0400   mATD1DR7_BIT10:     equ    %10000000000
 4860 4848i         0000 0800   mATD1DR7_BIT11:     equ    %100000000000
 4861 4849i         0000 1000   mATD1DR7_BIT12:     equ    %1000000000000
 4862 4850i         0000 2000   mATD1DR7_BIT13:     equ    %10000000000000
 4863 4851i         0000 4000   mATD1DR7_BIT14:     equ    %100000000000000
 4864 4852i         0000 8000   mATD1DR7_BIT15:     equ    %1000000000000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4865 4853i                     
 4866 4854i                     
 4867 4855i                     ;*** ATD1DR7H - ATD 1 Conversion Result Register 7 High; 0x0000013E ***
 4868 4856i         0000 013E   ATD1DR7H:           equ    $0000013E                                ;*** ATD1DR7H - ATD 1 Conversion Result Register 7 High; 0x00000
 4869 4857i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4870 4858i         0000 0000   ATD1DR7H_BIT8:      equ    0                                         ; Bit 8
 4871 4859i         0000 0001   ATD1DR7H_BIT9:      equ    1                                         ; Bit 9
 4872 4860i         0000 0002   ATD1DR7H_BIT10:     equ    2                                         ; Bit 10
 4873 4861i         0000 0003   ATD1DR7H_BIT11:     equ    3                                         ; Bit 11
 4874 4862i         0000 0004   ATD1DR7H_BIT12:     equ    4                                         ; Bit 12
 4875 4863i         0000 0005   ATD1DR7H_BIT13:     equ    5                                         ; Bit 13
 4876 4864i         0000 0006   ATD1DR7H_BIT14:     equ    6                                         ; Bit 14
 4877 4865i         0000 0007   ATD1DR7H_BIT15:     equ    7                                         ; Bit 15
 4878 4866i                     ; bit position masks
 4879 4867i         0000 0001   mATD1DR7H_BIT8:     equ    %00000001
 4880 4868i         0000 0002   mATD1DR7H_BIT9:     equ    %00000010
 4881 4869i         0000 0004   mATD1DR7H_BIT10:    equ    %00000100
 4882 4870i         0000 0008   mATD1DR7H_BIT11:    equ    %00001000
 4883 4871i         0000 0010   mATD1DR7H_BIT12:    equ    %00010000
 4884 4872i         0000 0020   mATD1DR7H_BIT13:    equ    %00100000
 4885 4873i         0000 0040   mATD1DR7H_BIT14:    equ    %01000000
 4886 4874i         0000 0080   mATD1DR7H_BIT15:    equ    %10000000
 4887 4875i                     
 4888 4876i                     
 4889 4877i                     ;*** ATD1DR7L - ATD 1 Conversion Result Register 7 Low; 0x0000013F ***
 4890 4878i         0000 013F   ATD1DR7L:           equ    $0000013F                                ;*** ATD1DR7L - ATD 1 Conversion Result Register 7 Low; 0x000001
 4891 4879i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4892 4880i         0000 0006   ATD1DR7L_BIT6:      equ    6                                         ; Bit 6
 4893 4881i         0000 0007   ATD1DR7L_BIT7:      equ    7                                         ; Bit 7
 4894 4882i                     ; bit position masks
 4895 4883i         0000 0040   mATD1DR7L_BIT6:     equ    %01000000
 4896 4884i         0000 0080   mATD1DR7L_BIT7:     equ    %10000000
 4897 4885i                     
 4898 4886i                     
 4899 4887i                     ;*** CAN0CTL0 - MSCAN 0 Control 0 Register; 0x00000140 ***
 4900 4888i         0000 0140   CAN0CTL0:           equ    $00000140                                ;*** CAN0CTL0 - MSCAN 0 Control 0 Register; 0x00000140 ***
 4901 4889i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4902 4890i         0000 0000   CAN0CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
 4903 4891i         0000 0001   CAN0CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
 4904 4892i         0000 0002   CAN0CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
 4905 4893i         0000 0003   CAN0CTL0_TIME:      equ    3                                         ; Timer Enable
 4906 4894i         0000 0004   CAN0CTL0_SYNCH:     equ    4                                         ; Synchronized Status
 4907 4895i         0000 0005   CAN0CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
 4908 4896i         0000 0006   CAN0CTL0_RXACT:     equ    6                                         ; Receiver Active Status
 4909 4897i         0000 0007   CAN0CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
 4910 4898i                     ; bit position masks
 4911 4899i         0000 0001   mCAN0CTL0_INITRQ:   equ    %00000001
 4912 4900i         0000 0002   mCAN0CTL0_SLPRQ:    equ    %00000010
 4913 4901i         0000 0004   mCAN0CTL0_WUPE:     equ    %00000100
 4914 4902i         0000 0008   mCAN0CTL0_TIME:     equ    %00001000
 4915 4903i         0000 0010   mCAN0CTL0_SYNCH:    equ    %00010000
 4916 4904i         0000 0020   mCAN0CTL0_CSWAI:    equ    %00100000
 4917 4905i         0000 0040   mCAN0CTL0_RXACT:    equ    %01000000
 4918 4906i         0000 0080   mCAN0CTL0_RXFRM:    equ    %10000000
 4919 4907i                     
 4920 4908i                     
 4921 4909i                     ;*** CAN0CTL1 - MSCAN 0 Control 1 Register; 0x00000141 ***
 4922 4910i         0000 0141   CAN0CTL1:           equ    $00000141                                ;*** CAN0CTL1 - MSCAN 0 Control 1 Register; 0x00000141 ***
 4923 4911i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4924 4912i         0000 0000   CAN0CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
 4925 4913i         0000 0001   CAN0CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
 4926 4914i         0000 0002   CAN0CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
 4927 4915i         0000 0004   CAN0CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
 4928 4916i         0000 0005   CAN0CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4929 4917i         0000 0006   CAN0CTL1_CLKSRC:    equ    6                                         ; MSCAN 0 Clock Source
 4930 4918i         0000 0007   CAN0CTL1_CANE:      equ    7                                         ; MSCAN 0 Enable
 4931 4919i                     ; bit position masks
 4932 4920i         0000 0001   mCAN0CTL1_INITAK:   equ    %00000001
 4933 4921i         0000 0002   mCAN0CTL1_SLPAK:    equ    %00000010
 4934 4922i         0000 0004   mCAN0CTL1_WUPM:     equ    %00000100
 4935 4923i         0000 0010   mCAN0CTL1_LISTEN:   equ    %00010000
 4936 4924i         0000 0020   mCAN0CTL1_LOOPB:    equ    %00100000
 4937 4925i         0000 0040   mCAN0CTL1_CLKSRC:   equ    %01000000
 4938 4926i         0000 0080   mCAN0CTL1_CANE:     equ    %10000000
 4939 4927i                     
 4940 4928i                     
 4941 4929i                     ;*** CAN0BTR0 - MSCAN 0 Bus Timing Register 0; 0x00000142 ***
 4942 4930i         0000 0142   CAN0BTR0:           equ    $00000142                                ;*** CAN0BTR0 - MSCAN 0 Bus Timing Register 0; 0x00000142 ***
 4943 4931i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4944 4932i         0000 0000   CAN0BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
 4945 4933i         0000 0001   CAN0BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
 4946 4934i         0000 0002   CAN0BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
 4947 4935i         0000 0003   CAN0BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
 4948 4936i         0000 0004   CAN0BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
 4949 4937i         0000 0005   CAN0BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
 4950 4938i         0000 0006   CAN0BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
 4951 4939i         0000 0007   CAN0BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
 4952 4940i                     ; bit position masks
 4953 4941i         0000 0001   mCAN0BTR0_BRP0:     equ    %00000001
 4954 4942i         0000 0002   mCAN0BTR0_BRP1:     equ    %00000010
 4955 4943i         0000 0004   mCAN0BTR0_BRP2:     equ    %00000100
 4956 4944i         0000 0008   mCAN0BTR0_BRP3:     equ    %00001000
 4957 4945i         0000 0010   mCAN0BTR0_BRP4:     equ    %00010000
 4958 4946i         0000 0020   mCAN0BTR0_BRP5:     equ    %00100000
 4959 4947i         0000 0040   mCAN0BTR0_SJW0:     equ    %01000000
 4960 4948i         0000 0080   mCAN0BTR0_SJW1:     equ    %10000000
 4961 4949i                     
 4962 4950i                     
 4963 4951i                     ;*** CAN0BTR1 - MSCAN 0 Bus Timing Register 1; 0x00000143 ***
 4964 4952i         0000 0143   CAN0BTR1:           equ    $00000143                                ;*** CAN0BTR1 - MSCAN 0 Bus Timing Register 1; 0x00000143 ***
 4965 4953i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4966 4954i         0000 0000   CAN0BTR1_TSEG10:    equ    0                                         ; Time Segment 10
 4967 4955i         0000 0001   CAN0BTR1_TSEG11:    equ    1                                         ; Time Segment 11
 4968 4956i         0000 0002   CAN0BTR1_TSEG12:    equ    2                                         ; Time Segment 12
 4969 4957i         0000 0003   CAN0BTR1_TSEG13:    equ    3                                         ; Time Segment 13
 4970 4958i         0000 0004   CAN0BTR1_TSEG20:    equ    4                                         ; Time Segment 20
 4971 4959i         0000 0005   CAN0BTR1_TSEG21:    equ    5                                         ; Time Segment 21
 4972 4960i         0000 0006   CAN0BTR1_TSEG22:    equ    6                                         ; Time Segment 22
 4973 4961i         0000 0007   CAN0BTR1_SAMP:      equ    7                                         ; Sampling
 4974 4962i                     ; bit position masks
 4975 4963i         0000 0001   mCAN0BTR1_TSEG10:   equ    %00000001
 4976 4964i         0000 0002   mCAN0BTR1_TSEG11:   equ    %00000010
 4977 4965i         0000 0004   mCAN0BTR1_TSEG12:   equ    %00000100
 4978 4966i         0000 0008   mCAN0BTR1_TSEG13:   equ    %00001000
 4979 4967i         0000 0010   mCAN0BTR1_TSEG20:   equ    %00010000
 4980 4968i         0000 0020   mCAN0BTR1_TSEG21:   equ    %00100000
 4981 4969i         0000 0040   mCAN0BTR1_TSEG22:   equ    %01000000
 4982 4970i         0000 0080   mCAN0BTR1_SAMP:     equ    %10000000
 4983 4971i                     
 4984 4972i                     
 4985 4973i                     ;*** CAN0RFLG - MSCAN 0 Receiver Flag Register; 0x00000144 ***
 4986 4974i         0000 0144   CAN0RFLG:           equ    $00000144                                ;*** CAN0RFLG - MSCAN 0 Receiver Flag Register; 0x00000144 ***
 4987 4975i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 4988 4976i         0000 0000   CAN0RFLG_RXF:       equ    0                                         ; Receive Buffer Full
 4989 4977i         0000 0001   CAN0RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
 4990 4978i         0000 0002   CAN0RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
 4991 4979i         0000 0003   CAN0RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
 4992 4980i         0000 0004   CAN0RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 4993 4981i         0000 0005   CAN0RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
 4994 4982i         0000 0006   CAN0RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
 4995 4983i         0000 0007   CAN0RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
 4996 4984i                     ; bit position masks
 4997 4985i         0000 0001   mCAN0RFLG_RXF:      equ    %00000001
 4998 4986i         0000 0002   mCAN0RFLG_OVRIF:    equ    %00000010
 4999 4987i         0000 0004   mCAN0RFLG_TSTAT0:   equ    %00000100
 5000 4988i         0000 0008   mCAN0RFLG_TSTAT1:   equ    %00001000
 5001 4989i         0000 0010   mCAN0RFLG_RSTAT0:   equ    %00010000
 5002 4990i         0000 0020   mCAN0RFLG_RSTAT1:   equ    %00100000
 5003 4991i         0000 0040   mCAN0RFLG_CSCIF:    equ    %01000000
 5004 4992i         0000 0080   mCAN0RFLG_WUPIF:    equ    %10000000
 5005 4993i                     
 5006 4994i                     
 5007 4995i                     ;*** CAN0RIER - MSCAN 0 Receiver Interrupt Enable Register; 0x00000145 ***
 5008 4996i         0000 0145   CAN0RIER:           equ    $00000145                                ;*** CAN0RIER - MSCAN 0 Receiver Interrupt Enable Register; 0x00
 5009 4997i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5010 4998i         0000 0000   CAN0RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
 5011 4999i         0000 0001   CAN0RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
 5012 5000i         0000 0002   CAN0RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
 5013 5001i         0000 0003   CAN0RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
 5014 5002i         0000 0004   CAN0RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
 5015 5003i         0000 0005   CAN0RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
 5016 5004i         0000 0006   CAN0RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
 5017 5005i         0000 0007   CAN0RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
 5018 5006i                     ; bit position masks
 5019 5007i         0000 0001   mCAN0RIER_RXFIE:    equ    %00000001
 5020 5008i         0000 0002   mCAN0RIER_OVRIE:    equ    %00000010
 5021 5009i         0000 0004   mCAN0RIER_TSTATE0:  equ    %00000100
 5022 5010i         0000 0008   mCAN0RIER_TSTATE1:  equ    %00001000
 5023 5011i         0000 0010   mCAN0RIER_RSTATE0:  equ    %00010000
 5024 5012i         0000 0020   mCAN0RIER_RSTATE1:  equ    %00100000
 5025 5013i         0000 0040   mCAN0RIER_CSCIE:    equ    %01000000
 5026 5014i         0000 0080   mCAN0RIER_WUPIE:    equ    %10000000
 5027 5015i                     
 5028 5016i                     
 5029 5017i                     ;*** CAN0TFLG - MSCAN 0 Transmitter Flag Register; 0x00000146 ***
 5030 5018i         0000 0146   CAN0TFLG:           equ    $00000146                                ;*** CAN0TFLG - MSCAN 0 Transmitter Flag Register; 0x00000146 **
 5031 5019i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5032 5020i         0000 0000   CAN0TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
 5033 5021i         0000 0001   CAN0TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
 5034 5022i         0000 0002   CAN0TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
 5035 5023i                     ; bit position masks
 5036 5024i         0000 0001   mCAN0TFLG_TXE0:     equ    %00000001
 5037 5025i         0000 0002   mCAN0TFLG_TXE1:     equ    %00000010
 5038 5026i         0000 0004   mCAN0TFLG_TXE2:     equ    %00000100
 5039 5027i                     
 5040 5028i                     
 5041 5029i                     ;*** CAN0TIER - MSCAN 0 Transmitter Interrupt Enable Register; 0x00000147 ***
 5042 5030i         0000 0147   CAN0TIER:           equ    $00000147                                ;*** CAN0TIER - MSCAN 0 Transmitter Interrupt Enable Register; 0
 5043 5031i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5044 5032i         0000 0000   CAN0TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
 5045 5033i         0000 0001   CAN0TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
 5046 5034i         0000 0002   CAN0TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
 5047 5035i                     ; bit position masks
 5048 5036i         0000 0001   mCAN0TIER_TXEIE0:   equ    %00000001
 5049 5037i         0000 0002   mCAN0TIER_TXEIE1:   equ    %00000010
 5050 5038i         0000 0004   mCAN0TIER_TXEIE2:   equ    %00000100
 5051 5039i                     
 5052 5040i                     
 5053 5041i                     ;*** CAN0TARQ - MSCAN 0 Transmitter Message Abort Request; 0x00000148 ***
 5054 5042i         0000 0148   CAN0TARQ:           equ    $00000148                                ;*** CAN0TARQ - MSCAN 0 Transmitter Message Abort Request; 0x000
 5055 5043i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5056 5044i         0000 0000   CAN0TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5057 5045i         0000 0001   CAN0TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
 5058 5046i         0000 0002   CAN0TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
 5059 5047i                     ; bit position masks
 5060 5048i         0000 0001   mCAN0TARQ_ABTRQ0:   equ    %00000001
 5061 5049i         0000 0002   mCAN0TARQ_ABTRQ1:   equ    %00000010
 5062 5050i         0000 0004   mCAN0TARQ_ABTRQ2:   equ    %00000100
 5063 5051i                     
 5064 5052i                     
 5065 5053i                     ;*** CAN0TAAK - MSCAN 0 Transmitter Message Abort Control; 0x00000149 ***
 5066 5054i         0000 0149   CAN0TAAK:           equ    $00000149                                ;*** CAN0TAAK - MSCAN 0 Transmitter Message Abort Control; 0x000
 5067 5055i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5068 5056i         0000 0000   CAN0TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
 5069 5057i         0000 0001   CAN0TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
 5070 5058i         0000 0002   CAN0TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
 5071 5059i                     ; bit position masks
 5072 5060i         0000 0001   mCAN0TAAK_ABTAK0:   equ    %00000001
 5073 5061i         0000 0002   mCAN0TAAK_ABTAK1:   equ    %00000010
 5074 5062i         0000 0004   mCAN0TAAK_ABTAK2:   equ    %00000100
 5075 5063i                     
 5076 5064i                     
 5077 5065i                     ;*** CAN0TBSEL - MSCAN 0 Transmit Buffer Selection; 0x0000014A ***
 5078 5066i         0000 014A   CAN0TBSEL:          equ    $0000014A                                ;*** CAN0TBSEL - MSCAN 0 Transmit Buffer Selection; 0x0000014A *
 5079 5067i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5080 5068i         0000 0000   CAN0TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
 5081 5069i         0000 0001   CAN0TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
 5082 5070i         0000 0002   CAN0TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
 5083 5071i                     ; bit position masks
 5084 5072i         0000 0001   mCAN0TBSEL_TX0:     equ    %00000001
 5085 5073i         0000 0002   mCAN0TBSEL_TX1:     equ    %00000010
 5086 5074i         0000 0004   mCAN0TBSEL_TX2:     equ    %00000100
 5087 5075i                     
 5088 5076i                     
 5089 5077i                     ;*** CAN0IDAC - MSCAN 0 Identifier Acceptance Control Register; 0x0000014B ***
 5090 5078i         0000 014B   CAN0IDAC:           equ    $0000014B                                ;*** CAN0IDAC - MSCAN 0 Identifier Acceptance Control Register; 
 5091 5079i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5092 5080i         0000 0000   CAN0IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
 5093 5081i         0000 0001   CAN0IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
 5094 5082i         0000 0002   CAN0IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
 5095 5083i         0000 0004   CAN0IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
 5096 5084i         0000 0005   CAN0IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
 5097 5085i                     ; bit position masks
 5098 5086i         0000 0001   mCAN0IDAC_IDHIT0:   equ    %00000001
 5099 5087i         0000 0002   mCAN0IDAC_IDHIT1:   equ    %00000010
 5100 5088i         0000 0004   mCAN0IDAC_IDHIT2:   equ    %00000100
 5101 5089i         0000 0010   mCAN0IDAC_IDAM0:    equ    %00010000
 5102 5090i         0000 0020   mCAN0IDAC_IDAM1:    equ    %00100000
 5103 5091i                     
 5104 5092i                     
 5105 5093i                     ;*** CAN0RXERR - MSCAN 0 Receive Error Counter Register; 0x0000014E ***
 5106 5094i         0000 014E   CAN0RXERR:          equ    $0000014E                                ;*** CAN0RXERR - MSCAN 0 Receive Error Counter Register; 0x00000
 5107 5095i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5108 5096i         0000 0000   CAN0RXERR_RXERR0:   equ    0                                         ; Bit 0
 5109 5097i         0000 0001   CAN0RXERR_RXERR1:   equ    1                                         ; Bit 1
 5110 5098i         0000 0002   CAN0RXERR_RXERR2:   equ    2                                         ; Bit 2
 5111 5099i         0000 0003   CAN0RXERR_RXERR3:   equ    3                                         ; Bit 3
 5112 5100i         0000 0004   CAN0RXERR_RXERR4:   equ    4                                         ; Bit 4
 5113 5101i         0000 0005   CAN0RXERR_RXERR5:   equ    5                                         ; Bit 5
 5114 5102i         0000 0006   CAN0RXERR_RXERR6:   equ    6                                         ; Bit 6
 5115 5103i         0000 0007   CAN0RXERR_RXERR7:   equ    7                                         ; Bit 7
 5116 5104i                     ; bit position masks
 5117 5105i         0000 0001   mCAN0RXERR_RXERR0:  equ    %00000001
 5118 5106i         0000 0002   mCAN0RXERR_RXERR1:  equ    %00000010
 5119 5107i         0000 0004   mCAN0RXERR_RXERR2:  equ    %00000100
 5120 5108i         0000 0008   mCAN0RXERR_RXERR3:  equ    %00001000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5121 5109i         0000 0010   mCAN0RXERR_RXERR4:  equ    %00010000
 5122 5110i         0000 0020   mCAN0RXERR_RXERR5:  equ    %00100000
 5123 5111i         0000 0040   mCAN0RXERR_RXERR6:  equ    %01000000
 5124 5112i         0000 0080   mCAN0RXERR_RXERR7:  equ    %10000000
 5125 5113i                     
 5126 5114i                     
 5127 5115i                     ;*** CAN0TXERR - MSCAN 0 Transmit Error Counter Register; 0x0000014F ***
 5128 5116i         0000 014F   CAN0TXERR:          equ    $0000014F                                ;*** CAN0TXERR - MSCAN 0 Transmit Error Counter Register; 0x0000
 5129 5117i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5130 5118i         0000 0000   CAN0TXERR_TXERR0:   equ    0                                         ; Bit 0
 5131 5119i         0000 0001   CAN0TXERR_TXERR1:   equ    1                                         ; Bit 1
 5132 5120i         0000 0002   CAN0TXERR_TXERR2:   equ    2                                         ; Bit 2
 5133 5121i         0000 0003   CAN0TXERR_TXERR3:   equ    3                                         ; Bit 3
 5134 5122i         0000 0004   CAN0TXERR_TXERR4:   equ    4                                         ; Bit 4
 5135 5123i         0000 0005   CAN0TXERR_TXERR5:   equ    5                                         ; Bit 5
 5136 5124i         0000 0006   CAN0TXERR_TXERR6:   equ    6                                         ; Bit 6
 5137 5125i         0000 0007   CAN0TXERR_TXERR7:   equ    7                                         ; Bit 7
 5138 5126i                     ; bit position masks
 5139 5127i         0000 0001   mCAN0TXERR_TXERR0:  equ    %00000001
 5140 5128i         0000 0002   mCAN0TXERR_TXERR1:  equ    %00000010
 5141 5129i         0000 0004   mCAN0TXERR_TXERR2:  equ    %00000100
 5142 5130i         0000 0008   mCAN0TXERR_TXERR3:  equ    %00001000
 5143 5131i         0000 0010   mCAN0TXERR_TXERR4:  equ    %00010000
 5144 5132i         0000 0020   mCAN0TXERR_TXERR5:  equ    %00100000
 5145 5133i         0000 0040   mCAN0TXERR_TXERR6:  equ    %01000000
 5146 5134i         0000 0080   mCAN0TXERR_TXERR7:  equ    %10000000
 5147 5135i                     
 5148 5136i                     
 5149 5137i                     ;*** CAN0IDAR0 - MSCAN 0 Identifier Acceptance Register 0; 0x00000150 ***
 5150 5138i         0000 0150   CAN0IDAR0:          equ    $00000150                                ;*** CAN0IDAR0 - MSCAN 0 Identifier Acceptance Register 0; 0x000
 5151 5139i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5152 5140i         0000 0000   CAN0IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
 5153 5141i         0000 0001   CAN0IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
 5154 5142i         0000 0002   CAN0IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
 5155 5143i         0000 0003   CAN0IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
 5156 5144i         0000 0004   CAN0IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
 5157 5145i         0000 0005   CAN0IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
 5158 5146i         0000 0006   CAN0IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
 5159 5147i         0000 0007   CAN0IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
 5160 5148i                     ; bit position masks
 5161 5149i         0000 0001   mCAN0IDAR0_AC0:     equ    %00000001
 5162 5150i         0000 0002   mCAN0IDAR0_AC1:     equ    %00000010
 5163 5151i         0000 0004   mCAN0IDAR0_AC2:     equ    %00000100
 5164 5152i         0000 0008   mCAN0IDAR0_AC3:     equ    %00001000
 5165 5153i         0000 0010   mCAN0IDAR0_AC4:     equ    %00010000
 5166 5154i         0000 0020   mCAN0IDAR0_AC5:     equ    %00100000
 5167 5155i         0000 0040   mCAN0IDAR0_AC6:     equ    %01000000
 5168 5156i         0000 0080   mCAN0IDAR0_AC7:     equ    %10000000
 5169 5157i                     
 5170 5158i                     
 5171 5159i                     ;*** CAN0IDAR1 - MSCAN 0 Identifier Acceptance Register 1; 0x00000151 ***
 5172 5160i         0000 0151   CAN0IDAR1:          equ    $00000151                                ;*** CAN0IDAR1 - MSCAN 0 Identifier Acceptance Register 1; 0x000
 5173 5161i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5174 5162i         0000 0000   CAN0IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
 5175 5163i         0000 0001   CAN0IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
 5176 5164i         0000 0002   CAN0IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
 5177 5165i         0000 0003   CAN0IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
 5178 5166i         0000 0004   CAN0IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
 5179 5167i         0000 0005   CAN0IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
 5180 5168i         0000 0006   CAN0IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
 5181 5169i         0000 0007   CAN0IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
 5182 5170i                     ; bit position masks
 5183 5171i         0000 0001   mCAN0IDAR1_AC0:     equ    %00000001
 5184 5172i         0000 0002   mCAN0IDAR1_AC1:     equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5185 5173i         0000 0004   mCAN0IDAR1_AC2:     equ    %00000100
 5186 5174i         0000 0008   mCAN0IDAR1_AC3:     equ    %00001000
 5187 5175i         0000 0010   mCAN0IDAR1_AC4:     equ    %00010000
 5188 5176i         0000 0020   mCAN0IDAR1_AC5:     equ    %00100000
 5189 5177i         0000 0040   mCAN0IDAR1_AC6:     equ    %01000000
 5190 5178i         0000 0080   mCAN0IDAR1_AC7:     equ    %10000000
 5191 5179i                     
 5192 5180i                     
 5193 5181i                     ;*** CAN0IDAR2 - MSCAN 0 Identifier Acceptance Register 2; 0x00000152 ***
 5194 5182i         0000 0152   CAN0IDAR2:          equ    $00000152                                ;*** CAN0IDAR2 - MSCAN 0 Identifier Acceptance Register 2; 0x000
 5195 5183i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5196 5184i         0000 0000   CAN0IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
 5197 5185i         0000 0001   CAN0IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
 5198 5186i         0000 0002   CAN0IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
 5199 5187i         0000 0003   CAN0IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
 5200 5188i         0000 0004   CAN0IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
 5201 5189i         0000 0005   CAN0IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
 5202 5190i         0000 0006   CAN0IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
 5203 5191i         0000 0007   CAN0IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
 5204 5192i                     ; bit position masks
 5205 5193i         0000 0001   mCAN0IDAR2_AC0:     equ    %00000001
 5206 5194i         0000 0002   mCAN0IDAR2_AC1:     equ    %00000010
 5207 5195i         0000 0004   mCAN0IDAR2_AC2:     equ    %00000100
 5208 5196i         0000 0008   mCAN0IDAR2_AC3:     equ    %00001000
 5209 5197i         0000 0010   mCAN0IDAR2_AC4:     equ    %00010000
 5210 5198i         0000 0020   mCAN0IDAR2_AC5:     equ    %00100000
 5211 5199i         0000 0040   mCAN0IDAR2_AC6:     equ    %01000000
 5212 5200i         0000 0080   mCAN0IDAR2_AC7:     equ    %10000000
 5213 5201i                     
 5214 5202i                     
 5215 5203i                     ;*** CAN0IDAR3 - MSCAN 0 Identifier Acceptance Register 3; 0x00000153 ***
 5216 5204i         0000 0153   CAN0IDAR3:          equ    $00000153                                ;*** CAN0IDAR3 - MSCAN 0 Identifier Acceptance Register 3; 0x000
 5217 5205i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5218 5206i         0000 0000   CAN0IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
 5219 5207i         0000 0001   CAN0IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
 5220 5208i         0000 0002   CAN0IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
 5221 5209i         0000 0003   CAN0IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
 5222 5210i         0000 0004   CAN0IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
 5223 5211i         0000 0005   CAN0IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
 5224 5212i         0000 0006   CAN0IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
 5225 5213i         0000 0007   CAN0IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
 5226 5214i                     ; bit position masks
 5227 5215i         0000 0001   mCAN0IDAR3_AC0:     equ    %00000001
 5228 5216i         0000 0002   mCAN0IDAR3_AC1:     equ    %00000010
 5229 5217i         0000 0004   mCAN0IDAR3_AC2:     equ    %00000100
 5230 5218i         0000 0008   mCAN0IDAR3_AC3:     equ    %00001000
 5231 5219i         0000 0010   mCAN0IDAR3_AC4:     equ    %00010000
 5232 5220i         0000 0020   mCAN0IDAR3_AC5:     equ    %00100000
 5233 5221i         0000 0040   mCAN0IDAR3_AC6:     equ    %01000000
 5234 5222i         0000 0080   mCAN0IDAR3_AC7:     equ    %10000000
 5235 5223i                     
 5236 5224i                     
 5237 5225i                     ;*** CAN0IDMR0 - MSCAN 0 Identifier Mask Register 0; 0x00000154 ***
 5238 5226i         0000 0154   CAN0IDMR0:          equ    $00000154                                ;*** CAN0IDMR0 - MSCAN 0 Identifier Mask Register 0; 0x00000154 
 5239 5227i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5240 5228i         0000 0000   CAN0IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 5241 5229i         0000 0001   CAN0IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 5242 5230i         0000 0002   CAN0IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 5243 5231i         0000 0003   CAN0IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 5244 5232i         0000 0004   CAN0IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 5245 5233i         0000 0005   CAN0IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 5246 5234i         0000 0006   CAN0IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 5247 5235i         0000 0007   CAN0IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 5248 5236i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5249 5237i         0000 0001   mCAN0IDMR0_AM0:     equ    %00000001
 5250 5238i         0000 0002   mCAN0IDMR0_AM1:     equ    %00000010
 5251 5239i         0000 0004   mCAN0IDMR0_AM2:     equ    %00000100
 5252 5240i         0000 0008   mCAN0IDMR0_AM3:     equ    %00001000
 5253 5241i         0000 0010   mCAN0IDMR0_AM4:     equ    %00010000
 5254 5242i         0000 0020   mCAN0IDMR0_AM5:     equ    %00100000
 5255 5243i         0000 0040   mCAN0IDMR0_AM6:     equ    %01000000
 5256 5244i         0000 0080   mCAN0IDMR0_AM7:     equ    %10000000
 5257 5245i                     
 5258 5246i                     
 5259 5247i                     ;*** CAN0IDMR1 - MSCAN 0 Identifier Mask Register 1; 0x00000155 ***
 5260 5248i         0000 0155   CAN0IDMR1:          equ    $00000155                                ;*** CAN0IDMR1 - MSCAN 0 Identifier Mask Register 1; 0x00000155 
 5261 5249i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5262 5250i         0000 0000   CAN0IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 5263 5251i         0000 0001   CAN0IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 5264 5252i         0000 0002   CAN0IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 5265 5253i         0000 0003   CAN0IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 5266 5254i         0000 0004   CAN0IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 5267 5255i         0000 0005   CAN0IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 5268 5256i         0000 0006   CAN0IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 5269 5257i         0000 0007   CAN0IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 5270 5258i                     ; bit position masks
 5271 5259i         0000 0001   mCAN0IDMR1_AM0:     equ    %00000001
 5272 5260i         0000 0002   mCAN0IDMR1_AM1:     equ    %00000010
 5273 5261i         0000 0004   mCAN0IDMR1_AM2:     equ    %00000100
 5274 5262i         0000 0008   mCAN0IDMR1_AM3:     equ    %00001000
 5275 5263i         0000 0010   mCAN0IDMR1_AM4:     equ    %00010000
 5276 5264i         0000 0020   mCAN0IDMR1_AM5:     equ    %00100000
 5277 5265i         0000 0040   mCAN0IDMR1_AM6:     equ    %01000000
 5278 5266i         0000 0080   mCAN0IDMR1_AM7:     equ    %10000000
 5279 5267i                     
 5280 5268i                     
 5281 5269i                     ;*** CAN0IDMR2 - MSCAN 0 Identifier Mask Register 2; 0x00000156 ***
 5282 5270i         0000 0156   CAN0IDMR2:          equ    $00000156                                ;*** CAN0IDMR2 - MSCAN 0 Identifier Mask Register 2; 0x00000156 
 5283 5271i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5284 5272i         0000 0000   CAN0IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 5285 5273i         0000 0001   CAN0IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 5286 5274i         0000 0002   CAN0IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 5287 5275i         0000 0003   CAN0IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 5288 5276i         0000 0004   CAN0IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 5289 5277i         0000 0005   CAN0IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 5290 5278i         0000 0006   CAN0IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 5291 5279i         0000 0007   CAN0IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 5292 5280i                     ; bit position masks
 5293 5281i         0000 0001   mCAN0IDMR2_AM0:     equ    %00000001
 5294 5282i         0000 0002   mCAN0IDMR2_AM1:     equ    %00000010
 5295 5283i         0000 0004   mCAN0IDMR2_AM2:     equ    %00000100
 5296 5284i         0000 0008   mCAN0IDMR2_AM3:     equ    %00001000
 5297 5285i         0000 0010   mCAN0IDMR2_AM4:     equ    %00010000
 5298 5286i         0000 0020   mCAN0IDMR2_AM5:     equ    %00100000
 5299 5287i         0000 0040   mCAN0IDMR2_AM6:     equ    %01000000
 5300 5288i         0000 0080   mCAN0IDMR2_AM7:     equ    %10000000
 5301 5289i                     
 5302 5290i                     
 5303 5291i                     ;*** CAN0IDMR3 - MSCAN 0 Identifier Mask Register 3; 0x00000157 ***
 5304 5292i         0000 0157   CAN0IDMR3:          equ    $00000157                                ;*** CAN0IDMR3 - MSCAN 0 Identifier Mask Register 3; 0x00000157 
 5305 5293i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5306 5294i         0000 0000   CAN0IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 5307 5295i         0000 0001   CAN0IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 5308 5296i         0000 0002   CAN0IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 5309 5297i         0000 0003   CAN0IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 5310 5298i         0000 0004   CAN0IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 5311 5299i         0000 0005   CAN0IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 5312 5300i         0000 0006   CAN0IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5313 5301i         0000 0007   CAN0IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 5314 5302i                     ; bit position masks
 5315 5303i         0000 0001   mCAN0IDMR3_AM0:     equ    %00000001
 5316 5304i         0000 0002   mCAN0IDMR3_AM1:     equ    %00000010
 5317 5305i         0000 0004   mCAN0IDMR3_AM2:     equ    %00000100
 5318 5306i         0000 0008   mCAN0IDMR3_AM3:     equ    %00001000
 5319 5307i         0000 0010   mCAN0IDMR3_AM4:     equ    %00010000
 5320 5308i         0000 0020   mCAN0IDMR3_AM5:     equ    %00100000
 5321 5309i         0000 0040   mCAN0IDMR3_AM6:     equ    %01000000
 5322 5310i         0000 0080   mCAN0IDMR3_AM7:     equ    %10000000
 5323 5311i                     
 5324 5312i                     
 5325 5313i                     ;*** CAN0IDAR4 - MSCAN 0 Identifier Acceptance Register 4; 0x00000158 ***
 5326 5314i         0000 0158   CAN0IDAR4:          equ    $00000158                                ;*** CAN0IDAR4 - MSCAN 0 Identifier Acceptance Register 4; 0x000
 5327 5315i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5328 5316i         0000 0000   CAN0IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
 5329 5317i         0000 0001   CAN0IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
 5330 5318i         0000 0002   CAN0IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
 5331 5319i         0000 0003   CAN0IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
 5332 5320i         0000 0004   CAN0IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
 5333 5321i         0000 0005   CAN0IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
 5334 5322i         0000 0006   CAN0IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
 5335 5323i         0000 0007   CAN0IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
 5336 5324i                     ; bit position masks
 5337 5325i         0000 0001   mCAN0IDAR4_AC0:     equ    %00000001
 5338 5326i         0000 0002   mCAN0IDAR4_AC1:     equ    %00000010
 5339 5327i         0000 0004   mCAN0IDAR4_AC2:     equ    %00000100
 5340 5328i         0000 0008   mCAN0IDAR4_AC3:     equ    %00001000
 5341 5329i         0000 0010   mCAN0IDAR4_AC4:     equ    %00010000
 5342 5330i         0000 0020   mCAN0IDAR4_AC5:     equ    %00100000
 5343 5331i         0000 0040   mCAN0IDAR4_AC6:     equ    %01000000
 5344 5332i         0000 0080   mCAN0IDAR4_AC7:     equ    %10000000
 5345 5333i                     
 5346 5334i                     
 5347 5335i                     ;*** CAN0IDAR5 - MSCAN 0 Identifier Acceptance Register 5; 0x00000159 ***
 5348 5336i         0000 0159   CAN0IDAR5:          equ    $00000159                                ;*** CAN0IDAR5 - MSCAN 0 Identifier Acceptance Register 5; 0x000
 5349 5337i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5350 5338i         0000 0000   CAN0IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
 5351 5339i         0000 0001   CAN0IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
 5352 5340i         0000 0002   CAN0IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
 5353 5341i         0000 0003   CAN0IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
 5354 5342i         0000 0004   CAN0IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
 5355 5343i         0000 0005   CAN0IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
 5356 5344i         0000 0006   CAN0IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
 5357 5345i         0000 0007   CAN0IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
 5358 5346i                     ; bit position masks
 5359 5347i         0000 0001   mCAN0IDAR5_AC0:     equ    %00000001
 5360 5348i         0000 0002   mCAN0IDAR5_AC1:     equ    %00000010
 5361 5349i         0000 0004   mCAN0IDAR5_AC2:     equ    %00000100
 5362 5350i         0000 0008   mCAN0IDAR5_AC3:     equ    %00001000
 5363 5351i         0000 0010   mCAN0IDAR5_AC4:     equ    %00010000
 5364 5352i         0000 0020   mCAN0IDAR5_AC5:     equ    %00100000
 5365 5353i         0000 0040   mCAN0IDAR5_AC6:     equ    %01000000
 5366 5354i         0000 0080   mCAN0IDAR5_AC7:     equ    %10000000
 5367 5355i                     
 5368 5356i                     
 5369 5357i                     ;*** CAN0IDAR6 - MSCAN 0 Identifier Acceptance Register 6; 0x0000015A ***
 5370 5358i         0000 015A   CAN0IDAR6:          equ    $0000015A                                ;*** CAN0IDAR6 - MSCAN 0 Identifier Acceptance Register 6; 0x000
 5371 5359i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5372 5360i         0000 0000   CAN0IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
 5373 5361i         0000 0001   CAN0IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
 5374 5362i         0000 0002   CAN0IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
 5375 5363i         0000 0003   CAN0IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
 5376 5364i         0000 0004   CAN0IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5377 5365i         0000 0005   CAN0IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
 5378 5366i         0000 0006   CAN0IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
 5379 5367i         0000 0007   CAN0IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
 5380 5368i                     ; bit position masks
 5381 5369i         0000 0001   mCAN0IDAR6_AC0:     equ    %00000001
 5382 5370i         0000 0002   mCAN0IDAR6_AC1:     equ    %00000010
 5383 5371i         0000 0004   mCAN0IDAR6_AC2:     equ    %00000100
 5384 5372i         0000 0008   mCAN0IDAR6_AC3:     equ    %00001000
 5385 5373i         0000 0010   mCAN0IDAR6_AC4:     equ    %00010000
 5386 5374i         0000 0020   mCAN0IDAR6_AC5:     equ    %00100000
 5387 5375i         0000 0040   mCAN0IDAR6_AC6:     equ    %01000000
 5388 5376i         0000 0080   mCAN0IDAR6_AC7:     equ    %10000000
 5389 5377i                     
 5390 5378i                     
 5391 5379i                     ;*** CAN0IDAR7 - MSCAN 0 Identifier Acceptance Register 7; 0x0000015B ***
 5392 5380i         0000 015B   CAN0IDAR7:          equ    $0000015B                                ;*** CAN0IDAR7 - MSCAN 0 Identifier Acceptance Register 7; 0x000
 5393 5381i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5394 5382i         0000 0000   CAN0IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
 5395 5383i         0000 0001   CAN0IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
 5396 5384i         0000 0002   CAN0IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
 5397 5385i         0000 0003   CAN0IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
 5398 5386i         0000 0004   CAN0IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
 5399 5387i         0000 0005   CAN0IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
 5400 5388i         0000 0006   CAN0IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
 5401 5389i         0000 0007   CAN0IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
 5402 5390i                     ; bit position masks
 5403 5391i         0000 0001   mCAN0IDAR7_AC0:     equ    %00000001
 5404 5392i         0000 0002   mCAN0IDAR7_AC1:     equ    %00000010
 5405 5393i         0000 0004   mCAN0IDAR7_AC2:     equ    %00000100
 5406 5394i         0000 0008   mCAN0IDAR7_AC3:     equ    %00001000
 5407 5395i         0000 0010   mCAN0IDAR7_AC4:     equ    %00010000
 5408 5396i         0000 0020   mCAN0IDAR7_AC5:     equ    %00100000
 5409 5397i         0000 0040   mCAN0IDAR7_AC6:     equ    %01000000
 5410 5398i         0000 0080   mCAN0IDAR7_AC7:     equ    %10000000
 5411 5399i                     
 5412 5400i                     
 5413 5401i                     ;*** CAN0IDMR4 - MSCAN 0 Identifier Mask Register 4; 0x0000015C ***
 5414 5402i         0000 015C   CAN0IDMR4:          equ    $0000015C                                ;*** CAN0IDMR4 - MSCAN 0 Identifier Mask Register 4; 0x0000015C 
 5415 5403i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5416 5404i         0000 0000   CAN0IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 5417 5405i         0000 0001   CAN0IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 5418 5406i         0000 0002   CAN0IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 5419 5407i         0000 0003   CAN0IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 5420 5408i         0000 0004   CAN0IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 5421 5409i         0000 0005   CAN0IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 5422 5410i         0000 0006   CAN0IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 5423 5411i         0000 0007   CAN0IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 5424 5412i                     ; bit position masks
 5425 5413i         0000 0001   mCAN0IDMR4_AM0:     equ    %00000001
 5426 5414i         0000 0002   mCAN0IDMR4_AM1:     equ    %00000010
 5427 5415i         0000 0004   mCAN0IDMR4_AM2:     equ    %00000100
 5428 5416i         0000 0008   mCAN0IDMR4_AM3:     equ    %00001000
 5429 5417i         0000 0010   mCAN0IDMR4_AM4:     equ    %00010000
 5430 5418i         0000 0020   mCAN0IDMR4_AM5:     equ    %00100000
 5431 5419i         0000 0040   mCAN0IDMR4_AM6:     equ    %01000000
 5432 5420i         0000 0080   mCAN0IDMR4_AM7:     equ    %10000000
 5433 5421i                     
 5434 5422i                     
 5435 5423i                     ;*** CAN0IDMR5 - MSCAN 0 Identifier Mask Register 5; 0x0000015D ***
 5436 5424i         0000 015D   CAN0IDMR5:          equ    $0000015D                                ;*** CAN0IDMR5 - MSCAN 0 Identifier Mask Register 5; 0x0000015D 
 5437 5425i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5438 5426i         0000 0000   CAN0IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 5439 5427i         0000 0001   CAN0IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 5440 5428i         0000 0002   CAN0IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5441 5429i         0000 0003   CAN0IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 5442 5430i         0000 0004   CAN0IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 5443 5431i         0000 0005   CAN0IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 5444 5432i         0000 0006   CAN0IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 5445 5433i         0000 0007   CAN0IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 5446 5434i                     ; bit position masks
 5447 5435i         0000 0001   mCAN0IDMR5_AM0:     equ    %00000001
 5448 5436i         0000 0002   mCAN0IDMR5_AM1:     equ    %00000010
 5449 5437i         0000 0004   mCAN0IDMR5_AM2:     equ    %00000100
 5450 5438i         0000 0008   mCAN0IDMR5_AM3:     equ    %00001000
 5451 5439i         0000 0010   mCAN0IDMR5_AM4:     equ    %00010000
 5452 5440i         0000 0020   mCAN0IDMR5_AM5:     equ    %00100000
 5453 5441i         0000 0040   mCAN0IDMR5_AM6:     equ    %01000000
 5454 5442i         0000 0080   mCAN0IDMR5_AM7:     equ    %10000000
 5455 5443i                     
 5456 5444i                     
 5457 5445i                     ;*** CAN0IDMR6 - MSCAN 0 Identifier Mask Register 6; 0x0000015E ***
 5458 5446i         0000 015E   CAN0IDMR6:          equ    $0000015E                                ;*** CAN0IDMR6 - MSCAN 0 Identifier Mask Register 6; 0x0000015E 
 5459 5447i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5460 5448i         0000 0000   CAN0IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 5461 5449i         0000 0001   CAN0IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 5462 5450i         0000 0002   CAN0IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 5463 5451i         0000 0003   CAN0IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 5464 5452i         0000 0004   CAN0IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 5465 5453i         0000 0005   CAN0IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 5466 5454i         0000 0006   CAN0IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 5467 5455i         0000 0007   CAN0IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 5468 5456i                     ; bit position masks
 5469 5457i         0000 0001   mCAN0IDMR6_AM0:     equ    %00000001
 5470 5458i         0000 0002   mCAN0IDMR6_AM1:     equ    %00000010
 5471 5459i         0000 0004   mCAN0IDMR6_AM2:     equ    %00000100
 5472 5460i         0000 0008   mCAN0IDMR6_AM3:     equ    %00001000
 5473 5461i         0000 0010   mCAN0IDMR6_AM4:     equ    %00010000
 5474 5462i         0000 0020   mCAN0IDMR6_AM5:     equ    %00100000
 5475 5463i         0000 0040   mCAN0IDMR6_AM6:     equ    %01000000
 5476 5464i         0000 0080   mCAN0IDMR6_AM7:     equ    %10000000
 5477 5465i                     
 5478 5466i                     
 5479 5467i                     ;*** CAN0IDMR7 - MSCAN 0 Identifier Mask Register 7; 0x0000015F ***
 5480 5468i         0000 015F   CAN0IDMR7:          equ    $0000015F                                ;*** CAN0IDMR7 - MSCAN 0 Identifier Mask Register 7; 0x0000015F 
 5481 5469i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5482 5470i         0000 0000   CAN0IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 5483 5471i         0000 0001   CAN0IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 5484 5472i         0000 0002   CAN0IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 5485 5473i         0000 0003   CAN0IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 5486 5474i         0000 0004   CAN0IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 5487 5475i         0000 0005   CAN0IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 5488 5476i         0000 0006   CAN0IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 5489 5477i         0000 0007   CAN0IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 5490 5478i                     ; bit position masks
 5491 5479i         0000 0001   mCAN0IDMR7_AM0:     equ    %00000001
 5492 5480i         0000 0002   mCAN0IDMR7_AM1:     equ    %00000010
 5493 5481i         0000 0004   mCAN0IDMR7_AM2:     equ    %00000100
 5494 5482i         0000 0008   mCAN0IDMR7_AM3:     equ    %00001000
 5495 5483i         0000 0010   mCAN0IDMR7_AM4:     equ    %00010000
 5496 5484i         0000 0020   mCAN0IDMR7_AM5:     equ    %00100000
 5497 5485i         0000 0040   mCAN0IDMR7_AM6:     equ    %01000000
 5498 5486i         0000 0080   mCAN0IDMR7_AM7:     equ    %10000000
 5499 5487i                     
 5500 5488i                     
 5501 5489i                     ;*** CAN0RXIDR0 - MSCAN 0 Receive Identifier Register 0; 0x00000160 ***
 5502 5490i         0000 0160   CAN0RXIDR0:         equ    $00000160                                ;*** CAN0RXIDR0 - MSCAN 0 Receive Identifier Register 0; 0x00000
 5503 5491i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5504 5492i         0000 0000   CAN0RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5505 5493i         0000 0001   CAN0RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
 5506 5494i         0000 0002   CAN0RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
 5507 5495i         0000 0003   CAN0RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
 5508 5496i         0000 0004   CAN0RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
 5509 5497i         0000 0005   CAN0RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
 5510 5498i         0000 0006   CAN0RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
 5511 5499i         0000 0007   CAN0RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
 5512 5500i                     ; bit position masks
 5513 5501i         0000 0001   mCAN0RXIDR0_ID21:   equ    %00000001
 5514 5502i         0000 0002   mCAN0RXIDR0_ID22:   equ    %00000010
 5515 5503i         0000 0004   mCAN0RXIDR0_ID23:   equ    %00000100
 5516 5504i         0000 0008   mCAN0RXIDR0_ID24:   equ    %00001000
 5517 5505i         0000 0010   mCAN0RXIDR0_ID25:   equ    %00010000
 5518 5506i         0000 0020   mCAN0RXIDR0_ID26:   equ    %00100000
 5519 5507i         0000 0040   mCAN0RXIDR0_ID27:   equ    %01000000
 5520 5508i         0000 0080   mCAN0RXIDR0_ID28:   equ    %10000000
 5521 5509i                     
 5522 5510i                     
 5523 5511i                     ;*** CAN0RXIDR1 - MSCAN 0 Receive Identifier Register 1; 0x00000161 ***
 5524 5512i         0000 0161   CAN0RXIDR1:         equ    $00000161                                ;*** CAN0RXIDR1 - MSCAN 0 Receive Identifier Register 1; 0x00000
 5525 5513i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5526 5514i         0000 0000   CAN0RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
 5527 5515i         0000 0001   CAN0RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
 5528 5516i         0000 0002   CAN0RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
 5529 5517i         0000 0003   CAN0RXIDR1_IDE:     equ    3                                         ; ID Extended
 5530 5518i         0000 0004   CAN0RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
 5531 5519i         0000 0005   CAN0RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
 5532 5520i         0000 0006   CAN0RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
 5533 5521i         0000 0007   CAN0RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
 5534 5522i                     ; bit position masks
 5535 5523i         0000 0001   mCAN0RXIDR1_ID15:   equ    %00000001
 5536 5524i         0000 0002   mCAN0RXIDR1_ID16:   equ    %00000010
 5537 5525i         0000 0004   mCAN0RXIDR1_ID17:   equ    %00000100
 5538 5526i         0000 0008   mCAN0RXIDR1_IDE:    equ    %00001000
 5539 5527i         0000 0010   mCAN0RXIDR1_SRR:    equ    %00010000
 5540 5528i         0000 0020   mCAN0RXIDR1_ID18:   equ    %00100000
 5541 5529i         0000 0040   mCAN0RXIDR1_ID19:   equ    %01000000
 5542 5530i         0000 0080   mCAN0RXIDR1_ID20:   equ    %10000000
 5543 5531i                     
 5544 5532i                     
 5545 5533i                     ;*** CAN0RXIDR2 - MSCAN 0 Receive Identifier Register 2; 0x00000162 ***
 5546 5534i         0000 0162   CAN0RXIDR2:         equ    $00000162                                ;*** CAN0RXIDR2 - MSCAN 0 Receive Identifier Register 2; 0x00000
 5547 5535i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5548 5536i         0000 0000   CAN0RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
 5549 5537i         0000 0001   CAN0RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
 5550 5538i         0000 0002   CAN0RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
 5551 5539i         0000 0003   CAN0RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
 5552 5540i         0000 0004   CAN0RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
 5553 5541i         0000 0005   CAN0RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
 5554 5542i         0000 0006   CAN0RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
 5555 5543i         0000 0007   CAN0RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
 5556 5544i                     ; bit position masks
 5557 5545i         0000 0001   mCAN0RXIDR2_ID7:    equ    %00000001
 5558 5546i         0000 0002   mCAN0RXIDR2_ID8:    equ    %00000010
 5559 5547i         0000 0004   mCAN0RXIDR2_ID9:    equ    %00000100
 5560 5548i         0000 0008   mCAN0RXIDR2_ID10:   equ    %00001000
 5561 5549i         0000 0010   mCAN0RXIDR2_ID11:   equ    %00010000
 5562 5550i         0000 0020   mCAN0RXIDR2_ID12:   equ    %00100000
 5563 5551i         0000 0040   mCAN0RXIDR2_ID13:   equ    %01000000
 5564 5552i         0000 0080   mCAN0RXIDR2_ID14:   equ    %10000000
 5565 5553i                     
 5566 5554i                     
 5567 5555i                     ;*** CAN0RXIDR3 - MSCAN 0 Receive Identifier Register 3; 0x00000163 ***
 5568 5556i         0000 0163   CAN0RXIDR3:         equ    $00000163                                ;*** CAN0RXIDR3 - MSCAN 0 Receive Identifier Register 3; 0x00000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5569 5557i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5570 5558i         0000 0000   CAN0RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
 5571 5559i         0000 0001   CAN0RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
 5572 5560i         0000 0002   CAN0RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
 5573 5561i         0000 0003   CAN0RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
 5574 5562i         0000 0004   CAN0RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
 5575 5563i         0000 0005   CAN0RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
 5576 5564i         0000 0006   CAN0RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
 5577 5565i         0000 0007   CAN0RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
 5578 5566i                     ; bit position masks
 5579 5567i         0000 0001   mCAN0RXIDR3_RTR:    equ    %00000001
 5580 5568i         0000 0002   mCAN0RXIDR3_ID0:    equ    %00000010
 5581 5569i         0000 0004   mCAN0RXIDR3_ID1:    equ    %00000100
 5582 5570i         0000 0008   mCAN0RXIDR3_ID2:    equ    %00001000
 5583 5571i         0000 0010   mCAN0RXIDR3_ID3:    equ    %00010000
 5584 5572i         0000 0020   mCAN0RXIDR3_ID4:    equ    %00100000
 5585 5573i         0000 0040   mCAN0RXIDR3_ID5:    equ    %01000000
 5586 5574i         0000 0080   mCAN0RXIDR3_ID6:    equ    %10000000
 5587 5575i                     
 5588 5576i                     
 5589 5577i                     ;*** CAN0RXDSR0 - MSCAN 0 Receive Data Segment Register 0; 0x00000164 ***
 5590 5578i         0000 0164   CAN0RXDSR0:         equ    $00000164                                ;*** CAN0RXDSR0 - MSCAN 0 Receive Data Segment Register 0; 0x000
 5591 5579i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5592 5580i         0000 0000   CAN0RXDSR0_DB0:     equ    0                                         ; Data Bit 0
 5593 5581i         0000 0001   CAN0RXDSR0_DB1:     equ    1                                         ; Data Bit 1
 5594 5582i         0000 0002   CAN0RXDSR0_DB2:     equ    2                                         ; Data Bit 2
 5595 5583i         0000 0003   CAN0RXDSR0_DB3:     equ    3                                         ; Data Bit 3
 5596 5584i         0000 0004   CAN0RXDSR0_DB4:     equ    4                                         ; Data Bit 4
 5597 5585i         0000 0005   CAN0RXDSR0_DB5:     equ    5                                         ; Data Bit 5
 5598 5586i         0000 0006   CAN0RXDSR0_DB6:     equ    6                                         ; Data Bit 6
 5599 5587i         0000 0007   CAN0RXDSR0_DB7:     equ    7                                         ; Data Bit 7
 5600 5588i                     ; bit position masks
 5601 5589i         0000 0001   mCAN0RXDSR0_DB0:    equ    %00000001
 5602 5590i         0000 0002   mCAN0RXDSR0_DB1:    equ    %00000010
 5603 5591i         0000 0004   mCAN0RXDSR0_DB2:    equ    %00000100
 5604 5592i         0000 0008   mCAN0RXDSR0_DB3:    equ    %00001000
 5605 5593i         0000 0010   mCAN0RXDSR0_DB4:    equ    %00010000
 5606 5594i         0000 0020   mCAN0RXDSR0_DB5:    equ    %00100000
 5607 5595i         0000 0040   mCAN0RXDSR0_DB6:    equ    %01000000
 5608 5596i         0000 0080   mCAN0RXDSR0_DB7:    equ    %10000000
 5609 5597i                     
 5610 5598i                     
 5611 5599i                     ;*** CAN0RXDSR1 - MSCAN 0 Receive Data Segment Register 1; 0x00000165 ***
 5612 5600i         0000 0165   CAN0RXDSR1:         equ    $00000165                                ;*** CAN0RXDSR1 - MSCAN 0 Receive Data Segment Register 1; 0x000
 5613 5601i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5614 5602i         0000 0000   CAN0RXDSR1_DB0:     equ    0                                         ; Data Bit 0
 5615 5603i         0000 0001   CAN0RXDSR1_DB1:     equ    1                                         ; Data Bit 1
 5616 5604i         0000 0002   CAN0RXDSR1_DB2:     equ    2                                         ; Data Bit 2
 5617 5605i         0000 0003   CAN0RXDSR1_DB3:     equ    3                                         ; Data Bit 3
 5618 5606i         0000 0004   CAN0RXDSR1_DB4:     equ    4                                         ; Data Bit 4
 5619 5607i         0000 0005   CAN0RXDSR1_DB5:     equ    5                                         ; Data Bit 5
 5620 5608i         0000 0006   CAN0RXDSR1_DB6:     equ    6                                         ; Data Bit 6
 5621 5609i         0000 0007   CAN0RXDSR1_DB7:     equ    7                                         ; Data Bit 7
 5622 5610i                     ; bit position masks
 5623 5611i         0000 0001   mCAN0RXDSR1_DB0:    equ    %00000001
 5624 5612i         0000 0002   mCAN0RXDSR1_DB1:    equ    %00000010
 5625 5613i         0000 0004   mCAN0RXDSR1_DB2:    equ    %00000100
 5626 5614i         0000 0008   mCAN0RXDSR1_DB3:    equ    %00001000
 5627 5615i         0000 0010   mCAN0RXDSR1_DB4:    equ    %00010000
 5628 5616i         0000 0020   mCAN0RXDSR1_DB5:    equ    %00100000
 5629 5617i         0000 0040   mCAN0RXDSR1_DB6:    equ    %01000000
 5630 5618i         0000 0080   mCAN0RXDSR1_DB7:    equ    %10000000
 5631 5619i                     
 5632 5620i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5633 5621i                     ;*** CAN0RXDSR2 - MSCAN 0 Receive Data Segment Register 2; 0x00000166 ***
 5634 5622i         0000 0166   CAN0RXDSR2:         equ    $00000166                                ;*** CAN0RXDSR2 - MSCAN 0 Receive Data Segment Register 2; 0x000
 5635 5623i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5636 5624i         0000 0000   CAN0RXDSR2_DB0:     equ    0                                         ; Data Bit 0
 5637 5625i         0000 0001   CAN0RXDSR2_DB1:     equ    1                                         ; Data Bit 1
 5638 5626i         0000 0002   CAN0RXDSR2_DB2:     equ    2                                         ; Data Bit 2
 5639 5627i         0000 0003   CAN0RXDSR2_DB3:     equ    3                                         ; Data Bit 3
 5640 5628i         0000 0004   CAN0RXDSR2_DB4:     equ    4                                         ; Data Bit 4
 5641 5629i         0000 0005   CAN0RXDSR2_DB5:     equ    5                                         ; Data Bit 5
 5642 5630i         0000 0006   CAN0RXDSR2_DB6:     equ    6                                         ; Data Bit 6
 5643 5631i         0000 0007   CAN0RXDSR2_DB7:     equ    7                                         ; Data Bit 7
 5644 5632i                     ; bit position masks
 5645 5633i         0000 0001   mCAN0RXDSR2_DB0:    equ    %00000001
 5646 5634i         0000 0002   mCAN0RXDSR2_DB1:    equ    %00000010
 5647 5635i         0000 0004   mCAN0RXDSR2_DB2:    equ    %00000100
 5648 5636i         0000 0008   mCAN0RXDSR2_DB3:    equ    %00001000
 5649 5637i         0000 0010   mCAN0RXDSR2_DB4:    equ    %00010000
 5650 5638i         0000 0020   mCAN0RXDSR2_DB5:    equ    %00100000
 5651 5639i         0000 0040   mCAN0RXDSR2_DB6:    equ    %01000000
 5652 5640i         0000 0080   mCAN0RXDSR2_DB7:    equ    %10000000
 5653 5641i                     
 5654 5642i                     
 5655 5643i                     ;*** CAN0RXDSR3 - MSCAN 0 Receive Data Segment Register 3; 0x00000167 ***
 5656 5644i         0000 0167   CAN0RXDSR3:         equ    $00000167                                ;*** CAN0RXDSR3 - MSCAN 0 Receive Data Segment Register 3; 0x000
 5657 5645i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5658 5646i         0000 0000   CAN0RXDSR3_DB0:     equ    0                                         ; Data Bit 0
 5659 5647i         0000 0001   CAN0RXDSR3_DB1:     equ    1                                         ; Data Bit 1
 5660 5648i         0000 0002   CAN0RXDSR3_DB2:     equ    2                                         ; Data Bit 2
 5661 5649i         0000 0003   CAN0RXDSR3_DB3:     equ    3                                         ; Data Bit 3
 5662 5650i         0000 0004   CAN0RXDSR3_DB4:     equ    4                                         ; Data Bit 4
 5663 5651i         0000 0005   CAN0RXDSR3_DB5:     equ    5                                         ; Data Bit 5
 5664 5652i         0000 0006   CAN0RXDSR3_DB6:     equ    6                                         ; Data Bit 6
 5665 5653i         0000 0007   CAN0RXDSR3_DB7:     equ    7                                         ; Data Bit 7
 5666 5654i                     ; bit position masks
 5667 5655i         0000 0001   mCAN0RXDSR3_DB0:    equ    %00000001
 5668 5656i         0000 0002   mCAN0RXDSR3_DB1:    equ    %00000010
 5669 5657i         0000 0004   mCAN0RXDSR3_DB2:    equ    %00000100
 5670 5658i         0000 0008   mCAN0RXDSR3_DB3:    equ    %00001000
 5671 5659i         0000 0010   mCAN0RXDSR3_DB4:    equ    %00010000
 5672 5660i         0000 0020   mCAN0RXDSR3_DB5:    equ    %00100000
 5673 5661i         0000 0040   mCAN0RXDSR3_DB6:    equ    %01000000
 5674 5662i         0000 0080   mCAN0RXDSR3_DB7:    equ    %10000000
 5675 5663i                     
 5676 5664i                     
 5677 5665i                     ;*** CAN0RXDSR4 - MSCAN 0 Receive Data Segment Register 4; 0x00000168 ***
 5678 5666i         0000 0168   CAN0RXDSR4:         equ    $00000168                                ;*** CAN0RXDSR4 - MSCAN 0 Receive Data Segment Register 4; 0x000
 5679 5667i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5680 5668i         0000 0000   CAN0RXDSR4_DB0:     equ    0                                         ; Data Bit 0
 5681 5669i         0000 0001   CAN0RXDSR4_DB1:     equ    1                                         ; Data Bit 1
 5682 5670i         0000 0002   CAN0RXDSR4_DB2:     equ    2                                         ; Data Bit 2
 5683 5671i         0000 0003   CAN0RXDSR4_DB3:     equ    3                                         ; Data Bit 3
 5684 5672i         0000 0004   CAN0RXDSR4_DB4:     equ    4                                         ; Data Bit 4
 5685 5673i         0000 0005   CAN0RXDSR4_DB5:     equ    5                                         ; Data Bit 5
 5686 5674i         0000 0006   CAN0RXDSR4_DB6:     equ    6                                         ; Data Bit 6
 5687 5675i         0000 0007   CAN0RXDSR4_DB7:     equ    7                                         ; Data Bit 7
 5688 5676i                     ; bit position masks
 5689 5677i         0000 0001   mCAN0RXDSR4_DB0:    equ    %00000001
 5690 5678i         0000 0002   mCAN0RXDSR4_DB1:    equ    %00000010
 5691 5679i         0000 0004   mCAN0RXDSR4_DB2:    equ    %00000100
 5692 5680i         0000 0008   mCAN0RXDSR4_DB3:    equ    %00001000
 5693 5681i         0000 0010   mCAN0RXDSR4_DB4:    equ    %00010000
 5694 5682i         0000 0020   mCAN0RXDSR4_DB5:    equ    %00100000
 5695 5683i         0000 0040   mCAN0RXDSR4_DB6:    equ    %01000000
 5696 5684i         0000 0080   mCAN0RXDSR4_DB7:    equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5697 5685i                     
 5698 5686i                     
 5699 5687i                     ;*** CAN0RXDSR5 - MSCAN 0 Receive Data Segment Register 5; 0x00000169 ***
 5700 5688i         0000 0169   CAN0RXDSR5:         equ    $00000169                                ;*** CAN0RXDSR5 - MSCAN 0 Receive Data Segment Register 5; 0x000
 5701 5689i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5702 5690i         0000 0000   CAN0RXDSR5_DB0:     equ    0                                         ; Data Bit 0
 5703 5691i         0000 0001   CAN0RXDSR5_DB1:     equ    1                                         ; Data Bit 1
 5704 5692i         0000 0002   CAN0RXDSR5_DB2:     equ    2                                         ; Data Bit 2
 5705 5693i         0000 0003   CAN0RXDSR5_DB3:     equ    3                                         ; Data Bit 3
 5706 5694i         0000 0004   CAN0RXDSR5_DB4:     equ    4                                         ; Data Bit 4
 5707 5695i         0000 0005   CAN0RXDSR5_DB5:     equ    5                                         ; Data Bit 5
 5708 5696i         0000 0006   CAN0RXDSR5_DB6:     equ    6                                         ; Data Bit 6
 5709 5697i         0000 0007   CAN0RXDSR5_DB7:     equ    7                                         ; Data Bit 7
 5710 5698i                     ; bit position masks
 5711 5699i         0000 0001   mCAN0RXDSR5_DB0:    equ    %00000001
 5712 5700i         0000 0002   mCAN0RXDSR5_DB1:    equ    %00000010
 5713 5701i         0000 0004   mCAN0RXDSR5_DB2:    equ    %00000100
 5714 5702i         0000 0008   mCAN0RXDSR5_DB3:    equ    %00001000
 5715 5703i         0000 0010   mCAN0RXDSR5_DB4:    equ    %00010000
 5716 5704i         0000 0020   mCAN0RXDSR5_DB5:    equ    %00100000
 5717 5705i         0000 0040   mCAN0RXDSR5_DB6:    equ    %01000000
 5718 5706i         0000 0080   mCAN0RXDSR5_DB7:    equ    %10000000
 5719 5707i                     
 5720 5708i                     
 5721 5709i                     ;*** CAN0RXDSR6 - MSCAN 0 Receive Data Segment Register 6; 0x0000016A ***
 5722 5710i         0000 016A   CAN0RXDSR6:         equ    $0000016A                                ;*** CAN0RXDSR6 - MSCAN 0 Receive Data Segment Register 6; 0x000
 5723 5711i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5724 5712i         0000 0000   CAN0RXDSR6_DB0:     equ    0                                         ; Data Bit 0
 5725 5713i         0000 0001   CAN0RXDSR6_DB1:     equ    1                                         ; Data Bit 1
 5726 5714i         0000 0002   CAN0RXDSR6_DB2:     equ    2                                         ; Data Bit 2
 5727 5715i         0000 0003   CAN0RXDSR6_DB3:     equ    3                                         ; Data Bit 3
 5728 5716i         0000 0004   CAN0RXDSR6_DB4:     equ    4                                         ; Data Bit 4
 5729 5717i         0000 0005   CAN0RXDSR6_DB5:     equ    5                                         ; Data Bit 5
 5730 5718i         0000 0006   CAN0RXDSR6_DB6:     equ    6                                         ; Data Bit 6
 5731 5719i         0000 0007   CAN0RXDSR6_DB7:     equ    7                                         ; Data Bit 7
 5732 5720i                     ; bit position masks
 5733 5721i         0000 0001   mCAN0RXDSR6_DB0:    equ    %00000001
 5734 5722i         0000 0002   mCAN0RXDSR6_DB1:    equ    %00000010
 5735 5723i         0000 0004   mCAN0RXDSR6_DB2:    equ    %00000100
 5736 5724i         0000 0008   mCAN0RXDSR6_DB3:    equ    %00001000
 5737 5725i         0000 0010   mCAN0RXDSR6_DB4:    equ    %00010000
 5738 5726i         0000 0020   mCAN0RXDSR6_DB5:    equ    %00100000
 5739 5727i         0000 0040   mCAN0RXDSR6_DB6:    equ    %01000000
 5740 5728i         0000 0080   mCAN0RXDSR6_DB7:    equ    %10000000
 5741 5729i                     
 5742 5730i                     
 5743 5731i                     ;*** CAN0RXDSR7 - MSCAN 0 Receive Data Segment Register 7; 0x0000016B ***
 5744 5732i         0000 016B   CAN0RXDSR7:         equ    $0000016B                                ;*** CAN0RXDSR7 - MSCAN 0 Receive Data Segment Register 7; 0x000
 5745 5733i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5746 5734i         0000 0000   CAN0RXDSR7_DB0:     equ    0                                         ; Data Bit 0
 5747 5735i         0000 0001   CAN0RXDSR7_DB1:     equ    1                                         ; Data Bit 1
 5748 5736i         0000 0002   CAN0RXDSR7_DB2:     equ    2                                         ; Data Bit 2
 5749 5737i         0000 0003   CAN0RXDSR7_DB3:     equ    3                                         ; Data Bit 3
 5750 5738i         0000 0004   CAN0RXDSR7_DB4:     equ    4                                         ; Data Bit 4
 5751 5739i         0000 0005   CAN0RXDSR7_DB5:     equ    5                                         ; Data Bit 5
 5752 5740i         0000 0006   CAN0RXDSR7_DB6:     equ    6                                         ; Data Bit 6
 5753 5741i         0000 0007   CAN0RXDSR7_DB7:     equ    7                                         ; Data Bit 7
 5754 5742i                     ; bit position masks
 5755 5743i         0000 0001   mCAN0RXDSR7_DB0:    equ    %00000001
 5756 5744i         0000 0002   mCAN0RXDSR7_DB1:    equ    %00000010
 5757 5745i         0000 0004   mCAN0RXDSR7_DB2:    equ    %00000100
 5758 5746i         0000 0008   mCAN0RXDSR7_DB3:    equ    %00001000
 5759 5747i         0000 0010   mCAN0RXDSR7_DB4:    equ    %00010000
 5760 5748i         0000 0020   mCAN0RXDSR7_DB5:    equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5761 5749i         0000 0040   mCAN0RXDSR7_DB6:    equ    %01000000
 5762 5750i         0000 0080   mCAN0RXDSR7_DB7:    equ    %10000000
 5763 5751i                     
 5764 5752i                     
 5765 5753i                     ;*** CAN0RXDLR - MSCAN 0 Receive Data Length Register; 0x0000016C ***
 5766 5754i         0000 016C   CAN0RXDLR:          equ    $0000016C                                ;*** CAN0RXDLR - MSCAN 0 Receive Data Length Register; 0x0000016
 5767 5755i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5768 5756i         0000 0000   CAN0RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
 5769 5757i         0000 0001   CAN0RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
 5770 5758i         0000 0002   CAN0RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
 5771 5759i         0000 0003   CAN0RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
 5772 5760i                     ; bit position masks
 5773 5761i         0000 0001   mCAN0RXDLR_DLC0:    equ    %00000001
 5774 5762i         0000 0002   mCAN0RXDLR_DLC1:    equ    %00000010
 5775 5763i         0000 0004   mCAN0RXDLR_DLC2:    equ    %00000100
 5776 5764i         0000 0008   mCAN0RXDLR_DLC3:    equ    %00001000
 5777 5765i                     
 5778 5766i                     
 5779 5767i                     ;*** CAN0RXTSR - MSCAN 0 Receive Time Stamp Register; 0x0000016E ***
 5780 5768i         0000 016E   CAN0RXTSR:          equ    $0000016E                                ;*** CAN0RXTSR - MSCAN 0 Receive Time Stamp Register; 0x0000016E
 5781 5769i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5782 5770i         0000 0000   CAN0RXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
 5783 5771i         0000 0001   CAN0RXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
 5784 5772i         0000 0002   CAN0RXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
 5785 5773i         0000 0003   CAN0RXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
 5786 5774i         0000 0004   CAN0RXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
 5787 5775i         0000 0005   CAN0RXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
 5788 5776i         0000 0006   CAN0RXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
 5789 5777i         0000 0007   CAN0RXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
 5790 5778i         0000 0008   CAN0RXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
 5791 5779i         0000 0009   CAN0RXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
 5792 5780i         0000 000A   CAN0RXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
 5793 5781i         0000 000B   CAN0RXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
 5794 5782i         0000 000C   CAN0RXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
 5795 5783i         0000 000D   CAN0RXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
 5796 5784i         0000 000E   CAN0RXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
 5797 5785i         0000 000F   CAN0RXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
 5798 5786i                     ; bit position masks
 5799 5787i         0000 0001   mCAN0RXTSR_TSR0:    equ    %00000001
 5800 5788i         0000 0002   mCAN0RXTSR_TSR1:    equ    %00000010
 5801 5789i         0000 0004   mCAN0RXTSR_TSR2:    equ    %00000100
 5802 5790i         0000 0008   mCAN0RXTSR_TSR3:    equ    %00001000
 5803 5791i         0000 0010   mCAN0RXTSR_TSR4:    equ    %00010000
 5804 5792i         0000 0020   mCAN0RXTSR_TSR5:    equ    %00100000
 5805 5793i         0000 0040   mCAN0RXTSR_TSR6:    equ    %01000000
 5806 5794i         0000 0080   mCAN0RXTSR_TSR7:    equ    %10000000
 5807 5795i         0000 0100   mCAN0RXTSR_TSR8:    equ    %100000000
 5808 5796i         0000 0200   mCAN0RXTSR_TSR9:    equ    %1000000000
 5809 5797i         0000 0400   mCAN0RXTSR_TSR10:   equ    %10000000000
 5810 5798i         0000 0800   mCAN0RXTSR_TSR11:   equ    %100000000000
 5811 5799i         0000 1000   mCAN0RXTSR_TSR12:   equ    %1000000000000
 5812 5800i         0000 2000   mCAN0RXTSR_TSR13:   equ    %10000000000000
 5813 5801i         0000 4000   mCAN0RXTSR_TSR14:   equ    %100000000000000
 5814 5802i         0000 8000   mCAN0RXTSR_TSR15:   equ    %1000000000000000
 5815 5803i                     
 5816 5804i                     
 5817 5805i                     ;*** CAN0RXTSRH - MSCAN 0 Receive Time Stamp Register High; 0x0000016E ***
 5818 5806i         0000 016E   CAN0RXTSRH:         equ    $0000016E                                ;*** CAN0RXTSRH - MSCAN 0 Receive Time Stamp Register High; 0x00
 5819 5807i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5820 5808i         0000 0000   CAN0RXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
 5821 5809i         0000 0001   CAN0RXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
 5822 5810i         0000 0002   CAN0RXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
 5823 5811i         0000 0003   CAN0RXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
 5824 5812i         0000 0004   CAN0RXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5825 5813i         0000 0005   CAN0RXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
 5826 5814i         0000 0006   CAN0RXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14
 5827 5815i         0000 0007   CAN0RXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
 5828 5816i                     ; bit position masks
 5829 5817i         0000 0001   mCAN0RXTSRH_TSR8:   equ    %00000001
 5830 5818i         0000 0002   mCAN0RXTSRH_TSR9:   equ    %00000010
 5831 5819i         0000 0004   mCAN0RXTSRH_TSR10:  equ    %00000100
 5832 5820i         0000 0008   mCAN0RXTSRH_TSR11:  equ    %00001000
 5833 5821i         0000 0010   mCAN0RXTSRH_TSR12:  equ    %00010000
 5834 5822i         0000 0020   mCAN0RXTSRH_TSR13:  equ    %00100000
 5835 5823i         0000 0040   mCAN0RXTSRH_TSR14:  equ    %01000000
 5836 5824i         0000 0080   mCAN0RXTSRH_TSR15:  equ    %10000000
 5837 5825i                     
 5838 5826i                     
 5839 5827i                     ;*** CAN0RXTSRL - MSCAN 0 Receive Time Stamp Register Low; 0x0000016F ***
 5840 5828i         0000 016F   CAN0RXTSRL:         equ    $0000016F                                ;*** CAN0RXTSRL - MSCAN 0 Receive Time Stamp Register Low; 0x000
 5841 5829i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5842 5830i         0000 0000   CAN0RXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
 5843 5831i         0000 0001   CAN0RXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
 5844 5832i         0000 0002   CAN0RXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
 5845 5833i         0000 0003   CAN0RXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
 5846 5834i         0000 0004   CAN0RXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
 5847 5835i         0000 0005   CAN0RXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
 5848 5836i         0000 0006   CAN0RXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
 5849 5837i         0000 0007   CAN0RXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
 5850 5838i                     ; bit position masks
 5851 5839i         0000 0001   mCAN0RXTSRL_TSR0:   equ    %00000001
 5852 5840i         0000 0002   mCAN0RXTSRL_TSR1:   equ    %00000010
 5853 5841i         0000 0004   mCAN0RXTSRL_TSR2:   equ    %00000100
 5854 5842i         0000 0008   mCAN0RXTSRL_TSR3:   equ    %00001000
 5855 5843i         0000 0010   mCAN0RXTSRL_TSR4:   equ    %00010000
 5856 5844i         0000 0020   mCAN0RXTSRL_TSR5:   equ    %00100000
 5857 5845i         0000 0040   mCAN0RXTSRL_TSR6:   equ    %01000000
 5858 5846i         0000 0080   mCAN0RXTSRL_TSR7:   equ    %10000000
 5859 5847i                     
 5860 5848i                     
 5861 5849i                     ;*** CAN0TXIDR0 - MSCAN 0 Transmit Identifier Register 0; 0x00000170 ***
 5862 5850i         0000 0170   CAN0TXIDR0:         equ    $00000170                                ;*** CAN0TXIDR0 - MSCAN 0 Transmit Identifier Register 0; 0x0000
 5863 5851i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5864 5852i         0000 0000   CAN0TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
 5865 5853i         0000 0001   CAN0TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
 5866 5854i         0000 0002   CAN0TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
 5867 5855i         0000 0003   CAN0TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
 5868 5856i         0000 0004   CAN0TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
 5869 5857i         0000 0005   CAN0TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
 5870 5858i         0000 0006   CAN0TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
 5871 5859i         0000 0007   CAN0TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
 5872 5860i                     ; bit position masks
 5873 5861i         0000 0001   mCAN0TXIDR0_ID21:   equ    %00000001
 5874 5862i         0000 0002   mCAN0TXIDR0_ID22:   equ    %00000010
 5875 5863i         0000 0004   mCAN0TXIDR0_ID23:   equ    %00000100
 5876 5864i         0000 0008   mCAN0TXIDR0_ID24:   equ    %00001000
 5877 5865i         0000 0010   mCAN0TXIDR0_ID25:   equ    %00010000
 5878 5866i         0000 0020   mCAN0TXIDR0_ID26:   equ    %00100000
 5879 5867i         0000 0040   mCAN0TXIDR0_ID27:   equ    %01000000
 5880 5868i         0000 0080   mCAN0TXIDR0_ID28:   equ    %10000000
 5881 5869i                     
 5882 5870i                     
 5883 5871i                     ;*** CAN0TXIDR1 - MSCAN 0 Transmit Identifier Register 1; 0x00000171 ***
 5884 5872i         0000 0171   CAN0TXIDR1:         equ    $00000171                                ;*** CAN0TXIDR1 - MSCAN 0 Transmit Identifier Register 1; 0x0000
 5885 5873i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5886 5874i         0000 0000   CAN0TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
 5887 5875i         0000 0001   CAN0TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
 5888 5876i         0000 0002   CAN0TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5889 5877i         0000 0003   CAN0TXIDR1_IDE:     equ    3                                         ; ID Extended
 5890 5878i         0000 0004   CAN0TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
 5891 5879i         0000 0005   CAN0TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
 5892 5880i         0000 0006   CAN0TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
 5893 5881i         0000 0007   CAN0TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
 5894 5882i                     ; bit position masks
 5895 5883i         0000 0001   mCAN0TXIDR1_ID15:   equ    %00000001
 5896 5884i         0000 0002   mCAN0TXIDR1_ID16:   equ    %00000010
 5897 5885i         0000 0004   mCAN0TXIDR1_ID17:   equ    %00000100
 5898 5886i         0000 0008   mCAN0TXIDR1_IDE:    equ    %00001000
 5899 5887i         0000 0010   mCAN0TXIDR1_SRR:    equ    %00010000
 5900 5888i         0000 0020   mCAN0TXIDR1_ID18:   equ    %00100000
 5901 5889i         0000 0040   mCAN0TXIDR1_ID19:   equ    %01000000
 5902 5890i         0000 0080   mCAN0TXIDR1_ID20:   equ    %10000000
 5903 5891i                     
 5904 5892i                     
 5905 5893i                     ;*** CAN0TXIDR2 - MSCAN 0 Transmit Identifier Register 2; 0x00000172 ***
 5906 5894i         0000 0172   CAN0TXIDR2:         equ    $00000172                                ;*** CAN0TXIDR2 - MSCAN 0 Transmit Identifier Register 2; 0x0000
 5907 5895i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5908 5896i         0000 0000   CAN0TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
 5909 5897i         0000 0001   CAN0TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
 5910 5898i         0000 0002   CAN0TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
 5911 5899i         0000 0003   CAN0TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
 5912 5900i         0000 0004   CAN0TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
 5913 5901i         0000 0005   CAN0TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
 5914 5902i         0000 0006   CAN0TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
 5915 5903i         0000 0007   CAN0TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
 5916 5904i                     ; bit position masks
 5917 5905i         0000 0001   mCAN0TXIDR2_ID7:    equ    %00000001
 5918 5906i         0000 0002   mCAN0TXIDR2_ID8:    equ    %00000010
 5919 5907i         0000 0004   mCAN0TXIDR2_ID9:    equ    %00000100
 5920 5908i         0000 0008   mCAN0TXIDR2_ID10:   equ    %00001000
 5921 5909i         0000 0010   mCAN0TXIDR2_ID11:   equ    %00010000
 5922 5910i         0000 0020   mCAN0TXIDR2_ID12:   equ    %00100000
 5923 5911i         0000 0040   mCAN0TXIDR2_ID13:   equ    %01000000
 5924 5912i         0000 0080   mCAN0TXIDR2_ID14:   equ    %10000000
 5925 5913i                     
 5926 5914i                     
 5927 5915i                     ;*** CAN0TXIDR3 - MSCAN 0 Transmit Identifier Register 3; 0x00000173 ***
 5928 5916i         0000 0173   CAN0TXIDR3:         equ    $00000173                                ;*** CAN0TXIDR3 - MSCAN 0 Transmit Identifier Register 3; 0x0000
 5929 5917i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5930 5918i         0000 0000   CAN0TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
 5931 5919i         0000 0001   CAN0TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
 5932 5920i         0000 0002   CAN0TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
 5933 5921i         0000 0003   CAN0TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
 5934 5922i         0000 0004   CAN0TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
 5935 5923i         0000 0005   CAN0TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
 5936 5924i         0000 0006   CAN0TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
 5937 5925i         0000 0007   CAN0TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
 5938 5926i                     ; bit position masks
 5939 5927i         0000 0001   mCAN0TXIDR3_RTR:    equ    %00000001
 5940 5928i         0000 0002   mCAN0TXIDR3_ID0:    equ    %00000010
 5941 5929i         0000 0004   mCAN0TXIDR3_ID1:    equ    %00000100
 5942 5930i         0000 0008   mCAN0TXIDR3_ID2:    equ    %00001000
 5943 5931i         0000 0010   mCAN0TXIDR3_ID3:    equ    %00010000
 5944 5932i         0000 0020   mCAN0TXIDR3_ID4:    equ    %00100000
 5945 5933i         0000 0040   mCAN0TXIDR3_ID5:    equ    %01000000
 5946 5934i         0000 0080   mCAN0TXIDR3_ID6:    equ    %10000000
 5947 5935i                     
 5948 5936i                     
 5949 5937i                     ;*** CAN0TXDSR0 - MSCAN 0 Transmit Data Segment Register 0; 0x00000174 ***
 5950 5938i         0000 0174   CAN0TXDSR0:         equ    $00000174                                ;*** CAN0TXDSR0 - MSCAN 0 Transmit Data Segment Register 0; 0x00
 5951 5939i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5952 5940i         0000 0000   CAN0TXDSR0_DB0:     equ    0                                         ; Data Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 5953 5941i         0000 0001   CAN0TXDSR0_DB1:     equ    1                                         ; Data Bit 1
 5954 5942i         0000 0002   CAN0TXDSR0_DB2:     equ    2                                         ; Data Bit 2
 5955 5943i         0000 0003   CAN0TXDSR0_DB3:     equ    3                                         ; Data Bit 3
 5956 5944i         0000 0004   CAN0TXDSR0_DB4:     equ    4                                         ; Data Bit 4
 5957 5945i         0000 0005   CAN0TXDSR0_DB5:     equ    5                                         ; Data Bit 5
 5958 5946i         0000 0006   CAN0TXDSR0_DB6:     equ    6                                         ; Data Bit 6
 5959 5947i         0000 0007   CAN0TXDSR0_DB7:     equ    7                                         ; Data Bit 7
 5960 5948i                     ; bit position masks
 5961 5949i         0000 0001   mCAN0TXDSR0_DB0:    equ    %00000001
 5962 5950i         0000 0002   mCAN0TXDSR0_DB1:    equ    %00000010
 5963 5951i         0000 0004   mCAN0TXDSR0_DB2:    equ    %00000100
 5964 5952i         0000 0008   mCAN0TXDSR0_DB3:    equ    %00001000
 5965 5953i         0000 0010   mCAN0TXDSR0_DB4:    equ    %00010000
 5966 5954i         0000 0020   mCAN0TXDSR0_DB5:    equ    %00100000
 5967 5955i         0000 0040   mCAN0TXDSR0_DB6:    equ    %01000000
 5968 5956i         0000 0080   mCAN0TXDSR0_DB7:    equ    %10000000
 5969 5957i                     
 5970 5958i                     
 5971 5959i                     ;*** CAN0TXDSR1 - MSCAN 0 Transmit Data Segment Register 1; 0x00000175 ***
 5972 5960i         0000 0175   CAN0TXDSR1:         equ    $00000175                                ;*** CAN0TXDSR1 - MSCAN 0 Transmit Data Segment Register 1; 0x00
 5973 5961i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5974 5962i         0000 0000   CAN0TXDSR1_DB0:     equ    0                                         ; Data Bit 0
 5975 5963i         0000 0001   CAN0TXDSR1_DB1:     equ    1                                         ; Data Bit 1
 5976 5964i         0000 0002   CAN0TXDSR1_DB2:     equ    2                                         ; Data Bit 2
 5977 5965i         0000 0003   CAN0TXDSR1_DB3:     equ    3                                         ; Data Bit 3
 5978 5966i         0000 0004   CAN0TXDSR1_DB4:     equ    4                                         ; Data Bit 4
 5979 5967i         0000 0005   CAN0TXDSR1_DB5:     equ    5                                         ; Data Bit 5
 5980 5968i         0000 0006   CAN0TXDSR1_DB6:     equ    6                                         ; Data Bit 6
 5981 5969i         0000 0007   CAN0TXDSR1_DB7:     equ    7                                         ; Data Bit 7
 5982 5970i                     ; bit position masks
 5983 5971i         0000 0001   mCAN0TXDSR1_DB0:    equ    %00000001
 5984 5972i         0000 0002   mCAN0TXDSR1_DB1:    equ    %00000010
 5985 5973i         0000 0004   mCAN0TXDSR1_DB2:    equ    %00000100
 5986 5974i         0000 0008   mCAN0TXDSR1_DB3:    equ    %00001000
 5987 5975i         0000 0010   mCAN0TXDSR1_DB4:    equ    %00010000
 5988 5976i         0000 0020   mCAN0TXDSR1_DB5:    equ    %00100000
 5989 5977i         0000 0040   mCAN0TXDSR1_DB6:    equ    %01000000
 5990 5978i         0000 0080   mCAN0TXDSR1_DB7:    equ    %10000000
 5991 5979i                     
 5992 5980i                     
 5993 5981i                     ;*** CAN0TXDSR2 - MSCAN 0 Transmit Data Segment Register 2; 0x00000176 ***
 5994 5982i         0000 0176   CAN0TXDSR2:         equ    $00000176                                ;*** CAN0TXDSR2 - MSCAN 0 Transmit Data Segment Register 2; 0x00
 5995 5983i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 5996 5984i         0000 0000   CAN0TXDSR2_DB0:     equ    0                                         ; Data Bit 0
 5997 5985i         0000 0001   CAN0TXDSR2_DB1:     equ    1                                         ; Data Bit 1
 5998 5986i         0000 0002   CAN0TXDSR2_DB2:     equ    2                                         ; Data Bit 2
 5999 5987i         0000 0003   CAN0TXDSR2_DB3:     equ    3                                         ; Data Bit 3
 6000 5988i         0000 0004   CAN0TXDSR2_DB4:     equ    4                                         ; Data Bit 4
 6001 5989i         0000 0005   CAN0TXDSR2_DB5:     equ    5                                         ; Data Bit 5
 6002 5990i         0000 0006   CAN0TXDSR2_DB6:     equ    6                                         ; Data Bit 6
 6003 5991i         0000 0007   CAN0TXDSR2_DB7:     equ    7                                         ; Data Bit 7
 6004 5992i                     ; bit position masks
 6005 5993i         0000 0001   mCAN0TXDSR2_DB0:    equ    %00000001
 6006 5994i         0000 0002   mCAN0TXDSR2_DB1:    equ    %00000010
 6007 5995i         0000 0004   mCAN0TXDSR2_DB2:    equ    %00000100
 6008 5996i         0000 0008   mCAN0TXDSR2_DB3:    equ    %00001000
 6009 5997i         0000 0010   mCAN0TXDSR2_DB4:    equ    %00010000
 6010 5998i         0000 0020   mCAN0TXDSR2_DB5:    equ    %00100000
 6011 5999i         0000 0040   mCAN0TXDSR2_DB6:    equ    %01000000
 6012 6000i         0000 0080   mCAN0TXDSR2_DB7:    equ    %10000000
 6013 6001i                     
 6014 6002i                     
 6015 6003i                     ;*** CAN0TXDSR3 - MSCAN 0 Transmit Data Segment Register 3; 0x00000177 ***
 6016 6004i         0000 0177   CAN0TXDSR3:         equ    $00000177                                ;*** CAN0TXDSR3 - MSCAN 0 Transmit Data Segment Register 3; 0x00

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6017 6005i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6018 6006i         0000 0000   CAN0TXDSR3_DB0:     equ    0                                         ; Data Bit 0
 6019 6007i         0000 0001   CAN0TXDSR3_DB1:     equ    1                                         ; Data Bit 1
 6020 6008i         0000 0002   CAN0TXDSR3_DB2:     equ    2                                         ; Data Bit 2
 6021 6009i         0000 0003   CAN0TXDSR3_DB3:     equ    3                                         ; Data Bit 3
 6022 6010i         0000 0004   CAN0TXDSR3_DB4:     equ    4                                         ; Data Bit 4
 6023 6011i         0000 0005   CAN0TXDSR3_DB5:     equ    5                                         ; Data Bit 5
 6024 6012i         0000 0006   CAN0TXDSR3_DB6:     equ    6                                         ; Data Bit 6
 6025 6013i         0000 0007   CAN0TXDSR3_DB7:     equ    7                                         ; Data Bit 7
 6026 6014i                     ; bit position masks
 6027 6015i         0000 0001   mCAN0TXDSR3_DB0:    equ    %00000001
 6028 6016i         0000 0002   mCAN0TXDSR3_DB1:    equ    %00000010
 6029 6017i         0000 0004   mCAN0TXDSR3_DB2:    equ    %00000100
 6030 6018i         0000 0008   mCAN0TXDSR3_DB3:    equ    %00001000
 6031 6019i         0000 0010   mCAN0TXDSR3_DB4:    equ    %00010000
 6032 6020i         0000 0020   mCAN0TXDSR3_DB5:    equ    %00100000
 6033 6021i         0000 0040   mCAN0TXDSR3_DB6:    equ    %01000000
 6034 6022i         0000 0080   mCAN0TXDSR3_DB7:    equ    %10000000
 6035 6023i                     
 6036 6024i                     
 6037 6025i                     ;*** CAN0TXDSR4 - MSCAN 0 Transmit Data Segment Register 4; 0x00000178 ***
 6038 6026i         0000 0178   CAN0TXDSR4:         equ    $00000178                                ;*** CAN0TXDSR4 - MSCAN 0 Transmit Data Segment Register 4; 0x00
 6039 6027i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6040 6028i         0000 0000   CAN0TXDSR4_DB0:     equ    0                                         ; Data Bit 0
 6041 6029i         0000 0001   CAN0TXDSR4_DB1:     equ    1                                         ; Data Bit 1
 6042 6030i         0000 0002   CAN0TXDSR4_DB2:     equ    2                                         ; Data Bit 2
 6043 6031i         0000 0003   CAN0TXDSR4_DB3:     equ    3                                         ; Data Bit 3
 6044 6032i         0000 0004   CAN0TXDSR4_DB4:     equ    4                                         ; Data Bit 4
 6045 6033i         0000 0005   CAN0TXDSR4_DB5:     equ    5                                         ; Data Bit 5
 6046 6034i         0000 0006   CAN0TXDSR4_DB6:     equ    6                                         ; Data Bit 6
 6047 6035i         0000 0007   CAN0TXDSR4_DB7:     equ    7                                         ; Data Bit 7
 6048 6036i                     ; bit position masks
 6049 6037i         0000 0001   mCAN0TXDSR4_DB0:    equ    %00000001
 6050 6038i         0000 0002   mCAN0TXDSR4_DB1:    equ    %00000010
 6051 6039i         0000 0004   mCAN0TXDSR4_DB2:    equ    %00000100
 6052 6040i         0000 0008   mCAN0TXDSR4_DB3:    equ    %00001000
 6053 6041i         0000 0010   mCAN0TXDSR4_DB4:    equ    %00010000
 6054 6042i         0000 0020   mCAN0TXDSR4_DB5:    equ    %00100000
 6055 6043i         0000 0040   mCAN0TXDSR4_DB6:    equ    %01000000
 6056 6044i         0000 0080   mCAN0TXDSR4_DB7:    equ    %10000000
 6057 6045i                     
 6058 6046i                     
 6059 6047i                     ;*** CAN0TXDSR5 - MSCAN 0 Transmit Data Segment Register 5; 0x00000179 ***
 6060 6048i         0000 0179   CAN0TXDSR5:         equ    $00000179                                ;*** CAN0TXDSR5 - MSCAN 0 Transmit Data Segment Register 5; 0x00
 6061 6049i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6062 6050i         0000 0000   CAN0TXDSR5_DB0:     equ    0                                         ; Data Bit 0
 6063 6051i         0000 0001   CAN0TXDSR5_DB1:     equ    1                                         ; Data Bit 1
 6064 6052i         0000 0002   CAN0TXDSR5_DB2:     equ    2                                         ; Data Bit 2
 6065 6053i         0000 0003   CAN0TXDSR5_DB3:     equ    3                                         ; Data Bit 3
 6066 6054i         0000 0004   CAN0TXDSR5_DB4:     equ    4                                         ; Data Bit 4
 6067 6055i         0000 0005   CAN0TXDSR5_DB5:     equ    5                                         ; Data Bit 5
 6068 6056i         0000 0006   CAN0TXDSR5_DB6:     equ    6                                         ; Data Bit 6
 6069 6057i         0000 0007   CAN0TXDSR5_DB7:     equ    7                                         ; Data Bit 7
 6070 6058i                     ; bit position masks
 6071 6059i         0000 0001   mCAN0TXDSR5_DB0:    equ    %00000001
 6072 6060i         0000 0002   mCAN0TXDSR5_DB1:    equ    %00000010
 6073 6061i         0000 0004   mCAN0TXDSR5_DB2:    equ    %00000100
 6074 6062i         0000 0008   mCAN0TXDSR5_DB3:    equ    %00001000
 6075 6063i         0000 0010   mCAN0TXDSR5_DB4:    equ    %00010000
 6076 6064i         0000 0020   mCAN0TXDSR5_DB5:    equ    %00100000
 6077 6065i         0000 0040   mCAN0TXDSR5_DB6:    equ    %01000000
 6078 6066i         0000 0080   mCAN0TXDSR5_DB7:    equ    %10000000
 6079 6067i                     
 6080 6068i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6081 6069i                     ;*** CAN0TXDSR6 - MSCAN 0 Transmit Data Segment Register 6; 0x0000017A ***
 6082 6070i         0000 017A   CAN0TXDSR6:         equ    $0000017A                                ;*** CAN0TXDSR6 - MSCAN 0 Transmit Data Segment Register 6; 0x00
 6083 6071i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6084 6072i         0000 0000   CAN0TXDSR6_DB0:     equ    0                                         ; Data Bit 0
 6085 6073i         0000 0001   CAN0TXDSR6_DB1:     equ    1                                         ; Data Bit 1
 6086 6074i         0000 0002   CAN0TXDSR6_DB2:     equ    2                                         ; Data Bit 2
 6087 6075i         0000 0003   CAN0TXDSR6_DB3:     equ    3                                         ; Data Bit 3
 6088 6076i         0000 0004   CAN0TXDSR6_DB4:     equ    4                                         ; Data Bit 4
 6089 6077i         0000 0005   CAN0TXDSR6_DB5:     equ    5                                         ; Data Bit 5
 6090 6078i         0000 0006   CAN0TXDSR6_DB6:     equ    6                                         ; Data Bit 6
 6091 6079i         0000 0007   CAN0TXDSR6_DB7:     equ    7                                         ; Data Bit 7
 6092 6080i                     ; bit position masks
 6093 6081i         0000 0001   mCAN0TXDSR6_DB0:    equ    %00000001
 6094 6082i         0000 0002   mCAN0TXDSR6_DB1:    equ    %00000010
 6095 6083i         0000 0004   mCAN0TXDSR6_DB2:    equ    %00000100
 6096 6084i         0000 0008   mCAN0TXDSR6_DB3:    equ    %00001000
 6097 6085i         0000 0010   mCAN0TXDSR6_DB4:    equ    %00010000
 6098 6086i         0000 0020   mCAN0TXDSR6_DB5:    equ    %00100000
 6099 6087i         0000 0040   mCAN0TXDSR6_DB6:    equ    %01000000
 6100 6088i         0000 0080   mCAN0TXDSR6_DB7:    equ    %10000000
 6101 6089i                     
 6102 6090i                     
 6103 6091i                     ;*** CAN0TXDSR7 - MSCAN 0 Transmit Data Segment Register 7; 0x0000017B ***
 6104 6092i         0000 017B   CAN0TXDSR7:         equ    $0000017B                                ;*** CAN0TXDSR7 - MSCAN 0 Transmit Data Segment Register 7; 0x00
 6105 6093i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6106 6094i         0000 0000   CAN0TXDSR7_DB0:     equ    0                                         ; Data Bit 0
 6107 6095i         0000 0001   CAN0TXDSR7_DB1:     equ    1                                         ; Data Bit 1
 6108 6096i         0000 0002   CAN0TXDSR7_DB2:     equ    2                                         ; Data Bit 2
 6109 6097i         0000 0003   CAN0TXDSR7_DB3:     equ    3                                         ; Data Bit 3
 6110 6098i         0000 0004   CAN0TXDSR7_DB4:     equ    4                                         ; Data Bit 4
 6111 6099i         0000 0005   CAN0TXDSR7_DB5:     equ    5                                         ; Data Bit 5
 6112 6100i         0000 0006   CAN0TXDSR7_DB6:     equ    6                                         ; Data Bit 6
 6113 6101i         0000 0007   CAN0TXDSR7_DB7:     equ    7                                         ; Data Bit 7
 6114 6102i                     ; bit position masks
 6115 6103i         0000 0001   mCAN0TXDSR7_DB0:    equ    %00000001
 6116 6104i         0000 0002   mCAN0TXDSR7_DB1:    equ    %00000010
 6117 6105i         0000 0004   mCAN0TXDSR7_DB2:    equ    %00000100
 6118 6106i         0000 0008   mCAN0TXDSR7_DB3:    equ    %00001000
 6119 6107i         0000 0010   mCAN0TXDSR7_DB4:    equ    %00010000
 6120 6108i         0000 0020   mCAN0TXDSR7_DB5:    equ    %00100000
 6121 6109i         0000 0040   mCAN0TXDSR7_DB6:    equ    %01000000
 6122 6110i         0000 0080   mCAN0TXDSR7_DB7:    equ    %10000000
 6123 6111i                     
 6124 6112i                     
 6125 6113i                     ;*** CAN0TXDLR - MSCAN 0 Transmit Data Length Register; 0x0000017C ***
 6126 6114i         0000 017C   CAN0TXDLR:          equ    $0000017C                                ;*** CAN0TXDLR - MSCAN 0 Transmit Data Length Register; 0x000001
 6127 6115i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6128 6116i         0000 0000   CAN0TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
 6129 6117i         0000 0001   CAN0TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
 6130 6118i         0000 0002   CAN0TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
 6131 6119i         0000 0003   CAN0TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
 6132 6120i                     ; bit position masks
 6133 6121i         0000 0001   mCAN0TXDLR_DLC0:    equ    %00000001
 6134 6122i         0000 0002   mCAN0TXDLR_DLC1:    equ    %00000010
 6135 6123i         0000 0004   mCAN0TXDLR_DLC2:    equ    %00000100
 6136 6124i         0000 0008   mCAN0TXDLR_DLC3:    equ    %00001000
 6137 6125i                     
 6138 6126i                     
 6139 6127i                     ;*** CAN0TXTBPR - MSCAN 0 Transmit Buffer Priority; 0x0000017D ***
 6140 6128i         0000 017D   CAN0TXTBPR:         equ    $0000017D                                ;*** CAN0TXTBPR - MSCAN 0 Transmit Buffer Priority; 0x0000017D *
 6141 6129i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6142 6130i         0000 0000   CAN0TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
 6143 6131i         0000 0001   CAN0TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
 6144 6132i         0000 0002   CAN0TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6145 6133i         0000 0003   CAN0TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
 6146 6134i         0000 0004   CAN0TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
 6147 6135i         0000 0005   CAN0TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
 6148 6136i         0000 0006   CAN0TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
 6149 6137i         0000 0007   CAN0TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
 6150 6138i                     ; bit position masks
 6151 6139i         0000 0001   mCAN0TXTBPR_PRIO0:  equ    %00000001
 6152 6140i         0000 0002   mCAN0TXTBPR_PRIO1:  equ    %00000010
 6153 6141i         0000 0004   mCAN0TXTBPR_PRIO2:  equ    %00000100
 6154 6142i         0000 0008   mCAN0TXTBPR_PRIO3:  equ    %00001000
 6155 6143i         0000 0010   mCAN0TXTBPR_PRIO4:  equ    %00010000
 6156 6144i         0000 0020   mCAN0TXTBPR_PRIO5:  equ    %00100000
 6157 6145i         0000 0040   mCAN0TXTBPR_PRIO6:  equ    %01000000
 6158 6146i         0000 0080   mCAN0TXTBPR_PRIO7:  equ    %10000000
 6159 6147i                     
 6160 6148i                     
 6161 6149i                     ;*** CAN0TXTSR - MSCAN 0 Transmit Time Stamp Register; 0x0000017E ***
 6162 6150i         0000 017E   CAN0TXTSR:          equ    $0000017E                                ;*** CAN0TXTSR - MSCAN 0 Transmit Time Stamp Register; 0x0000017
 6163 6151i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6164 6152i         0000 0000   CAN0TXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
 6165 6153i         0000 0001   CAN0TXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
 6166 6154i         0000 0002   CAN0TXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
 6167 6155i         0000 0003   CAN0TXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
 6168 6156i         0000 0004   CAN0TXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
 6169 6157i         0000 0005   CAN0TXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
 6170 6158i         0000 0006   CAN0TXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
 6171 6159i         0000 0007   CAN0TXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
 6172 6160i         0000 0008   CAN0TXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
 6173 6161i         0000 0009   CAN0TXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
 6174 6162i         0000 000A   CAN0TXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
 6175 6163i         0000 000B   CAN0TXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
 6176 6164i         0000 000C   CAN0TXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
 6177 6165i         0000 000D   CAN0TXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
 6178 6166i         0000 000E   CAN0TXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
 6179 6167i         0000 000F   CAN0TXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
 6180 6168i                     ; bit position masks
 6181 6169i         0000 0001   mCAN0TXTSR_TSR0:    equ    %00000001
 6182 6170i         0000 0002   mCAN0TXTSR_TSR1:    equ    %00000010
 6183 6171i         0000 0004   mCAN0TXTSR_TSR2:    equ    %00000100
 6184 6172i         0000 0008   mCAN0TXTSR_TSR3:    equ    %00001000
 6185 6173i         0000 0010   mCAN0TXTSR_TSR4:    equ    %00010000
 6186 6174i         0000 0020   mCAN0TXTSR_TSR5:    equ    %00100000
 6187 6175i         0000 0040   mCAN0TXTSR_TSR6:    equ    %01000000
 6188 6176i         0000 0080   mCAN0TXTSR_TSR7:    equ    %10000000
 6189 6177i         0000 0100   mCAN0TXTSR_TSR8:    equ    %100000000
 6190 6178i         0000 0200   mCAN0TXTSR_TSR9:    equ    %1000000000
 6191 6179i         0000 0400   mCAN0TXTSR_TSR10:   equ    %10000000000
 6192 6180i         0000 0800   mCAN0TXTSR_TSR11:   equ    %100000000000
 6193 6181i         0000 1000   mCAN0TXTSR_TSR12:   equ    %1000000000000
 6194 6182i         0000 2000   mCAN0TXTSR_TSR13:   equ    %10000000000000
 6195 6183i         0000 4000   mCAN0TXTSR_TSR14:   equ    %100000000000000
 6196 6184i         0000 8000   mCAN0TXTSR_TSR15:   equ    %1000000000000000
 6197 6185i                     
 6198 6186i                     
 6199 6187i                     ;*** CAN0TXTSRH - MSCAN 0 Transmit Time Stamp Register High; 0x0000017E ***
 6200 6188i         0000 017E   CAN0TXTSRH:         equ    $0000017E                                ;*** CAN0TXTSRH - MSCAN 0 Transmit Time Stamp Register High; 0x0
 6201 6189i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6202 6190i         0000 0000   CAN0TXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
 6203 6191i         0000 0001   CAN0TXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
 6204 6192i         0000 0002   CAN0TXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
 6205 6193i         0000 0003   CAN0TXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
 6206 6194i         0000 0004   CAN0TXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12
 6207 6195i         0000 0005   CAN0TXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
 6208 6196i         0000 0006   CAN0TXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6209 6197i         0000 0007   CAN0TXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
 6210 6198i                     ; bit position masks
 6211 6199i         0000 0001   mCAN0TXTSRH_TSR8:   equ    %00000001
 6212 6200i         0000 0002   mCAN0TXTSRH_TSR9:   equ    %00000010
 6213 6201i         0000 0004   mCAN0TXTSRH_TSR10:  equ    %00000100
 6214 6202i         0000 0008   mCAN0TXTSRH_TSR11:  equ    %00001000
 6215 6203i         0000 0010   mCAN0TXTSRH_TSR12:  equ    %00010000
 6216 6204i         0000 0020   mCAN0TXTSRH_TSR13:  equ    %00100000
 6217 6205i         0000 0040   mCAN0TXTSRH_TSR14:  equ    %01000000
 6218 6206i         0000 0080   mCAN0TXTSRH_TSR15:  equ    %10000000
 6219 6207i                     
 6220 6208i                     
 6221 6209i                     ;*** CAN0TXTSRL - MSCAN 0 Transmit Time Stamp Register Low; 0x0000017F ***
 6222 6210i         0000 017F   CAN0TXTSRL:         equ    $0000017F                                ;*** CAN0TXTSRL - MSCAN 0 Transmit Time Stamp Register Low; 0x00
 6223 6211i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6224 6212i         0000 0000   CAN0TXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
 6225 6213i         0000 0001   CAN0TXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
 6226 6214i         0000 0002   CAN0TXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
 6227 6215i         0000 0003   CAN0TXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
 6228 6216i         0000 0004   CAN0TXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
 6229 6217i         0000 0005   CAN0TXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
 6230 6218i         0000 0006   CAN0TXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
 6231 6219i         0000 0007   CAN0TXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
 6232 6220i                     ; bit position masks
 6233 6221i         0000 0001   mCAN0TXTSRL_TSR0:   equ    %00000001
 6234 6222i         0000 0002   mCAN0TXTSRL_TSR1:   equ    %00000010
 6235 6223i         0000 0004   mCAN0TXTSRL_TSR2:   equ    %00000100
 6236 6224i         0000 0008   mCAN0TXTSRL_TSR3:   equ    %00001000
 6237 6225i         0000 0010   mCAN0TXTSRL_TSR4:   equ    %00010000
 6238 6226i         0000 0020   mCAN0TXTSRL_TSR5:   equ    %00100000
 6239 6227i         0000 0040   mCAN0TXTSRL_TSR6:   equ    %01000000
 6240 6228i         0000 0080   mCAN0TXTSRL_TSR7:   equ    %10000000
 6241 6229i                     
 6242 6230i                     
 6243 6231i                     ;*** CAN1CTL0 - MSCAN 1 Control 0 Register; 0x00000180 ***
 6244 6232i         0000 0180   CAN1CTL0:           equ    $00000180                                ;*** CAN1CTL0 - MSCAN 1 Control 0 Register; 0x00000180 ***
 6245 6233i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6246 6234i         0000 0000   CAN1CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
 6247 6235i         0000 0001   CAN1CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
 6248 6236i         0000 0002   CAN1CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
 6249 6237i         0000 0003   CAN1CTL0_TIME:      equ    3                                         ; Timer Enable
 6250 6238i         0000 0004   CAN1CTL0_SYNCH:     equ    4                                         ; Synchronized Status
 6251 6239i         0000 0005   CAN1CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
 6252 6240i         0000 0006   CAN1CTL0_RXACT:     equ    6                                         ; Receiver Active Status
 6253 6241i         0000 0007   CAN1CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
 6254 6242i                     ; bit position masks
 6255 6243i         0000 0001   mCAN1CTL0_INITRQ:   equ    %00000001
 6256 6244i         0000 0002   mCAN1CTL0_SLPRQ:    equ    %00000010
 6257 6245i         0000 0004   mCAN1CTL0_WUPE:     equ    %00000100
 6258 6246i         0000 0008   mCAN1CTL0_TIME:     equ    %00001000
 6259 6247i         0000 0010   mCAN1CTL0_SYNCH:    equ    %00010000
 6260 6248i         0000 0020   mCAN1CTL0_CSWAI:    equ    %00100000
 6261 6249i         0000 0040   mCAN1CTL0_RXACT:    equ    %01000000
 6262 6250i         0000 0080   mCAN1CTL0_RXFRM:    equ    %10000000
 6263 6251i                     
 6264 6252i                     
 6265 6253i                     ;*** CAN1CTL1 - MSCAN 1 Control 1 Register; 0x00000181 ***
 6266 6254i         0000 0181   CAN1CTL1:           equ    $00000181                                ;*** CAN1CTL1 - MSCAN 1 Control 1 Register; 0x00000181 ***
 6267 6255i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6268 6256i         0000 0000   CAN1CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
 6269 6257i         0000 0001   CAN1CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
 6270 6258i         0000 0002   CAN1CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
 6271 6259i         0000 0004   CAN1CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
 6272 6260i         0000 0005   CAN1CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6273 6261i         0000 0006   CAN1CTL1_CLKSRC:    equ    6                                         ; MSCAN 1 Clock Source
 6274 6262i         0000 0007   CAN1CTL1_CANE:      equ    7                                         ; MSCAN 1 Enable
 6275 6263i                     ; bit position masks
 6276 6264i         0000 0001   mCAN1CTL1_INITAK:   equ    %00000001
 6277 6265i         0000 0002   mCAN1CTL1_SLPAK:    equ    %00000010
 6278 6266i         0000 0004   mCAN1CTL1_WUPM:     equ    %00000100
 6279 6267i         0000 0010   mCAN1CTL1_LISTEN:   equ    %00010000
 6280 6268i         0000 0020   mCAN1CTL1_LOOPB:    equ    %00100000
 6281 6269i         0000 0040   mCAN1CTL1_CLKSRC:   equ    %01000000
 6282 6270i         0000 0080   mCAN1CTL1_CANE:     equ    %10000000
 6283 6271i                     
 6284 6272i                     
 6285 6273i                     ;*** CAN1BTR0 - MSCAN 1 Bus Timing Register 0; 0x00000182 ***
 6286 6274i         0000 0182   CAN1BTR0:           equ    $00000182                                ;*** CAN1BTR0 - MSCAN 1 Bus Timing Register 0; 0x00000182 ***
 6287 6275i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6288 6276i         0000 0000   CAN1BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
 6289 6277i         0000 0001   CAN1BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
 6290 6278i         0000 0002   CAN1BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
 6291 6279i         0000 0003   CAN1BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
 6292 6280i         0000 0004   CAN1BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
 6293 6281i         0000 0005   CAN1BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
 6294 6282i         0000 0006   CAN1BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
 6295 6283i         0000 0007   CAN1BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
 6296 6284i                     ; bit position masks
 6297 6285i         0000 0001   mCAN1BTR0_BRP0:     equ    %00000001
 6298 6286i         0000 0002   mCAN1BTR0_BRP1:     equ    %00000010
 6299 6287i         0000 0004   mCAN1BTR0_BRP2:     equ    %00000100
 6300 6288i         0000 0008   mCAN1BTR0_BRP3:     equ    %00001000
 6301 6289i         0000 0010   mCAN1BTR0_BRP4:     equ    %00010000
 6302 6290i         0000 0020   mCAN1BTR0_BRP5:     equ    %00100000
 6303 6291i         0000 0040   mCAN1BTR0_SJW0:     equ    %01000000
 6304 6292i         0000 0080   mCAN1BTR0_SJW1:     equ    %10000000
 6305 6293i                     
 6306 6294i                     
 6307 6295i                     ;*** CAN1BTR1 - MSCAN 1 Bus Timing Register 1; 0x00000183 ***
 6308 6296i         0000 0183   CAN1BTR1:           equ    $00000183                                ;*** CAN1BTR1 - MSCAN 1 Bus Timing Register 1; 0x00000183 ***
 6309 6297i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6310 6298i         0000 0000   CAN1BTR1_TSEG10:    equ    0                                         ; Time Segment 10
 6311 6299i         0000 0001   CAN1BTR1_TSEG11:    equ    1                                         ; Time Segment 11
 6312 6300i         0000 0002   CAN1BTR1_TSEG12:    equ    2                                         ; Time Segment 12
 6313 6301i         0000 0003   CAN1BTR1_TSEG13:    equ    3                                         ; Time Segment 13
 6314 6302i         0000 0004   CAN1BTR1_TSEG20:    equ    4                                         ; Time Segment 20
 6315 6303i         0000 0005   CAN1BTR1_TSEG21:    equ    5                                         ; Time Segment 21
 6316 6304i         0000 0006   CAN1BTR1_TSEG22:    equ    6                                         ; Time Segment 22
 6317 6305i         0000 0007   CAN1BTR1_SAMP:      equ    7                                         ; Sampling
 6318 6306i                     ; bit position masks
 6319 6307i         0000 0001   mCAN1BTR1_TSEG10:   equ    %00000001
 6320 6308i         0000 0002   mCAN1BTR1_TSEG11:   equ    %00000010
 6321 6309i         0000 0004   mCAN1BTR1_TSEG12:   equ    %00000100
 6322 6310i         0000 0008   mCAN1BTR1_TSEG13:   equ    %00001000
 6323 6311i         0000 0010   mCAN1BTR1_TSEG20:   equ    %00010000
 6324 6312i         0000 0020   mCAN1BTR1_TSEG21:   equ    %00100000
 6325 6313i         0000 0040   mCAN1BTR1_TSEG22:   equ    %01000000
 6326 6314i         0000 0080   mCAN1BTR1_SAMP:     equ    %10000000
 6327 6315i                     
 6328 6316i                     
 6329 6317i                     ;*** CAN1RFLG - MSCAN 1 Receiver Flag Register; 0x00000184 ***
 6330 6318i         0000 0184   CAN1RFLG:           equ    $00000184                                ;*** CAN1RFLG - MSCAN 1 Receiver Flag Register; 0x00000184 ***
 6331 6319i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6332 6320i         0000 0000   CAN1RFLG_RXF:       equ    0                                         ; Receive Buffer Full
 6333 6321i         0000 0001   CAN1RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
 6334 6322i         0000 0002   CAN1RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
 6335 6323i         0000 0003   CAN1RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
 6336 6324i         0000 0004   CAN1RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6337 6325i         0000 0005   CAN1RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
 6338 6326i         0000 0006   CAN1RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
 6339 6327i         0000 0007   CAN1RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
 6340 6328i                     ; bit position masks
 6341 6329i         0000 0001   mCAN1RFLG_RXF:      equ    %00000001
 6342 6330i         0000 0002   mCAN1RFLG_OVRIF:    equ    %00000010
 6343 6331i         0000 0004   mCAN1RFLG_TSTAT0:   equ    %00000100
 6344 6332i         0000 0008   mCAN1RFLG_TSTAT1:   equ    %00001000
 6345 6333i         0000 0010   mCAN1RFLG_RSTAT0:   equ    %00010000
 6346 6334i         0000 0020   mCAN1RFLG_RSTAT1:   equ    %00100000
 6347 6335i         0000 0040   mCAN1RFLG_CSCIF:    equ    %01000000
 6348 6336i         0000 0080   mCAN1RFLG_WUPIF:    equ    %10000000
 6349 6337i                     
 6350 6338i                     
 6351 6339i                     ;*** CAN1RIER - MSCAN 1 Receiver Interrupt Enable Register; 0x00000185 ***
 6352 6340i         0000 0185   CAN1RIER:           equ    $00000185                                ;*** CAN1RIER - MSCAN 1 Receiver Interrupt Enable Register; 0x00
 6353 6341i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6354 6342i         0000 0000   CAN1RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
 6355 6343i         0000 0001   CAN1RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
 6356 6344i         0000 0002   CAN1RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
 6357 6345i         0000 0003   CAN1RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
 6358 6346i         0000 0004   CAN1RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
 6359 6347i         0000 0005   CAN1RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
 6360 6348i         0000 0006   CAN1RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
 6361 6349i         0000 0007   CAN1RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
 6362 6350i                     ; bit position masks
 6363 6351i         0000 0001   mCAN1RIER_RXFIE:    equ    %00000001
 6364 6352i         0000 0002   mCAN1RIER_OVRIE:    equ    %00000010
 6365 6353i         0000 0004   mCAN1RIER_TSTATE0:  equ    %00000100
 6366 6354i         0000 0008   mCAN1RIER_TSTATE1:  equ    %00001000
 6367 6355i         0000 0010   mCAN1RIER_RSTATE0:  equ    %00010000
 6368 6356i         0000 0020   mCAN1RIER_RSTATE1:  equ    %00100000
 6369 6357i         0000 0040   mCAN1RIER_CSCIE:    equ    %01000000
 6370 6358i         0000 0080   mCAN1RIER_WUPIE:    equ    %10000000
 6371 6359i                     
 6372 6360i                     
 6373 6361i                     ;*** CAN1TFLG - MSCAN 1 Transmitter Flag Register; 0x00000186 ***
 6374 6362i         0000 0186   CAN1TFLG:           equ    $00000186                                ;*** CAN1TFLG - MSCAN 1 Transmitter Flag Register; 0x00000186 **
 6375 6363i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6376 6364i         0000 0000   CAN1TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
 6377 6365i         0000 0001   CAN1TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
 6378 6366i         0000 0002   CAN1TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
 6379 6367i                     ; bit position masks
 6380 6368i         0000 0001   mCAN1TFLG_TXE0:     equ    %00000001
 6381 6369i         0000 0002   mCAN1TFLG_TXE1:     equ    %00000010
 6382 6370i         0000 0004   mCAN1TFLG_TXE2:     equ    %00000100
 6383 6371i                     
 6384 6372i                     
 6385 6373i                     ;*** CAN1TIER - MSCAN 1 Transmitter Interrupt Enable Register; 0x00000187 ***
 6386 6374i         0000 0187   CAN1TIER:           equ    $00000187                                ;*** CAN1TIER - MSCAN 1 Transmitter Interrupt Enable Register; 0
 6387 6375i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6388 6376i         0000 0000   CAN1TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
 6389 6377i         0000 0001   CAN1TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
 6390 6378i         0000 0002   CAN1TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
 6391 6379i                     ; bit position masks
 6392 6380i         0000 0001   mCAN1TIER_TXEIE0:   equ    %00000001
 6393 6381i         0000 0002   mCAN1TIER_TXEIE1:   equ    %00000010
 6394 6382i         0000 0004   mCAN1TIER_TXEIE2:   equ    %00000100
 6395 6383i                     
 6396 6384i                     
 6397 6385i                     ;*** CAN1TARQ - MSCAN 1 Transmitter Message Abort Request; 0x00000188 ***
 6398 6386i         0000 0188   CAN1TARQ:           equ    $00000188                                ;*** CAN1TARQ - MSCAN 1 Transmitter Message Abort Request; 0x000
 6399 6387i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6400 6388i         0000 0000   CAN1TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6401 6389i         0000 0001   CAN1TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
 6402 6390i         0000 0002   CAN1TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
 6403 6391i                     ; bit position masks
 6404 6392i         0000 0001   mCAN1TARQ_ABTRQ0:   equ    %00000001
 6405 6393i         0000 0002   mCAN1TARQ_ABTRQ1:   equ    %00000010
 6406 6394i         0000 0004   mCAN1TARQ_ABTRQ2:   equ    %00000100
 6407 6395i                     
 6408 6396i                     
 6409 6397i                     ;*** CAN1TAAK - MSCAN 1 Transmitter Message Abort Control; 0x00000189 ***
 6410 6398i         0000 0189   CAN1TAAK:           equ    $00000189                                ;*** CAN1TAAK - MSCAN 1 Transmitter Message Abort Control; 0x000
 6411 6399i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6412 6400i         0000 0000   CAN1TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
 6413 6401i         0000 0001   CAN1TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
 6414 6402i         0000 0002   CAN1TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
 6415 6403i                     ; bit position masks
 6416 6404i         0000 0001   mCAN1TAAK_ABTAK0:   equ    %00000001
 6417 6405i         0000 0002   mCAN1TAAK_ABTAK1:   equ    %00000010
 6418 6406i         0000 0004   mCAN1TAAK_ABTAK2:   equ    %00000100
 6419 6407i                     
 6420 6408i                     
 6421 6409i                     ;*** CAN1TBSEL - MSCAN 1 Transmit Buffer Selection; 0x0000018A ***
 6422 6410i         0000 018A   CAN1TBSEL:          equ    $0000018A                                ;*** CAN1TBSEL - MSCAN 1 Transmit Buffer Selection; 0x0000018A *
 6423 6411i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6424 6412i         0000 0000   CAN1TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
 6425 6413i         0000 0001   CAN1TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
 6426 6414i         0000 0002   CAN1TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
 6427 6415i                     ; bit position masks
 6428 6416i         0000 0001   mCAN1TBSEL_TX0:     equ    %00000001
 6429 6417i         0000 0002   mCAN1TBSEL_TX1:     equ    %00000010
 6430 6418i         0000 0004   mCAN1TBSEL_TX2:     equ    %00000100
 6431 6419i                     
 6432 6420i                     
 6433 6421i                     ;*** CAN1IDAC - MSCAN 1 Identifier Acceptance Control Register; 0x0000018B ***
 6434 6422i         0000 018B   CAN1IDAC:           equ    $0000018B                                ;*** CAN1IDAC - MSCAN 1 Identifier Acceptance Control Register; 
 6435 6423i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6436 6424i         0000 0000   CAN1IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
 6437 6425i         0000 0001   CAN1IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
 6438 6426i         0000 0002   CAN1IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
 6439 6427i         0000 0004   CAN1IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
 6440 6428i         0000 0005   CAN1IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
 6441 6429i                     ; bit position masks
 6442 6430i         0000 0001   mCAN1IDAC_IDHIT0:   equ    %00000001
 6443 6431i         0000 0002   mCAN1IDAC_IDHIT1:   equ    %00000010
 6444 6432i         0000 0004   mCAN1IDAC_IDHIT2:   equ    %00000100
 6445 6433i         0000 0010   mCAN1IDAC_IDAM0:    equ    %00010000
 6446 6434i         0000 0020   mCAN1IDAC_IDAM1:    equ    %00100000
 6447 6435i                     
 6448 6436i                     
 6449 6437i                     ;*** CAN1RXERR - MSCAN 1 Receive Error Counter Register; 0x0000018E ***
 6450 6438i         0000 018E   CAN1RXERR:          equ    $0000018E                                ;*** CAN1RXERR - MSCAN 1 Receive Error Counter Register; 0x00000
 6451 6439i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6452 6440i         0000 0000   CAN1RXERR_RXERR0:   equ    0                                         ; Bit 0
 6453 6441i         0000 0001   CAN1RXERR_RXERR1:   equ    1                                         ; Bit 1
 6454 6442i         0000 0002   CAN1RXERR_RXERR2:   equ    2                                         ; Bit 2
 6455 6443i         0000 0003   CAN1RXERR_RXERR3:   equ    3                                         ; Bit 3
 6456 6444i         0000 0004   CAN1RXERR_RXERR4:   equ    4                                         ; Bit 4
 6457 6445i         0000 0005   CAN1RXERR_RXERR5:   equ    5                                         ; Bit 5
 6458 6446i         0000 0006   CAN1RXERR_RXERR6:   equ    6                                         ; Bit 6
 6459 6447i         0000 0007   CAN1RXERR_RXERR7:   equ    7                                         ; Bit 7
 6460 6448i                     ; bit position masks
 6461 6449i         0000 0001   mCAN1RXERR_RXERR0:  equ    %00000001
 6462 6450i         0000 0002   mCAN1RXERR_RXERR1:  equ    %00000010
 6463 6451i         0000 0004   mCAN1RXERR_RXERR2:  equ    %00000100
 6464 6452i         0000 0008   mCAN1RXERR_RXERR3:  equ    %00001000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6465 6453i         0000 0010   mCAN1RXERR_RXERR4:  equ    %00010000
 6466 6454i         0000 0020   mCAN1RXERR_RXERR5:  equ    %00100000
 6467 6455i         0000 0040   mCAN1RXERR_RXERR6:  equ    %01000000
 6468 6456i         0000 0080   mCAN1RXERR_RXERR7:  equ    %10000000
 6469 6457i                     
 6470 6458i                     
 6471 6459i                     ;*** CAN1TXERR - MSCAN 1 Transmit Error Counter Register; 0x0000018F ***
 6472 6460i         0000 018F   CAN1TXERR:          equ    $0000018F                                ;*** CAN1TXERR - MSCAN 1 Transmit Error Counter Register; 0x0000
 6473 6461i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6474 6462i         0000 0000   CAN1TXERR_TXERR0:   equ    0                                         ; Bit 0
 6475 6463i         0000 0001   CAN1TXERR_TXERR1:   equ    1                                         ; Bit 1
 6476 6464i         0000 0002   CAN1TXERR_TXERR2:   equ    2                                         ; Bit 2
 6477 6465i         0000 0003   CAN1TXERR_TXERR3:   equ    3                                         ; Bit 3
 6478 6466i         0000 0004   CAN1TXERR_TXERR4:   equ    4                                         ; Bit 4
 6479 6467i         0000 0005   CAN1TXERR_TXERR5:   equ    5                                         ; Bit 5
 6480 6468i         0000 0006   CAN1TXERR_TXERR6:   equ    6                                         ; Bit 6
 6481 6469i         0000 0007   CAN1TXERR_TXERR7:   equ    7                                         ; Bit 7
 6482 6470i                     ; bit position masks
 6483 6471i         0000 0001   mCAN1TXERR_TXERR0:  equ    %00000001
 6484 6472i         0000 0002   mCAN1TXERR_TXERR1:  equ    %00000010
 6485 6473i         0000 0004   mCAN1TXERR_TXERR2:  equ    %00000100
 6486 6474i         0000 0008   mCAN1TXERR_TXERR3:  equ    %00001000
 6487 6475i         0000 0010   mCAN1TXERR_TXERR4:  equ    %00010000
 6488 6476i         0000 0020   mCAN1TXERR_TXERR5:  equ    %00100000
 6489 6477i         0000 0040   mCAN1TXERR_TXERR6:  equ    %01000000
 6490 6478i         0000 0080   mCAN1TXERR_TXERR7:  equ    %10000000
 6491 6479i                     
 6492 6480i                     
 6493 6481i                     ;*** CAN1IDAR0 - MSCAN 1 Identifier Acceptance Register 0; 0x00000190 ***
 6494 6482i         0000 0190   CAN1IDAR0:          equ    $00000190                                ;*** CAN1IDAR0 - MSCAN 1 Identifier Acceptance Register 0; 0x000
 6495 6483i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6496 6484i         0000 0000   CAN1IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
 6497 6485i         0000 0001   CAN1IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
 6498 6486i         0000 0002   CAN1IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
 6499 6487i         0000 0003   CAN1IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
 6500 6488i         0000 0004   CAN1IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
 6501 6489i         0000 0005   CAN1IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
 6502 6490i         0000 0006   CAN1IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
 6503 6491i         0000 0007   CAN1IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
 6504 6492i                     ; bit position masks
 6505 6493i         0000 0001   mCAN1IDAR0_AC0:     equ    %00000001
 6506 6494i         0000 0002   mCAN1IDAR0_AC1:     equ    %00000010
 6507 6495i         0000 0004   mCAN1IDAR0_AC2:     equ    %00000100
 6508 6496i         0000 0008   mCAN1IDAR0_AC3:     equ    %00001000
 6509 6497i         0000 0010   mCAN1IDAR0_AC4:     equ    %00010000
 6510 6498i         0000 0020   mCAN1IDAR0_AC5:     equ    %00100000
 6511 6499i         0000 0040   mCAN1IDAR0_AC6:     equ    %01000000
 6512 6500i         0000 0080   mCAN1IDAR0_AC7:     equ    %10000000
 6513 6501i                     
 6514 6502i                     
 6515 6503i                     ;*** CAN1IDAR1 - MSCAN 1 Identifier Acceptance Register 1; 0x00000191 ***
 6516 6504i         0000 0191   CAN1IDAR1:          equ    $00000191                                ;*** CAN1IDAR1 - MSCAN 1 Identifier Acceptance Register 1; 0x000
 6517 6505i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6518 6506i         0000 0000   CAN1IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
 6519 6507i         0000 0001   CAN1IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
 6520 6508i         0000 0002   CAN1IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
 6521 6509i         0000 0003   CAN1IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
 6522 6510i         0000 0004   CAN1IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
 6523 6511i         0000 0005   CAN1IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
 6524 6512i         0000 0006   CAN1IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
 6525 6513i         0000 0007   CAN1IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
 6526 6514i                     ; bit position masks
 6527 6515i         0000 0001   mCAN1IDAR1_AC0:     equ    %00000001
 6528 6516i         0000 0002   mCAN1IDAR1_AC1:     equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6529 6517i         0000 0004   mCAN1IDAR1_AC2:     equ    %00000100
 6530 6518i         0000 0008   mCAN1IDAR1_AC3:     equ    %00001000
 6531 6519i         0000 0010   mCAN1IDAR1_AC4:     equ    %00010000
 6532 6520i         0000 0020   mCAN1IDAR1_AC5:     equ    %00100000
 6533 6521i         0000 0040   mCAN1IDAR1_AC6:     equ    %01000000
 6534 6522i         0000 0080   mCAN1IDAR1_AC7:     equ    %10000000
 6535 6523i                     
 6536 6524i                     
 6537 6525i                     ;*** CAN1IDAR2 - MSCAN 1 Identifier Acceptance Register 2; 0x00000192 ***
 6538 6526i         0000 0192   CAN1IDAR2:          equ    $00000192                                ;*** CAN1IDAR2 - MSCAN 1 Identifier Acceptance Register 2; 0x000
 6539 6527i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6540 6528i         0000 0000   CAN1IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
 6541 6529i         0000 0001   CAN1IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
 6542 6530i         0000 0002   CAN1IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
 6543 6531i         0000 0003   CAN1IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
 6544 6532i         0000 0004   CAN1IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
 6545 6533i         0000 0005   CAN1IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
 6546 6534i         0000 0006   CAN1IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
 6547 6535i         0000 0007   CAN1IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
 6548 6536i                     ; bit position masks
 6549 6537i         0000 0001   mCAN1IDAR2_AC0:     equ    %00000001
 6550 6538i         0000 0002   mCAN1IDAR2_AC1:     equ    %00000010
 6551 6539i         0000 0004   mCAN1IDAR2_AC2:     equ    %00000100
 6552 6540i         0000 0008   mCAN1IDAR2_AC3:     equ    %00001000
 6553 6541i         0000 0010   mCAN1IDAR2_AC4:     equ    %00010000
 6554 6542i         0000 0020   mCAN1IDAR2_AC5:     equ    %00100000
 6555 6543i         0000 0040   mCAN1IDAR2_AC6:     equ    %01000000
 6556 6544i         0000 0080   mCAN1IDAR2_AC7:     equ    %10000000
 6557 6545i                     
 6558 6546i                     
 6559 6547i                     ;*** CAN1IDAR3 - MSCAN 1 Identifier Acceptance Register 3; 0x00000193 ***
 6560 6548i         0000 0193   CAN1IDAR3:          equ    $00000193                                ;*** CAN1IDAR3 - MSCAN 1 Identifier Acceptance Register 3; 0x000
 6561 6549i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6562 6550i         0000 0000   CAN1IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
 6563 6551i         0000 0001   CAN1IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
 6564 6552i         0000 0002   CAN1IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
 6565 6553i         0000 0003   CAN1IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
 6566 6554i         0000 0004   CAN1IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
 6567 6555i         0000 0005   CAN1IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
 6568 6556i         0000 0006   CAN1IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
 6569 6557i         0000 0007   CAN1IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
 6570 6558i                     ; bit position masks
 6571 6559i         0000 0001   mCAN1IDAR3_AC0:     equ    %00000001
 6572 6560i         0000 0002   mCAN1IDAR3_AC1:     equ    %00000010
 6573 6561i         0000 0004   mCAN1IDAR3_AC2:     equ    %00000100
 6574 6562i         0000 0008   mCAN1IDAR3_AC3:     equ    %00001000
 6575 6563i         0000 0010   mCAN1IDAR3_AC4:     equ    %00010000
 6576 6564i         0000 0020   mCAN1IDAR3_AC5:     equ    %00100000
 6577 6565i         0000 0040   mCAN1IDAR3_AC6:     equ    %01000000
 6578 6566i         0000 0080   mCAN1IDAR3_AC7:     equ    %10000000
 6579 6567i                     
 6580 6568i                     
 6581 6569i                     ;*** CAN1IDMR0 - MSCAN 1 Identifier Mask Register 0; 0x00000194 ***
 6582 6570i         0000 0194   CAN1IDMR0:          equ    $00000194                                ;*** CAN1IDMR0 - MSCAN 1 Identifier Mask Register 0; 0x00000194 
 6583 6571i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6584 6572i         0000 0000   CAN1IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 6585 6573i         0000 0001   CAN1IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 6586 6574i         0000 0002   CAN1IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 6587 6575i         0000 0003   CAN1IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 6588 6576i         0000 0004   CAN1IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 6589 6577i         0000 0005   CAN1IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 6590 6578i         0000 0006   CAN1IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 6591 6579i         0000 0007   CAN1IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 6592 6580i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6593 6581i         0000 0001   mCAN1IDMR0_AM0:     equ    %00000001
 6594 6582i         0000 0002   mCAN1IDMR0_AM1:     equ    %00000010
 6595 6583i         0000 0004   mCAN1IDMR0_AM2:     equ    %00000100
 6596 6584i         0000 0008   mCAN1IDMR0_AM3:     equ    %00001000
 6597 6585i         0000 0010   mCAN1IDMR0_AM4:     equ    %00010000
 6598 6586i         0000 0020   mCAN1IDMR0_AM5:     equ    %00100000
 6599 6587i         0000 0040   mCAN1IDMR0_AM6:     equ    %01000000
 6600 6588i         0000 0080   mCAN1IDMR0_AM7:     equ    %10000000
 6601 6589i                     
 6602 6590i                     
 6603 6591i                     ;*** CAN1IDMR1 - MSCAN 1 Identifier Mask Register 1; 0x00000195 ***
 6604 6592i         0000 0195   CAN1IDMR1:          equ    $00000195                                ;*** CAN1IDMR1 - MSCAN 1 Identifier Mask Register 1; 0x00000195 
 6605 6593i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6606 6594i         0000 0000   CAN1IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 6607 6595i         0000 0001   CAN1IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 6608 6596i         0000 0002   CAN1IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 6609 6597i         0000 0003   CAN1IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 6610 6598i         0000 0004   CAN1IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 6611 6599i         0000 0005   CAN1IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 6612 6600i         0000 0006   CAN1IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 6613 6601i         0000 0007   CAN1IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 6614 6602i                     ; bit position masks
 6615 6603i         0000 0001   mCAN1IDMR1_AM0:     equ    %00000001
 6616 6604i         0000 0002   mCAN1IDMR1_AM1:     equ    %00000010
 6617 6605i         0000 0004   mCAN1IDMR1_AM2:     equ    %00000100
 6618 6606i         0000 0008   mCAN1IDMR1_AM3:     equ    %00001000
 6619 6607i         0000 0010   mCAN1IDMR1_AM4:     equ    %00010000
 6620 6608i         0000 0020   mCAN1IDMR1_AM5:     equ    %00100000
 6621 6609i         0000 0040   mCAN1IDMR1_AM6:     equ    %01000000
 6622 6610i         0000 0080   mCAN1IDMR1_AM7:     equ    %10000000
 6623 6611i                     
 6624 6612i                     
 6625 6613i                     ;*** CAN1IDMR2 - MSCAN 1 Identifier Mask Register 2; 0x00000196 ***
 6626 6614i         0000 0196   CAN1IDMR2:          equ    $00000196                                ;*** CAN1IDMR2 - MSCAN 1 Identifier Mask Register 2; 0x00000196 
 6627 6615i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6628 6616i         0000 0000   CAN1IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 6629 6617i         0000 0001   CAN1IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 6630 6618i         0000 0002   CAN1IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 6631 6619i         0000 0003   CAN1IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 6632 6620i         0000 0004   CAN1IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 6633 6621i         0000 0005   CAN1IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 6634 6622i         0000 0006   CAN1IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 6635 6623i         0000 0007   CAN1IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 6636 6624i                     ; bit position masks
 6637 6625i         0000 0001   mCAN1IDMR2_AM0:     equ    %00000001
 6638 6626i         0000 0002   mCAN1IDMR2_AM1:     equ    %00000010
 6639 6627i         0000 0004   mCAN1IDMR2_AM2:     equ    %00000100
 6640 6628i         0000 0008   mCAN1IDMR2_AM3:     equ    %00001000
 6641 6629i         0000 0010   mCAN1IDMR2_AM4:     equ    %00010000
 6642 6630i         0000 0020   mCAN1IDMR2_AM5:     equ    %00100000
 6643 6631i         0000 0040   mCAN1IDMR2_AM6:     equ    %01000000
 6644 6632i         0000 0080   mCAN1IDMR2_AM7:     equ    %10000000
 6645 6633i                     
 6646 6634i                     
 6647 6635i                     ;*** CAN1IDMR3 - MSCAN 1 Identifier Mask Register 3; 0x00000197 ***
 6648 6636i         0000 0197   CAN1IDMR3:          equ    $00000197                                ;*** CAN1IDMR3 - MSCAN 1 Identifier Mask Register 3; 0x00000197 
 6649 6637i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6650 6638i         0000 0000   CAN1IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 6651 6639i         0000 0001   CAN1IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 6652 6640i         0000 0002   CAN1IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 6653 6641i         0000 0003   CAN1IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 6654 6642i         0000 0004   CAN1IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 6655 6643i         0000 0005   CAN1IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 6656 6644i         0000 0006   CAN1IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6657 6645i         0000 0007   CAN1IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 6658 6646i                     ; bit position masks
 6659 6647i         0000 0001   mCAN1IDMR3_AM0:     equ    %00000001
 6660 6648i         0000 0002   mCAN1IDMR3_AM1:     equ    %00000010
 6661 6649i         0000 0004   mCAN1IDMR3_AM2:     equ    %00000100
 6662 6650i         0000 0008   mCAN1IDMR3_AM3:     equ    %00001000
 6663 6651i         0000 0010   mCAN1IDMR3_AM4:     equ    %00010000
 6664 6652i         0000 0020   mCAN1IDMR3_AM5:     equ    %00100000
 6665 6653i         0000 0040   mCAN1IDMR3_AM6:     equ    %01000000
 6666 6654i         0000 0080   mCAN1IDMR3_AM7:     equ    %10000000
 6667 6655i                     
 6668 6656i                     
 6669 6657i                     ;*** CAN1IDAR4 - MSCAN 1 Identifier Acceptance Register 4; 0x00000198 ***
 6670 6658i         0000 0198   CAN1IDAR4:          equ    $00000198                                ;*** CAN1IDAR4 - MSCAN 1 Identifier Acceptance Register 4; 0x000
 6671 6659i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6672 6660i         0000 0000   CAN1IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
 6673 6661i         0000 0001   CAN1IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
 6674 6662i         0000 0002   CAN1IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
 6675 6663i         0000 0003   CAN1IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
 6676 6664i         0000 0004   CAN1IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
 6677 6665i         0000 0005   CAN1IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
 6678 6666i         0000 0006   CAN1IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
 6679 6667i         0000 0007   CAN1IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
 6680 6668i                     ; bit position masks
 6681 6669i         0000 0001   mCAN1IDAR4_AC0:     equ    %00000001
 6682 6670i         0000 0002   mCAN1IDAR4_AC1:     equ    %00000010
 6683 6671i         0000 0004   mCAN1IDAR4_AC2:     equ    %00000100
 6684 6672i         0000 0008   mCAN1IDAR4_AC3:     equ    %00001000
 6685 6673i         0000 0010   mCAN1IDAR4_AC4:     equ    %00010000
 6686 6674i         0000 0020   mCAN1IDAR4_AC5:     equ    %00100000
 6687 6675i         0000 0040   mCAN1IDAR4_AC6:     equ    %01000000
 6688 6676i         0000 0080   mCAN1IDAR4_AC7:     equ    %10000000
 6689 6677i                     
 6690 6678i                     
 6691 6679i                     ;*** CAN1IDAR5 - MSCAN 1 Identifier Acceptance Register 5; 0x00000199 ***
 6692 6680i         0000 0199   CAN1IDAR5:          equ    $00000199                                ;*** CAN1IDAR5 - MSCAN 1 Identifier Acceptance Register 5; 0x000
 6693 6681i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6694 6682i         0000 0000   CAN1IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
 6695 6683i         0000 0001   CAN1IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
 6696 6684i         0000 0002   CAN1IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
 6697 6685i         0000 0003   CAN1IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
 6698 6686i         0000 0004   CAN1IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
 6699 6687i         0000 0005   CAN1IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
 6700 6688i         0000 0006   CAN1IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
 6701 6689i         0000 0007   CAN1IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
 6702 6690i                     ; bit position masks
 6703 6691i         0000 0001   mCAN1IDAR5_AC0:     equ    %00000001
 6704 6692i         0000 0002   mCAN1IDAR5_AC1:     equ    %00000010
 6705 6693i         0000 0004   mCAN1IDAR5_AC2:     equ    %00000100
 6706 6694i         0000 0008   mCAN1IDAR5_AC3:     equ    %00001000
 6707 6695i         0000 0010   mCAN1IDAR5_AC4:     equ    %00010000
 6708 6696i         0000 0020   mCAN1IDAR5_AC5:     equ    %00100000
 6709 6697i         0000 0040   mCAN1IDAR5_AC6:     equ    %01000000
 6710 6698i         0000 0080   mCAN1IDAR5_AC7:     equ    %10000000
 6711 6699i                     
 6712 6700i                     
 6713 6701i                     ;*** CAN1IDAR6 - MSCAN 1 Identifier Acceptance Register 6; 0x0000019A ***
 6714 6702i         0000 019A   CAN1IDAR6:          equ    $0000019A                                ;*** CAN1IDAR6 - MSCAN 1 Identifier Acceptance Register 6; 0x000
 6715 6703i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6716 6704i         0000 0000   CAN1IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
 6717 6705i         0000 0001   CAN1IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
 6718 6706i         0000 0002   CAN1IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
 6719 6707i         0000 0003   CAN1IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
 6720 6708i         0000 0004   CAN1IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6721 6709i         0000 0005   CAN1IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
 6722 6710i         0000 0006   CAN1IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
 6723 6711i         0000 0007   CAN1IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
 6724 6712i                     ; bit position masks
 6725 6713i         0000 0001   mCAN1IDAR6_AC0:     equ    %00000001
 6726 6714i         0000 0002   mCAN1IDAR6_AC1:     equ    %00000010
 6727 6715i         0000 0004   mCAN1IDAR6_AC2:     equ    %00000100
 6728 6716i         0000 0008   mCAN1IDAR6_AC3:     equ    %00001000
 6729 6717i         0000 0010   mCAN1IDAR6_AC4:     equ    %00010000
 6730 6718i         0000 0020   mCAN1IDAR6_AC5:     equ    %00100000
 6731 6719i         0000 0040   mCAN1IDAR6_AC6:     equ    %01000000
 6732 6720i         0000 0080   mCAN1IDAR6_AC7:     equ    %10000000
 6733 6721i                     
 6734 6722i                     
 6735 6723i                     ;*** CAN1IDAR7 - MSCAN 1 Identifier Acceptance Register 7; 0x0000019B ***
 6736 6724i         0000 019B   CAN1IDAR7:          equ    $0000019B                                ;*** CAN1IDAR7 - MSCAN 1 Identifier Acceptance Register 7; 0x000
 6737 6725i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6738 6726i         0000 0000   CAN1IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
 6739 6727i         0000 0001   CAN1IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
 6740 6728i         0000 0002   CAN1IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
 6741 6729i         0000 0003   CAN1IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
 6742 6730i         0000 0004   CAN1IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
 6743 6731i         0000 0005   CAN1IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
 6744 6732i         0000 0006   CAN1IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
 6745 6733i         0000 0007   CAN1IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
 6746 6734i                     ; bit position masks
 6747 6735i         0000 0001   mCAN1IDAR7_AC0:     equ    %00000001
 6748 6736i         0000 0002   mCAN1IDAR7_AC1:     equ    %00000010
 6749 6737i         0000 0004   mCAN1IDAR7_AC2:     equ    %00000100
 6750 6738i         0000 0008   mCAN1IDAR7_AC3:     equ    %00001000
 6751 6739i         0000 0010   mCAN1IDAR7_AC4:     equ    %00010000
 6752 6740i         0000 0020   mCAN1IDAR7_AC5:     equ    %00100000
 6753 6741i         0000 0040   mCAN1IDAR7_AC6:     equ    %01000000
 6754 6742i         0000 0080   mCAN1IDAR7_AC7:     equ    %10000000
 6755 6743i                     
 6756 6744i                     
 6757 6745i                     ;*** CAN1IDMR4 - MSCAN 1 Identifier Mask Register 4; 0x0000019C ***
 6758 6746i         0000 019C   CAN1IDMR4:          equ    $0000019C                                ;*** CAN1IDMR4 - MSCAN 1 Identifier Mask Register 4; 0x0000019C 
 6759 6747i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6760 6748i         0000 0000   CAN1IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 6761 6749i         0000 0001   CAN1IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 6762 6750i         0000 0002   CAN1IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 6763 6751i         0000 0003   CAN1IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 6764 6752i         0000 0004   CAN1IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 6765 6753i         0000 0005   CAN1IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 6766 6754i         0000 0006   CAN1IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 6767 6755i         0000 0007   CAN1IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 6768 6756i                     ; bit position masks
 6769 6757i         0000 0001   mCAN1IDMR4_AM0:     equ    %00000001
 6770 6758i         0000 0002   mCAN1IDMR4_AM1:     equ    %00000010
 6771 6759i         0000 0004   mCAN1IDMR4_AM2:     equ    %00000100
 6772 6760i         0000 0008   mCAN1IDMR4_AM3:     equ    %00001000
 6773 6761i         0000 0010   mCAN1IDMR4_AM4:     equ    %00010000
 6774 6762i         0000 0020   mCAN1IDMR4_AM5:     equ    %00100000
 6775 6763i         0000 0040   mCAN1IDMR4_AM6:     equ    %01000000
 6776 6764i         0000 0080   mCAN1IDMR4_AM7:     equ    %10000000
 6777 6765i                     
 6778 6766i                     
 6779 6767i                     ;*** CAN1IDMR5 - MSCAN 1 Identifier Mask Register 5; 0x0000019D ***
 6780 6768i         0000 019D   CAN1IDMR5:          equ    $0000019D                                ;*** CAN1IDMR5 - MSCAN 1 Identifier Mask Register 5; 0x0000019D 
 6781 6769i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6782 6770i         0000 0000   CAN1IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 6783 6771i         0000 0001   CAN1IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 6784 6772i         0000 0002   CAN1IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6785 6773i         0000 0003   CAN1IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 6786 6774i         0000 0004   CAN1IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 6787 6775i         0000 0005   CAN1IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 6788 6776i         0000 0006   CAN1IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 6789 6777i         0000 0007   CAN1IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 6790 6778i                     ; bit position masks
 6791 6779i         0000 0001   mCAN1IDMR5_AM0:     equ    %00000001
 6792 6780i         0000 0002   mCAN1IDMR5_AM1:     equ    %00000010
 6793 6781i         0000 0004   mCAN1IDMR5_AM2:     equ    %00000100
 6794 6782i         0000 0008   mCAN1IDMR5_AM3:     equ    %00001000
 6795 6783i         0000 0010   mCAN1IDMR5_AM4:     equ    %00010000
 6796 6784i         0000 0020   mCAN1IDMR5_AM5:     equ    %00100000
 6797 6785i         0000 0040   mCAN1IDMR5_AM6:     equ    %01000000
 6798 6786i         0000 0080   mCAN1IDMR5_AM7:     equ    %10000000
 6799 6787i                     
 6800 6788i                     
 6801 6789i                     ;*** CAN1IDMR6 - MSCAN 1 Identifier Mask Register 6; 0x0000019E ***
 6802 6790i         0000 019E   CAN1IDMR6:          equ    $0000019E                                ;*** CAN1IDMR6 - MSCAN 1 Identifier Mask Register 6; 0x0000019E 
 6803 6791i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6804 6792i         0000 0000   CAN1IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 6805 6793i         0000 0001   CAN1IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 6806 6794i         0000 0002   CAN1IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 6807 6795i         0000 0003   CAN1IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 6808 6796i         0000 0004   CAN1IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 6809 6797i         0000 0005   CAN1IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 6810 6798i         0000 0006   CAN1IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 6811 6799i         0000 0007   CAN1IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 6812 6800i                     ; bit position masks
 6813 6801i         0000 0001   mCAN1IDMR6_AM0:     equ    %00000001
 6814 6802i         0000 0002   mCAN1IDMR6_AM1:     equ    %00000010
 6815 6803i         0000 0004   mCAN1IDMR6_AM2:     equ    %00000100
 6816 6804i         0000 0008   mCAN1IDMR6_AM3:     equ    %00001000
 6817 6805i         0000 0010   mCAN1IDMR6_AM4:     equ    %00010000
 6818 6806i         0000 0020   mCAN1IDMR6_AM5:     equ    %00100000
 6819 6807i         0000 0040   mCAN1IDMR6_AM6:     equ    %01000000
 6820 6808i         0000 0080   mCAN1IDMR6_AM7:     equ    %10000000
 6821 6809i                     
 6822 6810i                     
 6823 6811i                     ;*** CAN1IDMR7 - MSCAN 1 Identifier Mask Register 7; 0x0000019F ***
 6824 6812i         0000 019F   CAN1IDMR7:          equ    $0000019F                                ;*** CAN1IDMR7 - MSCAN 1 Identifier Mask Register 7; 0x0000019F 
 6825 6813i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6826 6814i         0000 0000   CAN1IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 6827 6815i         0000 0001   CAN1IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 6828 6816i         0000 0002   CAN1IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 6829 6817i         0000 0003   CAN1IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 6830 6818i         0000 0004   CAN1IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 6831 6819i         0000 0005   CAN1IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 6832 6820i         0000 0006   CAN1IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 6833 6821i         0000 0007   CAN1IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 6834 6822i                     ; bit position masks
 6835 6823i         0000 0001   mCAN1IDMR7_AM0:     equ    %00000001
 6836 6824i         0000 0002   mCAN1IDMR7_AM1:     equ    %00000010
 6837 6825i         0000 0004   mCAN1IDMR7_AM2:     equ    %00000100
 6838 6826i         0000 0008   mCAN1IDMR7_AM3:     equ    %00001000
 6839 6827i         0000 0010   mCAN1IDMR7_AM4:     equ    %00010000
 6840 6828i         0000 0020   mCAN1IDMR7_AM5:     equ    %00100000
 6841 6829i         0000 0040   mCAN1IDMR7_AM6:     equ    %01000000
 6842 6830i         0000 0080   mCAN1IDMR7_AM7:     equ    %10000000
 6843 6831i                     
 6844 6832i                     
 6845 6833i                     ;*** CAN1RXIDR0 - MSCAN 1 Receive Identifier Register 0; 0x000001A0 ***
 6846 6834i         0000 01A0   CAN1RXIDR0:         equ    $000001A0                                ;*** CAN1RXIDR0 - MSCAN 1 Receive Identifier Register 0; 0x00000
 6847 6835i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6848 6836i         0000 0000   CAN1RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6849 6837i         0000 0001   CAN1RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
 6850 6838i         0000 0002   CAN1RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
 6851 6839i         0000 0003   CAN1RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
 6852 6840i         0000 0004   CAN1RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
 6853 6841i         0000 0005   CAN1RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
 6854 6842i         0000 0006   CAN1RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
 6855 6843i         0000 0007   CAN1RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
 6856 6844i                     ; bit position masks
 6857 6845i         0000 0001   mCAN1RXIDR0_ID21:   equ    %00000001
 6858 6846i         0000 0002   mCAN1RXIDR0_ID22:   equ    %00000010
 6859 6847i         0000 0004   mCAN1RXIDR0_ID23:   equ    %00000100
 6860 6848i         0000 0008   mCAN1RXIDR0_ID24:   equ    %00001000
 6861 6849i         0000 0010   mCAN1RXIDR0_ID25:   equ    %00010000
 6862 6850i         0000 0020   mCAN1RXIDR0_ID26:   equ    %00100000
 6863 6851i         0000 0040   mCAN1RXIDR0_ID27:   equ    %01000000
 6864 6852i         0000 0080   mCAN1RXIDR0_ID28:   equ    %10000000
 6865 6853i                     
 6866 6854i                     
 6867 6855i                     ;*** CAN1RXIDR1 - MSCAN 1 Receive Identifier Register 1; 0x000001A1 ***
 6868 6856i         0000 01A1   CAN1RXIDR1:         equ    $000001A1                                ;*** CAN1RXIDR1 - MSCAN 1 Receive Identifier Register 1; 0x00000
 6869 6857i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6870 6858i         0000 0000   CAN1RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
 6871 6859i         0000 0001   CAN1RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
 6872 6860i         0000 0002   CAN1RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
 6873 6861i         0000 0003   CAN1RXIDR1_IDE:     equ    3                                         ; ID Extended
 6874 6862i         0000 0004   CAN1RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
 6875 6863i         0000 0005   CAN1RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
 6876 6864i         0000 0006   CAN1RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
 6877 6865i         0000 0007   CAN1RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
 6878 6866i                     ; bit position masks
 6879 6867i         0000 0001   mCAN1RXIDR1_ID15:   equ    %00000001
 6880 6868i         0000 0002   mCAN1RXIDR1_ID16:   equ    %00000010
 6881 6869i         0000 0004   mCAN1RXIDR1_ID17:   equ    %00000100
 6882 6870i         0000 0008   mCAN1RXIDR1_IDE:    equ    %00001000
 6883 6871i         0000 0010   mCAN1RXIDR1_SRR:    equ    %00010000
 6884 6872i         0000 0020   mCAN1RXIDR1_ID18:   equ    %00100000
 6885 6873i         0000 0040   mCAN1RXIDR1_ID19:   equ    %01000000
 6886 6874i         0000 0080   mCAN1RXIDR1_ID20:   equ    %10000000
 6887 6875i                     
 6888 6876i                     
 6889 6877i                     ;*** CAN1RXIDR2 - MSCAN 1 Receive Identifier Register 2; 0x000001A2 ***
 6890 6878i         0000 01A2   CAN1RXIDR2:         equ    $000001A2                                ;*** CAN1RXIDR2 - MSCAN 1 Receive Identifier Register 2; 0x00000
 6891 6879i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6892 6880i         0000 0000   CAN1RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
 6893 6881i         0000 0001   CAN1RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
 6894 6882i         0000 0002   CAN1RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
 6895 6883i         0000 0003   CAN1RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
 6896 6884i         0000 0004   CAN1RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
 6897 6885i         0000 0005   CAN1RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
 6898 6886i         0000 0006   CAN1RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
 6899 6887i         0000 0007   CAN1RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
 6900 6888i                     ; bit position masks
 6901 6889i         0000 0001   mCAN1RXIDR2_ID7:    equ    %00000001
 6902 6890i         0000 0002   mCAN1RXIDR2_ID8:    equ    %00000010
 6903 6891i         0000 0004   mCAN1RXIDR2_ID9:    equ    %00000100
 6904 6892i         0000 0008   mCAN1RXIDR2_ID10:   equ    %00001000
 6905 6893i         0000 0010   mCAN1RXIDR2_ID11:   equ    %00010000
 6906 6894i         0000 0020   mCAN1RXIDR2_ID12:   equ    %00100000
 6907 6895i         0000 0040   mCAN1RXIDR2_ID13:   equ    %01000000
 6908 6896i         0000 0080   mCAN1RXIDR2_ID14:   equ    %10000000
 6909 6897i                     
 6910 6898i                     
 6911 6899i                     ;*** CAN1RXIDR3 - MSCAN 1 Receive Identifier Register 3; 0x000001A3 ***
 6912 6900i         0000 01A3   CAN1RXIDR3:         equ    $000001A3                                ;*** CAN1RXIDR3 - MSCAN 1 Receive Identifier Register 3; 0x00000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6913 6901i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6914 6902i         0000 0000   CAN1RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
 6915 6903i         0000 0001   CAN1RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
 6916 6904i         0000 0002   CAN1RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
 6917 6905i         0000 0003   CAN1RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
 6918 6906i         0000 0004   CAN1RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
 6919 6907i         0000 0005   CAN1RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
 6920 6908i         0000 0006   CAN1RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
 6921 6909i         0000 0007   CAN1RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
 6922 6910i                     ; bit position masks
 6923 6911i         0000 0001   mCAN1RXIDR3_RTR:    equ    %00000001
 6924 6912i         0000 0002   mCAN1RXIDR3_ID0:    equ    %00000010
 6925 6913i         0000 0004   mCAN1RXIDR3_ID1:    equ    %00000100
 6926 6914i         0000 0008   mCAN1RXIDR3_ID2:    equ    %00001000
 6927 6915i         0000 0010   mCAN1RXIDR3_ID3:    equ    %00010000
 6928 6916i         0000 0020   mCAN1RXIDR3_ID4:    equ    %00100000
 6929 6917i         0000 0040   mCAN1RXIDR3_ID5:    equ    %01000000
 6930 6918i         0000 0080   mCAN1RXIDR3_ID6:    equ    %10000000
 6931 6919i                     
 6932 6920i                     
 6933 6921i                     ;*** CAN1RXDSR0 - MSCAN 1 Receive Data Segment Register 0; 0x000001A4 ***
 6934 6922i         0000 01A4   CAN1RXDSR0:         equ    $000001A4                                ;*** CAN1RXDSR0 - MSCAN 1 Receive Data Segment Register 0; 0x000
 6935 6923i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6936 6924i         0000 0000   CAN1RXDSR0_DB0:     equ    0                                         ; Data Bit 0
 6937 6925i         0000 0001   CAN1RXDSR0_DB1:     equ    1                                         ; Data Bit 1
 6938 6926i         0000 0002   CAN1RXDSR0_DB2:     equ    2                                         ; Data Bit 2
 6939 6927i         0000 0003   CAN1RXDSR0_DB3:     equ    3                                         ; Data Bit 3
 6940 6928i         0000 0004   CAN1RXDSR0_DB4:     equ    4                                         ; Data Bit 4
 6941 6929i         0000 0005   CAN1RXDSR0_DB5:     equ    5                                         ; Data Bit 5
 6942 6930i         0000 0006   CAN1RXDSR0_DB6:     equ    6                                         ; Data Bit 6
 6943 6931i         0000 0007   CAN1RXDSR0_DB7:     equ    7                                         ; Data Bit 7
 6944 6932i                     ; bit position masks
 6945 6933i         0000 0001   mCAN1RXDSR0_DB0:    equ    %00000001
 6946 6934i         0000 0002   mCAN1RXDSR0_DB1:    equ    %00000010
 6947 6935i         0000 0004   mCAN1RXDSR0_DB2:    equ    %00000100
 6948 6936i         0000 0008   mCAN1RXDSR0_DB3:    equ    %00001000
 6949 6937i         0000 0010   mCAN1RXDSR0_DB4:    equ    %00010000
 6950 6938i         0000 0020   mCAN1RXDSR0_DB5:    equ    %00100000
 6951 6939i         0000 0040   mCAN1RXDSR0_DB6:    equ    %01000000
 6952 6940i         0000 0080   mCAN1RXDSR0_DB7:    equ    %10000000
 6953 6941i                     
 6954 6942i                     
 6955 6943i                     ;*** CAN1RXDSR1 - MSCAN 1 Receive Data Segment Register 1; 0x000001A5 ***
 6956 6944i         0000 01A5   CAN1RXDSR1:         equ    $000001A5                                ;*** CAN1RXDSR1 - MSCAN 1 Receive Data Segment Register 1; 0x000
 6957 6945i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6958 6946i         0000 0000   CAN1RXDSR1_DB0:     equ    0                                         ; Data Bit 0
 6959 6947i         0000 0001   CAN1RXDSR1_DB1:     equ    1                                         ; Data Bit 1
 6960 6948i         0000 0002   CAN1RXDSR1_DB2:     equ    2                                         ; Data Bit 2
 6961 6949i         0000 0003   CAN1RXDSR1_DB3:     equ    3                                         ; Data Bit 3
 6962 6950i         0000 0004   CAN1RXDSR1_DB4:     equ    4                                         ; Data Bit 4
 6963 6951i         0000 0005   CAN1RXDSR1_DB5:     equ    5                                         ; Data Bit 5
 6964 6952i         0000 0006   CAN1RXDSR1_DB6:     equ    6                                         ; Data Bit 6
 6965 6953i         0000 0007   CAN1RXDSR1_DB7:     equ    7                                         ; Data Bit 7
 6966 6954i                     ; bit position masks
 6967 6955i         0000 0001   mCAN1RXDSR1_DB0:    equ    %00000001
 6968 6956i         0000 0002   mCAN1RXDSR1_DB1:    equ    %00000010
 6969 6957i         0000 0004   mCAN1RXDSR1_DB2:    equ    %00000100
 6970 6958i         0000 0008   mCAN1RXDSR1_DB3:    equ    %00001000
 6971 6959i         0000 0010   mCAN1RXDSR1_DB4:    equ    %00010000
 6972 6960i         0000 0020   mCAN1RXDSR1_DB5:    equ    %00100000
 6973 6961i         0000 0040   mCAN1RXDSR1_DB6:    equ    %01000000
 6974 6962i         0000 0080   mCAN1RXDSR1_DB7:    equ    %10000000
 6975 6963i                     
 6976 6964i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 6977 6965i                     ;*** CAN1RXDSR2 - MSCAN 1 Receive Data Segment Register 2; 0x000001A6 ***
 6978 6966i         0000 01A6   CAN1RXDSR2:         equ    $000001A6                                ;*** CAN1RXDSR2 - MSCAN 1 Receive Data Segment Register 2; 0x000
 6979 6967i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 6980 6968i         0000 0000   CAN1RXDSR2_DB0:     equ    0                                         ; Data Bit 0
 6981 6969i         0000 0001   CAN1RXDSR2_DB1:     equ    1                                         ; Data Bit 1
 6982 6970i         0000 0002   CAN1RXDSR2_DB2:     equ    2                                         ; Data Bit 2
 6983 6971i         0000 0003   CAN1RXDSR2_DB3:     equ    3                                         ; Data Bit 3
 6984 6972i         0000 0004   CAN1RXDSR2_DB4:     equ    4                                         ; Data Bit 4
 6985 6973i         0000 0005   CAN1RXDSR2_DB5:     equ    5                                         ; Data Bit 5
 6986 6974i         0000 0006   CAN1RXDSR2_DB6:     equ    6                                         ; Data Bit 6
 6987 6975i         0000 0007   CAN1RXDSR2_DB7:     equ    7                                         ; Data Bit 7
 6988 6976i                     ; bit position masks
 6989 6977i         0000 0001   mCAN1RXDSR2_DB0:    equ    %00000001
 6990 6978i         0000 0002   mCAN1RXDSR2_DB1:    equ    %00000010
 6991 6979i         0000 0004   mCAN1RXDSR2_DB2:    equ    %00000100
 6992 6980i         0000 0008   mCAN1RXDSR2_DB3:    equ    %00001000
 6993 6981i         0000 0010   mCAN1RXDSR2_DB4:    equ    %00010000
 6994 6982i         0000 0020   mCAN1RXDSR2_DB5:    equ    %00100000
 6995 6983i         0000 0040   mCAN1RXDSR2_DB6:    equ    %01000000
 6996 6984i         0000 0080   mCAN1RXDSR2_DB7:    equ    %10000000
 6997 6985i                     
 6998 6986i                     
 6999 6987i                     ;*** CAN1RXDSR3 - MSCAN 1 Receive Data Segment Register 3; 0x000001A7 ***
 7000 6988i         0000 01A7   CAN1RXDSR3:         equ    $000001A7                                ;*** CAN1RXDSR3 - MSCAN 1 Receive Data Segment Register 3; 0x000
 7001 6989i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7002 6990i         0000 0000   CAN1RXDSR3_DB0:     equ    0                                         ; Data Bit 0
 7003 6991i         0000 0001   CAN1RXDSR3_DB1:     equ    1                                         ; Data Bit 1
 7004 6992i         0000 0002   CAN1RXDSR3_DB2:     equ    2                                         ; Data Bit 2
 7005 6993i         0000 0003   CAN1RXDSR3_DB3:     equ    3                                         ; Data Bit 3
 7006 6994i         0000 0004   CAN1RXDSR3_DB4:     equ    4                                         ; Data Bit 4
 7007 6995i         0000 0005   CAN1RXDSR3_DB5:     equ    5                                         ; Data Bit 5
 7008 6996i         0000 0006   CAN1RXDSR3_DB6:     equ    6                                         ; Data Bit 6
 7009 6997i         0000 0007   CAN1RXDSR3_DB7:     equ    7                                         ; Data Bit 7
 7010 6998i                     ; bit position masks
 7011 6999i         0000 0001   mCAN1RXDSR3_DB0:    equ    %00000001
 7012 7000i         0000 0002   mCAN1RXDSR3_DB1:    equ    %00000010
 7013 7001i         0000 0004   mCAN1RXDSR3_DB2:    equ    %00000100
 7014 7002i         0000 0008   mCAN1RXDSR3_DB3:    equ    %00001000
 7015 7003i         0000 0010   mCAN1RXDSR3_DB4:    equ    %00010000
 7016 7004i         0000 0020   mCAN1RXDSR3_DB5:    equ    %00100000
 7017 7005i         0000 0040   mCAN1RXDSR3_DB6:    equ    %01000000
 7018 7006i         0000 0080   mCAN1RXDSR3_DB7:    equ    %10000000
 7019 7007i                     
 7020 7008i                     
 7021 7009i                     ;*** CAN1RXDSR4 - MSCAN 1 Receive Data Segment Register 4; 0x000001A8 ***
 7022 7010i         0000 01A8   CAN1RXDSR4:         equ    $000001A8                                ;*** CAN1RXDSR4 - MSCAN 1 Receive Data Segment Register 4; 0x000
 7023 7011i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7024 7012i         0000 0000   CAN1RXDSR4_DB0:     equ    0                                         ; Data Bit 0
 7025 7013i         0000 0001   CAN1RXDSR4_DB1:     equ    1                                         ; Data Bit 1
 7026 7014i         0000 0002   CAN1RXDSR4_DB2:     equ    2                                         ; Data Bit 2
 7027 7015i         0000 0003   CAN1RXDSR4_DB3:     equ    3                                         ; Data Bit 3
 7028 7016i         0000 0004   CAN1RXDSR4_DB4:     equ    4                                         ; Data Bit 4
 7029 7017i         0000 0005   CAN1RXDSR4_DB5:     equ    5                                         ; Data Bit 5
 7030 7018i         0000 0006   CAN1RXDSR4_DB6:     equ    6                                         ; Data Bit 6
 7031 7019i         0000 0007   CAN1RXDSR4_DB7:     equ    7                                         ; Data Bit 7
 7032 7020i                     ; bit position masks
 7033 7021i         0000 0001   mCAN1RXDSR4_DB0:    equ    %00000001
 7034 7022i         0000 0002   mCAN1RXDSR4_DB1:    equ    %00000010
 7035 7023i         0000 0004   mCAN1RXDSR4_DB2:    equ    %00000100
 7036 7024i         0000 0008   mCAN1RXDSR4_DB3:    equ    %00001000
 7037 7025i         0000 0010   mCAN1RXDSR4_DB4:    equ    %00010000
 7038 7026i         0000 0020   mCAN1RXDSR4_DB5:    equ    %00100000
 7039 7027i         0000 0040   mCAN1RXDSR4_DB6:    equ    %01000000
 7040 7028i         0000 0080   mCAN1RXDSR4_DB7:    equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7041 7029i                     
 7042 7030i                     
 7043 7031i                     ;*** CAN1RXDSR5 - MSCAN 1 Receive Data Segment Register 5; 0x000001A9 ***
 7044 7032i         0000 01A9   CAN1RXDSR5:         equ    $000001A9                                ;*** CAN1RXDSR5 - MSCAN 1 Receive Data Segment Register 5; 0x000
 7045 7033i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7046 7034i         0000 0000   CAN1RXDSR5_DB0:     equ    0                                         ; Data Bit 0
 7047 7035i         0000 0001   CAN1RXDSR5_DB1:     equ    1                                         ; Data Bit 1
 7048 7036i         0000 0002   CAN1RXDSR5_DB2:     equ    2                                         ; Data Bit 2
 7049 7037i         0000 0003   CAN1RXDSR5_DB3:     equ    3                                         ; Data Bit 3
 7050 7038i         0000 0004   CAN1RXDSR5_DB4:     equ    4                                         ; Data Bit 4
 7051 7039i         0000 0005   CAN1RXDSR5_DB5:     equ    5                                         ; Data Bit 5
 7052 7040i         0000 0006   CAN1RXDSR5_DB6:     equ    6                                         ; Data Bit 6
 7053 7041i         0000 0007   CAN1RXDSR5_DB7:     equ    7                                         ; Data Bit 7
 7054 7042i                     ; bit position masks
 7055 7043i         0000 0001   mCAN1RXDSR5_DB0:    equ    %00000001
 7056 7044i         0000 0002   mCAN1RXDSR5_DB1:    equ    %00000010
 7057 7045i         0000 0004   mCAN1RXDSR5_DB2:    equ    %00000100
 7058 7046i         0000 0008   mCAN1RXDSR5_DB3:    equ    %00001000
 7059 7047i         0000 0010   mCAN1RXDSR5_DB4:    equ    %00010000
 7060 7048i         0000 0020   mCAN1RXDSR5_DB5:    equ    %00100000
 7061 7049i         0000 0040   mCAN1RXDSR5_DB6:    equ    %01000000
 7062 7050i         0000 0080   mCAN1RXDSR5_DB7:    equ    %10000000
 7063 7051i                     
 7064 7052i                     
 7065 7053i                     ;*** CAN1RXDSR6 - MSCAN 1 Receive Data Segment Register 6; 0x000001AA ***
 7066 7054i         0000 01AA   CAN1RXDSR6:         equ    $000001AA                                ;*** CAN1RXDSR6 - MSCAN 1 Receive Data Segment Register 6; 0x000
 7067 7055i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7068 7056i         0000 0000   CAN1RXDSR6_DB0:     equ    0                                         ; Data Bit 0
 7069 7057i         0000 0001   CAN1RXDSR6_DB1:     equ    1                                         ; Data Bit 1
 7070 7058i         0000 0002   CAN1RXDSR6_DB2:     equ    2                                         ; Data Bit 2
 7071 7059i         0000 0003   CAN1RXDSR6_DB3:     equ    3                                         ; Data Bit 3
 7072 7060i         0000 0004   CAN1RXDSR6_DB4:     equ    4                                         ; Data Bit 4
 7073 7061i         0000 0005   CAN1RXDSR6_DB5:     equ    5                                         ; Data Bit 5
 7074 7062i         0000 0006   CAN1RXDSR6_DB6:     equ    6                                         ; Data Bit 6
 7075 7063i         0000 0007   CAN1RXDSR6_DB7:     equ    7                                         ; Data Bit 7
 7076 7064i                     ; bit position masks
 7077 7065i         0000 0001   mCAN1RXDSR6_DB0:    equ    %00000001
 7078 7066i         0000 0002   mCAN1RXDSR6_DB1:    equ    %00000010
 7079 7067i         0000 0004   mCAN1RXDSR6_DB2:    equ    %00000100
 7080 7068i         0000 0008   mCAN1RXDSR6_DB3:    equ    %00001000
 7081 7069i         0000 0010   mCAN1RXDSR6_DB4:    equ    %00010000
 7082 7070i         0000 0020   mCAN1RXDSR6_DB5:    equ    %00100000
 7083 7071i         0000 0040   mCAN1RXDSR6_DB6:    equ    %01000000
 7084 7072i         0000 0080   mCAN1RXDSR6_DB7:    equ    %10000000
 7085 7073i                     
 7086 7074i                     
 7087 7075i                     ;*** CAN1RXDSR7 - MSCAN 1 Receive Data Segment Register 7; 0x000001AB ***
 7088 7076i         0000 01AB   CAN1RXDSR7:         equ    $000001AB                                ;*** CAN1RXDSR7 - MSCAN 1 Receive Data Segment Register 7; 0x000
 7089 7077i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7090 7078i         0000 0000   CAN1RXDSR7_DB0:     equ    0                                         ; Data Bit 0
 7091 7079i         0000 0001   CAN1RXDSR7_DB1:     equ    1                                         ; Data Bit 1
 7092 7080i         0000 0002   CAN1RXDSR7_DB2:     equ    2                                         ; Data Bit 2
 7093 7081i         0000 0003   CAN1RXDSR7_DB3:     equ    3                                         ; Data Bit 3
 7094 7082i         0000 0004   CAN1RXDSR7_DB4:     equ    4                                         ; Data Bit 4
 7095 7083i         0000 0005   CAN1RXDSR7_DB5:     equ    5                                         ; Data Bit 5
 7096 7084i         0000 0006   CAN1RXDSR7_DB6:     equ    6                                         ; Data Bit 6
 7097 7085i         0000 0007   CAN1RXDSR7_DB7:     equ    7                                         ; Data Bit 7
 7098 7086i                     ; bit position masks
 7099 7087i         0000 0001   mCAN1RXDSR7_DB0:    equ    %00000001
 7100 7088i         0000 0002   mCAN1RXDSR7_DB1:    equ    %00000010
 7101 7089i         0000 0004   mCAN1RXDSR7_DB2:    equ    %00000100
 7102 7090i         0000 0008   mCAN1RXDSR7_DB3:    equ    %00001000
 7103 7091i         0000 0010   mCAN1RXDSR7_DB4:    equ    %00010000
 7104 7092i         0000 0020   mCAN1RXDSR7_DB5:    equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7105 7093i         0000 0040   mCAN1RXDSR7_DB6:    equ    %01000000
 7106 7094i         0000 0080   mCAN1RXDSR7_DB7:    equ    %10000000
 7107 7095i                     
 7108 7096i                     
 7109 7097i                     ;*** CAN1RXDLR - MSCAN 1 Receive Data Length Register; 0x000001AC ***
 7110 7098i         0000 01AC   CAN1RXDLR:          equ    $000001AC                                ;*** CAN1RXDLR - MSCAN 1 Receive Data Length Register; 0x000001A
 7111 7099i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7112 7100i         0000 0000   CAN1RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
 7113 7101i         0000 0001   CAN1RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
 7114 7102i         0000 0002   CAN1RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
 7115 7103i         0000 0003   CAN1RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
 7116 7104i                     ; bit position masks
 7117 7105i         0000 0001   mCAN1RXDLR_DLC0:    equ    %00000001
 7118 7106i         0000 0002   mCAN1RXDLR_DLC1:    equ    %00000010
 7119 7107i         0000 0004   mCAN1RXDLR_DLC2:    equ    %00000100
 7120 7108i         0000 0008   mCAN1RXDLR_DLC3:    equ    %00001000
 7121 7109i                     
 7122 7110i                     
 7123 7111i                     ;*** CAN1RXTSR - MSCAN 1 Receive Time Stamp Register; 0x000001AE ***
 7124 7112i         0000 01AE   CAN1RXTSR:          equ    $000001AE                                ;*** CAN1RXTSR - MSCAN 1 Receive Time Stamp Register; 0x000001AE
 7125 7113i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7126 7114i         0000 0000   CAN1RXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
 7127 7115i         0000 0001   CAN1RXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
 7128 7116i         0000 0002   CAN1RXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
 7129 7117i         0000 0003   CAN1RXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
 7130 7118i         0000 0004   CAN1RXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
 7131 7119i         0000 0005   CAN1RXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
 7132 7120i         0000 0006   CAN1RXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
 7133 7121i         0000 0007   CAN1RXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
 7134 7122i         0000 0008   CAN1RXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
 7135 7123i         0000 0009   CAN1RXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
 7136 7124i         0000 000A   CAN1RXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
 7137 7125i         0000 000B   CAN1RXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
 7138 7126i         0000 000C   CAN1RXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
 7139 7127i         0000 000D   CAN1RXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
 7140 7128i         0000 000E   CAN1RXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
 7141 7129i         0000 000F   CAN1RXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
 7142 7130i                     ; bit position masks
 7143 7131i         0000 0001   mCAN1RXTSR_TSR0:    equ    %00000001
 7144 7132i         0000 0002   mCAN1RXTSR_TSR1:    equ    %00000010
 7145 7133i         0000 0004   mCAN1RXTSR_TSR2:    equ    %00000100
 7146 7134i         0000 0008   mCAN1RXTSR_TSR3:    equ    %00001000
 7147 7135i         0000 0010   mCAN1RXTSR_TSR4:    equ    %00010000
 7148 7136i         0000 0020   mCAN1RXTSR_TSR5:    equ    %00100000
 7149 7137i         0000 0040   mCAN1RXTSR_TSR6:    equ    %01000000
 7150 7138i         0000 0080   mCAN1RXTSR_TSR7:    equ    %10000000
 7151 7139i         0000 0100   mCAN1RXTSR_TSR8:    equ    %100000000
 7152 7140i         0000 0200   mCAN1RXTSR_TSR9:    equ    %1000000000
 7153 7141i         0000 0400   mCAN1RXTSR_TSR10:   equ    %10000000000
 7154 7142i         0000 0800   mCAN1RXTSR_TSR11:   equ    %100000000000
 7155 7143i         0000 1000   mCAN1RXTSR_TSR12:   equ    %1000000000000
 7156 7144i         0000 2000   mCAN1RXTSR_TSR13:   equ    %10000000000000
 7157 7145i         0000 4000   mCAN1RXTSR_TSR14:   equ    %100000000000000
 7158 7146i         0000 8000   mCAN1RXTSR_TSR15:   equ    %1000000000000000
 7159 7147i                     
 7160 7148i                     
 7161 7149i                     ;*** CAN1RXTSRH - MSCAN 1 Receive Time Stamp Register High; 0x000001AE ***
 7162 7150i         0000 01AE   CAN1RXTSRH:         equ    $000001AE                                ;*** CAN1RXTSRH - MSCAN 1 Receive Time Stamp Register High; 0x00
 7163 7151i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7164 7152i         0000 0000   CAN1RXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
 7165 7153i         0000 0001   CAN1RXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
 7166 7154i         0000 0002   CAN1RXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
 7167 7155i         0000 0003   CAN1RXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
 7168 7156i         0000 0004   CAN1RXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7169 7157i         0000 0005   CAN1RXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
 7170 7158i         0000 0006   CAN1RXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14
 7171 7159i         0000 0007   CAN1RXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
 7172 7160i                     ; bit position masks
 7173 7161i         0000 0001   mCAN1RXTSRH_TSR8:   equ    %00000001
 7174 7162i         0000 0002   mCAN1RXTSRH_TSR9:   equ    %00000010
 7175 7163i         0000 0004   mCAN1RXTSRH_TSR10:  equ    %00000100
 7176 7164i         0000 0008   mCAN1RXTSRH_TSR11:  equ    %00001000
 7177 7165i         0000 0010   mCAN1RXTSRH_TSR12:  equ    %00010000
 7178 7166i         0000 0020   mCAN1RXTSRH_TSR13:  equ    %00100000
 7179 7167i         0000 0040   mCAN1RXTSRH_TSR14:  equ    %01000000
 7180 7168i         0000 0080   mCAN1RXTSRH_TSR15:  equ    %10000000
 7181 7169i                     
 7182 7170i                     
 7183 7171i                     ;*** CAN1RXTSRL - MSCAN 1 Receive Time Stamp Register Low; 0x000001AF ***
 7184 7172i         0000 01AF   CAN1RXTSRL:         equ    $000001AF                                ;*** CAN1RXTSRL - MSCAN 1 Receive Time Stamp Register Low; 0x000
 7185 7173i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7186 7174i         0000 0000   CAN1RXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
 7187 7175i         0000 0001   CAN1RXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
 7188 7176i         0000 0002   CAN1RXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
 7189 7177i         0000 0003   CAN1RXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
 7190 7178i         0000 0004   CAN1RXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
 7191 7179i         0000 0005   CAN1RXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
 7192 7180i         0000 0006   CAN1RXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
 7193 7181i         0000 0007   CAN1RXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
 7194 7182i                     ; bit position masks
 7195 7183i         0000 0001   mCAN1RXTSRL_TSR0:   equ    %00000001
 7196 7184i         0000 0002   mCAN1RXTSRL_TSR1:   equ    %00000010
 7197 7185i         0000 0004   mCAN1RXTSRL_TSR2:   equ    %00000100
 7198 7186i         0000 0008   mCAN1RXTSRL_TSR3:   equ    %00001000
 7199 7187i         0000 0010   mCAN1RXTSRL_TSR4:   equ    %00010000
 7200 7188i         0000 0020   mCAN1RXTSRL_TSR5:   equ    %00100000
 7201 7189i         0000 0040   mCAN1RXTSRL_TSR6:   equ    %01000000
 7202 7190i         0000 0080   mCAN1RXTSRL_TSR7:   equ    %10000000
 7203 7191i                     
 7204 7192i                     
 7205 7193i                     ;*** CAN1TXIDR0 - MSCAN 1 Transmit Identifier Register 0; 0x000001B0 ***
 7206 7194i         0000 01B0   CAN1TXIDR0:         equ    $000001B0                                ;*** CAN1TXIDR0 - MSCAN 1 Transmit Identifier Register 0; 0x0000
 7207 7195i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7208 7196i         0000 0000   CAN1TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
 7209 7197i         0000 0001   CAN1TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
 7210 7198i         0000 0002   CAN1TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
 7211 7199i         0000 0003   CAN1TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
 7212 7200i         0000 0004   CAN1TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
 7213 7201i         0000 0005   CAN1TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
 7214 7202i         0000 0006   CAN1TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
 7215 7203i         0000 0007   CAN1TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
 7216 7204i                     ; bit position masks
 7217 7205i         0000 0001   mCAN1TXIDR0_ID21:   equ    %00000001
 7218 7206i         0000 0002   mCAN1TXIDR0_ID22:   equ    %00000010
 7219 7207i         0000 0004   mCAN1TXIDR0_ID23:   equ    %00000100
 7220 7208i         0000 0008   mCAN1TXIDR0_ID24:   equ    %00001000
 7221 7209i         0000 0010   mCAN1TXIDR0_ID25:   equ    %00010000
 7222 7210i         0000 0020   mCAN1TXIDR0_ID26:   equ    %00100000
 7223 7211i         0000 0040   mCAN1TXIDR0_ID27:   equ    %01000000
 7224 7212i         0000 0080   mCAN1TXIDR0_ID28:   equ    %10000000
 7225 7213i                     
 7226 7214i                     
 7227 7215i                     ;*** CAN1TXIDR1 - MSCAN 1 Transmit Identifier Register 1; 0x000001B1 ***
 7228 7216i         0000 01B1   CAN1TXIDR1:         equ    $000001B1                                ;*** CAN1TXIDR1 - MSCAN 1 Transmit Identifier Register 1; 0x0000
 7229 7217i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7230 7218i         0000 0000   CAN1TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
 7231 7219i         0000 0001   CAN1TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
 7232 7220i         0000 0002   CAN1TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7233 7221i         0000 0003   CAN1TXIDR1_IDE:     equ    3                                         ; ID Extended
 7234 7222i         0000 0004   CAN1TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
 7235 7223i         0000 0005   CAN1TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
 7236 7224i         0000 0006   CAN1TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
 7237 7225i         0000 0007   CAN1TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
 7238 7226i                     ; bit position masks
 7239 7227i         0000 0001   mCAN1TXIDR1_ID15:   equ    %00000001
 7240 7228i         0000 0002   mCAN1TXIDR1_ID16:   equ    %00000010
 7241 7229i         0000 0004   mCAN1TXIDR1_ID17:   equ    %00000100
 7242 7230i         0000 0008   mCAN1TXIDR1_IDE:    equ    %00001000
 7243 7231i         0000 0010   mCAN1TXIDR1_SRR:    equ    %00010000
 7244 7232i         0000 0020   mCAN1TXIDR1_ID18:   equ    %00100000
 7245 7233i         0000 0040   mCAN1TXIDR1_ID19:   equ    %01000000
 7246 7234i         0000 0080   mCAN1TXIDR1_ID20:   equ    %10000000
 7247 7235i                     
 7248 7236i                     
 7249 7237i                     ;*** CAN1TXIDR2 - MSCAN 1 Transmit Identifier Register 2; 0x000001B2 ***
 7250 7238i         0000 01B2   CAN1TXIDR2:         equ    $000001B2                                ;*** CAN1TXIDR2 - MSCAN 1 Transmit Identifier Register 2; 0x0000
 7251 7239i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7252 7240i         0000 0000   CAN1TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
 7253 7241i         0000 0001   CAN1TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
 7254 7242i         0000 0002   CAN1TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
 7255 7243i         0000 0003   CAN1TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
 7256 7244i         0000 0004   CAN1TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
 7257 7245i         0000 0005   CAN1TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
 7258 7246i         0000 0006   CAN1TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
 7259 7247i         0000 0007   CAN1TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
 7260 7248i                     ; bit position masks
 7261 7249i         0000 0001   mCAN1TXIDR2_ID7:    equ    %00000001
 7262 7250i         0000 0002   mCAN1TXIDR2_ID8:    equ    %00000010
 7263 7251i         0000 0004   mCAN1TXIDR2_ID9:    equ    %00000100
 7264 7252i         0000 0008   mCAN1TXIDR2_ID10:   equ    %00001000
 7265 7253i         0000 0010   mCAN1TXIDR2_ID11:   equ    %00010000
 7266 7254i         0000 0020   mCAN1TXIDR2_ID12:   equ    %00100000
 7267 7255i         0000 0040   mCAN1TXIDR2_ID13:   equ    %01000000
 7268 7256i         0000 0080   mCAN1TXIDR2_ID14:   equ    %10000000
 7269 7257i                     
 7270 7258i                     
 7271 7259i                     ;*** CAN1TXIDR3 - MSCAN 1 Transmit Identifier Register 3; 0x000001B3 ***
 7272 7260i         0000 01B3   CAN1TXIDR3:         equ    $000001B3                                ;*** CAN1TXIDR3 - MSCAN 1 Transmit Identifier Register 3; 0x0000
 7273 7261i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7274 7262i         0000 0000   CAN1TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
 7275 7263i         0000 0001   CAN1TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
 7276 7264i         0000 0002   CAN1TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
 7277 7265i         0000 0003   CAN1TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
 7278 7266i         0000 0004   CAN1TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
 7279 7267i         0000 0005   CAN1TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
 7280 7268i         0000 0006   CAN1TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
 7281 7269i         0000 0007   CAN1TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
 7282 7270i                     ; bit position masks
 7283 7271i         0000 0001   mCAN1TXIDR3_RTR:    equ    %00000001
 7284 7272i         0000 0002   mCAN1TXIDR3_ID0:    equ    %00000010
 7285 7273i         0000 0004   mCAN1TXIDR3_ID1:    equ    %00000100
 7286 7274i         0000 0008   mCAN1TXIDR3_ID2:    equ    %00001000
 7287 7275i         0000 0010   mCAN1TXIDR3_ID3:    equ    %00010000
 7288 7276i         0000 0020   mCAN1TXIDR3_ID4:    equ    %00100000
 7289 7277i         0000 0040   mCAN1TXIDR3_ID5:    equ    %01000000
 7290 7278i         0000 0080   mCAN1TXIDR3_ID6:    equ    %10000000
 7291 7279i                     
 7292 7280i                     
 7293 7281i                     ;*** CAN1TXDSR0 - MSCAN 1 Transmit Data Segment Register 0; 0x000001B4 ***
 7294 7282i         0000 01B4   CAN1TXDSR0:         equ    $000001B4                                ;*** CAN1TXDSR0 - MSCAN 1 Transmit Data Segment Register 0; 0x00
 7295 7283i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7296 7284i         0000 0000   CAN1TXDSR0_DB0:     equ    0                                         ; Data Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7297 7285i         0000 0001   CAN1TXDSR0_DB1:     equ    1                                         ; Data Bit 1
 7298 7286i         0000 0002   CAN1TXDSR0_DB2:     equ    2                                         ; Data Bit 2
 7299 7287i         0000 0003   CAN1TXDSR0_DB3:     equ    3                                         ; Data Bit 3
 7300 7288i         0000 0004   CAN1TXDSR0_DB4:     equ    4                                         ; Data Bit 4
 7301 7289i         0000 0005   CAN1TXDSR0_DB5:     equ    5                                         ; Data Bit 5
 7302 7290i         0000 0006   CAN1TXDSR0_DB6:     equ    6                                         ; Data Bit 6
 7303 7291i         0000 0007   CAN1TXDSR0_DB7:     equ    7                                         ; Data Bit 7
 7304 7292i                     ; bit position masks
 7305 7293i         0000 0001   mCAN1TXDSR0_DB0:    equ    %00000001
 7306 7294i         0000 0002   mCAN1TXDSR0_DB1:    equ    %00000010
 7307 7295i         0000 0004   mCAN1TXDSR0_DB2:    equ    %00000100
 7308 7296i         0000 0008   mCAN1TXDSR0_DB3:    equ    %00001000
 7309 7297i         0000 0010   mCAN1TXDSR0_DB4:    equ    %00010000
 7310 7298i         0000 0020   mCAN1TXDSR0_DB5:    equ    %00100000
 7311 7299i         0000 0040   mCAN1TXDSR0_DB6:    equ    %01000000
 7312 7300i         0000 0080   mCAN1TXDSR0_DB7:    equ    %10000000
 7313 7301i                     
 7314 7302i                     
 7315 7303i                     ;*** CAN1TXDSR1 - MSCAN 1 Transmit Data Segment Register 1; 0x000001B5 ***
 7316 7304i         0000 01B5   CAN1TXDSR1:         equ    $000001B5                                ;*** CAN1TXDSR1 - MSCAN 1 Transmit Data Segment Register 1; 0x00
 7317 7305i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7318 7306i         0000 0000   CAN1TXDSR1_DB0:     equ    0                                         ; Data Bit 0
 7319 7307i         0000 0001   CAN1TXDSR1_DB1:     equ    1                                         ; Data Bit 1
 7320 7308i         0000 0002   CAN1TXDSR1_DB2:     equ    2                                         ; Data Bit 2
 7321 7309i         0000 0003   CAN1TXDSR1_DB3:     equ    3                                         ; Data Bit 3
 7322 7310i         0000 0004   CAN1TXDSR1_DB4:     equ    4                                         ; Data Bit 4
 7323 7311i         0000 0005   CAN1TXDSR1_DB5:     equ    5                                         ; Data Bit 5
 7324 7312i         0000 0006   CAN1TXDSR1_DB6:     equ    6                                         ; Data Bit 6
 7325 7313i         0000 0007   CAN1TXDSR1_DB7:     equ    7                                         ; Data Bit 7
 7326 7314i                     ; bit position masks
 7327 7315i         0000 0001   mCAN1TXDSR1_DB0:    equ    %00000001
 7328 7316i         0000 0002   mCAN1TXDSR1_DB1:    equ    %00000010
 7329 7317i         0000 0004   mCAN1TXDSR1_DB2:    equ    %00000100
 7330 7318i         0000 0008   mCAN1TXDSR1_DB3:    equ    %00001000
 7331 7319i         0000 0010   mCAN1TXDSR1_DB4:    equ    %00010000
 7332 7320i         0000 0020   mCAN1TXDSR1_DB5:    equ    %00100000
 7333 7321i         0000 0040   mCAN1TXDSR1_DB6:    equ    %01000000
 7334 7322i         0000 0080   mCAN1TXDSR1_DB7:    equ    %10000000
 7335 7323i                     
 7336 7324i                     
 7337 7325i                     ;*** CAN1TXDSR2 - MSCAN 1 Transmit Data Segment Register 2; 0x000001B6 ***
 7338 7326i         0000 01B6   CAN1TXDSR2:         equ    $000001B6                                ;*** CAN1TXDSR2 - MSCAN 1 Transmit Data Segment Register 2; 0x00
 7339 7327i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7340 7328i         0000 0000   CAN1TXDSR2_DB0:     equ    0                                         ; Data Bit 0
 7341 7329i         0000 0001   CAN1TXDSR2_DB1:     equ    1                                         ; Data Bit 1
 7342 7330i         0000 0002   CAN1TXDSR2_DB2:     equ    2                                         ; Data Bit 2
 7343 7331i         0000 0003   CAN1TXDSR2_DB3:     equ    3                                         ; Data Bit 3
 7344 7332i         0000 0004   CAN1TXDSR2_DB4:     equ    4                                         ; Data Bit 4
 7345 7333i         0000 0005   CAN1TXDSR2_DB5:     equ    5                                         ; Data Bit 5
 7346 7334i         0000 0006   CAN1TXDSR2_DB6:     equ    6                                         ; Data Bit 6
 7347 7335i         0000 0007   CAN1TXDSR2_DB7:     equ    7                                         ; Data Bit 7
 7348 7336i                     ; bit position masks
 7349 7337i         0000 0001   mCAN1TXDSR2_DB0:    equ    %00000001
 7350 7338i         0000 0002   mCAN1TXDSR2_DB1:    equ    %00000010
 7351 7339i         0000 0004   mCAN1TXDSR2_DB2:    equ    %00000100
 7352 7340i         0000 0008   mCAN1TXDSR2_DB3:    equ    %00001000
 7353 7341i         0000 0010   mCAN1TXDSR2_DB4:    equ    %00010000
 7354 7342i         0000 0020   mCAN1TXDSR2_DB5:    equ    %00100000
 7355 7343i         0000 0040   mCAN1TXDSR2_DB6:    equ    %01000000
 7356 7344i         0000 0080   mCAN1TXDSR2_DB7:    equ    %10000000
 7357 7345i                     
 7358 7346i                     
 7359 7347i                     ;*** CAN1TXDSR3 - MSCAN 1 Transmit Data Segment Register 3; 0x000001B7 ***
 7360 7348i         0000 01B7   CAN1TXDSR3:         equ    $000001B7                                ;*** CAN1TXDSR3 - MSCAN 1 Transmit Data Segment Register 3; 0x00

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7361 7349i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7362 7350i         0000 0000   CAN1TXDSR3_DB0:     equ    0                                         ; Data Bit 0
 7363 7351i         0000 0001   CAN1TXDSR3_DB1:     equ    1                                         ; Data Bit 1
 7364 7352i         0000 0002   CAN1TXDSR3_DB2:     equ    2                                         ; Data Bit 2
 7365 7353i         0000 0003   CAN1TXDSR3_DB3:     equ    3                                         ; Data Bit 3
 7366 7354i         0000 0004   CAN1TXDSR3_DB4:     equ    4                                         ; Data Bit 4
 7367 7355i         0000 0005   CAN1TXDSR3_DB5:     equ    5                                         ; Data Bit 5
 7368 7356i         0000 0006   CAN1TXDSR3_DB6:     equ    6                                         ; Data Bit 6
 7369 7357i         0000 0007   CAN1TXDSR3_DB7:     equ    7                                         ; Data Bit 7
 7370 7358i                     ; bit position masks
 7371 7359i         0000 0001   mCAN1TXDSR3_DB0:    equ    %00000001
 7372 7360i         0000 0002   mCAN1TXDSR3_DB1:    equ    %00000010
 7373 7361i         0000 0004   mCAN1TXDSR3_DB2:    equ    %00000100
 7374 7362i         0000 0008   mCAN1TXDSR3_DB3:    equ    %00001000
 7375 7363i         0000 0010   mCAN1TXDSR3_DB4:    equ    %00010000
 7376 7364i         0000 0020   mCAN1TXDSR3_DB5:    equ    %00100000
 7377 7365i         0000 0040   mCAN1TXDSR3_DB6:    equ    %01000000
 7378 7366i         0000 0080   mCAN1TXDSR3_DB7:    equ    %10000000
 7379 7367i                     
 7380 7368i                     
 7381 7369i                     ;*** CAN1TXDSR4 - MSCAN 1 Transmit Data Segment Register 4; 0x000001B8 ***
 7382 7370i         0000 01B8   CAN1TXDSR4:         equ    $000001B8                                ;*** CAN1TXDSR4 - MSCAN 1 Transmit Data Segment Register 4; 0x00
 7383 7371i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7384 7372i         0000 0000   CAN1TXDSR4_DB0:     equ    0                                         ; Data Bit 0
 7385 7373i         0000 0001   CAN1TXDSR4_DB1:     equ    1                                         ; Data Bit 1
 7386 7374i         0000 0002   CAN1TXDSR4_DB2:     equ    2                                         ; Data Bit 2
 7387 7375i         0000 0003   CAN1TXDSR4_DB3:     equ    3                                         ; Data Bit 3
 7388 7376i         0000 0004   CAN1TXDSR4_DB4:     equ    4                                         ; Data Bit 4
 7389 7377i         0000 0005   CAN1TXDSR4_DB5:     equ    5                                         ; Data Bit 5
 7390 7378i         0000 0006   CAN1TXDSR4_DB6:     equ    6                                         ; Data Bit 6
 7391 7379i         0000 0007   CAN1TXDSR4_DB7:     equ    7                                         ; Data Bit 7
 7392 7380i                     ; bit position masks
 7393 7381i         0000 0001   mCAN1TXDSR4_DB0:    equ    %00000001
 7394 7382i         0000 0002   mCAN1TXDSR4_DB1:    equ    %00000010
 7395 7383i         0000 0004   mCAN1TXDSR4_DB2:    equ    %00000100
 7396 7384i         0000 0008   mCAN1TXDSR4_DB3:    equ    %00001000
 7397 7385i         0000 0010   mCAN1TXDSR4_DB4:    equ    %00010000
 7398 7386i         0000 0020   mCAN1TXDSR4_DB5:    equ    %00100000
 7399 7387i         0000 0040   mCAN1TXDSR4_DB6:    equ    %01000000
 7400 7388i         0000 0080   mCAN1TXDSR4_DB7:    equ    %10000000
 7401 7389i                     
 7402 7390i                     
 7403 7391i                     ;*** CAN1TXDSR5 - MSCAN 1 Transmit Data Segment Register 5; 0x000001B9 ***
 7404 7392i         0000 01B9   CAN1TXDSR5:         equ    $000001B9                                ;*** CAN1TXDSR5 - MSCAN 1 Transmit Data Segment Register 5; 0x00
 7405 7393i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7406 7394i         0000 0000   CAN1TXDSR5_DB0:     equ    0                                         ; Data Bit 0
 7407 7395i         0000 0001   CAN1TXDSR5_DB1:     equ    1                                         ; Data Bit 1
 7408 7396i         0000 0002   CAN1TXDSR5_DB2:     equ    2                                         ; Data Bit 2
 7409 7397i         0000 0003   CAN1TXDSR5_DB3:     equ    3                                         ; Data Bit 3
 7410 7398i         0000 0004   CAN1TXDSR5_DB4:     equ    4                                         ; Data Bit 4
 7411 7399i         0000 0005   CAN1TXDSR5_DB5:     equ    5                                         ; Data Bit 5
 7412 7400i         0000 0006   CAN1TXDSR5_DB6:     equ    6                                         ; Data Bit 6
 7413 7401i         0000 0007   CAN1TXDSR5_DB7:     equ    7                                         ; Data Bit 7
 7414 7402i                     ; bit position masks
 7415 7403i         0000 0001   mCAN1TXDSR5_DB0:    equ    %00000001
 7416 7404i         0000 0002   mCAN1TXDSR5_DB1:    equ    %00000010
 7417 7405i         0000 0004   mCAN1TXDSR5_DB2:    equ    %00000100
 7418 7406i         0000 0008   mCAN1TXDSR5_DB3:    equ    %00001000
 7419 7407i         0000 0010   mCAN1TXDSR5_DB4:    equ    %00010000
 7420 7408i         0000 0020   mCAN1TXDSR5_DB5:    equ    %00100000
 7421 7409i         0000 0040   mCAN1TXDSR5_DB6:    equ    %01000000
 7422 7410i         0000 0080   mCAN1TXDSR5_DB7:    equ    %10000000
 7423 7411i                     
 7424 7412i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7425 7413i                     ;*** CAN1TXDSR6 - MSCAN 1 Transmit Data Segment Register 6; 0x000001BA ***
 7426 7414i         0000 01BA   CAN1TXDSR6:         equ    $000001BA                                ;*** CAN1TXDSR6 - MSCAN 1 Transmit Data Segment Register 6; 0x00
 7427 7415i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7428 7416i         0000 0000   CAN1TXDSR6_DB0:     equ    0                                         ; Data Bit 0
 7429 7417i         0000 0001   CAN1TXDSR6_DB1:     equ    1                                         ; Data Bit 1
 7430 7418i         0000 0002   CAN1TXDSR6_DB2:     equ    2                                         ; Data Bit 2
 7431 7419i         0000 0003   CAN1TXDSR6_DB3:     equ    3                                         ; Data Bit 3
 7432 7420i         0000 0004   CAN1TXDSR6_DB4:     equ    4                                         ; Data Bit 4
 7433 7421i         0000 0005   CAN1TXDSR6_DB5:     equ    5                                         ; Data Bit 5
 7434 7422i         0000 0006   CAN1TXDSR6_DB6:     equ    6                                         ; Data Bit 6
 7435 7423i         0000 0007   CAN1TXDSR6_DB7:     equ    7                                         ; Data Bit 7
 7436 7424i                     ; bit position masks
 7437 7425i         0000 0001   mCAN1TXDSR6_DB0:    equ    %00000001
 7438 7426i         0000 0002   mCAN1TXDSR6_DB1:    equ    %00000010
 7439 7427i         0000 0004   mCAN1TXDSR6_DB2:    equ    %00000100
 7440 7428i         0000 0008   mCAN1TXDSR6_DB3:    equ    %00001000
 7441 7429i         0000 0010   mCAN1TXDSR6_DB4:    equ    %00010000
 7442 7430i         0000 0020   mCAN1TXDSR6_DB5:    equ    %00100000
 7443 7431i         0000 0040   mCAN1TXDSR6_DB6:    equ    %01000000
 7444 7432i         0000 0080   mCAN1TXDSR6_DB7:    equ    %10000000
 7445 7433i                     
 7446 7434i                     
 7447 7435i                     ;*** CAN1TXDSR7 - MSCAN 1 Transmit Data Segment Register 7; 0x000001BB ***
 7448 7436i         0000 01BB   CAN1TXDSR7:         equ    $000001BB                                ;*** CAN1TXDSR7 - MSCAN 1 Transmit Data Segment Register 7; 0x00
 7449 7437i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7450 7438i         0000 0000   CAN1TXDSR7_DB0:     equ    0                                         ; Data Bit 0
 7451 7439i         0000 0001   CAN1TXDSR7_DB1:     equ    1                                         ; Data Bit 1
 7452 7440i         0000 0002   CAN1TXDSR7_DB2:     equ    2                                         ; Data Bit 2
 7453 7441i         0000 0003   CAN1TXDSR7_DB3:     equ    3                                         ; Data Bit 3
 7454 7442i         0000 0004   CAN1TXDSR7_DB4:     equ    4                                         ; Data Bit 4
 7455 7443i         0000 0005   CAN1TXDSR7_DB5:     equ    5                                         ; Data Bit 5
 7456 7444i         0000 0006   CAN1TXDSR7_DB6:     equ    6                                         ; Data Bit 6
 7457 7445i         0000 0007   CAN1TXDSR7_DB7:     equ    7                                         ; Data Bit 7
 7458 7446i                     ; bit position masks
 7459 7447i         0000 0001   mCAN1TXDSR7_DB0:    equ    %00000001
 7460 7448i         0000 0002   mCAN1TXDSR7_DB1:    equ    %00000010
 7461 7449i         0000 0004   mCAN1TXDSR7_DB2:    equ    %00000100
 7462 7450i         0000 0008   mCAN1TXDSR7_DB3:    equ    %00001000
 7463 7451i         0000 0010   mCAN1TXDSR7_DB4:    equ    %00010000
 7464 7452i         0000 0020   mCAN1TXDSR7_DB5:    equ    %00100000
 7465 7453i         0000 0040   mCAN1TXDSR7_DB6:    equ    %01000000
 7466 7454i         0000 0080   mCAN1TXDSR7_DB7:    equ    %10000000
 7467 7455i                     
 7468 7456i                     
 7469 7457i                     ;*** CAN1TXDLR - MSCAN 1 Transmit Data Length Register; 0x000001BC ***
 7470 7458i         0000 01BC   CAN1TXDLR:          equ    $000001BC                                ;*** CAN1TXDLR - MSCAN 1 Transmit Data Length Register; 0x000001
 7471 7459i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7472 7460i         0000 0000   CAN1TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
 7473 7461i         0000 0001   CAN1TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
 7474 7462i         0000 0002   CAN1TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
 7475 7463i         0000 0003   CAN1TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
 7476 7464i                     ; bit position masks
 7477 7465i         0000 0001   mCAN1TXDLR_DLC0:    equ    %00000001
 7478 7466i         0000 0002   mCAN1TXDLR_DLC1:    equ    %00000010
 7479 7467i         0000 0004   mCAN1TXDLR_DLC2:    equ    %00000100
 7480 7468i         0000 0008   mCAN1TXDLR_DLC3:    equ    %00001000
 7481 7469i                     
 7482 7470i                     
 7483 7471i                     ;*** CAN1TXTBPR - MSCAN 1 Transmit Buffer Priority; 0x000001BD ***
 7484 7472i         0000 01BD   CAN1TXTBPR:         equ    $000001BD                                ;*** CAN1TXTBPR - MSCAN 1 Transmit Buffer Priority; 0x000001BD *
 7485 7473i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7486 7474i         0000 0000   CAN1TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
 7487 7475i         0000 0001   CAN1TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
 7488 7476i         0000 0002   CAN1TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7489 7477i         0000 0003   CAN1TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
 7490 7478i         0000 0004   CAN1TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
 7491 7479i         0000 0005   CAN1TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
 7492 7480i         0000 0006   CAN1TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
 7493 7481i         0000 0007   CAN1TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
 7494 7482i                     ; bit position masks
 7495 7483i         0000 0001   mCAN1TXTBPR_PRIO0:  equ    %00000001
 7496 7484i         0000 0002   mCAN1TXTBPR_PRIO1:  equ    %00000010
 7497 7485i         0000 0004   mCAN1TXTBPR_PRIO2:  equ    %00000100
 7498 7486i         0000 0008   mCAN1TXTBPR_PRIO3:  equ    %00001000
 7499 7487i         0000 0010   mCAN1TXTBPR_PRIO4:  equ    %00010000
 7500 7488i         0000 0020   mCAN1TXTBPR_PRIO5:  equ    %00100000
 7501 7489i         0000 0040   mCAN1TXTBPR_PRIO6:  equ    %01000000
 7502 7490i         0000 0080   mCAN1TXTBPR_PRIO7:  equ    %10000000
 7503 7491i                     
 7504 7492i                     
 7505 7493i                     ;*** CAN1TXTSR - MSCAN 1 Transmit Time Stamp Register; 0x000001BE ***
 7506 7494i         0000 01BE   CAN1TXTSR:          equ    $000001BE                                ;*** CAN1TXTSR - MSCAN 1 Transmit Time Stamp Register; 0x000001B
 7507 7495i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7508 7496i         0000 0000   CAN1TXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
 7509 7497i         0000 0001   CAN1TXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
 7510 7498i         0000 0002   CAN1TXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
 7511 7499i         0000 0003   CAN1TXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
 7512 7500i         0000 0004   CAN1TXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
 7513 7501i         0000 0005   CAN1TXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
 7514 7502i         0000 0006   CAN1TXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
 7515 7503i         0000 0007   CAN1TXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
 7516 7504i         0000 0008   CAN1TXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
 7517 7505i         0000 0009   CAN1TXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
 7518 7506i         0000 000A   CAN1TXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
 7519 7507i         0000 000B   CAN1TXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
 7520 7508i         0000 000C   CAN1TXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
 7521 7509i         0000 000D   CAN1TXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
 7522 7510i         0000 000E   CAN1TXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
 7523 7511i         0000 000F   CAN1TXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
 7524 7512i                     ; bit position masks
 7525 7513i         0000 0001   mCAN1TXTSR_TSR0:    equ    %00000001
 7526 7514i         0000 0002   mCAN1TXTSR_TSR1:    equ    %00000010
 7527 7515i         0000 0004   mCAN1TXTSR_TSR2:    equ    %00000100
 7528 7516i         0000 0008   mCAN1TXTSR_TSR3:    equ    %00001000
 7529 7517i         0000 0010   mCAN1TXTSR_TSR4:    equ    %00010000
 7530 7518i         0000 0020   mCAN1TXTSR_TSR5:    equ    %00100000
 7531 7519i         0000 0040   mCAN1TXTSR_TSR6:    equ    %01000000
 7532 7520i         0000 0080   mCAN1TXTSR_TSR7:    equ    %10000000
 7533 7521i         0000 0100   mCAN1TXTSR_TSR8:    equ    %100000000
 7534 7522i         0000 0200   mCAN1TXTSR_TSR9:    equ    %1000000000
 7535 7523i         0000 0400   mCAN1TXTSR_TSR10:   equ    %10000000000
 7536 7524i         0000 0800   mCAN1TXTSR_TSR11:   equ    %100000000000
 7537 7525i         0000 1000   mCAN1TXTSR_TSR12:   equ    %1000000000000
 7538 7526i         0000 2000   mCAN1TXTSR_TSR13:   equ    %10000000000000
 7539 7527i         0000 4000   mCAN1TXTSR_TSR14:   equ    %100000000000000
 7540 7528i         0000 8000   mCAN1TXTSR_TSR15:   equ    %1000000000000000
 7541 7529i                     
 7542 7530i                     
 7543 7531i                     ;*** CAN1TXTSRH - MSCAN 1 Transmit Time Stamp Register High; 0x000001BE ***
 7544 7532i         0000 01BE   CAN1TXTSRH:         equ    $000001BE                                ;*** CAN1TXTSRH - MSCAN 1 Transmit Time Stamp Register High; 0x0
 7545 7533i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7546 7534i         0000 0000   CAN1TXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
 7547 7535i         0000 0001   CAN1TXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
 7548 7536i         0000 0002   CAN1TXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
 7549 7537i         0000 0003   CAN1TXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
 7550 7538i         0000 0004   CAN1TXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12
 7551 7539i         0000 0005   CAN1TXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
 7552 7540i         0000 0006   CAN1TXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7553 7541i         0000 0007   CAN1TXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
 7554 7542i                     ; bit position masks
 7555 7543i         0000 0001   mCAN1TXTSRH_TSR8:   equ    %00000001
 7556 7544i         0000 0002   mCAN1TXTSRH_TSR9:   equ    %00000010
 7557 7545i         0000 0004   mCAN1TXTSRH_TSR10:  equ    %00000100
 7558 7546i         0000 0008   mCAN1TXTSRH_TSR11:  equ    %00001000
 7559 7547i         0000 0010   mCAN1TXTSRH_TSR12:  equ    %00010000
 7560 7548i         0000 0020   mCAN1TXTSRH_TSR13:  equ    %00100000
 7561 7549i         0000 0040   mCAN1TXTSRH_TSR14:  equ    %01000000
 7562 7550i         0000 0080   mCAN1TXTSRH_TSR15:  equ    %10000000
 7563 7551i                     
 7564 7552i                     
 7565 7553i                     ;*** CAN1TXTSRL - MSCAN 1 Transmit Time Stamp Register Low; 0x000001BF ***
 7566 7554i         0000 01BF   CAN1TXTSRL:         equ    $000001BF                                ;*** CAN1TXTSRL - MSCAN 1 Transmit Time Stamp Register Low; 0x00
 7567 7555i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7568 7556i         0000 0000   CAN1TXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
 7569 7557i         0000 0001   CAN1TXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
 7570 7558i         0000 0002   CAN1TXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
 7571 7559i         0000 0003   CAN1TXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
 7572 7560i         0000 0004   CAN1TXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
 7573 7561i         0000 0005   CAN1TXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
 7574 7562i         0000 0006   CAN1TXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
 7575 7563i         0000 0007   CAN1TXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
 7576 7564i                     ; bit position masks
 7577 7565i         0000 0001   mCAN1TXTSRL_TSR0:   equ    %00000001
 7578 7566i         0000 0002   mCAN1TXTSRL_TSR1:   equ    %00000010
 7579 7567i         0000 0004   mCAN1TXTSRL_TSR2:   equ    %00000100
 7580 7568i         0000 0008   mCAN1TXTSRL_TSR3:   equ    %00001000
 7581 7569i         0000 0010   mCAN1TXTSRL_TSR4:   equ    %00010000
 7582 7570i         0000 0020   mCAN1TXTSRL_TSR5:   equ    %00100000
 7583 7571i         0000 0040   mCAN1TXTSRL_TSR6:   equ    %01000000
 7584 7572i         0000 0080   mCAN1TXTSRL_TSR7:   equ    %10000000
 7585 7573i                     
 7586 7574i                     
 7587 7575i                     ;*** CAN2CTL0 - MSCAN 2 Control 0 Register; 0x000001C0 ***
 7588 7576i         0000 01C0   CAN2CTL0:           equ    $000001C0                                ;*** CAN2CTL0 - MSCAN 2 Control 0 Register; 0x000001C0 ***
 7589 7577i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7590 7578i         0000 0000   CAN2CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
 7591 7579i         0000 0001   CAN2CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
 7592 7580i         0000 0002   CAN2CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
 7593 7581i         0000 0003   CAN2CTL0_TIME:      equ    3                                         ; Timer Enable
 7594 7582i         0000 0004   CAN2CTL0_SYNCH:     equ    4                                         ; Synchronized Status
 7595 7583i         0000 0005   CAN2CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
 7596 7584i         0000 0006   CAN2CTL0_RXACT:     equ    6                                         ; Receiver Active Status
 7597 7585i         0000 0007   CAN2CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
 7598 7586i                     ; bit position masks
 7599 7587i         0000 0001   mCAN2CTL0_INITRQ:   equ    %00000001
 7600 7588i         0000 0002   mCAN2CTL0_SLPRQ:    equ    %00000010
 7601 7589i         0000 0004   mCAN2CTL0_WUPE:     equ    %00000100
 7602 7590i         0000 0008   mCAN2CTL0_TIME:     equ    %00001000
 7603 7591i         0000 0010   mCAN2CTL0_SYNCH:    equ    %00010000
 7604 7592i         0000 0020   mCAN2CTL0_CSWAI:    equ    %00100000
 7605 7593i         0000 0040   mCAN2CTL0_RXACT:    equ    %01000000
 7606 7594i         0000 0080   mCAN2CTL0_RXFRM:    equ    %10000000
 7607 7595i                     
 7608 7596i                     
 7609 7597i                     ;*** CAN2CTL1 - MSCAN 2 Control 1 Register; 0x000001C1 ***
 7610 7598i         0000 01C1   CAN2CTL1:           equ    $000001C1                                ;*** CAN2CTL1 - MSCAN 2 Control 1 Register; 0x000001C1 ***
 7611 7599i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7612 7600i         0000 0000   CAN2CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
 7613 7601i         0000 0001   CAN2CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
 7614 7602i         0000 0002   CAN2CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
 7615 7603i         0000 0004   CAN2CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
 7616 7604i         0000 0005   CAN2CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7617 7605i         0000 0006   CAN2CTL1_CLKSRC:    equ    6                                         ; MSCAN 2 Clock Source
 7618 7606i         0000 0007   CAN2CTL1_CANE:      equ    7                                         ; MSCAN 2 Enable
 7619 7607i                     ; bit position masks
 7620 7608i         0000 0001   mCAN2CTL1_INITAK:   equ    %00000001
 7621 7609i         0000 0002   mCAN2CTL1_SLPAK:    equ    %00000010
 7622 7610i         0000 0004   mCAN2CTL1_WUPM:     equ    %00000100
 7623 7611i         0000 0010   mCAN2CTL1_LISTEN:   equ    %00010000
 7624 7612i         0000 0020   mCAN2CTL1_LOOPB:    equ    %00100000
 7625 7613i         0000 0040   mCAN2CTL1_CLKSRC:   equ    %01000000
 7626 7614i         0000 0080   mCAN2CTL1_CANE:     equ    %10000000
 7627 7615i                     
 7628 7616i                     
 7629 7617i                     ;*** CAN2BTR0 - MSCAN 2 Bus Timing Register 0; 0x000001C2 ***
 7630 7618i         0000 01C2   CAN2BTR0:           equ    $000001C2                                ;*** CAN2BTR0 - MSCAN 2 Bus Timing Register 0; 0x000001C2 ***
 7631 7619i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7632 7620i         0000 0000   CAN2BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
 7633 7621i         0000 0001   CAN2BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
 7634 7622i         0000 0002   CAN2BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
 7635 7623i         0000 0003   CAN2BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
 7636 7624i         0000 0004   CAN2BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
 7637 7625i         0000 0005   CAN2BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
 7638 7626i         0000 0006   CAN2BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
 7639 7627i         0000 0007   CAN2BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
 7640 7628i                     ; bit position masks
 7641 7629i         0000 0001   mCAN2BTR0_BRP0:     equ    %00000001
 7642 7630i         0000 0002   mCAN2BTR0_BRP1:     equ    %00000010
 7643 7631i         0000 0004   mCAN2BTR0_BRP2:     equ    %00000100
 7644 7632i         0000 0008   mCAN2BTR0_BRP3:     equ    %00001000
 7645 7633i         0000 0010   mCAN2BTR0_BRP4:     equ    %00010000
 7646 7634i         0000 0020   mCAN2BTR0_BRP5:     equ    %00100000
 7647 7635i         0000 0040   mCAN2BTR0_SJW0:     equ    %01000000
 7648 7636i         0000 0080   mCAN2BTR0_SJW1:     equ    %10000000
 7649 7637i                     
 7650 7638i                     
 7651 7639i                     ;*** CAN2BTR1 - MSCAN 2 Bus Timing Register 1; 0x000001C3 ***
 7652 7640i         0000 01C3   CAN2BTR1:           equ    $000001C3                                ;*** CAN2BTR1 - MSCAN 2 Bus Timing Register 1; 0x000001C3 ***
 7653 7641i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7654 7642i         0000 0000   CAN2BTR1_TSEG10:    equ    0                                         ; Time Segment 10
 7655 7643i         0000 0001   CAN2BTR1_TSEG11:    equ    1                                         ; Time Segment 11
 7656 7644i         0000 0002   CAN2BTR1_TSEG12:    equ    2                                         ; Time Segment 12
 7657 7645i         0000 0003   CAN2BTR1_TSEG13:    equ    3                                         ; Time Segment 13
 7658 7646i         0000 0004   CAN2BTR1_TSEG20:    equ    4                                         ; Time Segment 20
 7659 7647i         0000 0005   CAN2BTR1_TSEG21:    equ    5                                         ; Time Segment 21
 7660 7648i         0000 0006   CAN2BTR1_TSEG22:    equ    6                                         ; Time Segment 22
 7661 7649i         0000 0007   CAN2BTR1_SAMP:      equ    7                                         ; Sampling
 7662 7650i                     ; bit position masks
 7663 7651i         0000 0001   mCAN2BTR1_TSEG10:   equ    %00000001
 7664 7652i         0000 0002   mCAN2BTR1_TSEG11:   equ    %00000010
 7665 7653i         0000 0004   mCAN2BTR1_TSEG12:   equ    %00000100
 7666 7654i         0000 0008   mCAN2BTR1_TSEG13:   equ    %00001000
 7667 7655i         0000 0010   mCAN2BTR1_TSEG20:   equ    %00010000
 7668 7656i         0000 0020   mCAN2BTR1_TSEG21:   equ    %00100000
 7669 7657i         0000 0040   mCAN2BTR1_TSEG22:   equ    %01000000
 7670 7658i         0000 0080   mCAN2BTR1_SAMP:     equ    %10000000
 7671 7659i                     
 7672 7660i                     
 7673 7661i                     ;*** CAN2RFLG - MSCAN 2 Receiver Flag Register; 0x000001C4 ***
 7674 7662i         0000 01C4   CAN2RFLG:           equ    $000001C4                                ;*** CAN2RFLG - MSCAN 2 Receiver Flag Register; 0x000001C4 ***
 7675 7663i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7676 7664i         0000 0000   CAN2RFLG_RXF:       equ    0                                         ; Receive Buffer Full
 7677 7665i         0000 0001   CAN2RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
 7678 7666i         0000 0002   CAN2RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
 7679 7667i         0000 0003   CAN2RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
 7680 7668i         0000 0004   CAN2RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7681 7669i         0000 0005   CAN2RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
 7682 7670i         0000 0006   CAN2RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
 7683 7671i         0000 0007   CAN2RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
 7684 7672i                     ; bit position masks
 7685 7673i         0000 0001   mCAN2RFLG_RXF:      equ    %00000001
 7686 7674i         0000 0002   mCAN2RFLG_OVRIF:    equ    %00000010
 7687 7675i         0000 0004   mCAN2RFLG_TSTAT0:   equ    %00000100
 7688 7676i         0000 0008   mCAN2RFLG_TSTAT1:   equ    %00001000
 7689 7677i         0000 0010   mCAN2RFLG_RSTAT0:   equ    %00010000
 7690 7678i         0000 0020   mCAN2RFLG_RSTAT1:   equ    %00100000
 7691 7679i         0000 0040   mCAN2RFLG_CSCIF:    equ    %01000000
 7692 7680i         0000 0080   mCAN2RFLG_WUPIF:    equ    %10000000
 7693 7681i                     
 7694 7682i                     
 7695 7683i                     ;*** CAN2RIER - MSCAN 2 Receiver Interrupt Enable Register; 0x000001C5 ***
 7696 7684i         0000 01C5   CAN2RIER:           equ    $000001C5                                ;*** CAN2RIER - MSCAN 2 Receiver Interrupt Enable Register; 0x00
 7697 7685i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7698 7686i         0000 0000   CAN2RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
 7699 7687i         0000 0001   CAN2RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
 7700 7688i         0000 0002   CAN2RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
 7701 7689i         0000 0003   CAN2RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
 7702 7690i         0000 0004   CAN2RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
 7703 7691i         0000 0005   CAN2RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
 7704 7692i         0000 0006   CAN2RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
 7705 7693i         0000 0007   CAN2RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
 7706 7694i                     ; bit position masks
 7707 7695i         0000 0001   mCAN2RIER_RXFIE:    equ    %00000001
 7708 7696i         0000 0002   mCAN2RIER_OVRIE:    equ    %00000010
 7709 7697i         0000 0004   mCAN2RIER_TSTATE0:  equ    %00000100
 7710 7698i         0000 0008   mCAN2RIER_TSTATE1:  equ    %00001000
 7711 7699i         0000 0010   mCAN2RIER_RSTATE0:  equ    %00010000
 7712 7700i         0000 0020   mCAN2RIER_RSTATE1:  equ    %00100000
 7713 7701i         0000 0040   mCAN2RIER_CSCIE:    equ    %01000000
 7714 7702i         0000 0080   mCAN2RIER_WUPIE:    equ    %10000000
 7715 7703i                     
 7716 7704i                     
 7717 7705i                     ;*** CAN2TFLG - MSCAN 2 Transmitter Flag Register; 0x000001C6 ***
 7718 7706i         0000 01C6   CAN2TFLG:           equ    $000001C6                                ;*** CAN2TFLG - MSCAN 2 Transmitter Flag Register; 0x000001C6 **
 7719 7707i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7720 7708i         0000 0000   CAN2TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
 7721 7709i         0000 0001   CAN2TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
 7722 7710i         0000 0002   CAN2TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
 7723 7711i                     ; bit position masks
 7724 7712i         0000 0001   mCAN2TFLG_TXE0:     equ    %00000001
 7725 7713i         0000 0002   mCAN2TFLG_TXE1:     equ    %00000010
 7726 7714i         0000 0004   mCAN2TFLG_TXE2:     equ    %00000100
 7727 7715i                     
 7728 7716i                     
 7729 7717i                     ;*** CAN2TIER - MSCAN 2 Transmitter Interrupt Enable Register; 0x000001C7 ***
 7730 7718i         0000 01C7   CAN2TIER:           equ    $000001C7                                ;*** CAN2TIER - MSCAN 2 Transmitter Interrupt Enable Register; 0
 7731 7719i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7732 7720i         0000 0000   CAN2TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
 7733 7721i         0000 0001   CAN2TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
 7734 7722i         0000 0002   CAN2TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
 7735 7723i                     ; bit position masks
 7736 7724i         0000 0001   mCAN2TIER_TXEIE0:   equ    %00000001
 7737 7725i         0000 0002   mCAN2TIER_TXEIE1:   equ    %00000010
 7738 7726i         0000 0004   mCAN2TIER_TXEIE2:   equ    %00000100
 7739 7727i                     
 7740 7728i                     
 7741 7729i                     ;*** CAN2TARQ - MSCAN 2 Transmitter Message Abort Request; 0x000001C8 ***
 7742 7730i         0000 01C8   CAN2TARQ:           equ    $000001C8                                ;*** CAN2TARQ - MSCAN 2 Transmitter Message Abort Request; 0x000
 7743 7731i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7744 7732i         0000 0000   CAN2TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7745 7733i         0000 0001   CAN2TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
 7746 7734i         0000 0002   CAN2TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
 7747 7735i                     ; bit position masks
 7748 7736i         0000 0001   mCAN2TARQ_ABTRQ0:   equ    %00000001
 7749 7737i         0000 0002   mCAN2TARQ_ABTRQ1:   equ    %00000010
 7750 7738i         0000 0004   mCAN2TARQ_ABTRQ2:   equ    %00000100
 7751 7739i                     
 7752 7740i                     
 7753 7741i                     ;*** CAN2TAAK - MSCAN 2 Transmitter Message Abort Control; 0x000001C9 ***
 7754 7742i         0000 01C9   CAN2TAAK:           equ    $000001C9                                ;*** CAN2TAAK - MSCAN 2 Transmitter Message Abort Control; 0x000
 7755 7743i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7756 7744i         0000 0000   CAN2TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
 7757 7745i         0000 0001   CAN2TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
 7758 7746i         0000 0002   CAN2TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
 7759 7747i                     ; bit position masks
 7760 7748i         0000 0001   mCAN2TAAK_ABTAK0:   equ    %00000001
 7761 7749i         0000 0002   mCAN2TAAK_ABTAK1:   equ    %00000010
 7762 7750i         0000 0004   mCAN2TAAK_ABTAK2:   equ    %00000100
 7763 7751i                     
 7764 7752i                     
 7765 7753i                     ;*** CAN2TBSEL - MSCAN 2 Transmit Buffer Selection; 0x000001CA ***
 7766 7754i         0000 01CA   CAN2TBSEL:          equ    $000001CA                                ;*** CAN2TBSEL - MSCAN 2 Transmit Buffer Selection; 0x000001CA *
 7767 7755i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7768 7756i         0000 0000   CAN2TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
 7769 7757i         0000 0001   CAN2TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
 7770 7758i         0000 0002   CAN2TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
 7771 7759i                     ; bit position masks
 7772 7760i         0000 0001   mCAN2TBSEL_TX0:     equ    %00000001
 7773 7761i         0000 0002   mCAN2TBSEL_TX1:     equ    %00000010
 7774 7762i         0000 0004   mCAN2TBSEL_TX2:     equ    %00000100
 7775 7763i                     
 7776 7764i                     
 7777 7765i                     ;*** CAN2IDAC - MSCAN 2 Identifier Acceptance Control Register; 0x000001CB ***
 7778 7766i         0000 01CB   CAN2IDAC:           equ    $000001CB                                ;*** CAN2IDAC - MSCAN 2 Identifier Acceptance Control Register; 
 7779 7767i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7780 7768i         0000 0000   CAN2IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
 7781 7769i         0000 0001   CAN2IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
 7782 7770i         0000 0002   CAN2IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
 7783 7771i         0000 0004   CAN2IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
 7784 7772i         0000 0005   CAN2IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
 7785 7773i                     ; bit position masks
 7786 7774i         0000 0001   mCAN2IDAC_IDHIT0:   equ    %00000001
 7787 7775i         0000 0002   mCAN2IDAC_IDHIT1:   equ    %00000010
 7788 7776i         0000 0004   mCAN2IDAC_IDHIT2:   equ    %00000100
 7789 7777i         0000 0010   mCAN2IDAC_IDAM0:    equ    %00010000
 7790 7778i         0000 0020   mCAN2IDAC_IDAM1:    equ    %00100000
 7791 7779i                     
 7792 7780i                     
 7793 7781i                     ;*** CAN2RXERR - MSCAN 2 Receive Error Counter Register; 0x000001CE ***
 7794 7782i         0000 01CE   CAN2RXERR:          equ    $000001CE                                ;*** CAN2RXERR - MSCAN 2 Receive Error Counter Register; 0x00000
 7795 7783i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7796 7784i         0000 0000   CAN2RXERR_RXERR0:   equ    0                                         ; Bit 0
 7797 7785i         0000 0001   CAN2RXERR_RXERR1:   equ    1                                         ; Bit 1
 7798 7786i         0000 0002   CAN2RXERR_RXERR2:   equ    2                                         ; Bit 2
 7799 7787i         0000 0003   CAN2RXERR_RXERR3:   equ    3                                         ; Bit 3
 7800 7788i         0000 0004   CAN2RXERR_RXERR4:   equ    4                                         ; Bit 4
 7801 7789i         0000 0005   CAN2RXERR_RXERR5:   equ    5                                         ; Bit 5
 7802 7790i         0000 0006   CAN2RXERR_RXERR6:   equ    6                                         ; Bit 6
 7803 7791i         0000 0007   CAN2RXERR_RXERR7:   equ    7                                         ; Bit 7
 7804 7792i                     ; bit position masks
 7805 7793i         0000 0001   mCAN2RXERR_RXERR0:  equ    %00000001
 7806 7794i         0000 0002   mCAN2RXERR_RXERR1:  equ    %00000010
 7807 7795i         0000 0004   mCAN2RXERR_RXERR2:  equ    %00000100
 7808 7796i         0000 0008   mCAN2RXERR_RXERR3:  equ    %00001000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7809 7797i         0000 0010   mCAN2RXERR_RXERR4:  equ    %00010000
 7810 7798i         0000 0020   mCAN2RXERR_RXERR5:  equ    %00100000
 7811 7799i         0000 0040   mCAN2RXERR_RXERR6:  equ    %01000000
 7812 7800i         0000 0080   mCAN2RXERR_RXERR7:  equ    %10000000
 7813 7801i                     
 7814 7802i                     
 7815 7803i                     ;*** CAN2TXERR - MSCAN 2 Transmit Error Counter Register; 0x000001CF ***
 7816 7804i         0000 01CF   CAN2TXERR:          equ    $000001CF                                ;*** CAN2TXERR - MSCAN 2 Transmit Error Counter Register; 0x0000
 7817 7805i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7818 7806i         0000 0000   CAN2TXERR_TXERR0:   equ    0                                         ; Bit 0
 7819 7807i         0000 0001   CAN2TXERR_TXERR1:   equ    1                                         ; Bit 1
 7820 7808i         0000 0002   CAN2TXERR_TXERR2:   equ    2                                         ; Bit 2
 7821 7809i         0000 0003   CAN2TXERR_TXERR3:   equ    3                                         ; Bit 3
 7822 7810i         0000 0004   CAN2TXERR_TXERR4:   equ    4                                         ; Bit 4
 7823 7811i         0000 0005   CAN2TXERR_TXERR5:   equ    5                                         ; Bit 5
 7824 7812i         0000 0006   CAN2TXERR_TXERR6:   equ    6                                         ; Bit 6
 7825 7813i         0000 0007   CAN2TXERR_TXERR7:   equ    7                                         ; Bit 7
 7826 7814i                     ; bit position masks
 7827 7815i         0000 0001   mCAN2TXERR_TXERR0:  equ    %00000001
 7828 7816i         0000 0002   mCAN2TXERR_TXERR1:  equ    %00000010
 7829 7817i         0000 0004   mCAN2TXERR_TXERR2:  equ    %00000100
 7830 7818i         0000 0008   mCAN2TXERR_TXERR3:  equ    %00001000
 7831 7819i         0000 0010   mCAN2TXERR_TXERR4:  equ    %00010000
 7832 7820i         0000 0020   mCAN2TXERR_TXERR5:  equ    %00100000
 7833 7821i         0000 0040   mCAN2TXERR_TXERR6:  equ    %01000000
 7834 7822i         0000 0080   mCAN2TXERR_TXERR7:  equ    %10000000
 7835 7823i                     
 7836 7824i                     
 7837 7825i                     ;*** CAN2IDAR0 - MSCAN 2 Identifier Acceptance Register 0; 0x000001D0 ***
 7838 7826i         0000 01D0   CAN2IDAR0:          equ    $000001D0                                ;*** CAN2IDAR0 - MSCAN 2 Identifier Acceptance Register 0; 0x000
 7839 7827i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7840 7828i         0000 0000   CAN2IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
 7841 7829i         0000 0001   CAN2IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
 7842 7830i         0000 0002   CAN2IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
 7843 7831i         0000 0003   CAN2IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
 7844 7832i         0000 0004   CAN2IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
 7845 7833i         0000 0005   CAN2IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
 7846 7834i         0000 0006   CAN2IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
 7847 7835i         0000 0007   CAN2IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
 7848 7836i                     ; bit position masks
 7849 7837i         0000 0001   mCAN2IDAR0_AC0:     equ    %00000001
 7850 7838i         0000 0002   mCAN2IDAR0_AC1:     equ    %00000010
 7851 7839i         0000 0004   mCAN2IDAR0_AC2:     equ    %00000100
 7852 7840i         0000 0008   mCAN2IDAR0_AC3:     equ    %00001000
 7853 7841i         0000 0010   mCAN2IDAR0_AC4:     equ    %00010000
 7854 7842i         0000 0020   mCAN2IDAR0_AC5:     equ    %00100000
 7855 7843i         0000 0040   mCAN2IDAR0_AC6:     equ    %01000000
 7856 7844i         0000 0080   mCAN2IDAR0_AC7:     equ    %10000000
 7857 7845i                     
 7858 7846i                     
 7859 7847i                     ;*** CAN2IDAR1 - MSCAN 2 Identifier Acceptance Register 1; 0x000001D1 ***
 7860 7848i         0000 01D1   CAN2IDAR1:          equ    $000001D1                                ;*** CAN2IDAR1 - MSCAN 2 Identifier Acceptance Register 1; 0x000
 7861 7849i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7862 7850i         0000 0000   CAN2IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
 7863 7851i         0000 0001   CAN2IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
 7864 7852i         0000 0002   CAN2IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
 7865 7853i         0000 0003   CAN2IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
 7866 7854i         0000 0004   CAN2IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
 7867 7855i         0000 0005   CAN2IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
 7868 7856i         0000 0006   CAN2IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
 7869 7857i         0000 0007   CAN2IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
 7870 7858i                     ; bit position masks
 7871 7859i         0000 0001   mCAN2IDAR1_AC0:     equ    %00000001
 7872 7860i         0000 0002   mCAN2IDAR1_AC1:     equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7873 7861i         0000 0004   mCAN2IDAR1_AC2:     equ    %00000100
 7874 7862i         0000 0008   mCAN2IDAR1_AC3:     equ    %00001000
 7875 7863i         0000 0010   mCAN2IDAR1_AC4:     equ    %00010000
 7876 7864i         0000 0020   mCAN2IDAR1_AC5:     equ    %00100000
 7877 7865i         0000 0040   mCAN2IDAR1_AC6:     equ    %01000000
 7878 7866i         0000 0080   mCAN2IDAR1_AC7:     equ    %10000000
 7879 7867i                     
 7880 7868i                     
 7881 7869i                     ;*** CAN2IDAR2 - MSCAN 2 Identifier Acceptance Register 2; 0x000001D2 ***
 7882 7870i         0000 01D2   CAN2IDAR2:          equ    $000001D2                                ;*** CAN2IDAR2 - MSCAN 2 Identifier Acceptance Register 2; 0x000
 7883 7871i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7884 7872i         0000 0000   CAN2IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
 7885 7873i         0000 0001   CAN2IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
 7886 7874i         0000 0002   CAN2IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
 7887 7875i         0000 0003   CAN2IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
 7888 7876i         0000 0004   CAN2IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
 7889 7877i         0000 0005   CAN2IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
 7890 7878i         0000 0006   CAN2IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
 7891 7879i         0000 0007   CAN2IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
 7892 7880i                     ; bit position masks
 7893 7881i         0000 0001   mCAN2IDAR2_AC0:     equ    %00000001
 7894 7882i         0000 0002   mCAN2IDAR2_AC1:     equ    %00000010
 7895 7883i         0000 0004   mCAN2IDAR2_AC2:     equ    %00000100
 7896 7884i         0000 0008   mCAN2IDAR2_AC3:     equ    %00001000
 7897 7885i         0000 0010   mCAN2IDAR2_AC4:     equ    %00010000
 7898 7886i         0000 0020   mCAN2IDAR2_AC5:     equ    %00100000
 7899 7887i         0000 0040   mCAN2IDAR2_AC6:     equ    %01000000
 7900 7888i         0000 0080   mCAN2IDAR2_AC7:     equ    %10000000
 7901 7889i                     
 7902 7890i                     
 7903 7891i                     ;*** CAN2IDAR3 - MSCAN 2 Identifier Acceptance Register 3; 0x000001D3 ***
 7904 7892i         0000 01D3   CAN2IDAR3:          equ    $000001D3                                ;*** CAN2IDAR3 - MSCAN 2 Identifier Acceptance Register 3; 0x000
 7905 7893i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7906 7894i         0000 0000   CAN2IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
 7907 7895i         0000 0001   CAN2IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
 7908 7896i         0000 0002   CAN2IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
 7909 7897i         0000 0003   CAN2IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
 7910 7898i         0000 0004   CAN2IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
 7911 7899i         0000 0005   CAN2IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
 7912 7900i         0000 0006   CAN2IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
 7913 7901i         0000 0007   CAN2IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
 7914 7902i                     ; bit position masks
 7915 7903i         0000 0001   mCAN2IDAR3_AC0:     equ    %00000001
 7916 7904i         0000 0002   mCAN2IDAR3_AC1:     equ    %00000010
 7917 7905i         0000 0004   mCAN2IDAR3_AC2:     equ    %00000100
 7918 7906i         0000 0008   mCAN2IDAR3_AC3:     equ    %00001000
 7919 7907i         0000 0010   mCAN2IDAR3_AC4:     equ    %00010000
 7920 7908i         0000 0020   mCAN2IDAR3_AC5:     equ    %00100000
 7921 7909i         0000 0040   mCAN2IDAR3_AC6:     equ    %01000000
 7922 7910i         0000 0080   mCAN2IDAR3_AC7:     equ    %10000000
 7923 7911i                     
 7924 7912i                     
 7925 7913i                     ;*** CAN2IDMR0 - MSCAN 2 Identifier Mask Register 0; 0x000001D4 ***
 7926 7914i         0000 01D4   CAN2IDMR0:          equ    $000001D4                                ;*** CAN2IDMR0 - MSCAN 2 Identifier Mask Register 0; 0x000001D4 
 7927 7915i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7928 7916i         0000 0000   CAN2IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 7929 7917i         0000 0001   CAN2IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 7930 7918i         0000 0002   CAN2IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 7931 7919i         0000 0003   CAN2IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 7932 7920i         0000 0004   CAN2IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 7933 7921i         0000 0005   CAN2IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 7934 7922i         0000 0006   CAN2IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 7935 7923i         0000 0007   CAN2IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 7936 7924i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 7937 7925i         0000 0001   mCAN2IDMR0_AM0:     equ    %00000001
 7938 7926i         0000 0002   mCAN2IDMR0_AM1:     equ    %00000010
 7939 7927i         0000 0004   mCAN2IDMR0_AM2:     equ    %00000100
 7940 7928i         0000 0008   mCAN2IDMR0_AM3:     equ    %00001000
 7941 7929i         0000 0010   mCAN2IDMR0_AM4:     equ    %00010000
 7942 7930i         0000 0020   mCAN2IDMR0_AM5:     equ    %00100000
 7943 7931i         0000 0040   mCAN2IDMR0_AM6:     equ    %01000000
 7944 7932i         0000 0080   mCAN2IDMR0_AM7:     equ    %10000000
 7945 7933i                     
 7946 7934i                     
 7947 7935i                     ;*** CAN2IDMR1 - MSCAN 2 Identifier Mask Register 1; 0x000001D5 ***
 7948 7936i         0000 01D5   CAN2IDMR1:          equ    $000001D5                                ;*** CAN2IDMR1 - MSCAN 2 Identifier Mask Register 1; 0x000001D5 
 7949 7937i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7950 7938i         0000 0000   CAN2IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 7951 7939i         0000 0001   CAN2IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 7952 7940i         0000 0002   CAN2IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 7953 7941i         0000 0003   CAN2IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 7954 7942i         0000 0004   CAN2IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 7955 7943i         0000 0005   CAN2IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 7956 7944i         0000 0006   CAN2IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 7957 7945i         0000 0007   CAN2IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 7958 7946i                     ; bit position masks
 7959 7947i         0000 0001   mCAN2IDMR1_AM0:     equ    %00000001
 7960 7948i         0000 0002   mCAN2IDMR1_AM1:     equ    %00000010
 7961 7949i         0000 0004   mCAN2IDMR1_AM2:     equ    %00000100
 7962 7950i         0000 0008   mCAN2IDMR1_AM3:     equ    %00001000
 7963 7951i         0000 0010   mCAN2IDMR1_AM4:     equ    %00010000
 7964 7952i         0000 0020   mCAN2IDMR1_AM5:     equ    %00100000
 7965 7953i         0000 0040   mCAN2IDMR1_AM6:     equ    %01000000
 7966 7954i         0000 0080   mCAN2IDMR1_AM7:     equ    %10000000
 7967 7955i                     
 7968 7956i                     
 7969 7957i                     ;*** CAN2IDMR2 - MSCAN 2 Identifier Mask Register 2; 0x000001D6 ***
 7970 7958i         0000 01D6   CAN2IDMR2:          equ    $000001D6                                ;*** CAN2IDMR2 - MSCAN 2 Identifier Mask Register 2; 0x000001D6 
 7971 7959i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7972 7960i         0000 0000   CAN2IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 7973 7961i         0000 0001   CAN2IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 7974 7962i         0000 0002   CAN2IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 7975 7963i         0000 0003   CAN2IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 7976 7964i         0000 0004   CAN2IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 7977 7965i         0000 0005   CAN2IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 7978 7966i         0000 0006   CAN2IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 7979 7967i         0000 0007   CAN2IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 7980 7968i                     ; bit position masks
 7981 7969i         0000 0001   mCAN2IDMR2_AM0:     equ    %00000001
 7982 7970i         0000 0002   mCAN2IDMR2_AM1:     equ    %00000010
 7983 7971i         0000 0004   mCAN2IDMR2_AM2:     equ    %00000100
 7984 7972i         0000 0008   mCAN2IDMR2_AM3:     equ    %00001000
 7985 7973i         0000 0010   mCAN2IDMR2_AM4:     equ    %00010000
 7986 7974i         0000 0020   mCAN2IDMR2_AM5:     equ    %00100000
 7987 7975i         0000 0040   mCAN2IDMR2_AM6:     equ    %01000000
 7988 7976i         0000 0080   mCAN2IDMR2_AM7:     equ    %10000000
 7989 7977i                     
 7990 7978i                     
 7991 7979i                     ;*** CAN2IDMR3 - MSCAN 2 Identifier Mask Register 3; 0x000001D7 ***
 7992 7980i         0000 01D7   CAN2IDMR3:          equ    $000001D7                                ;*** CAN2IDMR3 - MSCAN 2 Identifier Mask Register 3; 0x000001D7 
 7993 7981i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 7994 7982i         0000 0000   CAN2IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 7995 7983i         0000 0001   CAN2IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 7996 7984i         0000 0002   CAN2IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 7997 7985i         0000 0003   CAN2IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 7998 7986i         0000 0004   CAN2IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 7999 7987i         0000 0005   CAN2IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 8000 7988i         0000 0006   CAN2IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8001 7989i         0000 0007   CAN2IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 8002 7990i                     ; bit position masks
 8003 7991i         0000 0001   mCAN2IDMR3_AM0:     equ    %00000001
 8004 7992i         0000 0002   mCAN2IDMR3_AM1:     equ    %00000010
 8005 7993i         0000 0004   mCAN2IDMR3_AM2:     equ    %00000100
 8006 7994i         0000 0008   mCAN2IDMR3_AM3:     equ    %00001000
 8007 7995i         0000 0010   mCAN2IDMR3_AM4:     equ    %00010000
 8008 7996i         0000 0020   mCAN2IDMR3_AM5:     equ    %00100000
 8009 7997i         0000 0040   mCAN2IDMR3_AM6:     equ    %01000000
 8010 7998i         0000 0080   mCAN2IDMR3_AM7:     equ    %10000000
 8011 7999i                     
 8012 8000i                     
 8013 8001i                     ;*** CAN2IDAR4 - MSCAN 2 Identifier Acceptance Register 4; 0x000001D8 ***
 8014 8002i         0000 01D8   CAN2IDAR4:          equ    $000001D8                                ;*** CAN2IDAR4 - MSCAN 2 Identifier Acceptance Register 4; 0x000
 8015 8003i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8016 8004i         0000 0000   CAN2IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
 8017 8005i         0000 0001   CAN2IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
 8018 8006i         0000 0002   CAN2IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
 8019 8007i         0000 0003   CAN2IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
 8020 8008i         0000 0004   CAN2IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
 8021 8009i         0000 0005   CAN2IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
 8022 8010i         0000 0006   CAN2IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
 8023 8011i         0000 0007   CAN2IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
 8024 8012i                     ; bit position masks
 8025 8013i         0000 0001   mCAN2IDAR4_AC0:     equ    %00000001
 8026 8014i         0000 0002   mCAN2IDAR4_AC1:     equ    %00000010
 8027 8015i         0000 0004   mCAN2IDAR4_AC2:     equ    %00000100
 8028 8016i         0000 0008   mCAN2IDAR4_AC3:     equ    %00001000
 8029 8017i         0000 0010   mCAN2IDAR4_AC4:     equ    %00010000
 8030 8018i         0000 0020   mCAN2IDAR4_AC5:     equ    %00100000
 8031 8019i         0000 0040   mCAN2IDAR4_AC6:     equ    %01000000
 8032 8020i         0000 0080   mCAN2IDAR4_AC7:     equ    %10000000
 8033 8021i                     
 8034 8022i                     
 8035 8023i                     ;*** CAN2IDAR5 - MSCAN 2 Identifier Acceptance Register 5; 0x000001D9 ***
 8036 8024i         0000 01D9   CAN2IDAR5:          equ    $000001D9                                ;*** CAN2IDAR5 - MSCAN 2 Identifier Acceptance Register 5; 0x000
 8037 8025i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8038 8026i         0000 0000   CAN2IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
 8039 8027i         0000 0001   CAN2IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
 8040 8028i         0000 0002   CAN2IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
 8041 8029i         0000 0003   CAN2IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
 8042 8030i         0000 0004   CAN2IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
 8043 8031i         0000 0005   CAN2IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
 8044 8032i         0000 0006   CAN2IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
 8045 8033i         0000 0007   CAN2IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
 8046 8034i                     ; bit position masks
 8047 8035i         0000 0001   mCAN2IDAR5_AC0:     equ    %00000001
 8048 8036i         0000 0002   mCAN2IDAR5_AC1:     equ    %00000010
 8049 8037i         0000 0004   mCAN2IDAR5_AC2:     equ    %00000100
 8050 8038i         0000 0008   mCAN2IDAR5_AC3:     equ    %00001000
 8051 8039i         0000 0010   mCAN2IDAR5_AC4:     equ    %00010000
 8052 8040i         0000 0020   mCAN2IDAR5_AC5:     equ    %00100000
 8053 8041i         0000 0040   mCAN2IDAR5_AC6:     equ    %01000000
 8054 8042i         0000 0080   mCAN2IDAR5_AC7:     equ    %10000000
 8055 8043i                     
 8056 8044i                     
 8057 8045i                     ;*** CAN2IDAR6 - MSCAN 2 Identifier Acceptance Register 6; 0x000001DA ***
 8058 8046i         0000 01DA   CAN2IDAR6:          equ    $000001DA                                ;*** CAN2IDAR6 - MSCAN 2 Identifier Acceptance Register 6; 0x000
 8059 8047i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8060 8048i         0000 0000   CAN2IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
 8061 8049i         0000 0001   CAN2IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
 8062 8050i         0000 0002   CAN2IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
 8063 8051i         0000 0003   CAN2IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
 8064 8052i         0000 0004   CAN2IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8065 8053i         0000 0005   CAN2IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
 8066 8054i         0000 0006   CAN2IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
 8067 8055i         0000 0007   CAN2IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
 8068 8056i                     ; bit position masks
 8069 8057i         0000 0001   mCAN2IDAR6_AC0:     equ    %00000001
 8070 8058i         0000 0002   mCAN2IDAR6_AC1:     equ    %00000010
 8071 8059i         0000 0004   mCAN2IDAR6_AC2:     equ    %00000100
 8072 8060i         0000 0008   mCAN2IDAR6_AC3:     equ    %00001000
 8073 8061i         0000 0010   mCAN2IDAR6_AC4:     equ    %00010000
 8074 8062i         0000 0020   mCAN2IDAR6_AC5:     equ    %00100000
 8075 8063i         0000 0040   mCAN2IDAR6_AC6:     equ    %01000000
 8076 8064i         0000 0080   mCAN2IDAR6_AC7:     equ    %10000000
 8077 8065i                     
 8078 8066i                     
 8079 8067i                     ;*** CAN2IDAR7 - MSCAN 2 Identifier Acceptance Register 7; 0x000001DB ***
 8080 8068i         0000 01DB   CAN2IDAR7:          equ    $000001DB                                ;*** CAN2IDAR7 - MSCAN 2 Identifier Acceptance Register 7; 0x000
 8081 8069i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8082 8070i         0000 0000   CAN2IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
 8083 8071i         0000 0001   CAN2IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
 8084 8072i         0000 0002   CAN2IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
 8085 8073i         0000 0003   CAN2IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
 8086 8074i         0000 0004   CAN2IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
 8087 8075i         0000 0005   CAN2IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
 8088 8076i         0000 0006   CAN2IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
 8089 8077i         0000 0007   CAN2IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
 8090 8078i                     ; bit position masks
 8091 8079i         0000 0001   mCAN2IDAR7_AC0:     equ    %00000001
 8092 8080i         0000 0002   mCAN2IDAR7_AC1:     equ    %00000010
 8093 8081i         0000 0004   mCAN2IDAR7_AC2:     equ    %00000100
 8094 8082i         0000 0008   mCAN2IDAR7_AC3:     equ    %00001000
 8095 8083i         0000 0010   mCAN2IDAR7_AC4:     equ    %00010000
 8096 8084i         0000 0020   mCAN2IDAR7_AC5:     equ    %00100000
 8097 8085i         0000 0040   mCAN2IDAR7_AC6:     equ    %01000000
 8098 8086i         0000 0080   mCAN2IDAR7_AC7:     equ    %10000000
 8099 8087i                     
 8100 8088i                     
 8101 8089i                     ;*** CAN2IDMR4 - MSCAN 2 Identifier Mask Register 4; 0x000001DC ***
 8102 8090i         0000 01DC   CAN2IDMR4:          equ    $000001DC                                ;*** CAN2IDMR4 - MSCAN 2 Identifier Mask Register 4; 0x000001DC 
 8103 8091i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8104 8092i         0000 0000   CAN2IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 8105 8093i         0000 0001   CAN2IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 8106 8094i         0000 0002   CAN2IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 8107 8095i         0000 0003   CAN2IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 8108 8096i         0000 0004   CAN2IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 8109 8097i         0000 0005   CAN2IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 8110 8098i         0000 0006   CAN2IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 8111 8099i         0000 0007   CAN2IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 8112 8100i                     ; bit position masks
 8113 8101i         0000 0001   mCAN2IDMR4_AM0:     equ    %00000001
 8114 8102i         0000 0002   mCAN2IDMR4_AM1:     equ    %00000010
 8115 8103i         0000 0004   mCAN2IDMR4_AM2:     equ    %00000100
 8116 8104i         0000 0008   mCAN2IDMR4_AM3:     equ    %00001000
 8117 8105i         0000 0010   mCAN2IDMR4_AM4:     equ    %00010000
 8118 8106i         0000 0020   mCAN2IDMR4_AM5:     equ    %00100000
 8119 8107i         0000 0040   mCAN2IDMR4_AM6:     equ    %01000000
 8120 8108i         0000 0080   mCAN2IDMR4_AM7:     equ    %10000000
 8121 8109i                     
 8122 8110i                     
 8123 8111i                     ;*** CAN2IDMR5 - MSCAN 2 Identifier Mask Register 5; 0x000001DD ***
 8124 8112i         0000 01DD   CAN2IDMR5:          equ    $000001DD                                ;*** CAN2IDMR5 - MSCAN 2 Identifier Mask Register 5; 0x000001DD 
 8125 8113i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8126 8114i         0000 0000   CAN2IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 8127 8115i         0000 0001   CAN2IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 8128 8116i         0000 0002   CAN2IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8129 8117i         0000 0003   CAN2IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 8130 8118i         0000 0004   CAN2IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 8131 8119i         0000 0005   CAN2IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 8132 8120i         0000 0006   CAN2IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 8133 8121i         0000 0007   CAN2IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 8134 8122i                     ; bit position masks
 8135 8123i         0000 0001   mCAN2IDMR5_AM0:     equ    %00000001
 8136 8124i         0000 0002   mCAN2IDMR5_AM1:     equ    %00000010
 8137 8125i         0000 0004   mCAN2IDMR5_AM2:     equ    %00000100
 8138 8126i         0000 0008   mCAN2IDMR5_AM3:     equ    %00001000
 8139 8127i         0000 0010   mCAN2IDMR5_AM4:     equ    %00010000
 8140 8128i         0000 0020   mCAN2IDMR5_AM5:     equ    %00100000
 8141 8129i         0000 0040   mCAN2IDMR5_AM6:     equ    %01000000
 8142 8130i         0000 0080   mCAN2IDMR5_AM7:     equ    %10000000
 8143 8131i                     
 8144 8132i                     
 8145 8133i                     ;*** CAN2IDMR6 - MSCAN 2 Identifier Mask Register 6; 0x000001DE ***
 8146 8134i         0000 01DE   CAN2IDMR6:          equ    $000001DE                                ;*** CAN2IDMR6 - MSCAN 2 Identifier Mask Register 6; 0x000001DE 
 8147 8135i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8148 8136i         0000 0000   CAN2IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 8149 8137i         0000 0001   CAN2IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 8150 8138i         0000 0002   CAN2IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 8151 8139i         0000 0003   CAN2IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 8152 8140i         0000 0004   CAN2IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 8153 8141i         0000 0005   CAN2IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 8154 8142i         0000 0006   CAN2IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 8155 8143i         0000 0007   CAN2IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 8156 8144i                     ; bit position masks
 8157 8145i         0000 0001   mCAN2IDMR6_AM0:     equ    %00000001
 8158 8146i         0000 0002   mCAN2IDMR6_AM1:     equ    %00000010
 8159 8147i         0000 0004   mCAN2IDMR6_AM2:     equ    %00000100
 8160 8148i         0000 0008   mCAN2IDMR6_AM3:     equ    %00001000
 8161 8149i         0000 0010   mCAN2IDMR6_AM4:     equ    %00010000
 8162 8150i         0000 0020   mCAN2IDMR6_AM5:     equ    %00100000
 8163 8151i         0000 0040   mCAN2IDMR6_AM6:     equ    %01000000
 8164 8152i         0000 0080   mCAN2IDMR6_AM7:     equ    %10000000
 8165 8153i                     
 8166 8154i                     
 8167 8155i                     ;*** CAN2IDMR7 - MSCAN 2 Identifier Mask Register 7; 0x000001DF ***
 8168 8156i         0000 01DF   CAN2IDMR7:          equ    $000001DF                                ;*** CAN2IDMR7 - MSCAN 2 Identifier Mask Register 7; 0x000001DF 
 8169 8157i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8170 8158i         0000 0000   CAN2IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 8171 8159i         0000 0001   CAN2IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 8172 8160i         0000 0002   CAN2IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 8173 8161i         0000 0003   CAN2IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 8174 8162i         0000 0004   CAN2IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 8175 8163i         0000 0005   CAN2IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 8176 8164i         0000 0006   CAN2IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 8177 8165i         0000 0007   CAN2IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 8178 8166i                     ; bit position masks
 8179 8167i         0000 0001   mCAN2IDMR7_AM0:     equ    %00000001
 8180 8168i         0000 0002   mCAN2IDMR7_AM1:     equ    %00000010
 8181 8169i         0000 0004   mCAN2IDMR7_AM2:     equ    %00000100
 8182 8170i         0000 0008   mCAN2IDMR7_AM3:     equ    %00001000
 8183 8171i         0000 0010   mCAN2IDMR7_AM4:     equ    %00010000
 8184 8172i         0000 0020   mCAN2IDMR7_AM5:     equ    %00100000
 8185 8173i         0000 0040   mCAN2IDMR7_AM6:     equ    %01000000
 8186 8174i         0000 0080   mCAN2IDMR7_AM7:     equ    %10000000
 8187 8175i                     
 8188 8176i                     
 8189 8177i                     ;*** CAN2RXIDR0 - MSCAN 2 Receive Identifier Register 0; 0x000001E0 ***
 8190 8178i         0000 01E0   CAN2RXIDR0:         equ    $000001E0                                ;*** CAN2RXIDR0 - MSCAN 2 Receive Identifier Register 0; 0x00000
 8191 8179i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8192 8180i         0000 0000   CAN2RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8193 8181i         0000 0001   CAN2RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
 8194 8182i         0000 0002   CAN2RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
 8195 8183i         0000 0003   CAN2RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
 8196 8184i         0000 0004   CAN2RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
 8197 8185i         0000 0005   CAN2RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
 8198 8186i         0000 0006   CAN2RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
 8199 8187i         0000 0007   CAN2RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
 8200 8188i                     ; bit position masks
 8201 8189i         0000 0001   mCAN2RXIDR0_ID21:   equ    %00000001
 8202 8190i         0000 0002   mCAN2RXIDR0_ID22:   equ    %00000010
 8203 8191i         0000 0004   mCAN2RXIDR0_ID23:   equ    %00000100
 8204 8192i         0000 0008   mCAN2RXIDR0_ID24:   equ    %00001000
 8205 8193i         0000 0010   mCAN2RXIDR0_ID25:   equ    %00010000
 8206 8194i         0000 0020   mCAN2RXIDR0_ID26:   equ    %00100000
 8207 8195i         0000 0040   mCAN2RXIDR0_ID27:   equ    %01000000
 8208 8196i         0000 0080   mCAN2RXIDR0_ID28:   equ    %10000000
 8209 8197i                     
 8210 8198i                     
 8211 8199i                     ;*** CAN2RXIDR1 - MSCAN 2 Receive Identifier Register 1; 0x000001E1 ***
 8212 8200i         0000 01E1   CAN2RXIDR1:         equ    $000001E1                                ;*** CAN2RXIDR1 - MSCAN 2 Receive Identifier Register 1; 0x00000
 8213 8201i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8214 8202i         0000 0000   CAN2RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
 8215 8203i         0000 0001   CAN2RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
 8216 8204i         0000 0002   CAN2RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
 8217 8205i         0000 0003   CAN2RXIDR1_IDE:     equ    3                                         ; ID Extended
 8218 8206i         0000 0004   CAN2RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
 8219 8207i         0000 0005   CAN2RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
 8220 8208i         0000 0006   CAN2RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
 8221 8209i         0000 0007   CAN2RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
 8222 8210i                     ; bit position masks
 8223 8211i         0000 0001   mCAN2RXIDR1_ID15:   equ    %00000001
 8224 8212i         0000 0002   mCAN2RXIDR1_ID16:   equ    %00000010
 8225 8213i         0000 0004   mCAN2RXIDR1_ID17:   equ    %00000100
 8226 8214i         0000 0008   mCAN2RXIDR1_IDE:    equ    %00001000
 8227 8215i         0000 0010   mCAN2RXIDR1_SRR:    equ    %00010000
 8228 8216i         0000 0020   mCAN2RXIDR1_ID18:   equ    %00100000
 8229 8217i         0000 0040   mCAN2RXIDR1_ID19:   equ    %01000000
 8230 8218i         0000 0080   mCAN2RXIDR1_ID20:   equ    %10000000
 8231 8219i                     
 8232 8220i                     
 8233 8221i                     ;*** CAN2RXIDR2 - MSCAN 2 Receive Identifier Register 2; 0x000001E2 ***
 8234 8222i         0000 01E2   CAN2RXIDR2:         equ    $000001E2                                ;*** CAN2RXIDR2 - MSCAN 2 Receive Identifier Register 2; 0x00000
 8235 8223i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8236 8224i         0000 0000   CAN2RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
 8237 8225i         0000 0001   CAN2RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
 8238 8226i         0000 0002   CAN2RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
 8239 8227i         0000 0003   CAN2RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
 8240 8228i         0000 0004   CAN2RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
 8241 8229i         0000 0005   CAN2RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
 8242 8230i         0000 0006   CAN2RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
 8243 8231i         0000 0007   CAN2RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
 8244 8232i                     ; bit position masks
 8245 8233i         0000 0001   mCAN2RXIDR2_ID7:    equ    %00000001
 8246 8234i         0000 0002   mCAN2RXIDR2_ID8:    equ    %00000010
 8247 8235i         0000 0004   mCAN2RXIDR2_ID9:    equ    %00000100
 8248 8236i         0000 0008   mCAN2RXIDR2_ID10:   equ    %00001000
 8249 8237i         0000 0010   mCAN2RXIDR2_ID11:   equ    %00010000
 8250 8238i         0000 0020   mCAN2RXIDR2_ID12:   equ    %00100000
 8251 8239i         0000 0040   mCAN2RXIDR2_ID13:   equ    %01000000
 8252 8240i         0000 0080   mCAN2RXIDR2_ID14:   equ    %10000000
 8253 8241i                     
 8254 8242i                     
 8255 8243i                     ;*** CAN2RXIDR3 - MSCAN 2 Receive Identifier Register 3; 0x000001E3 ***
 8256 8244i         0000 01E3   CAN2RXIDR3:         equ    $000001E3                                ;*** CAN2RXIDR3 - MSCAN 2 Receive Identifier Register 3; 0x00000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8257 8245i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8258 8246i         0000 0000   CAN2RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
 8259 8247i         0000 0001   CAN2RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
 8260 8248i         0000 0002   CAN2RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
 8261 8249i         0000 0003   CAN2RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
 8262 8250i         0000 0004   CAN2RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
 8263 8251i         0000 0005   CAN2RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
 8264 8252i         0000 0006   CAN2RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
 8265 8253i         0000 0007   CAN2RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
 8266 8254i                     ; bit position masks
 8267 8255i         0000 0001   mCAN2RXIDR3_RTR:    equ    %00000001
 8268 8256i         0000 0002   mCAN2RXIDR3_ID0:    equ    %00000010
 8269 8257i         0000 0004   mCAN2RXIDR3_ID1:    equ    %00000100
 8270 8258i         0000 0008   mCAN2RXIDR3_ID2:    equ    %00001000
 8271 8259i         0000 0010   mCAN2RXIDR3_ID3:    equ    %00010000
 8272 8260i         0000 0020   mCAN2RXIDR3_ID4:    equ    %00100000
 8273 8261i         0000 0040   mCAN2RXIDR3_ID5:    equ    %01000000
 8274 8262i         0000 0080   mCAN2RXIDR3_ID6:    equ    %10000000
 8275 8263i                     
 8276 8264i                     
 8277 8265i                     ;*** CAN2RXDSR0 - MSCAN 2 Receive Data Segment Register 0; 0x000001E4 ***
 8278 8266i         0000 01E4   CAN2RXDSR0:         equ    $000001E4                                ;*** CAN2RXDSR0 - MSCAN 2 Receive Data Segment Register 0; 0x000
 8279 8267i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8280 8268i         0000 0000   CAN2RXDSR0_DB0:     equ    0                                         ; Data Bit 0
 8281 8269i         0000 0001   CAN2RXDSR0_DB1:     equ    1                                         ; Data Bit 1
 8282 8270i         0000 0002   CAN2RXDSR0_DB2:     equ    2                                         ; Data Bit 2
 8283 8271i         0000 0003   CAN2RXDSR0_DB3:     equ    3                                         ; Data Bit 3
 8284 8272i         0000 0004   CAN2RXDSR0_DB4:     equ    4                                         ; Data Bit 4
 8285 8273i         0000 0005   CAN2RXDSR0_DB5:     equ    5                                         ; Data Bit 5
 8286 8274i         0000 0006   CAN2RXDSR0_DB6:     equ    6                                         ; Data Bit 6
 8287 8275i         0000 0007   CAN2RXDSR0_DB7:     equ    7                                         ; Data Bit 7
 8288 8276i                     ; bit position masks
 8289 8277i         0000 0001   mCAN2RXDSR0_DB0:    equ    %00000001
 8290 8278i         0000 0002   mCAN2RXDSR0_DB1:    equ    %00000010
 8291 8279i         0000 0004   mCAN2RXDSR0_DB2:    equ    %00000100
 8292 8280i         0000 0008   mCAN2RXDSR0_DB3:    equ    %00001000
 8293 8281i         0000 0010   mCAN2RXDSR0_DB4:    equ    %00010000
 8294 8282i         0000 0020   mCAN2RXDSR0_DB5:    equ    %00100000
 8295 8283i         0000 0040   mCAN2RXDSR0_DB6:    equ    %01000000
 8296 8284i         0000 0080   mCAN2RXDSR0_DB7:    equ    %10000000
 8297 8285i                     
 8298 8286i                     
 8299 8287i                     ;*** CAN2RXDSR1 - MSCAN 2 Receive Data Segment Register 1; 0x000001E5 ***
 8300 8288i         0000 01E5   CAN2RXDSR1:         equ    $000001E5                                ;*** CAN2RXDSR1 - MSCAN 2 Receive Data Segment Register 1; 0x000
 8301 8289i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8302 8290i         0000 0000   CAN2RXDSR1_DB0:     equ    0                                         ; Data Bit 0
 8303 8291i         0000 0001   CAN2RXDSR1_DB1:     equ    1                                         ; Data Bit 1
 8304 8292i         0000 0002   CAN2RXDSR1_DB2:     equ    2                                         ; Data Bit 2
 8305 8293i         0000 0003   CAN2RXDSR1_DB3:     equ    3                                         ; Data Bit 3
 8306 8294i         0000 0004   CAN2RXDSR1_DB4:     equ    4                                         ; Data Bit 4
 8307 8295i         0000 0005   CAN2RXDSR1_DB5:     equ    5                                         ; Data Bit 5
 8308 8296i         0000 0006   CAN2RXDSR1_DB6:     equ    6                                         ; Data Bit 6
 8309 8297i         0000 0007   CAN2RXDSR1_DB7:     equ    7                                         ; Data Bit 7
 8310 8298i                     ; bit position masks
 8311 8299i         0000 0001   mCAN2RXDSR1_DB0:    equ    %00000001
 8312 8300i         0000 0002   mCAN2RXDSR1_DB1:    equ    %00000010
 8313 8301i         0000 0004   mCAN2RXDSR1_DB2:    equ    %00000100
 8314 8302i         0000 0008   mCAN2RXDSR1_DB3:    equ    %00001000
 8315 8303i         0000 0010   mCAN2RXDSR1_DB4:    equ    %00010000
 8316 8304i         0000 0020   mCAN2RXDSR1_DB5:    equ    %00100000
 8317 8305i         0000 0040   mCAN2RXDSR1_DB6:    equ    %01000000
 8318 8306i         0000 0080   mCAN2RXDSR1_DB7:    equ    %10000000
 8319 8307i                     
 8320 8308i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8321 8309i                     ;*** CAN2RXDSR2 - MSCAN 2 Receive Data Segment Register 2; 0x000001E6 ***
 8322 8310i         0000 01E6   CAN2RXDSR2:         equ    $000001E6                                ;*** CAN2RXDSR2 - MSCAN 2 Receive Data Segment Register 2; 0x000
 8323 8311i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8324 8312i         0000 0000   CAN2RXDSR2_DB0:     equ    0                                         ; Data Bit 0
 8325 8313i         0000 0001   CAN2RXDSR2_DB1:     equ    1                                         ; Data Bit 1
 8326 8314i         0000 0002   CAN2RXDSR2_DB2:     equ    2                                         ; Data Bit 2
 8327 8315i         0000 0003   CAN2RXDSR2_DB3:     equ    3                                         ; Data Bit 3
 8328 8316i         0000 0004   CAN2RXDSR2_DB4:     equ    4                                         ; Data Bit 4
 8329 8317i         0000 0005   CAN2RXDSR2_DB5:     equ    5                                         ; Data Bit 5
 8330 8318i         0000 0006   CAN2RXDSR2_DB6:     equ    6                                         ; Data Bit 6
 8331 8319i         0000 0007   CAN2RXDSR2_DB7:     equ    7                                         ; Data Bit 7
 8332 8320i                     ; bit position masks
 8333 8321i         0000 0001   mCAN2RXDSR2_DB0:    equ    %00000001
 8334 8322i         0000 0002   mCAN2RXDSR2_DB1:    equ    %00000010
 8335 8323i         0000 0004   mCAN2RXDSR2_DB2:    equ    %00000100
 8336 8324i         0000 0008   mCAN2RXDSR2_DB3:    equ    %00001000
 8337 8325i         0000 0010   mCAN2RXDSR2_DB4:    equ    %00010000
 8338 8326i         0000 0020   mCAN2RXDSR2_DB5:    equ    %00100000
 8339 8327i         0000 0040   mCAN2RXDSR2_DB6:    equ    %01000000
 8340 8328i         0000 0080   mCAN2RXDSR2_DB7:    equ    %10000000
 8341 8329i                     
 8342 8330i                     
 8343 8331i                     ;*** CAN2RXDSR3 - MSCAN 2 Receive Data Segment Register 3; 0x000001E7 ***
 8344 8332i         0000 01E7   CAN2RXDSR3:         equ    $000001E7                                ;*** CAN2RXDSR3 - MSCAN 2 Receive Data Segment Register 3; 0x000
 8345 8333i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8346 8334i         0000 0000   CAN2RXDSR3_DB0:     equ    0                                         ; Data Bit 0
 8347 8335i         0000 0001   CAN2RXDSR3_DB1:     equ    1                                         ; Data Bit 1
 8348 8336i         0000 0002   CAN2RXDSR3_DB2:     equ    2                                         ; Data Bit 2
 8349 8337i         0000 0003   CAN2RXDSR3_DB3:     equ    3                                         ; Data Bit 3
 8350 8338i         0000 0004   CAN2RXDSR3_DB4:     equ    4                                         ; Data Bit 4
 8351 8339i         0000 0005   CAN2RXDSR3_DB5:     equ    5                                         ; Data Bit 5
 8352 8340i         0000 0006   CAN2RXDSR3_DB6:     equ    6                                         ; Data Bit 6
 8353 8341i         0000 0007   CAN2RXDSR3_DB7:     equ    7                                         ; Data Bit 7
 8354 8342i                     ; bit position masks
 8355 8343i         0000 0001   mCAN2RXDSR3_DB0:    equ    %00000001
 8356 8344i         0000 0002   mCAN2RXDSR3_DB1:    equ    %00000010
 8357 8345i         0000 0004   mCAN2RXDSR3_DB2:    equ    %00000100
 8358 8346i         0000 0008   mCAN2RXDSR3_DB3:    equ    %00001000
 8359 8347i         0000 0010   mCAN2RXDSR3_DB4:    equ    %00010000
 8360 8348i         0000 0020   mCAN2RXDSR3_DB5:    equ    %00100000
 8361 8349i         0000 0040   mCAN2RXDSR3_DB6:    equ    %01000000
 8362 8350i         0000 0080   mCAN2RXDSR3_DB7:    equ    %10000000
 8363 8351i                     
 8364 8352i                     
 8365 8353i                     ;*** CAN2RXDSR4 - MSCAN 2 Receive Data Segment Register 4; 0x000001E8 ***
 8366 8354i         0000 01E8   CAN2RXDSR4:         equ    $000001E8                                ;*** CAN2RXDSR4 - MSCAN 2 Receive Data Segment Register 4; 0x000
 8367 8355i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8368 8356i         0000 0000   CAN2RXDSR4_DB0:     equ    0                                         ; Data Bit 0
 8369 8357i         0000 0001   CAN2RXDSR4_DB1:     equ    1                                         ; Data Bit 1
 8370 8358i         0000 0002   CAN2RXDSR4_DB2:     equ    2                                         ; Data Bit 2
 8371 8359i         0000 0003   CAN2RXDSR4_DB3:     equ    3                                         ; Data Bit 3
 8372 8360i         0000 0004   CAN2RXDSR4_DB4:     equ    4                                         ; Data Bit 4
 8373 8361i         0000 0005   CAN2RXDSR4_DB5:     equ    5                                         ; Data Bit 5
 8374 8362i         0000 0006   CAN2RXDSR4_DB6:     equ    6                                         ; Data Bit 6
 8375 8363i         0000 0007   CAN2RXDSR4_DB7:     equ    7                                         ; Data Bit 7
 8376 8364i                     ; bit position masks
 8377 8365i         0000 0001   mCAN2RXDSR4_DB0:    equ    %00000001
 8378 8366i         0000 0002   mCAN2RXDSR4_DB1:    equ    %00000010
 8379 8367i         0000 0004   mCAN2RXDSR4_DB2:    equ    %00000100
 8380 8368i         0000 0008   mCAN2RXDSR4_DB3:    equ    %00001000
 8381 8369i         0000 0010   mCAN2RXDSR4_DB4:    equ    %00010000
 8382 8370i         0000 0020   mCAN2RXDSR4_DB5:    equ    %00100000
 8383 8371i         0000 0040   mCAN2RXDSR4_DB6:    equ    %01000000
 8384 8372i         0000 0080   mCAN2RXDSR4_DB7:    equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8385 8373i                     
 8386 8374i                     
 8387 8375i                     ;*** CAN2RXDSR5 - MSCAN 2 Receive Data Segment Register 5; 0x000001E9 ***
 8388 8376i         0000 01E9   CAN2RXDSR5:         equ    $000001E9                                ;*** CAN2RXDSR5 - MSCAN 2 Receive Data Segment Register 5; 0x000
 8389 8377i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8390 8378i         0000 0000   CAN2RXDSR5_DB0:     equ    0                                         ; Data Bit 0
 8391 8379i         0000 0001   CAN2RXDSR5_DB1:     equ    1                                         ; Data Bit 1
 8392 8380i         0000 0002   CAN2RXDSR5_DB2:     equ    2                                         ; Data Bit 2
 8393 8381i         0000 0003   CAN2RXDSR5_DB3:     equ    3                                         ; Data Bit 3
 8394 8382i         0000 0004   CAN2RXDSR5_DB4:     equ    4                                         ; Data Bit 4
 8395 8383i         0000 0005   CAN2RXDSR5_DB5:     equ    5                                         ; Data Bit 5
 8396 8384i         0000 0006   CAN2RXDSR5_DB6:     equ    6                                         ; Data Bit 6
 8397 8385i         0000 0007   CAN2RXDSR5_DB7:     equ    7                                         ; Data Bit 7
 8398 8386i                     ; bit position masks
 8399 8387i         0000 0001   mCAN2RXDSR5_DB0:    equ    %00000001
 8400 8388i         0000 0002   mCAN2RXDSR5_DB1:    equ    %00000010
 8401 8389i         0000 0004   mCAN2RXDSR5_DB2:    equ    %00000100
 8402 8390i         0000 0008   mCAN2RXDSR5_DB3:    equ    %00001000
 8403 8391i         0000 0010   mCAN2RXDSR5_DB4:    equ    %00010000
 8404 8392i         0000 0020   mCAN2RXDSR5_DB5:    equ    %00100000
 8405 8393i         0000 0040   mCAN2RXDSR5_DB6:    equ    %01000000
 8406 8394i         0000 0080   mCAN2RXDSR5_DB7:    equ    %10000000
 8407 8395i                     
 8408 8396i                     
 8409 8397i                     ;*** CAN2RXDSR6 - MSCAN 2 Receive Data Segment Register 6; 0x000001EA ***
 8410 8398i         0000 01EA   CAN2RXDSR6:         equ    $000001EA                                ;*** CAN2RXDSR6 - MSCAN 2 Receive Data Segment Register 6; 0x000
 8411 8399i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8412 8400i         0000 0000   CAN2RXDSR6_DB0:     equ    0                                         ; Data Bit 0
 8413 8401i         0000 0001   CAN2RXDSR6_DB1:     equ    1                                         ; Data Bit 1
 8414 8402i         0000 0002   CAN2RXDSR6_DB2:     equ    2                                         ; Data Bit 2
 8415 8403i         0000 0003   CAN2RXDSR6_DB3:     equ    3                                         ; Data Bit 3
 8416 8404i         0000 0004   CAN2RXDSR6_DB4:     equ    4                                         ; Data Bit 4
 8417 8405i         0000 0005   CAN2RXDSR6_DB5:     equ    5                                         ; Data Bit 5
 8418 8406i         0000 0006   CAN2RXDSR6_DB6:     equ    6                                         ; Data Bit 6
 8419 8407i         0000 0007   CAN2RXDSR6_DB7:     equ    7                                         ; Data Bit 7
 8420 8408i                     ; bit position masks
 8421 8409i         0000 0001   mCAN2RXDSR6_DB0:    equ    %00000001
 8422 8410i         0000 0002   mCAN2RXDSR6_DB1:    equ    %00000010
 8423 8411i         0000 0004   mCAN2RXDSR6_DB2:    equ    %00000100
 8424 8412i         0000 0008   mCAN2RXDSR6_DB3:    equ    %00001000
 8425 8413i         0000 0010   mCAN2RXDSR6_DB4:    equ    %00010000
 8426 8414i         0000 0020   mCAN2RXDSR6_DB5:    equ    %00100000
 8427 8415i         0000 0040   mCAN2RXDSR6_DB6:    equ    %01000000
 8428 8416i         0000 0080   mCAN2RXDSR6_DB7:    equ    %10000000
 8429 8417i                     
 8430 8418i                     
 8431 8419i                     ;*** CAN2RXDSR7 - MSCAN 2 Receive Data Segment Register 7; 0x000001EB ***
 8432 8420i         0000 01EB   CAN2RXDSR7:         equ    $000001EB                                ;*** CAN2RXDSR7 - MSCAN 2 Receive Data Segment Register 7; 0x000
 8433 8421i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8434 8422i         0000 0000   CAN2RXDSR7_DB0:     equ    0                                         ; Data Bit 0
 8435 8423i         0000 0001   CAN2RXDSR7_DB1:     equ    1                                         ; Data Bit 1
 8436 8424i         0000 0002   CAN2RXDSR7_DB2:     equ    2                                         ; Data Bit 2
 8437 8425i         0000 0003   CAN2RXDSR7_DB3:     equ    3                                         ; Data Bit 3
 8438 8426i         0000 0004   CAN2RXDSR7_DB4:     equ    4                                         ; Data Bit 4
 8439 8427i         0000 0005   CAN2RXDSR7_DB5:     equ    5                                         ; Data Bit 5
 8440 8428i         0000 0006   CAN2RXDSR7_DB6:     equ    6                                         ; Data Bit 6
 8441 8429i         0000 0007   CAN2RXDSR7_DB7:     equ    7                                         ; Data Bit 7
 8442 8430i                     ; bit position masks
 8443 8431i         0000 0001   mCAN2RXDSR7_DB0:    equ    %00000001
 8444 8432i         0000 0002   mCAN2RXDSR7_DB1:    equ    %00000010
 8445 8433i         0000 0004   mCAN2RXDSR7_DB2:    equ    %00000100
 8446 8434i         0000 0008   mCAN2RXDSR7_DB3:    equ    %00001000
 8447 8435i         0000 0010   mCAN2RXDSR7_DB4:    equ    %00010000
 8448 8436i         0000 0020   mCAN2RXDSR7_DB5:    equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8449 8437i         0000 0040   mCAN2RXDSR7_DB6:    equ    %01000000
 8450 8438i         0000 0080   mCAN2RXDSR7_DB7:    equ    %10000000
 8451 8439i                     
 8452 8440i                     
 8453 8441i                     ;*** CAN2RXDLR - MSCAN 2 Receive Data Length Register; 0x000001EC ***
 8454 8442i         0000 01EC   CAN2RXDLR:          equ    $000001EC                                ;*** CAN2RXDLR - MSCAN 2 Receive Data Length Register; 0x000001E
 8455 8443i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8456 8444i         0000 0000   CAN2RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
 8457 8445i         0000 0001   CAN2RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
 8458 8446i         0000 0002   CAN2RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
 8459 8447i         0000 0003   CAN2RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
 8460 8448i                     ; bit position masks
 8461 8449i         0000 0001   mCAN2RXDLR_DLC0:    equ    %00000001
 8462 8450i         0000 0002   mCAN2RXDLR_DLC1:    equ    %00000010
 8463 8451i         0000 0004   mCAN2RXDLR_DLC2:    equ    %00000100
 8464 8452i         0000 0008   mCAN2RXDLR_DLC3:    equ    %00001000
 8465 8453i                     
 8466 8454i                     
 8467 8455i                     ;*** CAN2RXTSR - MSCAN 2 Receive Time Stamp Register; 0x000001EE ***
 8468 8456i         0000 01EE   CAN2RXTSR:          equ    $000001EE                                ;*** CAN2RXTSR - MSCAN 2 Receive Time Stamp Register; 0x000001EE
 8469 8457i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8470 8458i         0000 0000   CAN2RXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
 8471 8459i         0000 0001   CAN2RXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
 8472 8460i         0000 0002   CAN2RXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
 8473 8461i         0000 0003   CAN2RXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
 8474 8462i         0000 0004   CAN2RXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
 8475 8463i         0000 0005   CAN2RXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
 8476 8464i         0000 0006   CAN2RXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
 8477 8465i         0000 0007   CAN2RXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
 8478 8466i         0000 0008   CAN2RXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
 8479 8467i         0000 0009   CAN2RXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
 8480 8468i         0000 000A   CAN2RXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
 8481 8469i         0000 000B   CAN2RXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
 8482 8470i         0000 000C   CAN2RXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
 8483 8471i         0000 000D   CAN2RXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
 8484 8472i         0000 000E   CAN2RXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
 8485 8473i         0000 000F   CAN2RXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
 8486 8474i                     ; bit position masks
 8487 8475i         0000 0001   mCAN2RXTSR_TSR0:    equ    %00000001
 8488 8476i         0000 0002   mCAN2RXTSR_TSR1:    equ    %00000010
 8489 8477i         0000 0004   mCAN2RXTSR_TSR2:    equ    %00000100
 8490 8478i         0000 0008   mCAN2RXTSR_TSR3:    equ    %00001000
 8491 8479i         0000 0010   mCAN2RXTSR_TSR4:    equ    %00010000
 8492 8480i         0000 0020   mCAN2RXTSR_TSR5:    equ    %00100000
 8493 8481i         0000 0040   mCAN2RXTSR_TSR6:    equ    %01000000
 8494 8482i         0000 0080   mCAN2RXTSR_TSR7:    equ    %10000000
 8495 8483i         0000 0100   mCAN2RXTSR_TSR8:    equ    %100000000
 8496 8484i         0000 0200   mCAN2RXTSR_TSR9:    equ    %1000000000
 8497 8485i         0000 0400   mCAN2RXTSR_TSR10:   equ    %10000000000
 8498 8486i         0000 0800   mCAN2RXTSR_TSR11:   equ    %100000000000
 8499 8487i         0000 1000   mCAN2RXTSR_TSR12:   equ    %1000000000000
 8500 8488i         0000 2000   mCAN2RXTSR_TSR13:   equ    %10000000000000
 8501 8489i         0000 4000   mCAN2RXTSR_TSR14:   equ    %100000000000000
 8502 8490i         0000 8000   mCAN2RXTSR_TSR15:   equ    %1000000000000000
 8503 8491i                     
 8504 8492i                     
 8505 8493i                     ;*** CAN2RXTSRH - MSCAN 2 Receive Time Stamp Register High; 0x000001EE ***
 8506 8494i         0000 01EE   CAN2RXTSRH:         equ    $000001EE                                ;*** CAN2RXTSRH - MSCAN 2 Receive Time Stamp Register High; 0x00
 8507 8495i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8508 8496i         0000 0000   CAN2RXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
 8509 8497i         0000 0001   CAN2RXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
 8510 8498i         0000 0002   CAN2RXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
 8511 8499i         0000 0003   CAN2RXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
 8512 8500i         0000 0004   CAN2RXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8513 8501i         0000 0005   CAN2RXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
 8514 8502i         0000 0006   CAN2RXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14
 8515 8503i         0000 0007   CAN2RXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
 8516 8504i                     ; bit position masks
 8517 8505i         0000 0001   mCAN2RXTSRH_TSR8:   equ    %00000001
 8518 8506i         0000 0002   mCAN2RXTSRH_TSR9:   equ    %00000010
 8519 8507i         0000 0004   mCAN2RXTSRH_TSR10:  equ    %00000100
 8520 8508i         0000 0008   mCAN2RXTSRH_TSR11:  equ    %00001000
 8521 8509i         0000 0010   mCAN2RXTSRH_TSR12:  equ    %00010000
 8522 8510i         0000 0020   mCAN2RXTSRH_TSR13:  equ    %00100000
 8523 8511i         0000 0040   mCAN2RXTSRH_TSR14:  equ    %01000000
 8524 8512i         0000 0080   mCAN2RXTSRH_TSR15:  equ    %10000000
 8525 8513i                     
 8526 8514i                     
 8527 8515i                     ;*** CAN2RXTSRL - MSCAN 2 Receive Time Stamp Register Low; 0x000001EF ***
 8528 8516i         0000 01EF   CAN2RXTSRL:         equ    $000001EF                                ;*** CAN2RXTSRL - MSCAN 2 Receive Time Stamp Register Low; 0x000
 8529 8517i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8530 8518i         0000 0000   CAN2RXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
 8531 8519i         0000 0001   CAN2RXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
 8532 8520i         0000 0002   CAN2RXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
 8533 8521i         0000 0003   CAN2RXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
 8534 8522i         0000 0004   CAN2RXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
 8535 8523i         0000 0005   CAN2RXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
 8536 8524i         0000 0006   CAN2RXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
 8537 8525i         0000 0007   CAN2RXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
 8538 8526i                     ; bit position masks
 8539 8527i         0000 0001   mCAN2RXTSRL_TSR0:   equ    %00000001
 8540 8528i         0000 0002   mCAN2RXTSRL_TSR1:   equ    %00000010
 8541 8529i         0000 0004   mCAN2RXTSRL_TSR2:   equ    %00000100
 8542 8530i         0000 0008   mCAN2RXTSRL_TSR3:   equ    %00001000
 8543 8531i         0000 0010   mCAN2RXTSRL_TSR4:   equ    %00010000
 8544 8532i         0000 0020   mCAN2RXTSRL_TSR5:   equ    %00100000
 8545 8533i         0000 0040   mCAN2RXTSRL_TSR6:   equ    %01000000
 8546 8534i         0000 0080   mCAN2RXTSRL_TSR7:   equ    %10000000
 8547 8535i                     
 8548 8536i                     
 8549 8537i                     ;*** CAN2TXIDR0 - MSCAN 2 Transmit Identifier Register 0; 0x000001F0 ***
 8550 8538i         0000 01F0   CAN2TXIDR0:         equ    $000001F0                                ;*** CAN2TXIDR0 - MSCAN 2 Transmit Identifier Register 0; 0x0000
 8551 8539i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8552 8540i         0000 0000   CAN2TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
 8553 8541i         0000 0001   CAN2TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
 8554 8542i         0000 0002   CAN2TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
 8555 8543i         0000 0003   CAN2TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
 8556 8544i         0000 0004   CAN2TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
 8557 8545i         0000 0005   CAN2TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
 8558 8546i         0000 0006   CAN2TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
 8559 8547i         0000 0007   CAN2TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
 8560 8548i                     ; bit position masks
 8561 8549i         0000 0001   mCAN2TXIDR0_ID21:   equ    %00000001
 8562 8550i         0000 0002   mCAN2TXIDR0_ID22:   equ    %00000010
 8563 8551i         0000 0004   mCAN2TXIDR0_ID23:   equ    %00000100
 8564 8552i         0000 0008   mCAN2TXIDR0_ID24:   equ    %00001000
 8565 8553i         0000 0010   mCAN2TXIDR0_ID25:   equ    %00010000
 8566 8554i         0000 0020   mCAN2TXIDR0_ID26:   equ    %00100000
 8567 8555i         0000 0040   mCAN2TXIDR0_ID27:   equ    %01000000
 8568 8556i         0000 0080   mCAN2TXIDR0_ID28:   equ    %10000000
 8569 8557i                     
 8570 8558i                     
 8571 8559i                     ;*** CAN2TXIDR1 - MSCAN 2 Transmit Identifier Register 1; 0x000001F1 ***
 8572 8560i         0000 01F1   CAN2TXIDR1:         equ    $000001F1                                ;*** CAN2TXIDR1 - MSCAN 2 Transmit Identifier Register 1; 0x0000
 8573 8561i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8574 8562i         0000 0000   CAN2TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
 8575 8563i         0000 0001   CAN2TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
 8576 8564i         0000 0002   CAN2TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8577 8565i         0000 0003   CAN2TXIDR1_IDE:     equ    3                                         ; ID Extended
 8578 8566i         0000 0004   CAN2TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
 8579 8567i         0000 0005   CAN2TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
 8580 8568i         0000 0006   CAN2TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
 8581 8569i         0000 0007   CAN2TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
 8582 8570i                     ; bit position masks
 8583 8571i         0000 0001   mCAN2TXIDR1_ID15:   equ    %00000001
 8584 8572i         0000 0002   mCAN2TXIDR1_ID16:   equ    %00000010
 8585 8573i         0000 0004   mCAN2TXIDR1_ID17:   equ    %00000100
 8586 8574i         0000 0008   mCAN2TXIDR1_IDE:    equ    %00001000
 8587 8575i         0000 0010   mCAN2TXIDR1_SRR:    equ    %00010000
 8588 8576i         0000 0020   mCAN2TXIDR1_ID18:   equ    %00100000
 8589 8577i         0000 0040   mCAN2TXIDR1_ID19:   equ    %01000000
 8590 8578i         0000 0080   mCAN2TXIDR1_ID20:   equ    %10000000
 8591 8579i                     
 8592 8580i                     
 8593 8581i                     ;*** CAN2TXIDR2 - MSCAN 2 Transmit Identifier Register 2; 0x000001F2 ***
 8594 8582i         0000 01F2   CAN2TXIDR2:         equ    $000001F2                                ;*** CAN2TXIDR2 - MSCAN 2 Transmit Identifier Register 2; 0x0000
 8595 8583i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8596 8584i         0000 0000   CAN2TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
 8597 8585i         0000 0001   CAN2TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
 8598 8586i         0000 0002   CAN2TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
 8599 8587i         0000 0003   CAN2TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
 8600 8588i         0000 0004   CAN2TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
 8601 8589i         0000 0005   CAN2TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
 8602 8590i         0000 0006   CAN2TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
 8603 8591i         0000 0007   CAN2TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
 8604 8592i                     ; bit position masks
 8605 8593i         0000 0001   mCAN2TXIDR2_ID7:    equ    %00000001
 8606 8594i         0000 0002   mCAN2TXIDR2_ID8:    equ    %00000010
 8607 8595i         0000 0004   mCAN2TXIDR2_ID9:    equ    %00000100
 8608 8596i         0000 0008   mCAN2TXIDR2_ID10:   equ    %00001000
 8609 8597i         0000 0010   mCAN2TXIDR2_ID11:   equ    %00010000
 8610 8598i         0000 0020   mCAN2TXIDR2_ID12:   equ    %00100000
 8611 8599i         0000 0040   mCAN2TXIDR2_ID13:   equ    %01000000
 8612 8600i         0000 0080   mCAN2TXIDR2_ID14:   equ    %10000000
 8613 8601i                     
 8614 8602i                     
 8615 8603i                     ;*** CAN2TXIDR3 - MSCAN 2 Transmit Identifier Register 3; 0x000001F3 ***
 8616 8604i         0000 01F3   CAN2TXIDR3:         equ    $000001F3                                ;*** CAN2TXIDR3 - MSCAN 2 Transmit Identifier Register 3; 0x0000
 8617 8605i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8618 8606i         0000 0000   CAN2TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
 8619 8607i         0000 0001   CAN2TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
 8620 8608i         0000 0002   CAN2TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
 8621 8609i         0000 0003   CAN2TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
 8622 8610i         0000 0004   CAN2TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
 8623 8611i         0000 0005   CAN2TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
 8624 8612i         0000 0006   CAN2TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
 8625 8613i         0000 0007   CAN2TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
 8626 8614i                     ; bit position masks
 8627 8615i         0000 0001   mCAN2TXIDR3_RTR:    equ    %00000001
 8628 8616i         0000 0002   mCAN2TXIDR3_ID0:    equ    %00000010
 8629 8617i         0000 0004   mCAN2TXIDR3_ID1:    equ    %00000100
 8630 8618i         0000 0008   mCAN2TXIDR3_ID2:    equ    %00001000
 8631 8619i         0000 0010   mCAN2TXIDR3_ID3:    equ    %00010000
 8632 8620i         0000 0020   mCAN2TXIDR3_ID4:    equ    %00100000
 8633 8621i         0000 0040   mCAN2TXIDR3_ID5:    equ    %01000000
 8634 8622i         0000 0080   mCAN2TXIDR3_ID6:    equ    %10000000
 8635 8623i                     
 8636 8624i                     
 8637 8625i                     ;*** CAN2TXDSR0 - MSCAN 2 Transmit Data Segment Register 0; 0x000001F4 ***
 8638 8626i         0000 01F4   CAN2TXDSR0:         equ    $000001F4                                ;*** CAN2TXDSR0 - MSCAN 2 Transmit Data Segment Register 0; 0x00
 8639 8627i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8640 8628i         0000 0000   CAN2TXDSR0_DB0:     equ    0                                         ; Data Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8641 8629i         0000 0001   CAN2TXDSR0_DB1:     equ    1                                         ; Data Bit 1
 8642 8630i         0000 0002   CAN2TXDSR0_DB2:     equ    2                                         ; Data Bit 2
 8643 8631i         0000 0003   CAN2TXDSR0_DB3:     equ    3                                         ; Data Bit 3
 8644 8632i         0000 0004   CAN2TXDSR0_DB4:     equ    4                                         ; Data Bit 4
 8645 8633i         0000 0005   CAN2TXDSR0_DB5:     equ    5                                         ; Data Bit 5
 8646 8634i         0000 0006   CAN2TXDSR0_DB6:     equ    6                                         ; Data Bit 6
 8647 8635i         0000 0007   CAN2TXDSR0_DB7:     equ    7                                         ; Data Bit 7
 8648 8636i                     ; bit position masks
 8649 8637i         0000 0001   mCAN2TXDSR0_DB0:    equ    %00000001
 8650 8638i         0000 0002   mCAN2TXDSR0_DB1:    equ    %00000010
 8651 8639i         0000 0004   mCAN2TXDSR0_DB2:    equ    %00000100
 8652 8640i         0000 0008   mCAN2TXDSR0_DB3:    equ    %00001000
 8653 8641i         0000 0010   mCAN2TXDSR0_DB4:    equ    %00010000
 8654 8642i         0000 0020   mCAN2TXDSR0_DB5:    equ    %00100000
 8655 8643i         0000 0040   mCAN2TXDSR0_DB6:    equ    %01000000
 8656 8644i         0000 0080   mCAN2TXDSR0_DB7:    equ    %10000000
 8657 8645i                     
 8658 8646i                     
 8659 8647i                     ;*** CAN2TXDSR1 - MSCAN 2 Transmit Data Segment Register 1; 0x000001F5 ***
 8660 8648i         0000 01F5   CAN2TXDSR1:         equ    $000001F5                                ;*** CAN2TXDSR1 - MSCAN 2 Transmit Data Segment Register 1; 0x00
 8661 8649i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8662 8650i         0000 0000   CAN2TXDSR1_DB0:     equ    0                                         ; Data Bit 0
 8663 8651i         0000 0001   CAN2TXDSR1_DB1:     equ    1                                         ; Data Bit 1
 8664 8652i         0000 0002   CAN2TXDSR1_DB2:     equ    2                                         ; Data Bit 2
 8665 8653i         0000 0003   CAN2TXDSR1_DB3:     equ    3                                         ; Data Bit 3
 8666 8654i         0000 0004   CAN2TXDSR1_DB4:     equ    4                                         ; Data Bit 4
 8667 8655i         0000 0005   CAN2TXDSR1_DB5:     equ    5                                         ; Data Bit 5
 8668 8656i         0000 0006   CAN2TXDSR1_DB6:     equ    6                                         ; Data Bit 6
 8669 8657i         0000 0007   CAN2TXDSR1_DB7:     equ    7                                         ; Data Bit 7
 8670 8658i                     ; bit position masks
 8671 8659i         0000 0001   mCAN2TXDSR1_DB0:    equ    %00000001
 8672 8660i         0000 0002   mCAN2TXDSR1_DB1:    equ    %00000010
 8673 8661i         0000 0004   mCAN2TXDSR1_DB2:    equ    %00000100
 8674 8662i         0000 0008   mCAN2TXDSR1_DB3:    equ    %00001000
 8675 8663i         0000 0010   mCAN2TXDSR1_DB4:    equ    %00010000
 8676 8664i         0000 0020   mCAN2TXDSR1_DB5:    equ    %00100000
 8677 8665i         0000 0040   mCAN2TXDSR1_DB6:    equ    %01000000
 8678 8666i         0000 0080   mCAN2TXDSR1_DB7:    equ    %10000000
 8679 8667i                     
 8680 8668i                     
 8681 8669i                     ;*** CAN2TXDSR2 - MSCAN 2 Transmit Data Segment Register 2; 0x000001F6 ***
 8682 8670i         0000 01F6   CAN2TXDSR2:         equ    $000001F6                                ;*** CAN2TXDSR2 - MSCAN 2 Transmit Data Segment Register 2; 0x00
 8683 8671i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8684 8672i         0000 0000   CAN2TXDSR2_DB0:     equ    0                                         ; Data Bit 0
 8685 8673i         0000 0001   CAN2TXDSR2_DB1:     equ    1                                         ; Data Bit 1
 8686 8674i         0000 0002   CAN2TXDSR2_DB2:     equ    2                                         ; Data Bit 2
 8687 8675i         0000 0003   CAN2TXDSR2_DB3:     equ    3                                         ; Data Bit 3
 8688 8676i         0000 0004   CAN2TXDSR2_DB4:     equ    4                                         ; Data Bit 4
 8689 8677i         0000 0005   CAN2TXDSR2_DB5:     equ    5                                         ; Data Bit 5
 8690 8678i         0000 0006   CAN2TXDSR2_DB6:     equ    6                                         ; Data Bit 6
 8691 8679i         0000 0007   CAN2TXDSR2_DB7:     equ    7                                         ; Data Bit 7
 8692 8680i                     ; bit position masks
 8693 8681i         0000 0001   mCAN2TXDSR2_DB0:    equ    %00000001
 8694 8682i         0000 0002   mCAN2TXDSR2_DB1:    equ    %00000010
 8695 8683i         0000 0004   mCAN2TXDSR2_DB2:    equ    %00000100
 8696 8684i         0000 0008   mCAN2TXDSR2_DB3:    equ    %00001000
 8697 8685i         0000 0010   mCAN2TXDSR2_DB4:    equ    %00010000
 8698 8686i         0000 0020   mCAN2TXDSR2_DB5:    equ    %00100000
 8699 8687i         0000 0040   mCAN2TXDSR2_DB6:    equ    %01000000
 8700 8688i         0000 0080   mCAN2TXDSR2_DB7:    equ    %10000000
 8701 8689i                     
 8702 8690i                     
 8703 8691i                     ;*** CAN2TXDSR3 - MSCAN 2 Transmit Data Segment Register 3; 0x000001F7 ***
 8704 8692i         0000 01F7   CAN2TXDSR3:         equ    $000001F7                                ;*** CAN2TXDSR3 - MSCAN 2 Transmit Data Segment Register 3; 0x00

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8705 8693i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8706 8694i         0000 0000   CAN2TXDSR3_DB0:     equ    0                                         ; Data Bit 0
 8707 8695i         0000 0001   CAN2TXDSR3_DB1:     equ    1                                         ; Data Bit 1
 8708 8696i         0000 0002   CAN2TXDSR3_DB2:     equ    2                                         ; Data Bit 2
 8709 8697i         0000 0003   CAN2TXDSR3_DB3:     equ    3                                         ; Data Bit 3
 8710 8698i         0000 0004   CAN2TXDSR3_DB4:     equ    4                                         ; Data Bit 4
 8711 8699i         0000 0005   CAN2TXDSR3_DB5:     equ    5                                         ; Data Bit 5
 8712 8700i         0000 0006   CAN2TXDSR3_DB6:     equ    6                                         ; Data Bit 6
 8713 8701i         0000 0007   CAN2TXDSR3_DB7:     equ    7                                         ; Data Bit 7
 8714 8702i                     ; bit position masks
 8715 8703i         0000 0001   mCAN2TXDSR3_DB0:    equ    %00000001
 8716 8704i         0000 0002   mCAN2TXDSR3_DB1:    equ    %00000010
 8717 8705i         0000 0004   mCAN2TXDSR3_DB2:    equ    %00000100
 8718 8706i         0000 0008   mCAN2TXDSR3_DB3:    equ    %00001000
 8719 8707i         0000 0010   mCAN2TXDSR3_DB4:    equ    %00010000
 8720 8708i         0000 0020   mCAN2TXDSR3_DB5:    equ    %00100000
 8721 8709i         0000 0040   mCAN2TXDSR3_DB6:    equ    %01000000
 8722 8710i         0000 0080   mCAN2TXDSR3_DB7:    equ    %10000000
 8723 8711i                     
 8724 8712i                     
 8725 8713i                     ;*** CAN2TXDSR4 - MSCAN 2 Transmit Data Segment Register 4; 0x000001F8 ***
 8726 8714i         0000 01F8   CAN2TXDSR4:         equ    $000001F8                                ;*** CAN2TXDSR4 - MSCAN 2 Transmit Data Segment Register 4; 0x00
 8727 8715i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8728 8716i         0000 0000   CAN2TXDSR4_DB0:     equ    0                                         ; Data Bit 0
 8729 8717i         0000 0001   CAN2TXDSR4_DB1:     equ    1                                         ; Data Bit 1
 8730 8718i         0000 0002   CAN2TXDSR4_DB2:     equ    2                                         ; Data Bit 2
 8731 8719i         0000 0003   CAN2TXDSR4_DB3:     equ    3                                         ; Data Bit 3
 8732 8720i         0000 0004   CAN2TXDSR4_DB4:     equ    4                                         ; Data Bit 4
 8733 8721i         0000 0005   CAN2TXDSR4_DB5:     equ    5                                         ; Data Bit 5
 8734 8722i         0000 0006   CAN2TXDSR4_DB6:     equ    6                                         ; Data Bit 6
 8735 8723i         0000 0007   CAN2TXDSR4_DB7:     equ    7                                         ; Data Bit 7
 8736 8724i                     ; bit position masks
 8737 8725i         0000 0001   mCAN2TXDSR4_DB0:    equ    %00000001
 8738 8726i         0000 0002   mCAN2TXDSR4_DB1:    equ    %00000010
 8739 8727i         0000 0004   mCAN2TXDSR4_DB2:    equ    %00000100
 8740 8728i         0000 0008   mCAN2TXDSR4_DB3:    equ    %00001000
 8741 8729i         0000 0010   mCAN2TXDSR4_DB4:    equ    %00010000
 8742 8730i         0000 0020   mCAN2TXDSR4_DB5:    equ    %00100000
 8743 8731i         0000 0040   mCAN2TXDSR4_DB6:    equ    %01000000
 8744 8732i         0000 0080   mCAN2TXDSR4_DB7:    equ    %10000000
 8745 8733i                     
 8746 8734i                     
 8747 8735i                     ;*** CAN2TXDSR5 - MSCAN 2 Transmit Data Segment Register 5; 0x000001F9 ***
 8748 8736i         0000 01F9   CAN2TXDSR5:         equ    $000001F9                                ;*** CAN2TXDSR5 - MSCAN 2 Transmit Data Segment Register 5; 0x00
 8749 8737i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8750 8738i         0000 0000   CAN2TXDSR5_DB0:     equ    0                                         ; Data Bit 0
 8751 8739i         0000 0001   CAN2TXDSR5_DB1:     equ    1                                         ; Data Bit 1
 8752 8740i         0000 0002   CAN2TXDSR5_DB2:     equ    2                                         ; Data Bit 2
 8753 8741i         0000 0003   CAN2TXDSR5_DB3:     equ    3                                         ; Data Bit 3
 8754 8742i         0000 0004   CAN2TXDSR5_DB4:     equ    4                                         ; Data Bit 4
 8755 8743i         0000 0005   CAN2TXDSR5_DB5:     equ    5                                         ; Data Bit 5
 8756 8744i         0000 0006   CAN2TXDSR5_DB6:     equ    6                                         ; Data Bit 6
 8757 8745i         0000 0007   CAN2TXDSR5_DB7:     equ    7                                         ; Data Bit 7
 8758 8746i                     ; bit position masks
 8759 8747i         0000 0001   mCAN2TXDSR5_DB0:    equ    %00000001
 8760 8748i         0000 0002   mCAN2TXDSR5_DB1:    equ    %00000010
 8761 8749i         0000 0004   mCAN2TXDSR5_DB2:    equ    %00000100
 8762 8750i         0000 0008   mCAN2TXDSR5_DB3:    equ    %00001000
 8763 8751i         0000 0010   mCAN2TXDSR5_DB4:    equ    %00010000
 8764 8752i         0000 0020   mCAN2TXDSR5_DB5:    equ    %00100000
 8765 8753i         0000 0040   mCAN2TXDSR5_DB6:    equ    %01000000
 8766 8754i         0000 0080   mCAN2TXDSR5_DB7:    equ    %10000000
 8767 8755i                     
 8768 8756i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8769 8757i                     ;*** CAN2TXDSR6 - MSCAN 2 Transmit Data Segment Register 6; 0x000001FA ***
 8770 8758i         0000 01FA   CAN2TXDSR6:         equ    $000001FA                                ;*** CAN2TXDSR6 - MSCAN 2 Transmit Data Segment Register 6; 0x00
 8771 8759i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8772 8760i         0000 0000   CAN2TXDSR6_DB0:     equ    0                                         ; Data Bit 0
 8773 8761i         0000 0001   CAN2TXDSR6_DB1:     equ    1                                         ; Data Bit 1
 8774 8762i         0000 0002   CAN2TXDSR6_DB2:     equ    2                                         ; Data Bit 2
 8775 8763i         0000 0003   CAN2TXDSR6_DB3:     equ    3                                         ; Data Bit 3
 8776 8764i         0000 0004   CAN2TXDSR6_DB4:     equ    4                                         ; Data Bit 4
 8777 8765i         0000 0005   CAN2TXDSR6_DB5:     equ    5                                         ; Data Bit 5
 8778 8766i         0000 0006   CAN2TXDSR6_DB6:     equ    6                                         ; Data Bit 6
 8779 8767i         0000 0007   CAN2TXDSR6_DB7:     equ    7                                         ; Data Bit 7
 8780 8768i                     ; bit position masks
 8781 8769i         0000 0001   mCAN2TXDSR6_DB0:    equ    %00000001
 8782 8770i         0000 0002   mCAN2TXDSR6_DB1:    equ    %00000010
 8783 8771i         0000 0004   mCAN2TXDSR6_DB2:    equ    %00000100
 8784 8772i         0000 0008   mCAN2TXDSR6_DB3:    equ    %00001000
 8785 8773i         0000 0010   mCAN2TXDSR6_DB4:    equ    %00010000
 8786 8774i         0000 0020   mCAN2TXDSR6_DB5:    equ    %00100000
 8787 8775i         0000 0040   mCAN2TXDSR6_DB6:    equ    %01000000
 8788 8776i         0000 0080   mCAN2TXDSR6_DB7:    equ    %10000000
 8789 8777i                     
 8790 8778i                     
 8791 8779i                     ;*** CAN2TXDSR7 - MSCAN 2 Transmit Data Segment Register 7; 0x000001FB ***
 8792 8780i         0000 01FB   CAN2TXDSR7:         equ    $000001FB                                ;*** CAN2TXDSR7 - MSCAN 2 Transmit Data Segment Register 7; 0x00
 8793 8781i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8794 8782i         0000 0000   CAN2TXDSR7_DB0:     equ    0                                         ; Data Bit 0
 8795 8783i         0000 0001   CAN2TXDSR7_DB1:     equ    1                                         ; Data Bit 1
 8796 8784i         0000 0002   CAN2TXDSR7_DB2:     equ    2                                         ; Data Bit 2
 8797 8785i         0000 0003   CAN2TXDSR7_DB3:     equ    3                                         ; Data Bit 3
 8798 8786i         0000 0004   CAN2TXDSR7_DB4:     equ    4                                         ; Data Bit 4
 8799 8787i         0000 0005   CAN2TXDSR7_DB5:     equ    5                                         ; Data Bit 5
 8800 8788i         0000 0006   CAN2TXDSR7_DB6:     equ    6                                         ; Data Bit 6
 8801 8789i         0000 0007   CAN2TXDSR7_DB7:     equ    7                                         ; Data Bit 7
 8802 8790i                     ; bit position masks
 8803 8791i         0000 0001   mCAN2TXDSR7_DB0:    equ    %00000001
 8804 8792i         0000 0002   mCAN2TXDSR7_DB1:    equ    %00000010
 8805 8793i         0000 0004   mCAN2TXDSR7_DB2:    equ    %00000100
 8806 8794i         0000 0008   mCAN2TXDSR7_DB3:    equ    %00001000
 8807 8795i         0000 0010   mCAN2TXDSR7_DB4:    equ    %00010000
 8808 8796i         0000 0020   mCAN2TXDSR7_DB5:    equ    %00100000
 8809 8797i         0000 0040   mCAN2TXDSR7_DB6:    equ    %01000000
 8810 8798i         0000 0080   mCAN2TXDSR7_DB7:    equ    %10000000
 8811 8799i                     
 8812 8800i                     
 8813 8801i                     ;*** CAN2TXDLR - MSCAN 2 Transmit Data Length Register; 0x000001FC ***
 8814 8802i         0000 01FC   CAN2TXDLR:          equ    $000001FC                                ;*** CAN2TXDLR - MSCAN 2 Transmit Data Length Register; 0x000001
 8815 8803i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8816 8804i         0000 0000   CAN2TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
 8817 8805i         0000 0001   CAN2TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
 8818 8806i         0000 0002   CAN2TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
 8819 8807i         0000 0003   CAN2TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
 8820 8808i                     ; bit position masks
 8821 8809i         0000 0001   mCAN2TXDLR_DLC0:    equ    %00000001
 8822 8810i         0000 0002   mCAN2TXDLR_DLC1:    equ    %00000010
 8823 8811i         0000 0004   mCAN2TXDLR_DLC2:    equ    %00000100
 8824 8812i         0000 0008   mCAN2TXDLR_DLC3:    equ    %00001000
 8825 8813i                     
 8826 8814i                     
 8827 8815i                     ;*** CAN2TXTBPR - MSCAN 2 Transmit Buffer Priority; 0x000001FD ***
 8828 8816i         0000 01FD   CAN2TXTBPR:         equ    $000001FD                                ;*** CAN2TXTBPR - MSCAN 2 Transmit Buffer Priority; 0x000001FD *
 8829 8817i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8830 8818i         0000 0000   CAN2TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
 8831 8819i         0000 0001   CAN2TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
 8832 8820i         0000 0002   CAN2TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8833 8821i         0000 0003   CAN2TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
 8834 8822i         0000 0004   CAN2TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
 8835 8823i         0000 0005   CAN2TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
 8836 8824i         0000 0006   CAN2TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
 8837 8825i         0000 0007   CAN2TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
 8838 8826i                     ; bit position masks
 8839 8827i         0000 0001   mCAN2TXTBPR_PRIO0:  equ    %00000001
 8840 8828i         0000 0002   mCAN2TXTBPR_PRIO1:  equ    %00000010
 8841 8829i         0000 0004   mCAN2TXTBPR_PRIO2:  equ    %00000100
 8842 8830i         0000 0008   mCAN2TXTBPR_PRIO3:  equ    %00001000
 8843 8831i         0000 0010   mCAN2TXTBPR_PRIO4:  equ    %00010000
 8844 8832i         0000 0020   mCAN2TXTBPR_PRIO5:  equ    %00100000
 8845 8833i         0000 0040   mCAN2TXTBPR_PRIO6:  equ    %01000000
 8846 8834i         0000 0080   mCAN2TXTBPR_PRIO7:  equ    %10000000
 8847 8835i                     
 8848 8836i                     
 8849 8837i                     ;*** CAN2TXTSR - MSCAN 2 Transmit Time Stamp Register; 0x000001FE ***
 8850 8838i         0000 01FE   CAN2TXTSR:          equ    $000001FE                                ;*** CAN2TXTSR - MSCAN 2 Transmit Time Stamp Register; 0x000001F
 8851 8839i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8852 8840i         0000 0000   CAN2TXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
 8853 8841i         0000 0001   CAN2TXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
 8854 8842i         0000 0002   CAN2TXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
 8855 8843i         0000 0003   CAN2TXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
 8856 8844i         0000 0004   CAN2TXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
 8857 8845i         0000 0005   CAN2TXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
 8858 8846i         0000 0006   CAN2TXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
 8859 8847i         0000 0007   CAN2TXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
 8860 8848i         0000 0008   CAN2TXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
 8861 8849i         0000 0009   CAN2TXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
 8862 8850i         0000 000A   CAN2TXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
 8863 8851i         0000 000B   CAN2TXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
 8864 8852i         0000 000C   CAN2TXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
 8865 8853i         0000 000D   CAN2TXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
 8866 8854i         0000 000E   CAN2TXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
 8867 8855i         0000 000F   CAN2TXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
 8868 8856i                     ; bit position masks
 8869 8857i         0000 0001   mCAN2TXTSR_TSR0:    equ    %00000001
 8870 8858i         0000 0002   mCAN2TXTSR_TSR1:    equ    %00000010
 8871 8859i         0000 0004   mCAN2TXTSR_TSR2:    equ    %00000100
 8872 8860i         0000 0008   mCAN2TXTSR_TSR3:    equ    %00001000
 8873 8861i         0000 0010   mCAN2TXTSR_TSR4:    equ    %00010000
 8874 8862i         0000 0020   mCAN2TXTSR_TSR5:    equ    %00100000
 8875 8863i         0000 0040   mCAN2TXTSR_TSR6:    equ    %01000000
 8876 8864i         0000 0080   mCAN2TXTSR_TSR7:    equ    %10000000
 8877 8865i         0000 0100   mCAN2TXTSR_TSR8:    equ    %100000000
 8878 8866i         0000 0200   mCAN2TXTSR_TSR9:    equ    %1000000000
 8879 8867i         0000 0400   mCAN2TXTSR_TSR10:   equ    %10000000000
 8880 8868i         0000 0800   mCAN2TXTSR_TSR11:   equ    %100000000000
 8881 8869i         0000 1000   mCAN2TXTSR_TSR12:   equ    %1000000000000
 8882 8870i         0000 2000   mCAN2TXTSR_TSR13:   equ    %10000000000000
 8883 8871i         0000 4000   mCAN2TXTSR_TSR14:   equ    %100000000000000
 8884 8872i         0000 8000   mCAN2TXTSR_TSR15:   equ    %1000000000000000
 8885 8873i                     
 8886 8874i                     
 8887 8875i                     ;*** CAN2TXTSRH - MSCAN 2 Transmit Time Stamp Register High; 0x000001FE ***
 8888 8876i         0000 01FE   CAN2TXTSRH:         equ    $000001FE                                ;*** CAN2TXTSRH - MSCAN 2 Transmit Time Stamp Register High; 0x0
 8889 8877i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8890 8878i         0000 0000   CAN2TXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
 8891 8879i         0000 0001   CAN2TXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
 8892 8880i         0000 0002   CAN2TXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
 8893 8881i         0000 0003   CAN2TXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
 8894 8882i         0000 0004   CAN2TXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12
 8895 8883i         0000 0005   CAN2TXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
 8896 8884i         0000 0006   CAN2TXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8897 8885i         0000 0007   CAN2TXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
 8898 8886i                     ; bit position masks
 8899 8887i         0000 0001   mCAN2TXTSRH_TSR8:   equ    %00000001
 8900 8888i         0000 0002   mCAN2TXTSRH_TSR9:   equ    %00000010
 8901 8889i         0000 0004   mCAN2TXTSRH_TSR10:  equ    %00000100
 8902 8890i         0000 0008   mCAN2TXTSRH_TSR11:  equ    %00001000
 8903 8891i         0000 0010   mCAN2TXTSRH_TSR12:  equ    %00010000
 8904 8892i         0000 0020   mCAN2TXTSRH_TSR13:  equ    %00100000
 8905 8893i         0000 0040   mCAN2TXTSRH_TSR14:  equ    %01000000
 8906 8894i         0000 0080   mCAN2TXTSRH_TSR15:  equ    %10000000
 8907 8895i                     
 8908 8896i                     
 8909 8897i                     ;*** CAN2TXTSRL - MSCAN 2 Transmit Time Stamp Register Low; 0x000001FF ***
 8910 8898i         0000 01FF   CAN2TXTSRL:         equ    $000001FF                                ;*** CAN2TXTSRL - MSCAN 2 Transmit Time Stamp Register Low; 0x00
 8911 8899i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8912 8900i         0000 0000   CAN2TXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
 8913 8901i         0000 0001   CAN2TXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
 8914 8902i         0000 0002   CAN2TXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
 8915 8903i         0000 0003   CAN2TXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
 8916 8904i         0000 0004   CAN2TXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
 8917 8905i         0000 0005   CAN2TXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
 8918 8906i         0000 0006   CAN2TXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
 8919 8907i         0000 0007   CAN2TXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
 8920 8908i                     ; bit position masks
 8921 8909i         0000 0001   mCAN2TXTSRL_TSR0:   equ    %00000001
 8922 8910i         0000 0002   mCAN2TXTSRL_TSR1:   equ    %00000010
 8923 8911i         0000 0004   mCAN2TXTSRL_TSR2:   equ    %00000100
 8924 8912i         0000 0008   mCAN2TXTSRL_TSR3:   equ    %00001000
 8925 8913i         0000 0010   mCAN2TXTSRL_TSR4:   equ    %00010000
 8926 8914i         0000 0020   mCAN2TXTSRL_TSR5:   equ    %00100000
 8927 8915i         0000 0040   mCAN2TXTSRL_TSR6:   equ    %01000000
 8928 8916i         0000 0080   mCAN2TXTSRL_TSR7:   equ    %10000000
 8929 8917i                     
 8930 8918i                     
 8931 8919i                     ;*** CAN3CTL0 - MSCAN 3 Control 0 Register; 0x00000200 ***
 8932 8920i         0000 0200   CAN3CTL0:           equ    $00000200                                ;*** CAN3CTL0 - MSCAN 3 Control 0 Register; 0x00000200 ***
 8933 8921i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8934 8922i         0000 0000   CAN3CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
 8935 8923i         0000 0001   CAN3CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
 8936 8924i         0000 0002   CAN3CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
 8937 8925i         0000 0003   CAN3CTL0_TIME:      equ    3                                         ; Timer Enable
 8938 8926i         0000 0004   CAN3CTL0_SYNCH:     equ    4                                         ; Synchronized Status
 8939 8927i         0000 0005   CAN3CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
 8940 8928i         0000 0006   CAN3CTL0_RXACT:     equ    6                                         ; Receiver Active Status
 8941 8929i         0000 0007   CAN3CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
 8942 8930i                     ; bit position masks
 8943 8931i         0000 0001   mCAN3CTL0_INITRQ:   equ    %00000001
 8944 8932i         0000 0002   mCAN3CTL0_SLPRQ:    equ    %00000010
 8945 8933i         0000 0004   mCAN3CTL0_WUPE:     equ    %00000100
 8946 8934i         0000 0008   mCAN3CTL0_TIME:     equ    %00001000
 8947 8935i         0000 0010   mCAN3CTL0_SYNCH:    equ    %00010000
 8948 8936i         0000 0020   mCAN3CTL0_CSWAI:    equ    %00100000
 8949 8937i         0000 0040   mCAN3CTL0_RXACT:    equ    %01000000
 8950 8938i         0000 0080   mCAN3CTL0_RXFRM:    equ    %10000000
 8951 8939i                     
 8952 8940i                     
 8953 8941i                     ;*** CAN3CTL1 - MSCAN 3 Control 1 Register; 0x00000201 ***
 8954 8942i         0000 0201   CAN3CTL1:           equ    $00000201                                ;*** CAN3CTL1 - MSCAN 3 Control 1 Register; 0x00000201 ***
 8955 8943i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8956 8944i         0000 0000   CAN3CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
 8957 8945i         0000 0001   CAN3CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
 8958 8946i         0000 0002   CAN3CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
 8959 8947i         0000 0004   CAN3CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
 8960 8948i         0000 0005   CAN3CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 8961 8949i         0000 0006   CAN3CTL1_CLKSRC:    equ    6                                         ; MSCAN 3 Clock Source
 8962 8950i         0000 0007   CAN3CTL1_CANE:      equ    7                                         ; MSCAN 3 Enable
 8963 8951i                     ; bit position masks
 8964 8952i         0000 0001   mCAN3CTL1_INITAK:   equ    %00000001
 8965 8953i         0000 0002   mCAN3CTL1_SLPAK:    equ    %00000010
 8966 8954i         0000 0004   mCAN3CTL1_WUPM:     equ    %00000100
 8967 8955i         0000 0010   mCAN3CTL1_LISTEN:   equ    %00010000
 8968 8956i         0000 0020   mCAN3CTL1_LOOPB:    equ    %00100000
 8969 8957i         0000 0040   mCAN3CTL1_CLKSRC:   equ    %01000000
 8970 8958i         0000 0080   mCAN3CTL1_CANE:     equ    %10000000
 8971 8959i                     
 8972 8960i                     
 8973 8961i                     ;*** CAN3BTR0 - MSCAN 3 Bus Timing Register 0; 0x00000202 ***
 8974 8962i         0000 0202   CAN3BTR0:           equ    $00000202                                ;*** CAN3BTR0 - MSCAN 3 Bus Timing Register 0; 0x00000202 ***
 8975 8963i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8976 8964i         0000 0000   CAN3BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
 8977 8965i         0000 0001   CAN3BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
 8978 8966i         0000 0002   CAN3BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
 8979 8967i         0000 0003   CAN3BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
 8980 8968i         0000 0004   CAN3BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
 8981 8969i         0000 0005   CAN3BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
 8982 8970i         0000 0006   CAN3BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
 8983 8971i         0000 0007   CAN3BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
 8984 8972i                     ; bit position masks
 8985 8973i         0000 0001   mCAN3BTR0_BRP0:     equ    %00000001
 8986 8974i         0000 0002   mCAN3BTR0_BRP1:     equ    %00000010
 8987 8975i         0000 0004   mCAN3BTR0_BRP2:     equ    %00000100
 8988 8976i         0000 0008   mCAN3BTR0_BRP3:     equ    %00001000
 8989 8977i         0000 0010   mCAN3BTR0_BRP4:     equ    %00010000
 8990 8978i         0000 0020   mCAN3BTR0_BRP5:     equ    %00100000
 8991 8979i         0000 0040   mCAN3BTR0_SJW0:     equ    %01000000
 8992 8980i         0000 0080   mCAN3BTR0_SJW1:     equ    %10000000
 8993 8981i                     
 8994 8982i                     
 8995 8983i                     ;*** CAN3BTR1 - MSCAN 3 Bus Timing Register 1; 0x00000203 ***
 8996 8984i         0000 0203   CAN3BTR1:           equ    $00000203                                ;*** CAN3BTR1 - MSCAN 3 Bus Timing Register 1; 0x00000203 ***
 8997 8985i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 8998 8986i         0000 0000   CAN3BTR1_TSEG10:    equ    0                                         ; Time Segment 10
 8999 8987i         0000 0001   CAN3BTR1_TSEG11:    equ    1                                         ; Time Segment 11
 9000 8988i         0000 0002   CAN3BTR1_TSEG12:    equ    2                                         ; Time Segment 12
 9001 8989i         0000 0003   CAN3BTR1_TSEG13:    equ    3                                         ; Time Segment 13
 9002 8990i         0000 0004   CAN3BTR1_TSEG20:    equ    4                                         ; Time Segment 20
 9003 8991i         0000 0005   CAN3BTR1_TSEG21:    equ    5                                         ; Time Segment 21
 9004 8992i         0000 0006   CAN3BTR1_TSEG22:    equ    6                                         ; Time Segment 22
 9005 8993i         0000 0007   CAN3BTR1_SAMP:      equ    7                                         ; Sampling
 9006 8994i                     ; bit position masks
 9007 8995i         0000 0001   mCAN3BTR1_TSEG10:   equ    %00000001
 9008 8996i         0000 0002   mCAN3BTR1_TSEG11:   equ    %00000010
 9009 8997i         0000 0004   mCAN3BTR1_TSEG12:   equ    %00000100
 9010 8998i         0000 0008   mCAN3BTR1_TSEG13:   equ    %00001000
 9011 8999i         0000 0010   mCAN3BTR1_TSEG20:   equ    %00010000
 9012 9000i         0000 0020   mCAN3BTR1_TSEG21:   equ    %00100000
 9013 9001i         0000 0040   mCAN3BTR1_TSEG22:   equ    %01000000
 9014 9002i         0000 0080   mCAN3BTR1_SAMP:     equ    %10000000
 9015 9003i                     
 9016 9004i                     
 9017 9005i                     ;*** CAN3RFLG - MSCAN 3 Receiver Flag Register; 0x00000204 ***
 9018 9006i         0000 0204   CAN3RFLG:           equ    $00000204                                ;*** CAN3RFLG - MSCAN 3 Receiver Flag Register; 0x00000204 ***
 9019 9007i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9020 9008i         0000 0000   CAN3RFLG_RXF:       equ    0                                         ; Receive Buffer Full
 9021 9009i         0000 0001   CAN3RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
 9022 9010i         0000 0002   CAN3RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
 9023 9011i         0000 0003   CAN3RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
 9024 9012i         0000 0004   CAN3RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9025 9013i         0000 0005   CAN3RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
 9026 9014i         0000 0006   CAN3RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
 9027 9015i         0000 0007   CAN3RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
 9028 9016i                     ; bit position masks
 9029 9017i         0000 0001   mCAN3RFLG_RXF:      equ    %00000001
 9030 9018i         0000 0002   mCAN3RFLG_OVRIF:    equ    %00000010
 9031 9019i         0000 0004   mCAN3RFLG_TSTAT0:   equ    %00000100
 9032 9020i         0000 0008   mCAN3RFLG_TSTAT1:   equ    %00001000
 9033 9021i         0000 0010   mCAN3RFLG_RSTAT0:   equ    %00010000
 9034 9022i         0000 0020   mCAN3RFLG_RSTAT1:   equ    %00100000
 9035 9023i         0000 0040   mCAN3RFLG_CSCIF:    equ    %01000000
 9036 9024i         0000 0080   mCAN3RFLG_WUPIF:    equ    %10000000
 9037 9025i                     
 9038 9026i                     
 9039 9027i                     ;*** CAN3RIER - MSCAN 3 Receiver Interrupt Enable Register; 0x00000205 ***
 9040 9028i         0000 0205   CAN3RIER:           equ    $00000205                                ;*** CAN3RIER - MSCAN 3 Receiver Interrupt Enable Register; 0x00
 9041 9029i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9042 9030i         0000 0000   CAN3RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
 9043 9031i         0000 0001   CAN3RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
 9044 9032i         0000 0002   CAN3RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
 9045 9033i         0000 0003   CAN3RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
 9046 9034i         0000 0004   CAN3RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
 9047 9035i         0000 0005   CAN3RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
 9048 9036i         0000 0006   CAN3RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
 9049 9037i         0000 0007   CAN3RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
 9050 9038i                     ; bit position masks
 9051 9039i         0000 0001   mCAN3RIER_RXFIE:    equ    %00000001
 9052 9040i         0000 0002   mCAN3RIER_OVRIE:    equ    %00000010
 9053 9041i         0000 0004   mCAN3RIER_TSTATE0:  equ    %00000100
 9054 9042i         0000 0008   mCAN3RIER_TSTATE1:  equ    %00001000
 9055 9043i         0000 0010   mCAN3RIER_RSTATE0:  equ    %00010000
 9056 9044i         0000 0020   mCAN3RIER_RSTATE1:  equ    %00100000
 9057 9045i         0000 0040   mCAN3RIER_CSCIE:    equ    %01000000
 9058 9046i         0000 0080   mCAN3RIER_WUPIE:    equ    %10000000
 9059 9047i                     
 9060 9048i                     
 9061 9049i                     ;*** CAN3TFLG - MSCAN 3 Transmitter Flag Register; 0x00000206 ***
 9062 9050i         0000 0206   CAN3TFLG:           equ    $00000206                                ;*** CAN3TFLG - MSCAN 3 Transmitter Flag Register; 0x00000206 **
 9063 9051i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9064 9052i         0000 0000   CAN3TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
 9065 9053i         0000 0001   CAN3TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
 9066 9054i         0000 0002   CAN3TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
 9067 9055i                     ; bit position masks
 9068 9056i         0000 0001   mCAN3TFLG_TXE0:     equ    %00000001
 9069 9057i         0000 0002   mCAN3TFLG_TXE1:     equ    %00000010
 9070 9058i         0000 0004   mCAN3TFLG_TXE2:     equ    %00000100
 9071 9059i                     
 9072 9060i                     
 9073 9061i                     ;*** CAN3TIER - MSCAN 3 Transmitter Interrupt Enable Register; 0x00000207 ***
 9074 9062i         0000 0207   CAN3TIER:           equ    $00000207                                ;*** CAN3TIER - MSCAN 3 Transmitter Interrupt Enable Register; 0
 9075 9063i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9076 9064i         0000 0000   CAN3TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
 9077 9065i         0000 0001   CAN3TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
 9078 9066i         0000 0002   CAN3TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
 9079 9067i                     ; bit position masks
 9080 9068i         0000 0001   mCAN3TIER_TXEIE0:   equ    %00000001
 9081 9069i         0000 0002   mCAN3TIER_TXEIE1:   equ    %00000010
 9082 9070i         0000 0004   mCAN3TIER_TXEIE2:   equ    %00000100
 9083 9071i                     
 9084 9072i                     
 9085 9073i                     ;*** CAN3TARQ - MSCAN 3 Transmitter Message Abort Request; 0x00000208 ***
 9086 9074i         0000 0208   CAN3TARQ:           equ    $00000208                                ;*** CAN3TARQ - MSCAN 3 Transmitter Message Abort Request; 0x000
 9087 9075i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9088 9076i         0000 0000   CAN3TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9089 9077i         0000 0001   CAN3TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
 9090 9078i         0000 0002   CAN3TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
 9091 9079i                     ; bit position masks
 9092 9080i         0000 0001   mCAN3TARQ_ABTRQ0:   equ    %00000001
 9093 9081i         0000 0002   mCAN3TARQ_ABTRQ1:   equ    %00000010
 9094 9082i         0000 0004   mCAN3TARQ_ABTRQ2:   equ    %00000100
 9095 9083i                     
 9096 9084i                     
 9097 9085i                     ;*** CAN3TAAK - MSCAN 3 Transmitter Message Abort Control; 0x00000209 ***
 9098 9086i         0000 0209   CAN3TAAK:           equ    $00000209                                ;*** CAN3TAAK - MSCAN 3 Transmitter Message Abort Control; 0x000
 9099 9087i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9100 9088i         0000 0000   CAN3TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
 9101 9089i         0000 0001   CAN3TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
 9102 9090i         0000 0002   CAN3TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
 9103 9091i                     ; bit position masks
 9104 9092i         0000 0001   mCAN3TAAK_ABTAK0:   equ    %00000001
 9105 9093i         0000 0002   mCAN3TAAK_ABTAK1:   equ    %00000010
 9106 9094i         0000 0004   mCAN3TAAK_ABTAK2:   equ    %00000100
 9107 9095i                     
 9108 9096i                     
 9109 9097i                     ;*** CAN3TBSEL - MSCAN 3 Transmit Buffer Selection; 0x0000020A ***
 9110 9098i         0000 020A   CAN3TBSEL:          equ    $0000020A                                ;*** CAN3TBSEL - MSCAN 3 Transmit Buffer Selection; 0x0000020A *
 9111 9099i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9112 9100i         0000 0000   CAN3TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
 9113 9101i         0000 0001   CAN3TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
 9114 9102i         0000 0002   CAN3TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
 9115 9103i                     ; bit position masks
 9116 9104i         0000 0001   mCAN3TBSEL_TX0:     equ    %00000001
 9117 9105i         0000 0002   mCAN3TBSEL_TX1:     equ    %00000010
 9118 9106i         0000 0004   mCAN3TBSEL_TX2:     equ    %00000100
 9119 9107i                     
 9120 9108i                     
 9121 9109i                     ;*** CAN3IDAC - MSCAN 3 Identifier Acceptance Control Register; 0x0000020B ***
 9122 9110i         0000 020B   CAN3IDAC:           equ    $0000020B                                ;*** CAN3IDAC - MSCAN 3 Identifier Acceptance Control Register; 
 9123 9111i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9124 9112i         0000 0000   CAN3IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
 9125 9113i         0000 0001   CAN3IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
 9126 9114i         0000 0002   CAN3IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
 9127 9115i         0000 0004   CAN3IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
 9128 9116i         0000 0005   CAN3IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
 9129 9117i                     ; bit position masks
 9130 9118i         0000 0001   mCAN3IDAC_IDHIT0:   equ    %00000001
 9131 9119i         0000 0002   mCAN3IDAC_IDHIT1:   equ    %00000010
 9132 9120i         0000 0004   mCAN3IDAC_IDHIT2:   equ    %00000100
 9133 9121i         0000 0010   mCAN3IDAC_IDAM0:    equ    %00010000
 9134 9122i         0000 0020   mCAN3IDAC_IDAM1:    equ    %00100000
 9135 9123i                     
 9136 9124i                     
 9137 9125i                     ;*** CAN3RXERR - MSCAN 3 Receive Error Counter Register; 0x0000020E ***
 9138 9126i         0000 020E   CAN3RXERR:          equ    $0000020E                                ;*** CAN3RXERR - MSCAN 3 Receive Error Counter Register; 0x00000
 9139 9127i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9140 9128i         0000 0000   CAN3RXERR_RXERR0:   equ    0                                         ; Bit 0
 9141 9129i         0000 0001   CAN3RXERR_RXERR1:   equ    1                                         ; Bit 1
 9142 9130i         0000 0002   CAN3RXERR_RXERR2:   equ    2                                         ; Bit 2
 9143 9131i         0000 0003   CAN3RXERR_RXERR3:   equ    3                                         ; Bit 3
 9144 9132i         0000 0004   CAN3RXERR_RXERR4:   equ    4                                         ; Bit 4
 9145 9133i         0000 0005   CAN3RXERR_RXERR5:   equ    5                                         ; Bit 5
 9146 9134i         0000 0006   CAN3RXERR_RXERR6:   equ    6                                         ; Bit 6
 9147 9135i         0000 0007   CAN3RXERR_RXERR7:   equ    7                                         ; Bit 7
 9148 9136i                     ; bit position masks
 9149 9137i         0000 0001   mCAN3RXERR_RXERR0:  equ    %00000001
 9150 9138i         0000 0002   mCAN3RXERR_RXERR1:  equ    %00000010
 9151 9139i         0000 0004   mCAN3RXERR_RXERR2:  equ    %00000100
 9152 9140i         0000 0008   mCAN3RXERR_RXERR3:  equ    %00001000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9153 9141i         0000 0010   mCAN3RXERR_RXERR4:  equ    %00010000
 9154 9142i         0000 0020   mCAN3RXERR_RXERR5:  equ    %00100000
 9155 9143i         0000 0040   mCAN3RXERR_RXERR6:  equ    %01000000
 9156 9144i         0000 0080   mCAN3RXERR_RXERR7:  equ    %10000000
 9157 9145i                     
 9158 9146i                     
 9159 9147i                     ;*** CAN3TXERR - MSCAN 3 Transmit Error Counter Register; 0x0000020F ***
 9160 9148i         0000 020F   CAN3TXERR:          equ    $0000020F                                ;*** CAN3TXERR - MSCAN 3 Transmit Error Counter Register; 0x0000
 9161 9149i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9162 9150i         0000 0000   CAN3TXERR_TXERR0:   equ    0                                         ; Bit 0
 9163 9151i         0000 0001   CAN3TXERR_TXERR1:   equ    1                                         ; Bit 1
 9164 9152i         0000 0002   CAN3TXERR_TXERR2:   equ    2                                         ; Bit 2
 9165 9153i         0000 0003   CAN3TXERR_TXERR3:   equ    3                                         ; Bit 3
 9166 9154i         0000 0004   CAN3TXERR_TXERR4:   equ    4                                         ; Bit 4
 9167 9155i         0000 0005   CAN3TXERR_TXERR5:   equ    5                                         ; Bit 5
 9168 9156i         0000 0006   CAN3TXERR_TXERR6:   equ    6                                         ; Bit 6
 9169 9157i         0000 0007   CAN3TXERR_TXERR7:   equ    7                                         ; Bit 7
 9170 9158i                     ; bit position masks
 9171 9159i         0000 0001   mCAN3TXERR_TXERR0:  equ    %00000001
 9172 9160i         0000 0002   mCAN3TXERR_TXERR1:  equ    %00000010
 9173 9161i         0000 0004   mCAN3TXERR_TXERR2:  equ    %00000100
 9174 9162i         0000 0008   mCAN3TXERR_TXERR3:  equ    %00001000
 9175 9163i         0000 0010   mCAN3TXERR_TXERR4:  equ    %00010000
 9176 9164i         0000 0020   mCAN3TXERR_TXERR5:  equ    %00100000
 9177 9165i         0000 0040   mCAN3TXERR_TXERR6:  equ    %01000000
 9178 9166i         0000 0080   mCAN3TXERR_TXERR7:  equ    %10000000
 9179 9167i                     
 9180 9168i                     
 9181 9169i                     ;*** CAN3IDAR0 - MSCAN 3 Identifier Acceptance Register 0; 0x00000210 ***
 9182 9170i         0000 0210   CAN3IDAR0:          equ    $00000210                                ;*** CAN3IDAR0 - MSCAN 3 Identifier Acceptance Register 0; 0x000
 9183 9171i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9184 9172i         0000 0000   CAN3IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
 9185 9173i         0000 0001   CAN3IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
 9186 9174i         0000 0002   CAN3IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
 9187 9175i         0000 0003   CAN3IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
 9188 9176i         0000 0004   CAN3IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
 9189 9177i         0000 0005   CAN3IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
 9190 9178i         0000 0006   CAN3IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
 9191 9179i         0000 0007   CAN3IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
 9192 9180i                     ; bit position masks
 9193 9181i         0000 0001   mCAN3IDAR0_AC0:     equ    %00000001
 9194 9182i         0000 0002   mCAN3IDAR0_AC1:     equ    %00000010
 9195 9183i         0000 0004   mCAN3IDAR0_AC2:     equ    %00000100
 9196 9184i         0000 0008   mCAN3IDAR0_AC3:     equ    %00001000
 9197 9185i         0000 0010   mCAN3IDAR0_AC4:     equ    %00010000
 9198 9186i         0000 0020   mCAN3IDAR0_AC5:     equ    %00100000
 9199 9187i         0000 0040   mCAN3IDAR0_AC6:     equ    %01000000
 9200 9188i         0000 0080   mCAN3IDAR0_AC7:     equ    %10000000
 9201 9189i                     
 9202 9190i                     
 9203 9191i                     ;*** CAN3IDAR1 - MSCAN 3 Identifier Acceptance Register 1; 0x00000211 ***
 9204 9192i         0000 0211   CAN3IDAR1:          equ    $00000211                                ;*** CAN3IDAR1 - MSCAN 3 Identifier Acceptance Register 1; 0x000
 9205 9193i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9206 9194i         0000 0000   CAN3IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
 9207 9195i         0000 0001   CAN3IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
 9208 9196i         0000 0002   CAN3IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
 9209 9197i         0000 0003   CAN3IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
 9210 9198i         0000 0004   CAN3IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
 9211 9199i         0000 0005   CAN3IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
 9212 9200i         0000 0006   CAN3IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
 9213 9201i         0000 0007   CAN3IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
 9214 9202i                     ; bit position masks
 9215 9203i         0000 0001   mCAN3IDAR1_AC0:     equ    %00000001
 9216 9204i         0000 0002   mCAN3IDAR1_AC1:     equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9217 9205i         0000 0004   mCAN3IDAR1_AC2:     equ    %00000100
 9218 9206i         0000 0008   mCAN3IDAR1_AC3:     equ    %00001000
 9219 9207i         0000 0010   mCAN3IDAR1_AC4:     equ    %00010000
 9220 9208i         0000 0020   mCAN3IDAR1_AC5:     equ    %00100000
 9221 9209i         0000 0040   mCAN3IDAR1_AC6:     equ    %01000000
 9222 9210i         0000 0080   mCAN3IDAR1_AC7:     equ    %10000000
 9223 9211i                     
 9224 9212i                     
 9225 9213i                     ;*** CAN3IDAR2 - MSCAN 3 Identifier Acceptance Register 2; 0x00000212 ***
 9226 9214i         0000 0212   CAN3IDAR2:          equ    $00000212                                ;*** CAN3IDAR2 - MSCAN 3 Identifier Acceptance Register 2; 0x000
 9227 9215i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9228 9216i         0000 0000   CAN3IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
 9229 9217i         0000 0001   CAN3IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
 9230 9218i         0000 0002   CAN3IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
 9231 9219i         0000 0003   CAN3IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
 9232 9220i         0000 0004   CAN3IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
 9233 9221i         0000 0005   CAN3IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
 9234 9222i         0000 0006   CAN3IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
 9235 9223i         0000 0007   CAN3IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
 9236 9224i                     ; bit position masks
 9237 9225i         0000 0001   mCAN3IDAR2_AC0:     equ    %00000001
 9238 9226i         0000 0002   mCAN3IDAR2_AC1:     equ    %00000010
 9239 9227i         0000 0004   mCAN3IDAR2_AC2:     equ    %00000100
 9240 9228i         0000 0008   mCAN3IDAR2_AC3:     equ    %00001000
 9241 9229i         0000 0010   mCAN3IDAR2_AC4:     equ    %00010000
 9242 9230i         0000 0020   mCAN3IDAR2_AC5:     equ    %00100000
 9243 9231i         0000 0040   mCAN3IDAR2_AC6:     equ    %01000000
 9244 9232i         0000 0080   mCAN3IDAR2_AC7:     equ    %10000000
 9245 9233i                     
 9246 9234i                     
 9247 9235i                     ;*** CAN3IDAR3 - MSCAN 3 Identifier Acceptance Register 3; 0x00000213 ***
 9248 9236i         0000 0213   CAN3IDAR3:          equ    $00000213                                ;*** CAN3IDAR3 - MSCAN 3 Identifier Acceptance Register 3; 0x000
 9249 9237i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9250 9238i         0000 0000   CAN3IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
 9251 9239i         0000 0001   CAN3IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
 9252 9240i         0000 0002   CAN3IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
 9253 9241i         0000 0003   CAN3IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
 9254 9242i         0000 0004   CAN3IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
 9255 9243i         0000 0005   CAN3IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
 9256 9244i         0000 0006   CAN3IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
 9257 9245i         0000 0007   CAN3IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
 9258 9246i                     ; bit position masks
 9259 9247i         0000 0001   mCAN3IDAR3_AC0:     equ    %00000001
 9260 9248i         0000 0002   mCAN3IDAR3_AC1:     equ    %00000010
 9261 9249i         0000 0004   mCAN3IDAR3_AC2:     equ    %00000100
 9262 9250i         0000 0008   mCAN3IDAR3_AC3:     equ    %00001000
 9263 9251i         0000 0010   mCAN3IDAR3_AC4:     equ    %00010000
 9264 9252i         0000 0020   mCAN3IDAR3_AC5:     equ    %00100000
 9265 9253i         0000 0040   mCAN3IDAR3_AC6:     equ    %01000000
 9266 9254i         0000 0080   mCAN3IDAR3_AC7:     equ    %10000000
 9267 9255i                     
 9268 9256i                     
 9269 9257i                     ;*** CAN3IDMR0 - MSCAN 3 Identifier Mask Register 0; 0x00000214 ***
 9270 9258i         0000 0214   CAN3IDMR0:          equ    $00000214                                ;*** CAN3IDMR0 - MSCAN 3 Identifier Mask Register 0; 0x00000214 
 9271 9259i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9272 9260i         0000 0000   CAN3IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 9273 9261i         0000 0001   CAN3IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 9274 9262i         0000 0002   CAN3IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 9275 9263i         0000 0003   CAN3IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 9276 9264i         0000 0004   CAN3IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 9277 9265i         0000 0005   CAN3IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 9278 9266i         0000 0006   CAN3IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 9279 9267i         0000 0007   CAN3IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 9280 9268i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9281 9269i         0000 0001   mCAN3IDMR0_AM0:     equ    %00000001
 9282 9270i         0000 0002   mCAN3IDMR0_AM1:     equ    %00000010
 9283 9271i         0000 0004   mCAN3IDMR0_AM2:     equ    %00000100
 9284 9272i         0000 0008   mCAN3IDMR0_AM3:     equ    %00001000
 9285 9273i         0000 0010   mCAN3IDMR0_AM4:     equ    %00010000
 9286 9274i         0000 0020   mCAN3IDMR0_AM5:     equ    %00100000
 9287 9275i         0000 0040   mCAN3IDMR0_AM6:     equ    %01000000
 9288 9276i         0000 0080   mCAN3IDMR0_AM7:     equ    %10000000
 9289 9277i                     
 9290 9278i                     
 9291 9279i                     ;*** CAN3IDMR1 - MSCAN 3 Identifier Mask Register 1; 0x00000215 ***
 9292 9280i         0000 0215   CAN3IDMR1:          equ    $00000215                                ;*** CAN3IDMR1 - MSCAN 3 Identifier Mask Register 1; 0x00000215 
 9293 9281i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9294 9282i         0000 0000   CAN3IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 9295 9283i         0000 0001   CAN3IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 9296 9284i         0000 0002   CAN3IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 9297 9285i         0000 0003   CAN3IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 9298 9286i         0000 0004   CAN3IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 9299 9287i         0000 0005   CAN3IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 9300 9288i         0000 0006   CAN3IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 9301 9289i         0000 0007   CAN3IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 9302 9290i                     ; bit position masks
 9303 9291i         0000 0001   mCAN3IDMR1_AM0:     equ    %00000001
 9304 9292i         0000 0002   mCAN3IDMR1_AM1:     equ    %00000010
 9305 9293i         0000 0004   mCAN3IDMR1_AM2:     equ    %00000100
 9306 9294i         0000 0008   mCAN3IDMR1_AM3:     equ    %00001000
 9307 9295i         0000 0010   mCAN3IDMR1_AM4:     equ    %00010000
 9308 9296i         0000 0020   mCAN3IDMR1_AM5:     equ    %00100000
 9309 9297i         0000 0040   mCAN3IDMR1_AM6:     equ    %01000000
 9310 9298i         0000 0080   mCAN3IDMR1_AM7:     equ    %10000000
 9311 9299i                     
 9312 9300i                     
 9313 9301i                     ;*** CAN3IDMR2 - MSCAN 3 Identifier Mask Register 2; 0x00000216 ***
 9314 9302i         0000 0216   CAN3IDMR2:          equ    $00000216                                ;*** CAN3IDMR2 - MSCAN 3 Identifier Mask Register 2; 0x00000216 
 9315 9303i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9316 9304i         0000 0000   CAN3IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 9317 9305i         0000 0001   CAN3IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 9318 9306i         0000 0002   CAN3IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 9319 9307i         0000 0003   CAN3IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 9320 9308i         0000 0004   CAN3IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 9321 9309i         0000 0005   CAN3IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 9322 9310i         0000 0006   CAN3IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 9323 9311i         0000 0007   CAN3IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 9324 9312i                     ; bit position masks
 9325 9313i         0000 0001   mCAN3IDMR2_AM0:     equ    %00000001
 9326 9314i         0000 0002   mCAN3IDMR2_AM1:     equ    %00000010
 9327 9315i         0000 0004   mCAN3IDMR2_AM2:     equ    %00000100
 9328 9316i         0000 0008   mCAN3IDMR2_AM3:     equ    %00001000
 9329 9317i         0000 0010   mCAN3IDMR2_AM4:     equ    %00010000
 9330 9318i         0000 0020   mCAN3IDMR2_AM5:     equ    %00100000
 9331 9319i         0000 0040   mCAN3IDMR2_AM6:     equ    %01000000
 9332 9320i         0000 0080   mCAN3IDMR2_AM7:     equ    %10000000
 9333 9321i                     
 9334 9322i                     
 9335 9323i                     ;*** CAN3IDMR3 - MSCAN 3 Identifier Mask Register 3; 0x00000217 ***
 9336 9324i         0000 0217   CAN3IDMR3:          equ    $00000217                                ;*** CAN3IDMR3 - MSCAN 3 Identifier Mask Register 3; 0x00000217 
 9337 9325i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9338 9326i         0000 0000   CAN3IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 9339 9327i         0000 0001   CAN3IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 9340 9328i         0000 0002   CAN3IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 9341 9329i         0000 0003   CAN3IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 9342 9330i         0000 0004   CAN3IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 9343 9331i         0000 0005   CAN3IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 9344 9332i         0000 0006   CAN3IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9345 9333i         0000 0007   CAN3IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 9346 9334i                     ; bit position masks
 9347 9335i         0000 0001   mCAN3IDMR3_AM0:     equ    %00000001
 9348 9336i         0000 0002   mCAN3IDMR3_AM1:     equ    %00000010
 9349 9337i         0000 0004   mCAN3IDMR3_AM2:     equ    %00000100
 9350 9338i         0000 0008   mCAN3IDMR3_AM3:     equ    %00001000
 9351 9339i         0000 0010   mCAN3IDMR3_AM4:     equ    %00010000
 9352 9340i         0000 0020   mCAN3IDMR3_AM5:     equ    %00100000
 9353 9341i         0000 0040   mCAN3IDMR3_AM6:     equ    %01000000
 9354 9342i         0000 0080   mCAN3IDMR3_AM7:     equ    %10000000
 9355 9343i                     
 9356 9344i                     
 9357 9345i                     ;*** CAN3IDAR4 - MSCAN 3 Identifier Acceptance Register 4; 0x00000218 ***
 9358 9346i         0000 0218   CAN3IDAR4:          equ    $00000218                                ;*** CAN3IDAR4 - MSCAN 3 Identifier Acceptance Register 4; 0x000
 9359 9347i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9360 9348i         0000 0000   CAN3IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
 9361 9349i         0000 0001   CAN3IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
 9362 9350i         0000 0002   CAN3IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
 9363 9351i         0000 0003   CAN3IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
 9364 9352i         0000 0004   CAN3IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
 9365 9353i         0000 0005   CAN3IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
 9366 9354i         0000 0006   CAN3IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
 9367 9355i         0000 0007   CAN3IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
 9368 9356i                     ; bit position masks
 9369 9357i         0000 0001   mCAN3IDAR4_AC0:     equ    %00000001
 9370 9358i         0000 0002   mCAN3IDAR4_AC1:     equ    %00000010
 9371 9359i         0000 0004   mCAN3IDAR4_AC2:     equ    %00000100
 9372 9360i         0000 0008   mCAN3IDAR4_AC3:     equ    %00001000
 9373 9361i         0000 0010   mCAN3IDAR4_AC4:     equ    %00010000
 9374 9362i         0000 0020   mCAN3IDAR4_AC5:     equ    %00100000
 9375 9363i         0000 0040   mCAN3IDAR4_AC6:     equ    %01000000
 9376 9364i         0000 0080   mCAN3IDAR4_AC7:     equ    %10000000
 9377 9365i                     
 9378 9366i                     
 9379 9367i                     ;*** CAN3IDAR5 - MSCAN 3 Identifier Acceptance Register 5; 0x00000219 ***
 9380 9368i         0000 0219   CAN3IDAR5:          equ    $00000219                                ;*** CAN3IDAR5 - MSCAN 3 Identifier Acceptance Register 5; 0x000
 9381 9369i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9382 9370i         0000 0000   CAN3IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
 9383 9371i         0000 0001   CAN3IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
 9384 9372i         0000 0002   CAN3IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
 9385 9373i         0000 0003   CAN3IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
 9386 9374i         0000 0004   CAN3IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
 9387 9375i         0000 0005   CAN3IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
 9388 9376i         0000 0006   CAN3IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
 9389 9377i         0000 0007   CAN3IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
 9390 9378i                     ; bit position masks
 9391 9379i         0000 0001   mCAN3IDAR5_AC0:     equ    %00000001
 9392 9380i         0000 0002   mCAN3IDAR5_AC1:     equ    %00000010
 9393 9381i         0000 0004   mCAN3IDAR5_AC2:     equ    %00000100
 9394 9382i         0000 0008   mCAN3IDAR5_AC3:     equ    %00001000
 9395 9383i         0000 0010   mCAN3IDAR5_AC4:     equ    %00010000
 9396 9384i         0000 0020   mCAN3IDAR5_AC5:     equ    %00100000
 9397 9385i         0000 0040   mCAN3IDAR5_AC6:     equ    %01000000
 9398 9386i         0000 0080   mCAN3IDAR5_AC7:     equ    %10000000
 9399 9387i                     
 9400 9388i                     
 9401 9389i                     ;*** CAN3IDAR6 - MSCAN 3 Identifier Acceptance Register 6; 0x0000021A ***
 9402 9390i         0000 021A   CAN3IDAR6:          equ    $0000021A                                ;*** CAN3IDAR6 - MSCAN 3 Identifier Acceptance Register 6; 0x000
 9403 9391i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9404 9392i         0000 0000   CAN3IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
 9405 9393i         0000 0001   CAN3IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
 9406 9394i         0000 0002   CAN3IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
 9407 9395i         0000 0003   CAN3IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
 9408 9396i         0000 0004   CAN3IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9409 9397i         0000 0005   CAN3IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
 9410 9398i         0000 0006   CAN3IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
 9411 9399i         0000 0007   CAN3IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
 9412 9400i                     ; bit position masks
 9413 9401i         0000 0001   mCAN3IDAR6_AC0:     equ    %00000001
 9414 9402i         0000 0002   mCAN3IDAR6_AC1:     equ    %00000010
 9415 9403i         0000 0004   mCAN3IDAR6_AC2:     equ    %00000100
 9416 9404i         0000 0008   mCAN3IDAR6_AC3:     equ    %00001000
 9417 9405i         0000 0010   mCAN3IDAR6_AC4:     equ    %00010000
 9418 9406i         0000 0020   mCAN3IDAR6_AC5:     equ    %00100000
 9419 9407i         0000 0040   mCAN3IDAR6_AC6:     equ    %01000000
 9420 9408i         0000 0080   mCAN3IDAR6_AC7:     equ    %10000000
 9421 9409i                     
 9422 9410i                     
 9423 9411i                     ;*** CAN3IDAR7 - MSCAN 3 Identifier Acceptance Register 7; 0x0000021B ***
 9424 9412i         0000 021B   CAN3IDAR7:          equ    $0000021B                                ;*** CAN3IDAR7 - MSCAN 3 Identifier Acceptance Register 7; 0x000
 9425 9413i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9426 9414i         0000 0000   CAN3IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
 9427 9415i         0000 0001   CAN3IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
 9428 9416i         0000 0002   CAN3IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
 9429 9417i         0000 0003   CAN3IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
 9430 9418i         0000 0004   CAN3IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
 9431 9419i         0000 0005   CAN3IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
 9432 9420i         0000 0006   CAN3IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
 9433 9421i         0000 0007   CAN3IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
 9434 9422i                     ; bit position masks
 9435 9423i         0000 0001   mCAN3IDAR7_AC0:     equ    %00000001
 9436 9424i         0000 0002   mCAN3IDAR7_AC1:     equ    %00000010
 9437 9425i         0000 0004   mCAN3IDAR7_AC2:     equ    %00000100
 9438 9426i         0000 0008   mCAN3IDAR7_AC3:     equ    %00001000
 9439 9427i         0000 0010   mCAN3IDAR7_AC4:     equ    %00010000
 9440 9428i         0000 0020   mCAN3IDAR7_AC5:     equ    %00100000
 9441 9429i         0000 0040   mCAN3IDAR7_AC6:     equ    %01000000
 9442 9430i         0000 0080   mCAN3IDAR7_AC7:     equ    %10000000
 9443 9431i                     
 9444 9432i                     
 9445 9433i                     ;*** CAN3IDMR4 - MSCAN 3 Identifier Mask Register 4; 0x0000021C ***
 9446 9434i         0000 021C   CAN3IDMR4:          equ    $0000021C                                ;*** CAN3IDMR4 - MSCAN 3 Identifier Mask Register 4; 0x0000021C 
 9447 9435i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9448 9436i         0000 0000   CAN3IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 9449 9437i         0000 0001   CAN3IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 9450 9438i         0000 0002   CAN3IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 9451 9439i         0000 0003   CAN3IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 9452 9440i         0000 0004   CAN3IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 9453 9441i         0000 0005   CAN3IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 9454 9442i         0000 0006   CAN3IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 9455 9443i         0000 0007   CAN3IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 9456 9444i                     ; bit position masks
 9457 9445i         0000 0001   mCAN3IDMR4_AM0:     equ    %00000001
 9458 9446i         0000 0002   mCAN3IDMR4_AM1:     equ    %00000010
 9459 9447i         0000 0004   mCAN3IDMR4_AM2:     equ    %00000100
 9460 9448i         0000 0008   mCAN3IDMR4_AM3:     equ    %00001000
 9461 9449i         0000 0010   mCAN3IDMR4_AM4:     equ    %00010000
 9462 9450i         0000 0020   mCAN3IDMR4_AM5:     equ    %00100000
 9463 9451i         0000 0040   mCAN3IDMR4_AM6:     equ    %01000000
 9464 9452i         0000 0080   mCAN3IDMR4_AM7:     equ    %10000000
 9465 9453i                     
 9466 9454i                     
 9467 9455i                     ;*** CAN3IDMR5 - MSCAN 3 Identifier Mask Register 5; 0x0000021D ***
 9468 9456i         0000 021D   CAN3IDMR5:          equ    $0000021D                                ;*** CAN3IDMR5 - MSCAN 3 Identifier Mask Register 5; 0x0000021D 
 9469 9457i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9470 9458i         0000 0000   CAN3IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 9471 9459i         0000 0001   CAN3IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 9472 9460i         0000 0002   CAN3IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9473 9461i         0000 0003   CAN3IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 9474 9462i         0000 0004   CAN3IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 9475 9463i         0000 0005   CAN3IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 9476 9464i         0000 0006   CAN3IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 9477 9465i         0000 0007   CAN3IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 9478 9466i                     ; bit position masks
 9479 9467i         0000 0001   mCAN3IDMR5_AM0:     equ    %00000001
 9480 9468i         0000 0002   mCAN3IDMR5_AM1:     equ    %00000010
 9481 9469i         0000 0004   mCAN3IDMR5_AM2:     equ    %00000100
 9482 9470i         0000 0008   mCAN3IDMR5_AM3:     equ    %00001000
 9483 9471i         0000 0010   mCAN3IDMR5_AM4:     equ    %00010000
 9484 9472i         0000 0020   mCAN3IDMR5_AM5:     equ    %00100000
 9485 9473i         0000 0040   mCAN3IDMR5_AM6:     equ    %01000000
 9486 9474i         0000 0080   mCAN3IDMR5_AM7:     equ    %10000000
 9487 9475i                     
 9488 9476i                     
 9489 9477i                     ;*** CAN3IDMR6 - MSCAN 3 Identifier Mask Register 6; 0x0000021E ***
 9490 9478i         0000 021E   CAN3IDMR6:          equ    $0000021E                                ;*** CAN3IDMR6 - MSCAN 3 Identifier Mask Register 6; 0x0000021E 
 9491 9479i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9492 9480i         0000 0000   CAN3IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 9493 9481i         0000 0001   CAN3IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 9494 9482i         0000 0002   CAN3IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 9495 9483i         0000 0003   CAN3IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 9496 9484i         0000 0004   CAN3IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 9497 9485i         0000 0005   CAN3IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 9498 9486i         0000 0006   CAN3IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 9499 9487i         0000 0007   CAN3IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 9500 9488i                     ; bit position masks
 9501 9489i         0000 0001   mCAN3IDMR6_AM0:     equ    %00000001
 9502 9490i         0000 0002   mCAN3IDMR6_AM1:     equ    %00000010
 9503 9491i         0000 0004   mCAN3IDMR6_AM2:     equ    %00000100
 9504 9492i         0000 0008   mCAN3IDMR6_AM3:     equ    %00001000
 9505 9493i         0000 0010   mCAN3IDMR6_AM4:     equ    %00010000
 9506 9494i         0000 0020   mCAN3IDMR6_AM5:     equ    %00100000
 9507 9495i         0000 0040   mCAN3IDMR6_AM6:     equ    %01000000
 9508 9496i         0000 0080   mCAN3IDMR6_AM7:     equ    %10000000
 9509 9497i                     
 9510 9498i                     
 9511 9499i                     ;*** CAN3IDMR7 - MSCAN 3 Identifier Mask Register 7; 0x0000021F ***
 9512 9500i         0000 021F   CAN3IDMR7:          equ    $0000021F                                ;*** CAN3IDMR7 - MSCAN 3 Identifier Mask Register 7; 0x0000021F 
 9513 9501i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9514 9502i         0000 0000   CAN3IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
 9515 9503i         0000 0001   CAN3IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
 9516 9504i         0000 0002   CAN3IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
 9517 9505i         0000 0003   CAN3IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
 9518 9506i         0000 0004   CAN3IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
 9519 9507i         0000 0005   CAN3IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
 9520 9508i         0000 0006   CAN3IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
 9521 9509i         0000 0007   CAN3IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
 9522 9510i                     ; bit position masks
 9523 9511i         0000 0001   mCAN3IDMR7_AM0:     equ    %00000001
 9524 9512i         0000 0002   mCAN3IDMR7_AM1:     equ    %00000010
 9525 9513i         0000 0004   mCAN3IDMR7_AM2:     equ    %00000100
 9526 9514i         0000 0008   mCAN3IDMR7_AM3:     equ    %00001000
 9527 9515i         0000 0010   mCAN3IDMR7_AM4:     equ    %00010000
 9528 9516i         0000 0020   mCAN3IDMR7_AM5:     equ    %00100000
 9529 9517i         0000 0040   mCAN3IDMR7_AM6:     equ    %01000000
 9530 9518i         0000 0080   mCAN3IDMR7_AM7:     equ    %10000000
 9531 9519i                     
 9532 9520i                     
 9533 9521i                     ;*** CAN3RXIDR0 - MSCAN 3 Receive Identifier Register 0; 0x00000220 ***
 9534 9522i         0000 0220   CAN3RXIDR0:         equ    $00000220                                ;*** CAN3RXIDR0 - MSCAN 3 Receive Identifier Register 0; 0x00000
 9535 9523i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9536 9524i         0000 0000   CAN3RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9537 9525i         0000 0001   CAN3RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
 9538 9526i         0000 0002   CAN3RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
 9539 9527i         0000 0003   CAN3RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
 9540 9528i         0000 0004   CAN3RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
 9541 9529i         0000 0005   CAN3RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
 9542 9530i         0000 0006   CAN3RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
 9543 9531i         0000 0007   CAN3RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
 9544 9532i                     ; bit position masks
 9545 9533i         0000 0001   mCAN3RXIDR0_ID21:   equ    %00000001
 9546 9534i         0000 0002   mCAN3RXIDR0_ID22:   equ    %00000010
 9547 9535i         0000 0004   mCAN3RXIDR0_ID23:   equ    %00000100
 9548 9536i         0000 0008   mCAN3RXIDR0_ID24:   equ    %00001000
 9549 9537i         0000 0010   mCAN3RXIDR0_ID25:   equ    %00010000
 9550 9538i         0000 0020   mCAN3RXIDR0_ID26:   equ    %00100000
 9551 9539i         0000 0040   mCAN3RXIDR0_ID27:   equ    %01000000
 9552 9540i         0000 0080   mCAN3RXIDR0_ID28:   equ    %10000000
 9553 9541i                     
 9554 9542i                     
 9555 9543i                     ;*** CAN3RXIDR1 - MSCAN 3 Receive Identifier Register 1; 0x00000221 ***
 9556 9544i         0000 0221   CAN3RXIDR1:         equ    $00000221                                ;*** CAN3RXIDR1 - MSCAN 3 Receive Identifier Register 1; 0x00000
 9557 9545i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9558 9546i         0000 0000   CAN3RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
 9559 9547i         0000 0001   CAN3RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
 9560 9548i         0000 0002   CAN3RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
 9561 9549i         0000 0003   CAN3RXIDR1_IDE:     equ    3                                         ; ID Extended
 9562 9550i         0000 0004   CAN3RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
 9563 9551i         0000 0005   CAN3RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
 9564 9552i         0000 0006   CAN3RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
 9565 9553i         0000 0007   CAN3RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
 9566 9554i                     ; bit position masks
 9567 9555i         0000 0001   mCAN3RXIDR1_ID15:   equ    %00000001
 9568 9556i         0000 0002   mCAN3RXIDR1_ID16:   equ    %00000010
 9569 9557i         0000 0004   mCAN3RXIDR1_ID17:   equ    %00000100
 9570 9558i         0000 0008   mCAN3RXIDR1_IDE:    equ    %00001000
 9571 9559i         0000 0010   mCAN3RXIDR1_SRR:    equ    %00010000
 9572 9560i         0000 0020   mCAN3RXIDR1_ID18:   equ    %00100000
 9573 9561i         0000 0040   mCAN3RXIDR1_ID19:   equ    %01000000
 9574 9562i         0000 0080   mCAN3RXIDR1_ID20:   equ    %10000000
 9575 9563i                     
 9576 9564i                     
 9577 9565i                     ;*** CAN3RXIDR2 - MSCAN 3 Receive Identifier Register 2; 0x00000222 ***
 9578 9566i         0000 0222   CAN3RXIDR2:         equ    $00000222                                ;*** CAN3RXIDR2 - MSCAN 3 Receive Identifier Register 2; 0x00000
 9579 9567i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9580 9568i         0000 0000   CAN3RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
 9581 9569i         0000 0001   CAN3RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
 9582 9570i         0000 0002   CAN3RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
 9583 9571i         0000 0003   CAN3RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
 9584 9572i         0000 0004   CAN3RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
 9585 9573i         0000 0005   CAN3RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
 9586 9574i         0000 0006   CAN3RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
 9587 9575i         0000 0007   CAN3RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
 9588 9576i                     ; bit position masks
 9589 9577i         0000 0001   mCAN3RXIDR2_ID7:    equ    %00000001
 9590 9578i         0000 0002   mCAN3RXIDR2_ID8:    equ    %00000010
 9591 9579i         0000 0004   mCAN3RXIDR2_ID9:    equ    %00000100
 9592 9580i         0000 0008   mCAN3RXIDR2_ID10:   equ    %00001000
 9593 9581i         0000 0010   mCAN3RXIDR2_ID11:   equ    %00010000
 9594 9582i         0000 0020   mCAN3RXIDR2_ID12:   equ    %00100000
 9595 9583i         0000 0040   mCAN3RXIDR2_ID13:   equ    %01000000
 9596 9584i         0000 0080   mCAN3RXIDR2_ID14:   equ    %10000000
 9597 9585i                     
 9598 9586i                     
 9599 9587i                     ;*** CAN3RXIDR3 - MSCAN 3 Receive Identifier Register 3; 0x00000223 ***
 9600 9588i         0000 0223   CAN3RXIDR3:         equ    $00000223                                ;*** CAN3RXIDR3 - MSCAN 3 Receive Identifier Register 3; 0x00000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9601 9589i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9602 9590i         0000 0000   CAN3RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
 9603 9591i         0000 0001   CAN3RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
 9604 9592i         0000 0002   CAN3RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
 9605 9593i         0000 0003   CAN3RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
 9606 9594i         0000 0004   CAN3RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
 9607 9595i         0000 0005   CAN3RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
 9608 9596i         0000 0006   CAN3RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
 9609 9597i         0000 0007   CAN3RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
 9610 9598i                     ; bit position masks
 9611 9599i         0000 0001   mCAN3RXIDR3_RTR:    equ    %00000001
 9612 9600i         0000 0002   mCAN3RXIDR3_ID0:    equ    %00000010
 9613 9601i         0000 0004   mCAN3RXIDR3_ID1:    equ    %00000100
 9614 9602i         0000 0008   mCAN3RXIDR3_ID2:    equ    %00001000
 9615 9603i         0000 0010   mCAN3RXIDR3_ID3:    equ    %00010000
 9616 9604i         0000 0020   mCAN3RXIDR3_ID4:    equ    %00100000
 9617 9605i         0000 0040   mCAN3RXIDR3_ID5:    equ    %01000000
 9618 9606i         0000 0080   mCAN3RXIDR3_ID6:    equ    %10000000
 9619 9607i                     
 9620 9608i                     
 9621 9609i                     ;*** CAN3RXDSR0 - MSCAN 3 Receive Data Segment Register 0; 0x00000224 ***
 9622 9610i         0000 0224   CAN3RXDSR0:         equ    $00000224                                ;*** CAN3RXDSR0 - MSCAN 3 Receive Data Segment Register 0; 0x000
 9623 9611i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9624 9612i         0000 0000   CAN3RXDSR0_DB0:     equ    0                                         ; Data Bit 0
 9625 9613i         0000 0001   CAN3RXDSR0_DB1:     equ    1                                         ; Data Bit 1
 9626 9614i         0000 0002   CAN3RXDSR0_DB2:     equ    2                                         ; Data Bit 2
 9627 9615i         0000 0003   CAN3RXDSR0_DB3:     equ    3                                         ; Data Bit 3
 9628 9616i         0000 0004   CAN3RXDSR0_DB4:     equ    4                                         ; Data Bit 4
 9629 9617i         0000 0005   CAN3RXDSR0_DB5:     equ    5                                         ; Data Bit 5
 9630 9618i         0000 0006   CAN3RXDSR0_DB6:     equ    6                                         ; Data Bit 6
 9631 9619i         0000 0007   CAN3RXDSR0_DB7:     equ    7                                         ; Data Bit 7
 9632 9620i                     ; bit position masks
 9633 9621i         0000 0001   mCAN3RXDSR0_DB0:    equ    %00000001
 9634 9622i         0000 0002   mCAN3RXDSR0_DB1:    equ    %00000010
 9635 9623i         0000 0004   mCAN3RXDSR0_DB2:    equ    %00000100
 9636 9624i         0000 0008   mCAN3RXDSR0_DB3:    equ    %00001000
 9637 9625i         0000 0010   mCAN3RXDSR0_DB4:    equ    %00010000
 9638 9626i         0000 0020   mCAN3RXDSR0_DB5:    equ    %00100000
 9639 9627i         0000 0040   mCAN3RXDSR0_DB6:    equ    %01000000
 9640 9628i         0000 0080   mCAN3RXDSR0_DB7:    equ    %10000000
 9641 9629i                     
 9642 9630i                     
 9643 9631i                     ;*** CAN3RXDSR1 - MSCAN 3 Receive Data Segment Register 1; 0x00000225 ***
 9644 9632i         0000 0225   CAN3RXDSR1:         equ    $00000225                                ;*** CAN3RXDSR1 - MSCAN 3 Receive Data Segment Register 1; 0x000
 9645 9633i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9646 9634i         0000 0000   CAN3RXDSR1_DB0:     equ    0                                         ; Data Bit 0
 9647 9635i         0000 0001   CAN3RXDSR1_DB1:     equ    1                                         ; Data Bit 1
 9648 9636i         0000 0002   CAN3RXDSR1_DB2:     equ    2                                         ; Data Bit 2
 9649 9637i         0000 0003   CAN3RXDSR1_DB3:     equ    3                                         ; Data Bit 3
 9650 9638i         0000 0004   CAN3RXDSR1_DB4:     equ    4                                         ; Data Bit 4
 9651 9639i         0000 0005   CAN3RXDSR1_DB5:     equ    5                                         ; Data Bit 5
 9652 9640i         0000 0006   CAN3RXDSR1_DB6:     equ    6                                         ; Data Bit 6
 9653 9641i         0000 0007   CAN3RXDSR1_DB7:     equ    7                                         ; Data Bit 7
 9654 9642i                     ; bit position masks
 9655 9643i         0000 0001   mCAN3RXDSR1_DB0:    equ    %00000001
 9656 9644i         0000 0002   mCAN3RXDSR1_DB1:    equ    %00000010
 9657 9645i         0000 0004   mCAN3RXDSR1_DB2:    equ    %00000100
 9658 9646i         0000 0008   mCAN3RXDSR1_DB3:    equ    %00001000
 9659 9647i         0000 0010   mCAN3RXDSR1_DB4:    equ    %00010000
 9660 9648i         0000 0020   mCAN3RXDSR1_DB5:    equ    %00100000
 9661 9649i         0000 0040   mCAN3RXDSR1_DB6:    equ    %01000000
 9662 9650i         0000 0080   mCAN3RXDSR1_DB7:    equ    %10000000
 9663 9651i                     
 9664 9652i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9665 9653i                     ;*** CAN3RXDSR2 - MSCAN 3 Receive Data Segment Register 2; 0x00000226 ***
 9666 9654i         0000 0226   CAN3RXDSR2:         equ    $00000226                                ;*** CAN3RXDSR2 - MSCAN 3 Receive Data Segment Register 2; 0x000
 9667 9655i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9668 9656i         0000 0000   CAN3RXDSR2_DB0:     equ    0                                         ; Data Bit 0
 9669 9657i         0000 0001   CAN3RXDSR2_DB1:     equ    1                                         ; Data Bit 1
 9670 9658i         0000 0002   CAN3RXDSR2_DB2:     equ    2                                         ; Data Bit 2
 9671 9659i         0000 0003   CAN3RXDSR2_DB3:     equ    3                                         ; Data Bit 3
 9672 9660i         0000 0004   CAN3RXDSR2_DB4:     equ    4                                         ; Data Bit 4
 9673 9661i         0000 0005   CAN3RXDSR2_DB5:     equ    5                                         ; Data Bit 5
 9674 9662i         0000 0006   CAN3RXDSR2_DB6:     equ    6                                         ; Data Bit 6
 9675 9663i         0000 0007   CAN3RXDSR2_DB7:     equ    7                                         ; Data Bit 7
 9676 9664i                     ; bit position masks
 9677 9665i         0000 0001   mCAN3RXDSR2_DB0:    equ    %00000001
 9678 9666i         0000 0002   mCAN3RXDSR2_DB1:    equ    %00000010
 9679 9667i         0000 0004   mCAN3RXDSR2_DB2:    equ    %00000100
 9680 9668i         0000 0008   mCAN3RXDSR2_DB3:    equ    %00001000
 9681 9669i         0000 0010   mCAN3RXDSR2_DB4:    equ    %00010000
 9682 9670i         0000 0020   mCAN3RXDSR2_DB5:    equ    %00100000
 9683 9671i         0000 0040   mCAN3RXDSR2_DB6:    equ    %01000000
 9684 9672i         0000 0080   mCAN3RXDSR2_DB7:    equ    %10000000
 9685 9673i                     
 9686 9674i                     
 9687 9675i                     ;*** CAN3RXDSR3 - MSCAN 3 Receive Data Segment Register 3; 0x00000227 ***
 9688 9676i         0000 0227   CAN3RXDSR3:         equ    $00000227                                ;*** CAN3RXDSR3 - MSCAN 3 Receive Data Segment Register 3; 0x000
 9689 9677i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9690 9678i         0000 0000   CAN3RXDSR3_DB0:     equ    0                                         ; Data Bit 0
 9691 9679i         0000 0001   CAN3RXDSR3_DB1:     equ    1                                         ; Data Bit 1
 9692 9680i         0000 0002   CAN3RXDSR3_DB2:     equ    2                                         ; Data Bit 2
 9693 9681i         0000 0003   CAN3RXDSR3_DB3:     equ    3                                         ; Data Bit 3
 9694 9682i         0000 0004   CAN3RXDSR3_DB4:     equ    4                                         ; Data Bit 4
 9695 9683i         0000 0005   CAN3RXDSR3_DB5:     equ    5                                         ; Data Bit 5
 9696 9684i         0000 0006   CAN3RXDSR3_DB6:     equ    6                                         ; Data Bit 6
 9697 9685i         0000 0007   CAN3RXDSR3_DB7:     equ    7                                         ; Data Bit 7
 9698 9686i                     ; bit position masks
 9699 9687i         0000 0001   mCAN3RXDSR3_DB0:    equ    %00000001
 9700 9688i         0000 0002   mCAN3RXDSR3_DB1:    equ    %00000010
 9701 9689i         0000 0004   mCAN3RXDSR3_DB2:    equ    %00000100
 9702 9690i         0000 0008   mCAN3RXDSR3_DB3:    equ    %00001000
 9703 9691i         0000 0010   mCAN3RXDSR3_DB4:    equ    %00010000
 9704 9692i         0000 0020   mCAN3RXDSR3_DB5:    equ    %00100000
 9705 9693i         0000 0040   mCAN3RXDSR3_DB6:    equ    %01000000
 9706 9694i         0000 0080   mCAN3RXDSR3_DB7:    equ    %10000000
 9707 9695i                     
 9708 9696i                     
 9709 9697i                     ;*** CAN3RXDSR4 - MSCAN 3 Receive Data Segment Register 4; 0x00000228 ***
 9710 9698i         0000 0228   CAN3RXDSR4:         equ    $00000228                                ;*** CAN3RXDSR4 - MSCAN 3 Receive Data Segment Register 4; 0x000
 9711 9699i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9712 9700i         0000 0000   CAN3RXDSR4_DB0:     equ    0                                         ; Data Bit 0
 9713 9701i         0000 0001   CAN3RXDSR4_DB1:     equ    1                                         ; Data Bit 1
 9714 9702i         0000 0002   CAN3RXDSR4_DB2:     equ    2                                         ; Data Bit 2
 9715 9703i         0000 0003   CAN3RXDSR4_DB3:     equ    3                                         ; Data Bit 3
 9716 9704i         0000 0004   CAN3RXDSR4_DB4:     equ    4                                         ; Data Bit 4
 9717 9705i         0000 0005   CAN3RXDSR4_DB5:     equ    5                                         ; Data Bit 5
 9718 9706i         0000 0006   CAN3RXDSR4_DB6:     equ    6                                         ; Data Bit 6
 9719 9707i         0000 0007   CAN3RXDSR4_DB7:     equ    7                                         ; Data Bit 7
 9720 9708i                     ; bit position masks
 9721 9709i         0000 0001   mCAN3RXDSR4_DB0:    equ    %00000001
 9722 9710i         0000 0002   mCAN3RXDSR4_DB1:    equ    %00000010
 9723 9711i         0000 0004   mCAN3RXDSR4_DB2:    equ    %00000100
 9724 9712i         0000 0008   mCAN3RXDSR4_DB3:    equ    %00001000
 9725 9713i         0000 0010   mCAN3RXDSR4_DB4:    equ    %00010000
 9726 9714i         0000 0020   mCAN3RXDSR4_DB5:    equ    %00100000
 9727 9715i         0000 0040   mCAN3RXDSR4_DB6:    equ    %01000000
 9728 9716i         0000 0080   mCAN3RXDSR4_DB7:    equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9729 9717i                     
 9730 9718i                     
 9731 9719i                     ;*** CAN3RXDSR5 - MSCAN 3 Receive Data Segment Register 5; 0x00000229 ***
 9732 9720i         0000 0229   CAN3RXDSR5:         equ    $00000229                                ;*** CAN3RXDSR5 - MSCAN 3 Receive Data Segment Register 5; 0x000
 9733 9721i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9734 9722i         0000 0000   CAN3RXDSR5_DB0:     equ    0                                         ; Data Bit 0
 9735 9723i         0000 0001   CAN3RXDSR5_DB1:     equ    1                                         ; Data Bit 1
 9736 9724i         0000 0002   CAN3RXDSR5_DB2:     equ    2                                         ; Data Bit 2
 9737 9725i         0000 0003   CAN3RXDSR5_DB3:     equ    3                                         ; Data Bit 3
 9738 9726i         0000 0004   CAN3RXDSR5_DB4:     equ    4                                         ; Data Bit 4
 9739 9727i         0000 0005   CAN3RXDSR5_DB5:     equ    5                                         ; Data Bit 5
 9740 9728i         0000 0006   CAN3RXDSR5_DB6:     equ    6                                         ; Data Bit 6
 9741 9729i         0000 0007   CAN3RXDSR5_DB7:     equ    7                                         ; Data Bit 7
 9742 9730i                     ; bit position masks
 9743 9731i         0000 0001   mCAN3RXDSR5_DB0:    equ    %00000001
 9744 9732i         0000 0002   mCAN3RXDSR5_DB1:    equ    %00000010
 9745 9733i         0000 0004   mCAN3RXDSR5_DB2:    equ    %00000100
 9746 9734i         0000 0008   mCAN3RXDSR5_DB3:    equ    %00001000
 9747 9735i         0000 0010   mCAN3RXDSR5_DB4:    equ    %00010000
 9748 9736i         0000 0020   mCAN3RXDSR5_DB5:    equ    %00100000
 9749 9737i         0000 0040   mCAN3RXDSR5_DB6:    equ    %01000000
 9750 9738i         0000 0080   mCAN3RXDSR5_DB7:    equ    %10000000
 9751 9739i                     
 9752 9740i                     
 9753 9741i                     ;*** CAN3RXDSR6 - MSCAN 3 Receive Data Segment Register 6; 0x0000022A ***
 9754 9742i         0000 022A   CAN3RXDSR6:         equ    $0000022A                                ;*** CAN3RXDSR6 - MSCAN 3 Receive Data Segment Register 6; 0x000
 9755 9743i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9756 9744i         0000 0000   CAN3RXDSR6_DB0:     equ    0                                         ; Data Bit 0
 9757 9745i         0000 0001   CAN3RXDSR6_DB1:     equ    1                                         ; Data Bit 1
 9758 9746i         0000 0002   CAN3RXDSR6_DB2:     equ    2                                         ; Data Bit 2
 9759 9747i         0000 0003   CAN3RXDSR6_DB3:     equ    3                                         ; Data Bit 3
 9760 9748i         0000 0004   CAN3RXDSR6_DB4:     equ    4                                         ; Data Bit 4
 9761 9749i         0000 0005   CAN3RXDSR6_DB5:     equ    5                                         ; Data Bit 5
 9762 9750i         0000 0006   CAN3RXDSR6_DB6:     equ    6                                         ; Data Bit 6
 9763 9751i         0000 0007   CAN3RXDSR6_DB7:     equ    7                                         ; Data Bit 7
 9764 9752i                     ; bit position masks
 9765 9753i         0000 0001   mCAN3RXDSR6_DB0:    equ    %00000001
 9766 9754i         0000 0002   mCAN3RXDSR6_DB1:    equ    %00000010
 9767 9755i         0000 0004   mCAN3RXDSR6_DB2:    equ    %00000100
 9768 9756i         0000 0008   mCAN3RXDSR6_DB3:    equ    %00001000
 9769 9757i         0000 0010   mCAN3RXDSR6_DB4:    equ    %00010000
 9770 9758i         0000 0020   mCAN3RXDSR6_DB5:    equ    %00100000
 9771 9759i         0000 0040   mCAN3RXDSR6_DB6:    equ    %01000000
 9772 9760i         0000 0080   mCAN3RXDSR6_DB7:    equ    %10000000
 9773 9761i                     
 9774 9762i                     
 9775 9763i                     ;*** CAN3RXDSR7 - MSCAN 3 Receive Data Segment Register 7; 0x0000022B ***
 9776 9764i         0000 022B   CAN3RXDSR7:         equ    $0000022B                                ;*** CAN3RXDSR7 - MSCAN 3 Receive Data Segment Register 7; 0x000
 9777 9765i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9778 9766i         0000 0000   CAN3RXDSR7_DB0:     equ    0                                         ; Data Bit 0
 9779 9767i         0000 0001   CAN3RXDSR7_DB1:     equ    1                                         ; Data Bit 1
 9780 9768i         0000 0002   CAN3RXDSR7_DB2:     equ    2                                         ; Data Bit 2
 9781 9769i         0000 0003   CAN3RXDSR7_DB3:     equ    3                                         ; Data Bit 3
 9782 9770i         0000 0004   CAN3RXDSR7_DB4:     equ    4                                         ; Data Bit 4
 9783 9771i         0000 0005   CAN3RXDSR7_DB5:     equ    5                                         ; Data Bit 5
 9784 9772i         0000 0006   CAN3RXDSR7_DB6:     equ    6                                         ; Data Bit 6
 9785 9773i         0000 0007   CAN3RXDSR7_DB7:     equ    7                                         ; Data Bit 7
 9786 9774i                     ; bit position masks
 9787 9775i         0000 0001   mCAN3RXDSR7_DB0:    equ    %00000001
 9788 9776i         0000 0002   mCAN3RXDSR7_DB1:    equ    %00000010
 9789 9777i         0000 0004   mCAN3RXDSR7_DB2:    equ    %00000100
 9790 9778i         0000 0008   mCAN3RXDSR7_DB3:    equ    %00001000
 9791 9779i         0000 0010   mCAN3RXDSR7_DB4:    equ    %00010000
 9792 9780i         0000 0020   mCAN3RXDSR7_DB5:    equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9793 9781i         0000 0040   mCAN3RXDSR7_DB6:    equ    %01000000
 9794 9782i         0000 0080   mCAN3RXDSR7_DB7:    equ    %10000000
 9795 9783i                     
 9796 9784i                     
 9797 9785i                     ;*** CAN3RXDLR - MSCAN 3 Receive Data Length Register; 0x0000022C ***
 9798 9786i         0000 022C   CAN3RXDLR:          equ    $0000022C                                ;*** CAN3RXDLR - MSCAN 3 Receive Data Length Register; 0x0000022
 9799 9787i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9800 9788i         0000 0000   CAN3RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
 9801 9789i         0000 0001   CAN3RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
 9802 9790i         0000 0002   CAN3RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
 9803 9791i         0000 0003   CAN3RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
 9804 9792i                     ; bit position masks
 9805 9793i         0000 0001   mCAN3RXDLR_DLC0:    equ    %00000001
 9806 9794i         0000 0002   mCAN3RXDLR_DLC1:    equ    %00000010
 9807 9795i         0000 0004   mCAN3RXDLR_DLC2:    equ    %00000100
 9808 9796i         0000 0008   mCAN3RXDLR_DLC3:    equ    %00001000
 9809 9797i                     
 9810 9798i                     
 9811 9799i                     ;*** CAN3RXTSR - MSCAN 3 Receive Time Stamp Register; 0x0000022E ***
 9812 9800i         0000 022E   CAN3RXTSR:          equ    $0000022E                                ;*** CAN3RXTSR - MSCAN 3 Receive Time Stamp Register; 0x0000022E
 9813 9801i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9814 9802i         0000 0000   CAN3RXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
 9815 9803i         0000 0001   CAN3RXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
 9816 9804i         0000 0002   CAN3RXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
 9817 9805i         0000 0003   CAN3RXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
 9818 9806i         0000 0004   CAN3RXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
 9819 9807i         0000 0005   CAN3RXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
 9820 9808i         0000 0006   CAN3RXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
 9821 9809i         0000 0007   CAN3RXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
 9822 9810i         0000 0008   CAN3RXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
 9823 9811i         0000 0009   CAN3RXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
 9824 9812i         0000 000A   CAN3RXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
 9825 9813i         0000 000B   CAN3RXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
 9826 9814i         0000 000C   CAN3RXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
 9827 9815i         0000 000D   CAN3RXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
 9828 9816i         0000 000E   CAN3RXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
 9829 9817i         0000 000F   CAN3RXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
 9830 9818i                     ; bit position masks
 9831 9819i         0000 0001   mCAN3RXTSR_TSR0:    equ    %00000001
 9832 9820i         0000 0002   mCAN3RXTSR_TSR1:    equ    %00000010
 9833 9821i         0000 0004   mCAN3RXTSR_TSR2:    equ    %00000100
 9834 9822i         0000 0008   mCAN3RXTSR_TSR3:    equ    %00001000
 9835 9823i         0000 0010   mCAN3RXTSR_TSR4:    equ    %00010000
 9836 9824i         0000 0020   mCAN3RXTSR_TSR5:    equ    %00100000
 9837 9825i         0000 0040   mCAN3RXTSR_TSR6:    equ    %01000000
 9838 9826i         0000 0080   mCAN3RXTSR_TSR7:    equ    %10000000
 9839 9827i         0000 0100   mCAN3RXTSR_TSR8:    equ    %100000000
 9840 9828i         0000 0200   mCAN3RXTSR_TSR9:    equ    %1000000000
 9841 9829i         0000 0400   mCAN3RXTSR_TSR10:   equ    %10000000000
 9842 9830i         0000 0800   mCAN3RXTSR_TSR11:   equ    %100000000000
 9843 9831i         0000 1000   mCAN3RXTSR_TSR12:   equ    %1000000000000
 9844 9832i         0000 2000   mCAN3RXTSR_TSR13:   equ    %10000000000000
 9845 9833i         0000 4000   mCAN3RXTSR_TSR14:   equ    %100000000000000
 9846 9834i         0000 8000   mCAN3RXTSR_TSR15:   equ    %1000000000000000
 9847 9835i                     
 9848 9836i                     
 9849 9837i                     ;*** CAN3RXTSRH - MSCAN 3 Receive Time Stamp Register High; 0x0000022E ***
 9850 9838i         0000 022E   CAN3RXTSRH:         equ    $0000022E                                ;*** CAN3RXTSRH - MSCAN 3 Receive Time Stamp Register High; 0x00
 9851 9839i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9852 9840i         0000 0000   CAN3RXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
 9853 9841i         0000 0001   CAN3RXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
 9854 9842i         0000 0002   CAN3RXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
 9855 9843i         0000 0003   CAN3RXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
 9856 9844i         0000 0004   CAN3RXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9857 9845i         0000 0005   CAN3RXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
 9858 9846i         0000 0006   CAN3RXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14
 9859 9847i         0000 0007   CAN3RXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
 9860 9848i                     ; bit position masks
 9861 9849i         0000 0001   mCAN3RXTSRH_TSR8:   equ    %00000001
 9862 9850i         0000 0002   mCAN3RXTSRH_TSR9:   equ    %00000010
 9863 9851i         0000 0004   mCAN3RXTSRH_TSR10:  equ    %00000100
 9864 9852i         0000 0008   mCAN3RXTSRH_TSR11:  equ    %00001000
 9865 9853i         0000 0010   mCAN3RXTSRH_TSR12:  equ    %00010000
 9866 9854i         0000 0020   mCAN3RXTSRH_TSR13:  equ    %00100000
 9867 9855i         0000 0040   mCAN3RXTSRH_TSR14:  equ    %01000000
 9868 9856i         0000 0080   mCAN3RXTSRH_TSR15:  equ    %10000000
 9869 9857i                     
 9870 9858i                     
 9871 9859i                     ;*** CAN3RXTSRL - MSCAN 3 Receive Time Stamp Register Low; 0x0000022F ***
 9872 9860i         0000 022F   CAN3RXTSRL:         equ    $0000022F                                ;*** CAN3RXTSRL - MSCAN 3 Receive Time Stamp Register Low; 0x000
 9873 9861i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9874 9862i         0000 0000   CAN3RXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
 9875 9863i         0000 0001   CAN3RXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
 9876 9864i         0000 0002   CAN3RXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
 9877 9865i         0000 0003   CAN3RXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
 9878 9866i         0000 0004   CAN3RXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
 9879 9867i         0000 0005   CAN3RXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
 9880 9868i         0000 0006   CAN3RXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
 9881 9869i         0000 0007   CAN3RXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
 9882 9870i                     ; bit position masks
 9883 9871i         0000 0001   mCAN3RXTSRL_TSR0:   equ    %00000001
 9884 9872i         0000 0002   mCAN3RXTSRL_TSR1:   equ    %00000010
 9885 9873i         0000 0004   mCAN3RXTSRL_TSR2:   equ    %00000100
 9886 9874i         0000 0008   mCAN3RXTSRL_TSR3:   equ    %00001000
 9887 9875i         0000 0010   mCAN3RXTSRL_TSR4:   equ    %00010000
 9888 9876i         0000 0020   mCAN3RXTSRL_TSR5:   equ    %00100000
 9889 9877i         0000 0040   mCAN3RXTSRL_TSR6:   equ    %01000000
 9890 9878i         0000 0080   mCAN3RXTSRL_TSR7:   equ    %10000000
 9891 9879i                     
 9892 9880i                     
 9893 9881i                     ;*** CAN3TXIDR0 - MSCAN 3 Transmit Identifier Register 0; 0x00000230 ***
 9894 9882i         0000 0230   CAN3TXIDR0:         equ    $00000230                                ;*** CAN3TXIDR0 - MSCAN 3 Transmit Identifier Register 0; 0x0000
 9895 9883i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9896 9884i         0000 0000   CAN3TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
 9897 9885i         0000 0001   CAN3TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
 9898 9886i         0000 0002   CAN3TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
 9899 9887i         0000 0003   CAN3TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
 9900 9888i         0000 0004   CAN3TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
 9901 9889i         0000 0005   CAN3TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
 9902 9890i         0000 0006   CAN3TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
 9903 9891i         0000 0007   CAN3TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
 9904 9892i                     ; bit position masks
 9905 9893i         0000 0001   mCAN3TXIDR0_ID21:   equ    %00000001
 9906 9894i         0000 0002   mCAN3TXIDR0_ID22:   equ    %00000010
 9907 9895i         0000 0004   mCAN3TXIDR0_ID23:   equ    %00000100
 9908 9896i         0000 0008   mCAN3TXIDR0_ID24:   equ    %00001000
 9909 9897i         0000 0010   mCAN3TXIDR0_ID25:   equ    %00010000
 9910 9898i         0000 0020   mCAN3TXIDR0_ID26:   equ    %00100000
 9911 9899i         0000 0040   mCAN3TXIDR0_ID27:   equ    %01000000
 9912 9900i         0000 0080   mCAN3TXIDR0_ID28:   equ    %10000000
 9913 9901i                     
 9914 9902i                     
 9915 9903i                     ;*** CAN3TXIDR1 - MSCAN 3 Transmit Identifier Register 1; 0x00000231 ***
 9916 9904i         0000 0231   CAN3TXIDR1:         equ    $00000231                                ;*** CAN3TXIDR1 - MSCAN 3 Transmit Identifier Register 1; 0x0000
 9917 9905i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9918 9906i         0000 0000   CAN3TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
 9919 9907i         0000 0001   CAN3TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
 9920 9908i         0000 0002   CAN3TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9921 9909i         0000 0003   CAN3TXIDR1_IDE:     equ    3                                         ; ID Extended
 9922 9910i         0000 0004   CAN3TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
 9923 9911i         0000 0005   CAN3TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
 9924 9912i         0000 0006   CAN3TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
 9925 9913i         0000 0007   CAN3TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
 9926 9914i                     ; bit position masks
 9927 9915i         0000 0001   mCAN3TXIDR1_ID15:   equ    %00000001
 9928 9916i         0000 0002   mCAN3TXIDR1_ID16:   equ    %00000010
 9929 9917i         0000 0004   mCAN3TXIDR1_ID17:   equ    %00000100
 9930 9918i         0000 0008   mCAN3TXIDR1_IDE:    equ    %00001000
 9931 9919i         0000 0010   mCAN3TXIDR1_SRR:    equ    %00010000
 9932 9920i         0000 0020   mCAN3TXIDR1_ID18:   equ    %00100000
 9933 9921i         0000 0040   mCAN3TXIDR1_ID19:   equ    %01000000
 9934 9922i         0000 0080   mCAN3TXIDR1_ID20:   equ    %10000000
 9935 9923i                     
 9936 9924i                     
 9937 9925i                     ;*** CAN3TXIDR2 - MSCAN 3 Transmit Identifier Register 2; 0x00000232 ***
 9938 9926i         0000 0232   CAN3TXIDR2:         equ    $00000232                                ;*** CAN3TXIDR2 - MSCAN 3 Transmit Identifier Register 2; 0x0000
 9939 9927i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9940 9928i         0000 0000   CAN3TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
 9941 9929i         0000 0001   CAN3TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
 9942 9930i         0000 0002   CAN3TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
 9943 9931i         0000 0003   CAN3TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
 9944 9932i         0000 0004   CAN3TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
 9945 9933i         0000 0005   CAN3TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
 9946 9934i         0000 0006   CAN3TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
 9947 9935i         0000 0007   CAN3TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
 9948 9936i                     ; bit position masks
 9949 9937i         0000 0001   mCAN3TXIDR2_ID7:    equ    %00000001
 9950 9938i         0000 0002   mCAN3TXIDR2_ID8:    equ    %00000010
 9951 9939i         0000 0004   mCAN3TXIDR2_ID9:    equ    %00000100
 9952 9940i         0000 0008   mCAN3TXIDR2_ID10:   equ    %00001000
 9953 9941i         0000 0010   mCAN3TXIDR2_ID11:   equ    %00010000
 9954 9942i         0000 0020   mCAN3TXIDR2_ID12:   equ    %00100000
 9955 9943i         0000 0040   mCAN3TXIDR2_ID13:   equ    %01000000
 9956 9944i         0000 0080   mCAN3TXIDR2_ID14:   equ    %10000000
 9957 9945i                     
 9958 9946i                     
 9959 9947i                     ;*** CAN3TXIDR3 - MSCAN 3 Transmit Identifier Register 3; 0x00000233 ***
 9960 9948i         0000 0233   CAN3TXIDR3:         equ    $00000233                                ;*** CAN3TXIDR3 - MSCAN 3 Transmit Identifier Register 3; 0x0000
 9961 9949i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9962 9950i         0000 0000   CAN3TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
 9963 9951i         0000 0001   CAN3TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
 9964 9952i         0000 0002   CAN3TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
 9965 9953i         0000 0003   CAN3TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
 9966 9954i         0000 0004   CAN3TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
 9967 9955i         0000 0005   CAN3TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
 9968 9956i         0000 0006   CAN3TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
 9969 9957i         0000 0007   CAN3TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
 9970 9958i                     ; bit position masks
 9971 9959i         0000 0001   mCAN3TXIDR3_RTR:    equ    %00000001
 9972 9960i         0000 0002   mCAN3TXIDR3_ID0:    equ    %00000010
 9973 9961i         0000 0004   mCAN3TXIDR3_ID1:    equ    %00000100
 9974 9962i         0000 0008   mCAN3TXIDR3_ID2:    equ    %00001000
 9975 9963i         0000 0010   mCAN3TXIDR3_ID3:    equ    %00010000
 9976 9964i         0000 0020   mCAN3TXIDR3_ID4:    equ    %00100000
 9977 9965i         0000 0040   mCAN3TXIDR3_ID5:    equ    %01000000
 9978 9966i         0000 0080   mCAN3TXIDR3_ID6:    equ    %10000000
 9979 9967i                     
 9980 9968i                     
 9981 9969i                     ;*** CAN3TXDSR0 - MSCAN 3 Transmit Data Segment Register 0; 0x00000234 ***
 9982 9970i         0000 0234   CAN3TXDSR0:         equ    $00000234                                ;*** CAN3TXDSR0 - MSCAN 3 Transmit Data Segment Register 0; 0x00
 9983 9971i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
 9984 9972i         0000 0000   CAN3TXDSR0_DB0:     equ    0                                         ; Data Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
 9985 9973i         0000 0001   CAN3TXDSR0_DB1:     equ    1                                         ; Data Bit 1
 9986 9974i         0000 0002   CAN3TXDSR0_DB2:     equ    2                                         ; Data Bit 2
 9987 9975i         0000 0003   CAN3TXDSR0_DB3:     equ    3                                         ; Data Bit 3
 9988 9976i         0000 0004   CAN3TXDSR0_DB4:     equ    4                                         ; Data Bit 4
 9989 9977i         0000 0005   CAN3TXDSR0_DB5:     equ    5                                         ; Data Bit 5
 9990 9978i         0000 0006   CAN3TXDSR0_DB6:     equ    6                                         ; Data Bit 6
 9991 9979i         0000 0007   CAN3TXDSR0_DB7:     equ    7                                         ; Data Bit 7
 9992 9980i                     ; bit position masks
 9993 9981i         0000 0001   mCAN3TXDSR0_DB0:    equ    %00000001
 9994 9982i         0000 0002   mCAN3TXDSR0_DB1:    equ    %00000010
 9995 9983i         0000 0004   mCAN3TXDSR0_DB2:    equ    %00000100
 9996 9984i         0000 0008   mCAN3TXDSR0_DB3:    equ    %00001000
 9997 9985i         0000 0010   mCAN3TXDSR0_DB4:    equ    %00010000
 9998 9986i         0000 0020   mCAN3TXDSR0_DB5:    equ    %00100000
 9999 9987i         0000 0040   mCAN3TXDSR0_DB6:    equ    %01000000
10000 9988i         0000 0080   mCAN3TXDSR0_DB7:    equ    %10000000
10001 9989i                     
10002 9990i                     
10003 9991i                     ;*** CAN3TXDSR1 - MSCAN 3 Transmit Data Segment Register 1; 0x00000235 ***
10004 9992i         0000 0235   CAN3TXDSR1:         equ    $00000235                                ;*** CAN3TXDSR1 - MSCAN 3 Transmit Data Segment Register 1; 0x00
10005 9993i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
10006 9994i         0000 0000   CAN3TXDSR1_DB0:     equ    0                                         ; Data Bit 0
10007 9995i         0000 0001   CAN3TXDSR1_DB1:     equ    1                                         ; Data Bit 1
10008 9996i         0000 0002   CAN3TXDSR1_DB2:     equ    2                                         ; Data Bit 2
10009 9997i         0000 0003   CAN3TXDSR1_DB3:     equ    3                                         ; Data Bit 3
10010 9998i         0000 0004   CAN3TXDSR1_DB4:     equ    4                                         ; Data Bit 4
10011 9999i         0000 0005   CAN3TXDSR1_DB5:     equ    5                                         ; Data Bit 5
1001210000i         0000 0006   CAN3TXDSR1_DB6:     equ    6                                         ; Data Bit 6
1001310001i         0000 0007   CAN3TXDSR1_DB7:     equ    7                                         ; Data Bit 7
1001410002i                     ; bit position masks
1001510003i         0000 0001   mCAN3TXDSR1_DB0:    equ    %00000001
1001610004i         0000 0002   mCAN3TXDSR1_DB1:    equ    %00000010
1001710005i         0000 0004   mCAN3TXDSR1_DB2:    equ    %00000100
1001810006i         0000 0008   mCAN3TXDSR1_DB3:    equ    %00001000
1001910007i         0000 0010   mCAN3TXDSR1_DB4:    equ    %00010000
1002010008i         0000 0020   mCAN3TXDSR1_DB5:    equ    %00100000
1002110009i         0000 0040   mCAN3TXDSR1_DB6:    equ    %01000000
1002210010i         0000 0080   mCAN3TXDSR1_DB7:    equ    %10000000
1002310011i                     
1002410012i                     
1002510013i                     ;*** CAN3TXDSR2 - MSCAN 3 Transmit Data Segment Register 2; 0x00000236 ***
1002610014i         0000 0236   CAN3TXDSR2:         equ    $00000236                                ;*** CAN3TXDSR2 - MSCAN 3 Transmit Data Segment Register 2; 0x00
1002710015i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1002810016i         0000 0000   CAN3TXDSR2_DB0:     equ    0                                         ; Data Bit 0
1002910017i         0000 0001   CAN3TXDSR2_DB1:     equ    1                                         ; Data Bit 1
1003010018i         0000 0002   CAN3TXDSR2_DB2:     equ    2                                         ; Data Bit 2
1003110019i         0000 0003   CAN3TXDSR2_DB3:     equ    3                                         ; Data Bit 3
1003210020i         0000 0004   CAN3TXDSR2_DB4:     equ    4                                         ; Data Bit 4
1003310021i         0000 0005   CAN3TXDSR2_DB5:     equ    5                                         ; Data Bit 5
1003410022i         0000 0006   CAN3TXDSR2_DB6:     equ    6                                         ; Data Bit 6
1003510023i         0000 0007   CAN3TXDSR2_DB7:     equ    7                                         ; Data Bit 7
1003610024i                     ; bit position masks
1003710025i         0000 0001   mCAN3TXDSR2_DB0:    equ    %00000001
1003810026i         0000 0002   mCAN3TXDSR2_DB1:    equ    %00000010
1003910027i         0000 0004   mCAN3TXDSR2_DB2:    equ    %00000100
1004010028i         0000 0008   mCAN3TXDSR2_DB3:    equ    %00001000
1004110029i         0000 0010   mCAN3TXDSR2_DB4:    equ    %00010000
1004210030i         0000 0020   mCAN3TXDSR2_DB5:    equ    %00100000
1004310031i         0000 0040   mCAN3TXDSR2_DB6:    equ    %01000000
1004410032i         0000 0080   mCAN3TXDSR2_DB7:    equ    %10000000
1004510033i                     
1004610034i                     
1004710035i                     ;*** CAN3TXDSR3 - MSCAN 3 Transmit Data Segment Register 3; 0x00000237 ***
1004810036i         0000 0237   CAN3TXDSR3:         equ    $00000237                                ;*** CAN3TXDSR3 - MSCAN 3 Transmit Data Segment Register 3; 0x00

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1004910037i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1005010038i         0000 0000   CAN3TXDSR3_DB0:     equ    0                                         ; Data Bit 0
1005110039i         0000 0001   CAN3TXDSR3_DB1:     equ    1                                         ; Data Bit 1
1005210040i         0000 0002   CAN3TXDSR3_DB2:     equ    2                                         ; Data Bit 2
1005310041i         0000 0003   CAN3TXDSR3_DB3:     equ    3                                         ; Data Bit 3
1005410042i         0000 0004   CAN3TXDSR3_DB4:     equ    4                                         ; Data Bit 4
1005510043i         0000 0005   CAN3TXDSR3_DB5:     equ    5                                         ; Data Bit 5
1005610044i         0000 0006   CAN3TXDSR3_DB6:     equ    6                                         ; Data Bit 6
1005710045i         0000 0007   CAN3TXDSR3_DB7:     equ    7                                         ; Data Bit 7
1005810046i                     ; bit position masks
1005910047i         0000 0001   mCAN3TXDSR3_DB0:    equ    %00000001
1006010048i         0000 0002   mCAN3TXDSR3_DB1:    equ    %00000010
1006110049i         0000 0004   mCAN3TXDSR3_DB2:    equ    %00000100
1006210050i         0000 0008   mCAN3TXDSR3_DB3:    equ    %00001000
1006310051i         0000 0010   mCAN3TXDSR3_DB4:    equ    %00010000
1006410052i         0000 0020   mCAN3TXDSR3_DB5:    equ    %00100000
1006510053i         0000 0040   mCAN3TXDSR3_DB6:    equ    %01000000
1006610054i         0000 0080   mCAN3TXDSR3_DB7:    equ    %10000000
1006710055i                     
1006810056i                     
1006910057i                     ;*** CAN3TXDSR4 - MSCAN 3 Transmit Data Segment Register 4; 0x00000238 ***
1007010058i         0000 0238   CAN3TXDSR4:         equ    $00000238                                ;*** CAN3TXDSR4 - MSCAN 3 Transmit Data Segment Register 4; 0x00
1007110059i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1007210060i         0000 0000   CAN3TXDSR4_DB0:     equ    0                                         ; Data Bit 0
1007310061i         0000 0001   CAN3TXDSR4_DB1:     equ    1                                         ; Data Bit 1
1007410062i         0000 0002   CAN3TXDSR4_DB2:     equ    2                                         ; Data Bit 2
1007510063i         0000 0003   CAN3TXDSR4_DB3:     equ    3                                         ; Data Bit 3
1007610064i         0000 0004   CAN3TXDSR4_DB4:     equ    4                                         ; Data Bit 4
1007710065i         0000 0005   CAN3TXDSR4_DB5:     equ    5                                         ; Data Bit 5
1007810066i         0000 0006   CAN3TXDSR4_DB6:     equ    6                                         ; Data Bit 6
1007910067i         0000 0007   CAN3TXDSR4_DB7:     equ    7                                         ; Data Bit 7
1008010068i                     ; bit position masks
1008110069i         0000 0001   mCAN3TXDSR4_DB0:    equ    %00000001
1008210070i         0000 0002   mCAN3TXDSR4_DB1:    equ    %00000010
1008310071i         0000 0004   mCAN3TXDSR4_DB2:    equ    %00000100
1008410072i         0000 0008   mCAN3TXDSR4_DB3:    equ    %00001000
1008510073i         0000 0010   mCAN3TXDSR4_DB4:    equ    %00010000
1008610074i         0000 0020   mCAN3TXDSR4_DB5:    equ    %00100000
1008710075i         0000 0040   mCAN3TXDSR4_DB6:    equ    %01000000
1008810076i         0000 0080   mCAN3TXDSR4_DB7:    equ    %10000000
1008910077i                     
1009010078i                     
1009110079i                     ;*** CAN3TXDSR5 - MSCAN 3 Transmit Data Segment Register 5; 0x00000239 ***
1009210080i         0000 0239   CAN3TXDSR5:         equ    $00000239                                ;*** CAN3TXDSR5 - MSCAN 3 Transmit Data Segment Register 5; 0x00
1009310081i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1009410082i         0000 0000   CAN3TXDSR5_DB0:     equ    0                                         ; Data Bit 0
1009510083i         0000 0001   CAN3TXDSR5_DB1:     equ    1                                         ; Data Bit 1
1009610084i         0000 0002   CAN3TXDSR5_DB2:     equ    2                                         ; Data Bit 2
1009710085i         0000 0003   CAN3TXDSR5_DB3:     equ    3                                         ; Data Bit 3
1009810086i         0000 0004   CAN3TXDSR5_DB4:     equ    4                                         ; Data Bit 4
1009910087i         0000 0005   CAN3TXDSR5_DB5:     equ    5                                         ; Data Bit 5
1010010088i         0000 0006   CAN3TXDSR5_DB6:     equ    6                                         ; Data Bit 6
1010110089i         0000 0007   CAN3TXDSR5_DB7:     equ    7                                         ; Data Bit 7
1010210090i                     ; bit position masks
1010310091i         0000 0001   mCAN3TXDSR5_DB0:    equ    %00000001
1010410092i         0000 0002   mCAN3TXDSR5_DB1:    equ    %00000010
1010510093i         0000 0004   mCAN3TXDSR5_DB2:    equ    %00000100
1010610094i         0000 0008   mCAN3TXDSR5_DB3:    equ    %00001000
1010710095i         0000 0010   mCAN3TXDSR5_DB4:    equ    %00010000
1010810096i         0000 0020   mCAN3TXDSR5_DB5:    equ    %00100000
1010910097i         0000 0040   mCAN3TXDSR5_DB6:    equ    %01000000
1011010098i         0000 0080   mCAN3TXDSR5_DB7:    equ    %10000000
1011110099i                     
1011210100i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1011310101i                     ;*** CAN3TXDSR6 - MSCAN 3 Transmit Data Segment Register 6; 0x0000023A ***
1011410102i         0000 023A   CAN3TXDSR6:         equ    $0000023A                                ;*** CAN3TXDSR6 - MSCAN 3 Transmit Data Segment Register 6; 0x00
1011510103i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1011610104i         0000 0000   CAN3TXDSR6_DB0:     equ    0                                         ; Data Bit 0
1011710105i         0000 0001   CAN3TXDSR6_DB1:     equ    1                                         ; Data Bit 1
1011810106i         0000 0002   CAN3TXDSR6_DB2:     equ    2                                         ; Data Bit 2
1011910107i         0000 0003   CAN3TXDSR6_DB3:     equ    3                                         ; Data Bit 3
1012010108i         0000 0004   CAN3TXDSR6_DB4:     equ    4                                         ; Data Bit 4
1012110109i         0000 0005   CAN3TXDSR6_DB5:     equ    5                                         ; Data Bit 5
1012210110i         0000 0006   CAN3TXDSR6_DB6:     equ    6                                         ; Data Bit 6
1012310111i         0000 0007   CAN3TXDSR6_DB7:     equ    7                                         ; Data Bit 7
1012410112i                     ; bit position masks
1012510113i         0000 0001   mCAN3TXDSR6_DB0:    equ    %00000001
1012610114i         0000 0002   mCAN3TXDSR6_DB1:    equ    %00000010
1012710115i         0000 0004   mCAN3TXDSR6_DB2:    equ    %00000100
1012810116i         0000 0008   mCAN3TXDSR6_DB3:    equ    %00001000
1012910117i         0000 0010   mCAN3TXDSR6_DB4:    equ    %00010000
1013010118i         0000 0020   mCAN3TXDSR6_DB5:    equ    %00100000
1013110119i         0000 0040   mCAN3TXDSR6_DB6:    equ    %01000000
1013210120i         0000 0080   mCAN3TXDSR6_DB7:    equ    %10000000
1013310121i                     
1013410122i                     
1013510123i                     ;*** CAN3TXDSR7 - MSCAN 3 Transmit Data Segment Register 7; 0x0000023B ***
1013610124i         0000 023B   CAN3TXDSR7:         equ    $0000023B                                ;*** CAN3TXDSR7 - MSCAN 3 Transmit Data Segment Register 7; 0x00
1013710125i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1013810126i         0000 0000   CAN3TXDSR7_DB0:     equ    0                                         ; Data Bit 0
1013910127i         0000 0001   CAN3TXDSR7_DB1:     equ    1                                         ; Data Bit 1
1014010128i         0000 0002   CAN3TXDSR7_DB2:     equ    2                                         ; Data Bit 2
1014110129i         0000 0003   CAN3TXDSR7_DB3:     equ    3                                         ; Data Bit 3
1014210130i         0000 0004   CAN3TXDSR7_DB4:     equ    4                                         ; Data Bit 4
1014310131i         0000 0005   CAN3TXDSR7_DB5:     equ    5                                         ; Data Bit 5
1014410132i         0000 0006   CAN3TXDSR7_DB6:     equ    6                                         ; Data Bit 6
1014510133i         0000 0007   CAN3TXDSR7_DB7:     equ    7                                         ; Data Bit 7
1014610134i                     ; bit position masks
1014710135i         0000 0001   mCAN3TXDSR7_DB0:    equ    %00000001
1014810136i         0000 0002   mCAN3TXDSR7_DB1:    equ    %00000010
1014910137i         0000 0004   mCAN3TXDSR7_DB2:    equ    %00000100
1015010138i         0000 0008   mCAN3TXDSR7_DB3:    equ    %00001000
1015110139i         0000 0010   mCAN3TXDSR7_DB4:    equ    %00010000
1015210140i         0000 0020   mCAN3TXDSR7_DB5:    equ    %00100000
1015310141i         0000 0040   mCAN3TXDSR7_DB6:    equ    %01000000
1015410142i         0000 0080   mCAN3TXDSR7_DB7:    equ    %10000000
1015510143i                     
1015610144i                     
1015710145i                     ;*** CAN3TXDLR - MSCAN 3 Transmit Data Length Register; 0x0000023C ***
1015810146i         0000 023C   CAN3TXDLR:          equ    $0000023C                                ;*** CAN3TXDLR - MSCAN 3 Transmit Data Length Register; 0x000002
1015910147i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1016010148i         0000 0000   CAN3TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
1016110149i         0000 0001   CAN3TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
1016210150i         0000 0002   CAN3TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
1016310151i         0000 0003   CAN3TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
1016410152i                     ; bit position masks
1016510153i         0000 0001   mCAN3TXDLR_DLC0:    equ    %00000001
1016610154i         0000 0002   mCAN3TXDLR_DLC1:    equ    %00000010
1016710155i         0000 0004   mCAN3TXDLR_DLC2:    equ    %00000100
1016810156i         0000 0008   mCAN3TXDLR_DLC3:    equ    %00001000
1016910157i                     
1017010158i                     
1017110159i                     ;*** CAN3TXTBPR - MSCAN 3 Transmit Buffer Priority; 0x0000023D ***
1017210160i         0000 023D   CAN3TXTBPR:         equ    $0000023D                                ;*** CAN3TXTBPR - MSCAN 3 Transmit Buffer Priority; 0x0000023D *
1017310161i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1017410162i         0000 0000   CAN3TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
1017510163i         0000 0001   CAN3TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
1017610164i         0000 0002   CAN3TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1017710165i         0000 0003   CAN3TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
1017810166i         0000 0004   CAN3TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
1017910167i         0000 0005   CAN3TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
1018010168i         0000 0006   CAN3TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
1018110169i         0000 0007   CAN3TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
1018210170i                     ; bit position masks
1018310171i         0000 0001   mCAN3TXTBPR_PRIO0:  equ    %00000001
1018410172i         0000 0002   mCAN3TXTBPR_PRIO1:  equ    %00000010
1018510173i         0000 0004   mCAN3TXTBPR_PRIO2:  equ    %00000100
1018610174i         0000 0008   mCAN3TXTBPR_PRIO3:  equ    %00001000
1018710175i         0000 0010   mCAN3TXTBPR_PRIO4:  equ    %00010000
1018810176i         0000 0020   mCAN3TXTBPR_PRIO5:  equ    %00100000
1018910177i         0000 0040   mCAN3TXTBPR_PRIO6:  equ    %01000000
1019010178i         0000 0080   mCAN3TXTBPR_PRIO7:  equ    %10000000
1019110179i                     
1019210180i                     
1019310181i                     ;*** CAN3TXTSR - MSCAN 3 Transmit Time Stamp Register; 0x0000023E ***
1019410182i         0000 023E   CAN3TXTSR:          equ    $0000023E                                ;*** CAN3TXTSR - MSCAN 3 Transmit Time Stamp Register; 0x0000023
1019510183i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1019610184i         0000 0000   CAN3TXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
1019710185i         0000 0001   CAN3TXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
1019810186i         0000 0002   CAN3TXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
1019910187i         0000 0003   CAN3TXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
1020010188i         0000 0004   CAN3TXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
1020110189i         0000 0005   CAN3TXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
1020210190i         0000 0006   CAN3TXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
1020310191i         0000 0007   CAN3TXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
1020410192i         0000 0008   CAN3TXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
1020510193i         0000 0009   CAN3TXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
1020610194i         0000 000A   CAN3TXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
1020710195i         0000 000B   CAN3TXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
1020810196i         0000 000C   CAN3TXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
1020910197i         0000 000D   CAN3TXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
1021010198i         0000 000E   CAN3TXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
1021110199i         0000 000F   CAN3TXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
1021210200i                     ; bit position masks
1021310201i         0000 0001   mCAN3TXTSR_TSR0:    equ    %00000001
1021410202i         0000 0002   mCAN3TXTSR_TSR1:    equ    %00000010
1021510203i         0000 0004   mCAN3TXTSR_TSR2:    equ    %00000100
1021610204i         0000 0008   mCAN3TXTSR_TSR3:    equ    %00001000
1021710205i         0000 0010   mCAN3TXTSR_TSR4:    equ    %00010000
1021810206i         0000 0020   mCAN3TXTSR_TSR5:    equ    %00100000
1021910207i         0000 0040   mCAN3TXTSR_TSR6:    equ    %01000000
1022010208i         0000 0080   mCAN3TXTSR_TSR7:    equ    %10000000
1022110209i         0000 0100   mCAN3TXTSR_TSR8:    equ    %100000000
1022210210i         0000 0200   mCAN3TXTSR_TSR9:    equ    %1000000000
1022310211i         0000 0400   mCAN3TXTSR_TSR10:   equ    %10000000000
1022410212i         0000 0800   mCAN3TXTSR_TSR11:   equ    %100000000000
1022510213i         0000 1000   mCAN3TXTSR_TSR12:   equ    %1000000000000
1022610214i         0000 2000   mCAN3TXTSR_TSR13:   equ    %10000000000000
1022710215i         0000 4000   mCAN3TXTSR_TSR14:   equ    %100000000000000
1022810216i         0000 8000   mCAN3TXTSR_TSR15:   equ    %1000000000000000
1022910217i                     
1023010218i                     
1023110219i                     ;*** CAN3TXTSRH - MSCAN 3 Transmit Time Stamp Register High; 0x0000023E ***
1023210220i         0000 023E   CAN3TXTSRH:         equ    $0000023E                                ;*** CAN3TXTSRH - MSCAN 3 Transmit Time Stamp Register High; 0x0
1023310221i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1023410222i         0000 0000   CAN3TXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
1023510223i         0000 0001   CAN3TXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
1023610224i         0000 0002   CAN3TXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
1023710225i         0000 0003   CAN3TXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
1023810226i         0000 0004   CAN3TXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12
1023910227i         0000 0005   CAN3TXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
1024010228i         0000 0006   CAN3TXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1024110229i         0000 0007   CAN3TXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
1024210230i                     ; bit position masks
1024310231i         0000 0001   mCAN3TXTSRH_TSR8:   equ    %00000001
1024410232i         0000 0002   mCAN3TXTSRH_TSR9:   equ    %00000010
1024510233i         0000 0004   mCAN3TXTSRH_TSR10:  equ    %00000100
1024610234i         0000 0008   mCAN3TXTSRH_TSR11:  equ    %00001000
1024710235i         0000 0010   mCAN3TXTSRH_TSR12:  equ    %00010000
1024810236i         0000 0020   mCAN3TXTSRH_TSR13:  equ    %00100000
1024910237i         0000 0040   mCAN3TXTSRH_TSR14:  equ    %01000000
1025010238i         0000 0080   mCAN3TXTSRH_TSR15:  equ    %10000000
1025110239i                     
1025210240i                     
1025310241i                     ;*** CAN3TXTSRL - MSCAN 3 Transmit Time Stamp Register Low; 0x0000023F ***
1025410242i         0000 023F   CAN3TXTSRL:         equ    $0000023F                                ;*** CAN3TXTSRL - MSCAN 3 Transmit Time Stamp Register Low; 0x00
1025510243i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1025610244i         0000 0000   CAN3TXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
1025710245i         0000 0001   CAN3TXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
1025810246i         0000 0002   CAN3TXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
1025910247i         0000 0003   CAN3TXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
1026010248i         0000 0004   CAN3TXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
1026110249i         0000 0005   CAN3TXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
1026210250i         0000 0006   CAN3TXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
1026310251i         0000 0007   CAN3TXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
1026410252i                     ; bit position masks
1026510253i         0000 0001   mCAN3TXTSRL_TSR0:   equ    %00000001
1026610254i         0000 0002   mCAN3TXTSRL_TSR1:   equ    %00000010
1026710255i         0000 0004   mCAN3TXTSRL_TSR2:   equ    %00000100
1026810256i         0000 0008   mCAN3TXTSRL_TSR3:   equ    %00001000
1026910257i         0000 0010   mCAN3TXTSRL_TSR4:   equ    %00010000
1027010258i         0000 0020   mCAN3TXTSRL_TSR5:   equ    %00100000
1027110259i         0000 0040   mCAN3TXTSRL_TSR6:   equ    %01000000
1027210260i         0000 0080   mCAN3TXTSRL_TSR7:   equ    %10000000
1027310261i                     
1027410262i                     
1027510263i                     ;*** PTT - Port T I/O Register; 0x00000240 ***
1027610264i         0000 0240   PTT:                equ    $00000240                                ;*** PTT - Port T I/O Register; 0x00000240 ***
1027710265i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1027810266i         0000 0000   PTT_PTT0:           equ    0                                         ; Port T Bit 0
1027910267i         0000 0001   PTT_PTT1:           equ    1                                         ; Port T Bit 1
1028010268i         0000 0002   PTT_PTT2:           equ    2                                         ; Port T Bit 2
1028110269i         0000 0003   PTT_PTT3:           equ    3                                         ; Port T Bit 3
1028210270i         0000 0004   PTT_PTT4:           equ    4                                         ; Port T Bit 4
1028310271i         0000 0005   PTT_PTT5:           equ    5                                         ; Port T Bit 5
1028410272i         0000 0006   PTT_PTT6:           equ    6                                         ; Port T Bit 6
1028510273i         0000 0007   PTT_PTT7:           equ    7                                         ; Port T Bit 7
1028610274i                     ; bit position masks
1028710275i         0000 0001   mPTT_PTT0:          equ    %00000001
1028810276i         0000 0002   mPTT_PTT1:          equ    %00000010
1028910277i         0000 0004   mPTT_PTT2:          equ    %00000100
1029010278i         0000 0008   mPTT_PTT3:          equ    %00001000
1029110279i         0000 0010   mPTT_PTT4:          equ    %00010000
1029210280i         0000 0020   mPTT_PTT5:          equ    %00100000
1029310281i         0000 0040   mPTT_PTT6:          equ    %01000000
1029410282i         0000 0080   mPTT_PTT7:          equ    %10000000
1029510283i                     
1029610284i                     
1029710285i                     ;*** PTIT - Port T Input Register; 0x00000241 ***
1029810286i         0000 0241   PTIT:               equ    $00000241                                ;*** PTIT - Port T Input Register; 0x00000241 ***
1029910287i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1030010288i         0000 0000   PTIT_PTIT0:         equ    0                                         ; Port T Bit 0
1030110289i         0000 0001   PTIT_PTIT1:         equ    1                                         ; Port T Bit 1
1030210290i         0000 0002   PTIT_PTIT2:         equ    2                                         ; Port T Bit 2
1030310291i         0000 0003   PTIT_PTIT3:         equ    3                                         ; Port T Bit 3
1030410292i         0000 0004   PTIT_PTIT4:         equ    4                                         ; Port T Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1030510293i         0000 0005   PTIT_PTIT5:         equ    5                                         ; Port T Bit 5
1030610294i         0000 0006   PTIT_PTIT6:         equ    6                                         ; Port T Bit 6
1030710295i         0000 0007   PTIT_PTIT7:         equ    7                                         ; Port T Bit 7
1030810296i                     ; bit position masks
1030910297i         0000 0001   mPTIT_PTIT0:        equ    %00000001
1031010298i         0000 0002   mPTIT_PTIT1:        equ    %00000010
1031110299i         0000 0004   mPTIT_PTIT2:        equ    %00000100
1031210300i         0000 0008   mPTIT_PTIT3:        equ    %00001000
1031310301i         0000 0010   mPTIT_PTIT4:        equ    %00010000
1031410302i         0000 0020   mPTIT_PTIT5:        equ    %00100000
1031510303i         0000 0040   mPTIT_PTIT6:        equ    %01000000
1031610304i         0000 0080   mPTIT_PTIT7:        equ    %10000000
1031710305i                     
1031810306i                     
1031910307i                     ;*** DDRT - Port T Data Direction Register; 0x00000242 ***
1032010308i         0000 0242   DDRT:               equ    $00000242                                ;*** DDRT - Port T Data Direction Register; 0x00000242 ***
1032110309i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1032210310i         0000 0000   DDRT_DDRT0:         equ    0                                         ; Data Direction Port T Bit 0
1032310311i         0000 0001   DDRT_DDRT1:         equ    1                                         ; Data Direction Port T Bit 1
1032410312i         0000 0002   DDRT_DDRT2:         equ    2                                         ; Data Direction Port T Bit 2
1032510313i         0000 0003   DDRT_DDRT3:         equ    3                                         ; Data Direction Port T Bit 3
1032610314i         0000 0004   DDRT_DDRT4:         equ    4                                         ; Data Direction Port T Bit 4
1032710315i         0000 0005   DDRT_DDRT5:         equ    5                                         ; Data Direction Port T Bit 5
1032810316i         0000 0006   DDRT_DDRT6:         equ    6                                         ; Data Direction Port T Bit 6
1032910317i         0000 0007   DDRT_DDRT7:         equ    7                                         ; Data Direction Port T Bit 7
1033010318i                     ; bit position masks
1033110319i         0000 0001   mDDRT_DDRT0:        equ    %00000001
1033210320i         0000 0002   mDDRT_DDRT1:        equ    %00000010
1033310321i         0000 0004   mDDRT_DDRT2:        equ    %00000100
1033410322i         0000 0008   mDDRT_DDRT3:        equ    %00001000
1033510323i         0000 0010   mDDRT_DDRT4:        equ    %00010000
1033610324i         0000 0020   mDDRT_DDRT5:        equ    %00100000
1033710325i         0000 0040   mDDRT_DDRT6:        equ    %01000000
1033810326i         0000 0080   mDDRT_DDRT7:        equ    %10000000
1033910327i                     
1034010328i                     
1034110329i                     ;*** RDRT - Port T Reduced Drive Register; 0x00000243 ***
1034210330i         0000 0243   RDRT:               equ    $00000243                                ;*** RDRT - Port T Reduced Drive Register; 0x00000243 ***
1034310331i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1034410332i         0000 0000   RDRT_RDRT0:         equ    0                                         ; Reduced Drive Port T Bit 0
1034510333i         0000 0001   RDRT_RDRT1:         equ    1                                         ; Reduced Drive Port T Bit 1
1034610334i         0000 0002   RDRT_RDRT2:         equ    2                                         ; Reduced Drive Port T Bit 2
1034710335i         0000 0003   RDRT_RDRT3:         equ    3                                         ; Reduced Drive Port T Bit 3
1034810336i         0000 0004   RDRT_RDRT4:         equ    4                                         ; Reduced Drive Port T Bit 4
1034910337i         0000 0005   RDRT_RDRT5:         equ    5                                         ; Reduced Drive Port T Bit 5
1035010338i         0000 0006   RDRT_RDRT6:         equ    6                                         ; Reduced Drive Port T Bit 6
1035110339i         0000 0007   RDRT_RDRT7:         equ    7                                         ; Reduced Drive Port T Bit 7
1035210340i                     ; bit position masks
1035310341i         0000 0001   mRDRT_RDRT0:        equ    %00000001
1035410342i         0000 0002   mRDRT_RDRT1:        equ    %00000010
1035510343i         0000 0004   mRDRT_RDRT2:        equ    %00000100
1035610344i         0000 0008   mRDRT_RDRT3:        equ    %00001000
1035710345i         0000 0010   mRDRT_RDRT4:        equ    %00010000
1035810346i         0000 0020   mRDRT_RDRT5:        equ    %00100000
1035910347i         0000 0040   mRDRT_RDRT6:        equ    %01000000
1036010348i         0000 0080   mRDRT_RDRT7:        equ    %10000000
1036110349i                     
1036210350i                     
1036310351i                     ;*** PERT - Port T Pull Device Enable Register; 0x00000244 ***
1036410352i         0000 0244   PERT:               equ    $00000244                                ;*** PERT - Port T Pull Device Enable Register; 0x00000244 ***
1036510353i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1036610354i         0000 0000   PERT_PERT0:         equ    0                                         ; Pull Device Enable Port T Bit 0
1036710355i         0000 0001   PERT_PERT1:         equ    1                                         ; Pull Device Enable Port T Bit 1
1036810356i         0000 0002   PERT_PERT2:         equ    2                                         ; Pull Device Enable Port T Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1036910357i         0000 0003   PERT_PERT3:         equ    3                                         ; Pull Device Enable Port T Bit 3
1037010358i         0000 0004   PERT_PERT4:         equ    4                                         ; Pull Device Enable Port T Bit 4
1037110359i         0000 0005   PERT_PERT5:         equ    5                                         ; Pull Device Enable Port T Bit 5
1037210360i         0000 0006   PERT_PERT6:         equ    6                                         ; Pull Device Enable Port T Bit 6
1037310361i         0000 0007   PERT_PERT7:         equ    7                                         ; Pull Device Enable Port T Bit 7
1037410362i                     ; bit position masks
1037510363i         0000 0001   mPERT_PERT0:        equ    %00000001
1037610364i         0000 0002   mPERT_PERT1:        equ    %00000010
1037710365i         0000 0004   mPERT_PERT2:        equ    %00000100
1037810366i         0000 0008   mPERT_PERT3:        equ    %00001000
1037910367i         0000 0010   mPERT_PERT4:        equ    %00010000
1038010368i         0000 0020   mPERT_PERT5:        equ    %00100000
1038110369i         0000 0040   mPERT_PERT6:        equ    %01000000
1038210370i         0000 0080   mPERT_PERT7:        equ    %10000000
1038310371i                     
1038410372i                     
1038510373i                     ;*** PPST - Port T Polarity Select Register; 0x00000245 ***
1038610374i         0000 0245   PPST:               equ    $00000245                                ;*** PPST - Port T Polarity Select Register; 0x00000245 ***
1038710375i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1038810376i         0000 0000   PPST_PPST0:         equ    0                                         ; Pull Select Port T Bit 0
1038910377i         0000 0001   PPST_PPST1:         equ    1                                         ; Pull Select Port T Bit 1
1039010378i         0000 0002   PPST_PPST2:         equ    2                                         ; Pull Select Port T Bit 2
1039110379i         0000 0003   PPST_PPST3:         equ    3                                         ; Pull Select Port T Bit 3
1039210380i         0000 0004   PPST_PPST4:         equ    4                                         ; Pull Select Port T Bit 4
1039310381i         0000 0005   PPST_PPST5:         equ    5                                         ; Pull Select Port T Bit 5
1039410382i         0000 0006   PPST_PPST6:         equ    6                                         ; Pull Select Port T Bit 6
1039510383i         0000 0007   PPST_PPST7:         equ    7                                         ; Pull Select Port T Bit 7
1039610384i                     ; bit position masks
1039710385i         0000 0001   mPPST_PPST0:        equ    %00000001
1039810386i         0000 0002   mPPST_PPST1:        equ    %00000010
1039910387i         0000 0004   mPPST_PPST2:        equ    %00000100
1040010388i         0000 0008   mPPST_PPST3:        equ    %00001000
1040110389i         0000 0010   mPPST_PPST4:        equ    %00010000
1040210390i         0000 0020   mPPST_PPST5:        equ    %00100000
1040310391i         0000 0040   mPPST_PPST6:        equ    %01000000
1040410392i         0000 0080   mPPST_PPST7:        equ    %10000000
1040510393i                     
1040610394i                     
1040710395i                     ;*** PTS - Port S I/O Register; 0x00000248 ***
1040810396i         0000 0248   PTS:                equ    $00000248                                ;*** PTS - Port S I/O Register; 0x00000248 ***
1040910397i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1041010398i         0000 0000   PTS_PTS0:           equ    0                                         ; Port S Bit 0
1041110399i         0000 0001   PTS_PTS1:           equ    1                                         ; Port S Bit 1
1041210400i         0000 0002   PTS_PTS2:           equ    2                                         ; Port S Bit 2
1041310401i         0000 0003   PTS_PTS3:           equ    3                                         ; Port S Bit 3
1041410402i         0000 0004   PTS_PTS4:           equ    4                                         ; Port S Bit 4
1041510403i         0000 0005   PTS_PTS5:           equ    5                                         ; Port S Bit 5
1041610404i         0000 0006   PTS_PTS6:           equ    6                                         ; Port S Bit 6
1041710405i         0000 0007   PTS_PTS7:           equ    7                                         ; Port S Bit 7
1041810406i                     ; bit position masks
1041910407i         0000 0001   mPTS_PTS0:          equ    %00000001
1042010408i         0000 0002   mPTS_PTS1:          equ    %00000010
1042110409i         0000 0004   mPTS_PTS2:          equ    %00000100
1042210410i         0000 0008   mPTS_PTS3:          equ    %00001000
1042310411i         0000 0010   mPTS_PTS4:          equ    %00010000
1042410412i         0000 0020   mPTS_PTS5:          equ    %00100000
1042510413i         0000 0040   mPTS_PTS6:          equ    %01000000
1042610414i         0000 0080   mPTS_PTS7:          equ    %10000000
1042710415i                     
1042810416i                     
1042910417i                     ;*** PTIS - Port S Input Register; 0x00000249 ***
1043010418i         0000 0249   PTIS:               equ    $00000249                                ;*** PTIS - Port S Input Register; 0x00000249 ***
1043110419i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1043210420i         0000 0000   PTIS_PTIS0:         equ    0                                         ; Port S Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1043310421i         0000 0001   PTIS_PTIS1:         equ    1                                         ; Port S Bit 1
1043410422i         0000 0002   PTIS_PTIS2:         equ    2                                         ; Port S Bit 2
1043510423i         0000 0003   PTIS_PTIS3:         equ    3                                         ; Port S Bit 3
1043610424i         0000 0004   PTIS_PTIS4:         equ    4                                         ; Port S Bit 4
1043710425i         0000 0005   PTIS_PTIS5:         equ    5                                         ; Port S Bit 5
1043810426i         0000 0006   PTIS_PTIS6:         equ    6                                         ; Port S Bit 6
1043910427i         0000 0007   PTIS_PTIS7:         equ    7                                         ; Port S Bit 7
1044010428i                     ; bit position masks
1044110429i         0000 0001   mPTIS_PTIS0:        equ    %00000001
1044210430i         0000 0002   mPTIS_PTIS1:        equ    %00000010
1044310431i         0000 0004   mPTIS_PTIS2:        equ    %00000100
1044410432i         0000 0008   mPTIS_PTIS3:        equ    %00001000
1044510433i         0000 0010   mPTIS_PTIS4:        equ    %00010000
1044610434i         0000 0020   mPTIS_PTIS5:        equ    %00100000
1044710435i         0000 0040   mPTIS_PTIS6:        equ    %01000000
1044810436i         0000 0080   mPTIS_PTIS7:        equ    %10000000
1044910437i                     
1045010438i                     
1045110439i                     ;*** DDRS - Port S Data Direction Register; 0x0000024A ***
1045210440i         0000 024A   DDRS:               equ    $0000024A                                ;*** DDRS - Port S Data Direction Register; 0x0000024A ***
1045310441i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1045410442i         0000 0000   DDRS_DDRS0:         equ    0                                         ; Data Direction Port S Bit 0
1045510443i         0000 0001   DDRS_DDRS1:         equ    1                                         ; Data Direction Port S Bit 1
1045610444i         0000 0002   DDRS_DDRS2:         equ    2                                         ; Data Direction Port S Bit 2
1045710445i         0000 0003   DDRS_DDRS3:         equ    3                                         ; Data Direction Port S Bit 3
1045810446i         0000 0004   DDRS_DDRS4:         equ    4                                         ; Data Direction Port S Bit 4
1045910447i         0000 0005   DDRS_DDRS5:         equ    5                                         ; Data Direction Port S Bit 5
1046010448i         0000 0006   DDRS_DDRS6:         equ    6                                         ; Data Direction Port S Bit 6
1046110449i         0000 0007   DDRS_DDRS7:         equ    7                                         ; Data Direction Port S Bit 7
1046210450i                     ; bit position masks
1046310451i         0000 0001   mDDRS_DDRS0:        equ    %00000001
1046410452i         0000 0002   mDDRS_DDRS1:        equ    %00000010
1046510453i         0000 0004   mDDRS_DDRS2:        equ    %00000100
1046610454i         0000 0008   mDDRS_DDRS3:        equ    %00001000
1046710455i         0000 0010   mDDRS_DDRS4:        equ    %00010000
1046810456i         0000 0020   mDDRS_DDRS5:        equ    %00100000
1046910457i         0000 0040   mDDRS_DDRS6:        equ    %01000000
1047010458i         0000 0080   mDDRS_DDRS7:        equ    %10000000
1047110459i                     
1047210460i                     
1047310461i                     ;*** RDRS - Port S Reduced Drive Register; 0x0000024B ***
1047410462i         0000 024B   RDRS:               equ    $0000024B                                ;*** RDRS - Port S Reduced Drive Register; 0x0000024B ***
1047510463i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1047610464i         0000 0000   RDRS_RDRS0:         equ    0                                         ; Reduced Drive Port S Bit 0
1047710465i         0000 0001   RDRS_RDRS1:         equ    1                                         ; Reduced Drive Port S Bit 1
1047810466i         0000 0002   RDRS_RDRS2:         equ    2                                         ; Reduced Drive Port S Bit 2
1047910467i         0000 0003   RDRS_RDRS3:         equ    3                                         ; Reduced Drive Port S Bit 3
1048010468i         0000 0004   RDRS_RDRS4:         equ    4                                         ; Reduced Drive Port S Bit 4
1048110469i         0000 0005   RDRS_RDRS5:         equ    5                                         ; Reduced Drive Port S Bit 5
1048210470i         0000 0006   RDRS_RDRS6:         equ    6                                         ; Reduced Drive Port S Bit 6
1048310471i         0000 0007   RDRS_RDRS7:         equ    7                                         ; Reduced Drive Port S Bit 7
1048410472i                     ; bit position masks
1048510473i         0000 0001   mRDRS_RDRS0:        equ    %00000001
1048610474i         0000 0002   mRDRS_RDRS1:        equ    %00000010
1048710475i         0000 0004   mRDRS_RDRS2:        equ    %00000100
1048810476i         0000 0008   mRDRS_RDRS3:        equ    %00001000
1048910477i         0000 0010   mRDRS_RDRS4:        equ    %00010000
1049010478i         0000 0020   mRDRS_RDRS5:        equ    %00100000
1049110479i         0000 0040   mRDRS_RDRS6:        equ    %01000000
1049210480i         0000 0080   mRDRS_RDRS7:        equ    %10000000
1049310481i                     
1049410482i                     
1049510483i                     ;*** PERS - Port S Pull Device Enable Register; 0x0000024C ***
1049610484i         0000 024C   PERS:               equ    $0000024C                                ;*** PERS - Port S Pull Device Enable Register; 0x0000024C ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1049710485i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1049810486i         0000 0000   PERS_PERS0:         equ    0                                         ; Pull Device Enable Port S Bit 0
1049910487i         0000 0001   PERS_PERS1:         equ    1                                         ; Pull Device Enable Port S Bit 1
1050010488i         0000 0002   PERS_PERS2:         equ    2                                         ; Pull Device Enable Port S Bit 2
1050110489i         0000 0003   PERS_PERS3:         equ    3                                         ; Pull Device Enable Port S Bit 3
1050210490i         0000 0004   PERS_PERS4:         equ    4                                         ; Pull Device Enable Port S Bit 4
1050310491i         0000 0005   PERS_PERS5:         equ    5                                         ; Pull Device Enable Port S Bit 5
1050410492i         0000 0006   PERS_PERS6:         equ    6                                         ; Pull Device Enable Port S Bit 6
1050510493i         0000 0007   PERS_PERS7:         equ    7                                         ; Pull Device Enable Port S Bit 7
1050610494i                     ; bit position masks
1050710495i         0000 0001   mPERS_PERS0:        equ    %00000001
1050810496i         0000 0002   mPERS_PERS1:        equ    %00000010
1050910497i         0000 0004   mPERS_PERS2:        equ    %00000100
1051010498i         0000 0008   mPERS_PERS3:        equ    %00001000
1051110499i         0000 0010   mPERS_PERS4:        equ    %00010000
1051210500i         0000 0020   mPERS_PERS5:        equ    %00100000
1051310501i         0000 0040   mPERS_PERS6:        equ    %01000000
1051410502i         0000 0080   mPERS_PERS7:        equ    %10000000
1051510503i                     
1051610504i                     
1051710505i                     ;*** PPSS - Port S Polarity Select Register; 0x0000024D ***
1051810506i         0000 024D   PPSS:               equ    $0000024D                                ;*** PPSS - Port S Polarity Select Register; 0x0000024D ***
1051910507i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1052010508i         0000 0000   PPSS_PPSS0:         equ    0                                         ; Pull Select Port S Bit 0
1052110509i         0000 0001   PPSS_PPSS1:         equ    1                                         ; Pull Select Port S Bit 1
1052210510i         0000 0002   PPSS_PPSS2:         equ    2                                         ; Pull Select Port S Bit 2
1052310511i         0000 0003   PPSS_PPSS3:         equ    3                                         ; Pull Select Port S Bit 3
1052410512i         0000 0004   PPSS_PPSS4:         equ    4                                         ; Pull Select Port S Bit 4
1052510513i         0000 0005   PPSS_PPSS5:         equ    5                                         ; Pull Select Port S Bit 5
1052610514i         0000 0006   PPSS_PPSS6:         equ    6                                         ; Pull Select Port S Bit 6
1052710515i         0000 0007   PPSS_PPSS7:         equ    7                                         ; Pull Select Port S Bit 7
1052810516i                     ; bit position masks
1052910517i         0000 0001   mPPSS_PPSS0:        equ    %00000001
1053010518i         0000 0002   mPPSS_PPSS1:        equ    %00000010
1053110519i         0000 0004   mPPSS_PPSS2:        equ    %00000100
1053210520i         0000 0008   mPPSS_PPSS3:        equ    %00001000
1053310521i         0000 0010   mPPSS_PPSS4:        equ    %00010000
1053410522i         0000 0020   mPPSS_PPSS5:        equ    %00100000
1053510523i         0000 0040   mPPSS_PPSS6:        equ    %01000000
1053610524i         0000 0080   mPPSS_PPSS7:        equ    %10000000
1053710525i                     
1053810526i                     
1053910527i                     ;*** WOMS - Port S Wired-Or Mode Register; 0x0000024E ***
1054010528i         0000 024E   WOMS:               equ    $0000024E                                ;*** WOMS - Port S Wired-Or Mode Register; 0x0000024E ***
1054110529i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1054210530i         0000 0000   WOMS_WOMS0:         equ    0                                         ; Wired-Or Mode Port S Bit 0
1054310531i         0000 0001   WOMS_WOMS1:         equ    1                                         ; Wired-Or Mode Port S Bit 1
1054410532i         0000 0002   WOMS_WOMS2:         equ    2                                         ; Wired-Or Mode Port S Bit 2
1054510533i         0000 0003   WOMS_WOMS3:         equ    3                                         ; Wired-Or Mode Port S Bit 3
1054610534i         0000 0004   WOMS_WOMS4:         equ    4                                         ; Wired-Or Mode Port S Bit 4
1054710535i         0000 0005   WOMS_WOMS5:         equ    5                                         ; Wired-Or Mode Port S Bit 5
1054810536i         0000 0006   WOMS_WOMS6:         equ    6                                         ; Wired-Or Mode Port S Bit 6
1054910537i         0000 0007   WOMS_WOMS7:         equ    7                                         ; Wired-Or Mode Port S Bit 7
1055010538i                     ; bit position masks
1055110539i         0000 0001   mWOMS_WOMS0:        equ    %00000001
1055210540i         0000 0002   mWOMS_WOMS1:        equ    %00000010
1055310541i         0000 0004   mWOMS_WOMS2:        equ    %00000100
1055410542i         0000 0008   mWOMS_WOMS3:        equ    %00001000
1055510543i         0000 0010   mWOMS_WOMS4:        equ    %00010000
1055610544i         0000 0020   mWOMS_WOMS5:        equ    %00100000
1055710545i         0000 0040   mWOMS_WOMS6:        equ    %01000000
1055810546i         0000 0080   mWOMS_WOMS7:        equ    %10000000
1055910547i                     
1056010548i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1056110549i                     ;*** PTM - Port M I/O Register; 0x00000250 ***
1056210550i         0000 0250   PTM:                equ    $00000250                                ;*** PTM - Port M I/O Register; 0x00000250 ***
1056310551i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1056410552i         0000 0000   PTM_PTM0:           equ    0                                         ; Port M Bit 0
1056510553i         0000 0001   PTM_PTM1:           equ    1                                         ; Port M Bit 1
1056610554i         0000 0002   PTM_PTM2:           equ    2                                         ; Port M Bit 2
1056710555i         0000 0003   PTM_PTM3:           equ    3                                         ; Port M Bit 3
1056810556i         0000 0004   PTM_PTM4:           equ    4                                         ; Port M Bit 4
1056910557i         0000 0005   PTM_PTM5:           equ    5                                         ; Port M Bit 5
1057010558i         0000 0006   PTM_PTM6:           equ    6                                         ; Port M Bit 6
1057110559i         0000 0007   PTM_PTM7:           equ    7                                         ; Port M Bit 7
1057210560i                     ; bit position masks
1057310561i         0000 0001   mPTM_PTM0:          equ    %00000001
1057410562i         0000 0002   mPTM_PTM1:          equ    %00000010
1057510563i         0000 0004   mPTM_PTM2:          equ    %00000100
1057610564i         0000 0008   mPTM_PTM3:          equ    %00001000
1057710565i         0000 0010   mPTM_PTM4:          equ    %00010000
1057810566i         0000 0020   mPTM_PTM5:          equ    %00100000
1057910567i         0000 0040   mPTM_PTM6:          equ    %01000000
1058010568i         0000 0080   mPTM_PTM7:          equ    %10000000
1058110569i                     
1058210570i                     
1058310571i                     ;*** PTIM - Port M Input Register; 0x00000251 ***
1058410572i         0000 0251   PTIM:               equ    $00000251                                ;*** PTIM - Port M Input Register; 0x00000251 ***
1058510573i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1058610574i         0000 0000   PTIM_PTIM0:         equ    0                                         ; Port M Bit 0
1058710575i         0000 0001   PTIM_PTIM1:         equ    1                                         ; Port M Bit 1
1058810576i         0000 0002   PTIM_PTIM2:         equ    2                                         ; Port M Bit 2
1058910577i         0000 0003   PTIM_PTIM3:         equ    3                                         ; Port M Bit 3
1059010578i         0000 0004   PTIM_PTIM4:         equ    4                                         ; Port M Bit 4
1059110579i         0000 0005   PTIM_PTIM5:         equ    5                                         ; Port M Bit 5
1059210580i         0000 0006   PTIM_PTIM6:         equ    6                                         ; Port M Bit 6
1059310581i         0000 0007   PTIM_PTIM7:         equ    7                                         ; Port M Bit 7
1059410582i                     ; bit position masks
1059510583i         0000 0001   mPTIM_PTIM0:        equ    %00000001
1059610584i         0000 0002   mPTIM_PTIM1:        equ    %00000010
1059710585i         0000 0004   mPTIM_PTIM2:        equ    %00000100
1059810586i         0000 0008   mPTIM_PTIM3:        equ    %00001000
1059910587i         0000 0010   mPTIM_PTIM4:        equ    %00010000
1060010588i         0000 0020   mPTIM_PTIM5:        equ    %00100000
1060110589i         0000 0040   mPTIM_PTIM6:        equ    %01000000
1060210590i         0000 0080   mPTIM_PTIM7:        equ    %10000000
1060310591i                     
1060410592i                     
1060510593i                     ;*** DDRM - Port M Data Direction Register; 0x00000252 ***
1060610594i         0000 0252   DDRM:               equ    $00000252                                ;*** DDRM - Port M Data Direction Register; 0x00000252 ***
1060710595i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1060810596i         0000 0000   DDRM_DDRM0:         equ    0                                         ; Data Direction Port M Bit 0
1060910597i         0000 0001   DDRM_DDRM1:         equ    1                                         ; Data Direction Port M Bit 1
1061010598i         0000 0002   DDRM_DDRM2:         equ    2                                         ; Data Direction Port M Bit 2
1061110599i         0000 0003   DDRM_DDRM3:         equ    3                                         ; Data Direction Port M Bit 3
1061210600i         0000 0004   DDRM_DDRM4:         equ    4                                         ; Data Direction Port M Bit 4
1061310601i         0000 0005   DDRM_DDRM5:         equ    5                                         ; Data Direction Port M Bit 5
1061410602i         0000 0006   DDRM_DDRM6:         equ    6                                         ; Data Direction Port M Bit 6
1061510603i         0000 0007   DDRM_DDRM7:         equ    7                                         ; Data Direction Port M Bit 7
1061610604i                     ; bit position masks
1061710605i         0000 0001   mDDRM_DDRM0:        equ    %00000001
1061810606i         0000 0002   mDDRM_DDRM1:        equ    %00000010
1061910607i         0000 0004   mDDRM_DDRM2:        equ    %00000100
1062010608i         0000 0008   mDDRM_DDRM3:        equ    %00001000
1062110609i         0000 0010   mDDRM_DDRM4:        equ    %00010000
1062210610i         0000 0020   mDDRM_DDRM5:        equ    %00100000
1062310611i         0000 0040   mDDRM_DDRM6:        equ    %01000000
1062410612i         0000 0080   mDDRM_DDRM7:        equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1062510613i                     
1062610614i                     
1062710615i                     ;*** RDRM - Port M Reduced Drive Register; 0x00000253 ***
1062810616i         0000 0253   RDRM:               equ    $00000253                                ;*** RDRM - Port M Reduced Drive Register; 0x00000253 ***
1062910617i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1063010618i         0000 0000   RDRM_RDRM0:         equ    0                                         ; Reduced Drive Port M Bit 0
1063110619i         0000 0001   RDRM_RDRM1:         equ    1                                         ; Reduced Drive Port M Bit 1
1063210620i         0000 0002   RDRM_RDRM2:         equ    2                                         ; Reduced Drive Port M Bit 2
1063310621i         0000 0003   RDRM_RDRM3:         equ    3                                         ; Reduced Drive Port M Bit 3
1063410622i         0000 0004   RDRM_RDRM4:         equ    4                                         ; Reduced Drive Port M Bit 4
1063510623i         0000 0005   RDRM_RDRM5:         equ    5                                         ; Reduced Drive Port M Bit 5
1063610624i         0000 0006   RDRM_RDRM6:         equ    6                                         ; Reduced Drive Port M Bit 6
1063710625i         0000 0007   RDRM_RDRM7:         equ    7                                         ; Reduced Drive Port M Bit 7
1063810626i                     ; bit position masks
1063910627i         0000 0001   mRDRM_RDRM0:        equ    %00000001
1064010628i         0000 0002   mRDRM_RDRM1:        equ    %00000010
1064110629i         0000 0004   mRDRM_RDRM2:        equ    %00000100
1064210630i         0000 0008   mRDRM_RDRM3:        equ    %00001000
1064310631i         0000 0010   mRDRM_RDRM4:        equ    %00010000
1064410632i         0000 0020   mRDRM_RDRM5:        equ    %00100000
1064510633i         0000 0040   mRDRM_RDRM6:        equ    %01000000
1064610634i         0000 0080   mRDRM_RDRM7:        equ    %10000000
1064710635i                     
1064810636i                     
1064910637i                     ;*** PERM - Port M Pull Device Enable Register; 0x00000254 ***
1065010638i         0000 0254   PERM:               equ    $00000254                                ;*** PERM - Port M Pull Device Enable Register; 0x00000254 ***
1065110639i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1065210640i         0000 0000   PERM_PERM0:         equ    0                                         ; Pull Device Enable Port M Bit 0
1065310641i         0000 0001   PERM_PERM1:         equ    1                                         ; Pull Device Enable Port M Bit 1
1065410642i         0000 0002   PERM_PERM2:         equ    2                                         ; Pull Device Enable Port M Bit 2
1065510643i         0000 0003   PERM_PERM3:         equ    3                                         ; Pull Device Enable Port M Bit 3
1065610644i         0000 0004   PERM_PERM4:         equ    4                                         ; Pull Device Enable Port M Bit 4
1065710645i         0000 0005   PERM_PERM5:         equ    5                                         ; Pull Device Enable Port M Bit 5
1065810646i         0000 0006   PERM_PERM6:         equ    6                                         ; Pull Device Enable Port M Bit 6
1065910647i         0000 0007   PERM_PERM7:         equ    7                                         ; Pull Device Enable Port M Bit 7
1066010648i                     ; bit position masks
1066110649i         0000 0001   mPERM_PERM0:        equ    %00000001
1066210650i         0000 0002   mPERM_PERM1:        equ    %00000010
1066310651i         0000 0004   mPERM_PERM2:        equ    %00000100
1066410652i         0000 0008   mPERM_PERM3:        equ    %00001000
1066510653i         0000 0010   mPERM_PERM4:        equ    %00010000
1066610654i         0000 0020   mPERM_PERM5:        equ    %00100000
1066710655i         0000 0040   mPERM_PERM6:        equ    %01000000
1066810656i         0000 0080   mPERM_PERM7:        equ    %10000000
1066910657i                     
1067010658i                     
1067110659i                     ;*** PPSM - Port M Polarity Select Register; 0x00000255 ***
1067210660i         0000 0255   PPSM:               equ    $00000255                                ;*** PPSM - Port M Polarity Select Register; 0x00000255 ***
1067310661i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1067410662i         0000 0000   PPSM_PPSM0:         equ    0                                         ; Pull Select Port M Bit 0
1067510663i         0000 0001   PPSM_PPSM1:         equ    1                                         ; Pull Select Port M Bit 1
1067610664i         0000 0002   PPSM_PPSM2:         equ    2                                         ; Pull Select Port M Bit 2
1067710665i         0000 0003   PPSM_PPSM3:         equ    3                                         ; Pull Select Port M Bit 3
1067810666i         0000 0004   PPSM_PPSM4:         equ    4                                         ; Pull Select Port M Bit 4
1067910667i         0000 0005   PPSM_PPSM5:         equ    5                                         ; Pull Select Port M Bit 5
1068010668i         0000 0006   PPSM_PPSM6:         equ    6                                         ; Pull Select Port M Bit 6
1068110669i         0000 0007   PPSM_PPSM7:         equ    7                                         ; Pull Select Port M Bit 7
1068210670i                     ; bit position masks
1068310671i         0000 0001   mPPSM_PPSM0:        equ    %00000001
1068410672i         0000 0002   mPPSM_PPSM1:        equ    %00000010
1068510673i         0000 0004   mPPSM_PPSM2:        equ    %00000100
1068610674i         0000 0008   mPPSM_PPSM3:        equ    %00001000
1068710675i         0000 0010   mPPSM_PPSM4:        equ    %00010000
1068810676i         0000 0020   mPPSM_PPSM5:        equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1068910677i         0000 0040   mPPSM_PPSM6:        equ    %01000000
1069010678i         0000 0080   mPPSM_PPSM7:        equ    %10000000
1069110679i                     
1069210680i                     
1069310681i                     ;*** WOMM - Port M Wired-Or Mode Register; 0x00000256 ***
1069410682i         0000 0256   WOMM:               equ    $00000256                                ;*** WOMM - Port M Wired-Or Mode Register; 0x00000256 ***
1069510683i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1069610684i         0000 0000   WOMM_WOMM0:         equ    0                                         ; Wired-Or Mode Port M Bit 0
1069710685i         0000 0001   WOMM_WOMM1:         equ    1                                         ; Wired-Or Mode Port M Bit 1
1069810686i         0000 0002   WOMM_WOMM2:         equ    2                                         ; Wired-Or Mode Port M Bit 2
1069910687i         0000 0003   WOMM_WOMM3:         equ    3                                         ; Wired-Or Mode Port M Bit 3
1070010688i         0000 0004   WOMM_WOMM4:         equ    4                                         ; Wired-Or Mode Port M Bit 4
1070110689i         0000 0005   WOMM_WOMM5:         equ    5                                         ; Wired-Or Mode Port M Bit 5
1070210690i         0000 0006   WOMM_WOMM6:         equ    6                                         ; Wired-Or Mode Port M Bit 6
1070310691i         0000 0007   WOMM_WOMM7:         equ    7                                         ; Wired-Or Mode Port M Bit 7
1070410692i                     ; bit position masks
1070510693i         0000 0001   mWOMM_WOMM0:        equ    %00000001
1070610694i         0000 0002   mWOMM_WOMM1:        equ    %00000010
1070710695i         0000 0004   mWOMM_WOMM2:        equ    %00000100
1070810696i         0000 0008   mWOMM_WOMM3:        equ    %00001000
1070910697i         0000 0010   mWOMM_WOMM4:        equ    %00010000
1071010698i         0000 0020   mWOMM_WOMM5:        equ    %00100000
1071110699i         0000 0040   mWOMM_WOMM6:        equ    %01000000
1071210700i         0000 0080   mWOMM_WOMM7:        equ    %10000000
1071310701i                     
1071410702i                     
1071510703i                     ;*** MODRR - Module Routing Register; 0x00000257 ***
1071610704i         0000 0257   MODRR:              equ    $00000257                                ;*** MODRR - Module Routing Register; 0x00000257 ***
1071710705i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1071810706i         0000 0000   MODRR_MODRR0:       equ    0                                         ; CAN0 Routing Bit 0
1071910707i         0000 0001   MODRR_MODRR1:       equ    1                                         ; CAN0 Routing Bit 1
1072010708i         0000 0002   MODRR_MODRR2:       equ    2                                         ; CAN4 Routing Bit 0
1072110709i         0000 0003   MODRR_MODRR3:       equ    3                                         ; CAN4 Routing Bit 1
1072210710i         0000 0004   MODRR_MODRR4:       equ    4                                         ; SPI0 Routing
1072310711i         0000 0005   MODRR_MODRR5:       equ    5                                         ; SPI1 Routing
1072410712i         0000 0006   MODRR_MODRR6:       equ    6                                         ; SPI2 Routing
1072510713i                     ; bit position masks
1072610714i         0000 0001   mMODRR_MODRR0:      equ    %00000001
1072710715i         0000 0002   mMODRR_MODRR1:      equ    %00000010
1072810716i         0000 0004   mMODRR_MODRR2:      equ    %00000100
1072910717i         0000 0008   mMODRR_MODRR3:      equ    %00001000
1073010718i         0000 0010   mMODRR_MODRR4:      equ    %00010000
1073110719i         0000 0020   mMODRR_MODRR5:      equ    %00100000
1073210720i         0000 0040   mMODRR_MODRR6:      equ    %01000000
1073310721i                     
1073410722i                     
1073510723i                     ;*** PTP - Port P I/O Register; 0x00000258 ***
1073610724i         0000 0258   PTP:                equ    $00000258                                ;*** PTP - Port P I/O Register; 0x00000258 ***
1073710725i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1073810726i         0000 0000   PTP_PTP0:           equ    0                                         ; Port P Bit 0
1073910727i         0000 0001   PTP_PTP1:           equ    1                                         ; Port P Bit 1
1074010728i         0000 0002   PTP_PTP2:           equ    2                                         ; Port P Bit 2
1074110729i         0000 0003   PTP_PTP3:           equ    3                                         ; Port P Bit 3
1074210730i         0000 0004   PTP_PTP4:           equ    4                                         ; Port P Bit 4
1074310731i         0000 0005   PTP_PTP5:           equ    5                                         ; Port P Bit 5
1074410732i         0000 0006   PTP_PTP6:           equ    6                                         ; Port P Bit 6
1074510733i         0000 0007   PTP_PTP7:           equ    7                                         ; Port P Bit 7
1074610734i                     ; bit position masks
1074710735i         0000 0001   mPTP_PTP0:          equ    %00000001
1074810736i         0000 0002   mPTP_PTP1:          equ    %00000010
1074910737i         0000 0004   mPTP_PTP2:          equ    %00000100
1075010738i         0000 0008   mPTP_PTP3:          equ    %00001000
1075110739i         0000 0010   mPTP_PTP4:          equ    %00010000
1075210740i         0000 0020   mPTP_PTP5:          equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1075310741i         0000 0040   mPTP_PTP6:          equ    %01000000
1075410742i         0000 0080   mPTP_PTP7:          equ    %10000000
1075510743i                     
1075610744i                     
1075710745i                     ;*** PTIP - Port P Input Register; 0x00000259 ***
1075810746i         0000 0259   PTIP:               equ    $00000259                                ;*** PTIP - Port P Input Register; 0x00000259 ***
1075910747i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1076010748i         0000 0000   PTIP_PTIP0:         equ    0                                         ; Port P Bit 0
1076110749i         0000 0001   PTIP_PTIP1:         equ    1                                         ; Port P Bit 1
1076210750i         0000 0002   PTIP_PTIP2:         equ    2                                         ; Port P Bit 2
1076310751i         0000 0003   PTIP_PTIP3:         equ    3                                         ; Port P Bit 3
1076410752i         0000 0004   PTIP_PTIP4:         equ    4                                         ; Port P Bit 4
1076510753i         0000 0005   PTIP_PTIP5:         equ    5                                         ; Port P Bit 5
1076610754i         0000 0006   PTIP_PTIP6:         equ    6                                         ; Port P Bit 6
1076710755i         0000 0007   PTIP_PTIP7:         equ    7                                         ; Port P Bit 7
1076810756i                     ; bit position masks
1076910757i         0000 0001   mPTIP_PTIP0:        equ    %00000001
1077010758i         0000 0002   mPTIP_PTIP1:        equ    %00000010
1077110759i         0000 0004   mPTIP_PTIP2:        equ    %00000100
1077210760i         0000 0008   mPTIP_PTIP3:        equ    %00001000
1077310761i         0000 0010   mPTIP_PTIP4:        equ    %00010000
1077410762i         0000 0020   mPTIP_PTIP5:        equ    %00100000
1077510763i         0000 0040   mPTIP_PTIP6:        equ    %01000000
1077610764i         0000 0080   mPTIP_PTIP7:        equ    %10000000
1077710765i                     
1077810766i                     
1077910767i                     ;*** DDRP - Port P Data Direction Register; 0x0000025A ***
1078010768i         0000 025A   DDRP:               equ    $0000025A                                ;*** DDRP - Port P Data Direction Register; 0x0000025A ***
1078110769i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1078210770i         0000 0000   DDRP_DDRP0:         equ    0                                         ; Data Direction Port P Bit 0
1078310771i         0000 0001   DDRP_DDRP1:         equ    1                                         ; Data Direction Port P Bit 1
1078410772i         0000 0002   DDRP_DDRP2:         equ    2                                         ; Data Direction Port P Bit 2
1078510773i         0000 0003   DDRP_DDRP3:         equ    3                                         ; Data Direction Port P Bit 3
1078610774i         0000 0004   DDRP_DDRP4:         equ    4                                         ; Data Direction Port P Bit 4
1078710775i         0000 0005   DDRP_DDRP5:         equ    5                                         ; Data Direction Port P Bit 5
1078810776i         0000 0006   DDRP_DDRP6:         equ    6                                         ; Data Direction Port P Bit 6
1078910777i         0000 0007   DDRP_DDRP7:         equ    7                                         ; Data Direction Port P Bit 7
1079010778i                     ; bit position masks
1079110779i         0000 0001   mDDRP_DDRP0:        equ    %00000001
1079210780i         0000 0002   mDDRP_DDRP1:        equ    %00000010
1079310781i         0000 0004   mDDRP_DDRP2:        equ    %00000100
1079410782i         0000 0008   mDDRP_DDRP3:        equ    %00001000
1079510783i         0000 0010   mDDRP_DDRP4:        equ    %00010000
1079610784i         0000 0020   mDDRP_DDRP5:        equ    %00100000
1079710785i         0000 0040   mDDRP_DDRP6:        equ    %01000000
1079810786i         0000 0080   mDDRP_DDRP7:        equ    %10000000
1079910787i                     
1080010788i                     
1080110789i                     ;*** RDRP - Port P Reduced Drive Register; 0x0000025B ***
1080210790i         0000 025B   RDRP:               equ    $0000025B                                ;*** RDRP - Port P Reduced Drive Register; 0x0000025B ***
1080310791i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1080410792i         0000 0000   RDRP_RDRP0:         equ    0                                         ; Reduced Drive Port P Bit 0
1080510793i         0000 0001   RDRP_RDRP1:         equ    1                                         ; Reduced Drive Port P Bit 1
1080610794i         0000 0002   RDRP_RDRP2:         equ    2                                         ; Reduced Drive Port P Bit 2
1080710795i         0000 0003   RDRP_RDRP3:         equ    3                                         ; Reduced Drive Port P Bit 3
1080810796i         0000 0004   RDRP_RDRP4:         equ    4                                         ; Reduced Drive Port P Bit 4
1080910797i         0000 0005   RDRP_RDRP5:         equ    5                                         ; Reduced Drive Port P Bit 5
1081010798i         0000 0006   RDRP_RDRP6:         equ    6                                         ; Reduced Drive Port P Bit 6
1081110799i         0000 0007   RDRP_RDRP7:         equ    7                                         ; Reduced Drive Port P Bit 7
1081210800i                     ; bit position masks
1081310801i         0000 0001   mRDRP_RDRP0:        equ    %00000001
1081410802i         0000 0002   mRDRP_RDRP1:        equ    %00000010
1081510803i         0000 0004   mRDRP_RDRP2:        equ    %00000100
1081610804i         0000 0008   mRDRP_RDRP3:        equ    %00001000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1081710805i         0000 0010   mRDRP_RDRP4:        equ    %00010000
1081810806i         0000 0020   mRDRP_RDRP5:        equ    %00100000
1081910807i         0000 0040   mRDRP_RDRP6:        equ    %01000000
1082010808i         0000 0080   mRDRP_RDRP7:        equ    %10000000
1082110809i                     
1082210810i                     
1082310811i                     ;*** PERP - Port P Pull Device Enable Register; 0x0000025C ***
1082410812i         0000 025C   PERP:               equ    $0000025C                                ;*** PERP - Port P Pull Device Enable Register; 0x0000025C ***
1082510813i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1082610814i         0000 0000   PERP_PERP0:         equ    0                                         ; Pull Device Enable Port P Bit 0
1082710815i         0000 0001   PERP_PERP1:         equ    1                                         ; Pull Device Enable Port P Bit 1
1082810816i         0000 0002   PERP_PERP2:         equ    2                                         ; Pull Device Enable Port P Bit 2
1082910817i         0000 0003   PERP_PERP3:         equ    3                                         ; Pull Device Enable Port P Bit 3
1083010818i         0000 0004   PERP_PERP4:         equ    4                                         ; Pull Device Enable Port P Bit 4
1083110819i         0000 0005   PERP_PERP5:         equ    5                                         ; Pull Device Enable Port P Bit 5
1083210820i         0000 0006   PERP_PERP6:         equ    6                                         ; Pull Device Enable Port P Bit 6
1083310821i         0000 0007   PERP_PERP7:         equ    7                                         ; Pull Device Enable Port P Bit 7
1083410822i                     ; bit position masks
1083510823i         0000 0001   mPERP_PERP0:        equ    %00000001
1083610824i         0000 0002   mPERP_PERP1:        equ    %00000010
1083710825i         0000 0004   mPERP_PERP2:        equ    %00000100
1083810826i         0000 0008   mPERP_PERP3:        equ    %00001000
1083910827i         0000 0010   mPERP_PERP4:        equ    %00010000
1084010828i         0000 0020   mPERP_PERP5:        equ    %00100000
1084110829i         0000 0040   mPERP_PERP6:        equ    %01000000
1084210830i         0000 0080   mPERP_PERP7:        equ    %10000000
1084310831i                     
1084410832i                     
1084510833i                     ;*** PPSP - Port P Polarity Select Register; 0x0000025D ***
1084610834i         0000 025D   PPSP:               equ    $0000025D                                ;*** PPSP - Port P Polarity Select Register; 0x0000025D ***
1084710835i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1084810836i         0000 0000   PPSP_PPSP0:         equ    0                                         ; Pull Select Port P Bit 0
1084910837i         0000 0001   PPSP_PPSP1:         equ    1                                         ; Pull Select Port P Bit 1
1085010838i         0000 0002   PPSP_PPSP2:         equ    2                                         ; Pull Select Port P Bit 2
1085110839i         0000 0003   PPSP_PPSP3:         equ    3                                         ; Pull Select Port P Bit 3
1085210840i         0000 0004   PPSP_PPSP4:         equ    4                                         ; Pull Select Port P Bit 4
1085310841i         0000 0005   PPSP_PPSP5:         equ    5                                         ; Pull Select Port P Bit 5
1085410842i         0000 0006   PPSP_PPSP6:         equ    6                                         ; Pull Select Port P Bit 6
1085510843i         0000 0007   PPSP_PPSP7:         equ    7                                         ; Pull Select Port P Bit 7
1085610844i                     ; bit position masks
1085710845i         0000 0001   mPPSP_PPSP0:        equ    %00000001
1085810846i         0000 0002   mPPSP_PPSP1:        equ    %00000010
1085910847i         0000 0004   mPPSP_PPSP2:        equ    %00000100
1086010848i         0000 0008   mPPSP_PPSP3:        equ    %00001000
1086110849i         0000 0010   mPPSP_PPSP4:        equ    %00010000
1086210850i         0000 0020   mPPSP_PPSP5:        equ    %00100000
1086310851i         0000 0040   mPPSP_PPSP6:        equ    %01000000
1086410852i         0000 0080   mPPSP_PPSP7:        equ    %10000000
1086510853i                     
1086610854i                     
1086710855i                     ;*** PIEP - Port P Interrupt Enable Register; 0x0000025E ***
1086810856i         0000 025E   PIEP:               equ    $0000025E                                ;*** PIEP - Port P Interrupt Enable Register; 0x0000025E ***
1086910857i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1087010858i         0000 0000   PIEP_PIEP0:         equ    0                                         ; Interrupt Enable Port P Bit 0
1087110859i         0000 0001   PIEP_PIEP1:         equ    1                                         ; Interrupt Enable Port P Bit 1
1087210860i         0000 0002   PIEP_PIEP2:         equ    2                                         ; Interrupt Enable Port P Bit 2
1087310861i         0000 0003   PIEP_PIEP3:         equ    3                                         ; Interrupt Enable Port P Bit 3
1087410862i         0000 0004   PIEP_PIEP4:         equ    4                                         ; Interrupt Enable Port P Bit 4
1087510863i         0000 0005   PIEP_PIEP5:         equ    5                                         ; Interrupt Enable Port P Bit 5
1087610864i         0000 0006   PIEP_PIEP6:         equ    6                                         ; Interrupt Enable Port P Bit 6
1087710865i         0000 0007   PIEP_PIEP7:         equ    7                                         ; Interrupt Enable Port P Bit 7
1087810866i                     ; bit position masks
1087910867i         0000 0001   mPIEP_PIEP0:        equ    %00000001
1088010868i         0000 0002   mPIEP_PIEP1:        equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1088110869i         0000 0004   mPIEP_PIEP2:        equ    %00000100
1088210870i         0000 0008   mPIEP_PIEP3:        equ    %00001000
1088310871i         0000 0010   mPIEP_PIEP4:        equ    %00010000
1088410872i         0000 0020   mPIEP_PIEP5:        equ    %00100000
1088510873i         0000 0040   mPIEP_PIEP6:        equ    %01000000
1088610874i         0000 0080   mPIEP_PIEP7:        equ    %10000000
1088710875i                     
1088810876i                     
1088910877i                     ;*** PIFP - Port P Interrupt Flag Register; 0x0000025F ***
1089010878i         0000 025F   PIFP:               equ    $0000025F                                ;*** PIFP - Port P Interrupt Flag Register; 0x0000025F ***
1089110879i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1089210880i         0000 0000   PIFP_PIFP0:         equ    0                                         ; Interrupt Flags Port P Bit 0
1089310881i         0000 0001   PIFP_PIFP1:         equ    1                                         ; Interrupt Flags Port P Bit 1
1089410882i         0000 0002   PIFP_PIFP2:         equ    2                                         ; Interrupt Flags Port P Bit 2
1089510883i         0000 0003   PIFP_PIFP3:         equ    3                                         ; Interrupt Flags Port P Bit 3
1089610884i         0000 0004   PIFP_PIFP4:         equ    4                                         ; Interrupt Flags Port P Bit 4
1089710885i         0000 0005   PIFP_PIFP5:         equ    5                                         ; Interrupt Flags Port P Bit 5
1089810886i         0000 0006   PIFP_PIFP6:         equ    6                                         ; Interrupt Flags Port P Bit 6
1089910887i         0000 0007   PIFP_PIFP7:         equ    7                                         ; Interrupt Flags Port P Bit 7
1090010888i                     ; bit position masks
1090110889i         0000 0001   mPIFP_PIFP0:        equ    %00000001
1090210890i         0000 0002   mPIFP_PIFP1:        equ    %00000010
1090310891i         0000 0004   mPIFP_PIFP2:        equ    %00000100
1090410892i         0000 0008   mPIFP_PIFP3:        equ    %00001000
1090510893i         0000 0010   mPIFP_PIFP4:        equ    %00010000
1090610894i         0000 0020   mPIFP_PIFP5:        equ    %00100000
1090710895i         0000 0040   mPIFP_PIFP6:        equ    %01000000
1090810896i         0000 0080   mPIFP_PIFP7:        equ    %10000000
1090910897i                     
1091010898i                     
1091110899i                     ;*** PTH - Port H I/O Register; 0x00000260 ***
1091210900i         0000 0260   PTH:                equ    $00000260                                ;*** PTH - Port H I/O Register; 0x00000260 ***
1091310901i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1091410902i         0000 0000   PTH_PTH0:           equ    0                                         ; Port H Bit 0
1091510903i         0000 0001   PTH_PTH1:           equ    1                                         ; Port H Bit 1
1091610904i         0000 0002   PTH_PTH2:           equ    2                                         ; Port H Bit 2
1091710905i         0000 0003   PTH_PTH3:           equ    3                                         ; Port H Bit 3
1091810906i         0000 0004   PTH_PTH4:           equ    4                                         ; Port H Bit 4
1091910907i         0000 0005   PTH_PTH5:           equ    5                                         ; Port H Bit 5
1092010908i         0000 0006   PTH_PTH6:           equ    6                                         ; Port H Bit 6
1092110909i         0000 0007   PTH_PTH7:           equ    7                                         ; Port H Bit 7
1092210910i                     ; bit position masks
1092310911i         0000 0001   mPTH_PTH0:          equ    %00000001
1092410912i         0000 0002   mPTH_PTH1:          equ    %00000010
1092510913i         0000 0004   mPTH_PTH2:          equ    %00000100
1092610914i         0000 0008   mPTH_PTH3:          equ    %00001000
1092710915i         0000 0010   mPTH_PTH4:          equ    %00010000
1092810916i         0000 0020   mPTH_PTH5:          equ    %00100000
1092910917i         0000 0040   mPTH_PTH6:          equ    %01000000
1093010918i         0000 0080   mPTH_PTH7:          equ    %10000000
1093110919i                     
1093210920i                     
1093310921i                     ;*** PTIH - Port H Input Register; 0x00000261 ***
1093410922i         0000 0261   PTIH:               equ    $00000261                                ;*** PTIH - Port H Input Register; 0x00000261 ***
1093510923i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1093610924i         0000 0000   PTIH_PTIH0:         equ    0                                         ; Port H Bit 0
1093710925i         0000 0001   PTIH_PTIH1:         equ    1                                         ; Port H Bit 1
1093810926i         0000 0002   PTIH_PTIH2:         equ    2                                         ; Port H Bit 2
1093910927i         0000 0003   PTIH_PTIH3:         equ    3                                         ; Port H Bit 3
1094010928i         0000 0004   PTIH_PTIH4:         equ    4                                         ; Port H Bit 4
1094110929i         0000 0005   PTIH_PTIH5:         equ    5                                         ; Port H Bit 5
1094210930i         0000 0006   PTIH_PTIH6:         equ    6                                         ; Port H Bit 6
1094310931i         0000 0007   PTIH_PTIH7:         equ    7                                         ; Port H Bit 7
1094410932i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1094510933i         0000 0001   mPTIH_PTIH0:        equ    %00000001
1094610934i         0000 0002   mPTIH_PTIH1:        equ    %00000010
1094710935i         0000 0004   mPTIH_PTIH2:        equ    %00000100
1094810936i         0000 0008   mPTIH_PTIH3:        equ    %00001000
1094910937i         0000 0010   mPTIH_PTIH4:        equ    %00010000
1095010938i         0000 0020   mPTIH_PTIH5:        equ    %00100000
1095110939i         0000 0040   mPTIH_PTIH6:        equ    %01000000
1095210940i         0000 0080   mPTIH_PTIH7:        equ    %10000000
1095310941i                     
1095410942i                     
1095510943i                     ;*** DDRH - Port H Data Direction Register; 0x00000262 ***
1095610944i         0000 0262   DDRH:               equ    $00000262                                ;*** DDRH - Port H Data Direction Register; 0x00000262 ***
1095710945i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1095810946i         0000 0000   DDRH_DDRH0:         equ    0                                         ; Data Direction Port H Bit 0
1095910947i         0000 0001   DDRH_DDRH1:         equ    1                                         ; Data Direction Port H Bit 1
1096010948i         0000 0002   DDRH_DDRH2:         equ    2                                         ; Data Direction Port H Bit 2
1096110949i         0000 0003   DDRH_DDRH3:         equ    3                                         ; Data Direction Port H Bit 3
1096210950i         0000 0004   DDRH_DDRH4:         equ    4                                         ; Data Direction Port H Bit 4
1096310951i         0000 0005   DDRH_DDRH5:         equ    5                                         ; Data Direction Port H Bit 5
1096410952i         0000 0006   DDRH_DDRH6:         equ    6                                         ; Data Direction Port H Bit 6
1096510953i         0000 0007   DDRH_DDRH7:         equ    7                                         ; Data Direction Port H Bit 7
1096610954i                     ; bit position masks
1096710955i         0000 0001   mDDRH_DDRH0:        equ    %00000001
1096810956i         0000 0002   mDDRH_DDRH1:        equ    %00000010
1096910957i         0000 0004   mDDRH_DDRH2:        equ    %00000100
1097010958i         0000 0008   mDDRH_DDRH3:        equ    %00001000
1097110959i         0000 0010   mDDRH_DDRH4:        equ    %00010000
1097210960i         0000 0020   mDDRH_DDRH5:        equ    %00100000
1097310961i         0000 0040   mDDRH_DDRH6:        equ    %01000000
1097410962i         0000 0080   mDDRH_DDRH7:        equ    %10000000
1097510963i                     
1097610964i                     
1097710965i                     ;*** RDRH - Port H Reduced Drive Register; 0x00000263 ***
1097810966i         0000 0263   RDRH:               equ    $00000263                                ;*** RDRH - Port H Reduced Drive Register; 0x00000263 ***
1097910967i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1098010968i         0000 0000   RDRH_RDRH0:         equ    0                                         ; Reduced Drive Port H Bit 0
1098110969i         0000 0001   RDRH_RDRH1:         equ    1                                         ; Reduced Drive Port H Bit 1
1098210970i         0000 0002   RDRH_RDRH2:         equ    2                                         ; Reduced Drive Port H Bit 2
1098310971i         0000 0003   RDRH_RDRH3:         equ    3                                         ; Reduced Drive Port H Bit 3
1098410972i         0000 0004   RDRH_RDRH4:         equ    4                                         ; Reduced Drive Port H Bit 4
1098510973i         0000 0005   RDRH_RDRH5:         equ    5                                         ; Reduced Drive Port H Bit 5
1098610974i         0000 0006   RDRH_RDRH6:         equ    6                                         ; Reduced Drive Port H Bit 6
1098710975i         0000 0007   RDRH_RDRH7:         equ    7                                         ; Reduced Drive Port H Bit 7
1098810976i                     ; bit position masks
1098910977i         0000 0001   mRDRH_RDRH0:        equ    %00000001
1099010978i         0000 0002   mRDRH_RDRH1:        equ    %00000010
1099110979i         0000 0004   mRDRH_RDRH2:        equ    %00000100
1099210980i         0000 0008   mRDRH_RDRH3:        equ    %00001000
1099310981i         0000 0010   mRDRH_RDRH4:        equ    %00010000
1099410982i         0000 0020   mRDRH_RDRH5:        equ    %00100000
1099510983i         0000 0040   mRDRH_RDRH6:        equ    %01000000
1099610984i         0000 0080   mRDRH_RDRH7:        equ    %10000000
1099710985i                     
1099810986i                     
1099910987i                     ;*** PERH - Port H Pull Device Enable Register; 0x00000264 ***
1100010988i         0000 0264   PERH:               equ    $00000264                                ;*** PERH - Port H Pull Device Enable Register; 0x00000264 ***
1100110989i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1100210990i         0000 0000   PERH_PERH0:         equ    0                                         ; Pull Device Enable Port H Bit 0
1100310991i         0000 0001   PERH_PERH1:         equ    1                                         ; Pull Device Enable Port H Bit 1
1100410992i         0000 0002   PERH_PERH2:         equ    2                                         ; Pull Device Enable Port H Bit 2
1100510993i         0000 0003   PERH_PERH3:         equ    3                                         ; Pull Device Enable Port H Bit 3
1100610994i         0000 0004   PERH_PERH4:         equ    4                                         ; Pull Device Enable Port H Bit 4
1100710995i         0000 0005   PERH_PERH5:         equ    5                                         ; Pull Device Enable Port H Bit 5
1100810996i         0000 0006   PERH_PERH6:         equ    6                                         ; Pull Device Enable Port H Bit 6

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1100910997i         0000 0007   PERH_PERH7:         equ    7                                         ; Pull Device Enable Port H Bit 7
1101010998i                     ; bit position masks
1101110999i         0000 0001   mPERH_PERH0:        equ    %00000001
1101211000i         0000 0002   mPERH_PERH1:        equ    %00000010
1101311001i         0000 0004   mPERH_PERH2:        equ    %00000100
1101411002i         0000 0008   mPERH_PERH3:        equ    %00001000
1101511003i         0000 0010   mPERH_PERH4:        equ    %00010000
1101611004i         0000 0020   mPERH_PERH5:        equ    %00100000
1101711005i         0000 0040   mPERH_PERH6:        equ    %01000000
1101811006i         0000 0080   mPERH_PERH7:        equ    %10000000
1101911007i                     
1102011008i                     
1102111009i                     ;*** PPSH - Port H Polarity Select Register; 0x00000265 ***
1102211010i         0000 0265   PPSH:               equ    $00000265                                ;*** PPSH - Port H Polarity Select Register; 0x00000265 ***
1102311011i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1102411012i         0000 0000   PPSH_PPSH0:         equ    0                                         ; Pull Select Port H Bit 0
1102511013i         0000 0001   PPSH_PPSH1:         equ    1                                         ; Pull Select Port H Bit 1
1102611014i         0000 0002   PPSH_PPSH2:         equ    2                                         ; Pull Select Port H Bit 2
1102711015i         0000 0003   PPSH_PPSH3:         equ    3                                         ; Pull Select Port H Bit 3
1102811016i         0000 0004   PPSH_PPSH4:         equ    4                                         ; Pull Select Port H Bit 4
1102911017i         0000 0005   PPSH_PPSH5:         equ    5                                         ; Pull Select Port H Bit 5
1103011018i         0000 0006   PPSH_PPSH6:         equ    6                                         ; Pull Select Port H Bit 6
1103111019i         0000 0007   PPSH_PPSH7:         equ    7                                         ; Pull Select Port H Bit 7
1103211020i                     ; bit position masks
1103311021i         0000 0001   mPPSH_PPSH0:        equ    %00000001
1103411022i         0000 0002   mPPSH_PPSH1:        equ    %00000010
1103511023i         0000 0004   mPPSH_PPSH2:        equ    %00000100
1103611024i         0000 0008   mPPSH_PPSH3:        equ    %00001000
1103711025i         0000 0010   mPPSH_PPSH4:        equ    %00010000
1103811026i         0000 0020   mPPSH_PPSH5:        equ    %00100000
1103911027i         0000 0040   mPPSH_PPSH6:        equ    %01000000
1104011028i         0000 0080   mPPSH_PPSH7:        equ    %10000000
1104111029i                     
1104211030i                     
1104311031i                     ;*** PIEH - Port H Interrupt Enable Register; 0x00000266 ***
1104411032i         0000 0266   PIEH:               equ    $00000266                                ;*** PIEH - Port H Interrupt Enable Register; 0x00000266 ***
1104511033i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1104611034i         0000 0000   PIEH_PIEH0:         equ    0                                         ; Interrupt Enable Port H Bit 0
1104711035i         0000 0001   PIEH_PIEH1:         equ    1                                         ; Interrupt Enable Port H Bit 1
1104811036i         0000 0002   PIEH_PIEH2:         equ    2                                         ; Interrupt Enable Port H Bit 2
1104911037i         0000 0003   PIEH_PIEH3:         equ    3                                         ; Interrupt Enable Port H Bit 3
1105011038i         0000 0004   PIEH_PIEH4:         equ    4                                         ; Interrupt Enable Port H Bit 4
1105111039i         0000 0005   PIEH_PIEH5:         equ    5                                         ; Interrupt Enable Port H Bit 5
1105211040i         0000 0006   PIEH_PIEH6:         equ    6                                         ; Interrupt Enable Port H Bit 6
1105311041i         0000 0007   PIEH_PIEH7:         equ    7                                         ; Interrupt Enable Port H Bit 7
1105411042i                     ; bit position masks
1105511043i         0000 0001   mPIEH_PIEH0:        equ    %00000001
1105611044i         0000 0002   mPIEH_PIEH1:        equ    %00000010
1105711045i         0000 0004   mPIEH_PIEH2:        equ    %00000100
1105811046i         0000 0008   mPIEH_PIEH3:        equ    %00001000
1105911047i         0000 0010   mPIEH_PIEH4:        equ    %00010000
1106011048i         0000 0020   mPIEH_PIEH5:        equ    %00100000
1106111049i         0000 0040   mPIEH_PIEH6:        equ    %01000000
1106211050i         0000 0080   mPIEH_PIEH7:        equ    %10000000
1106311051i                     
1106411052i                     
1106511053i                     ;*** PIFH - Port H Interrupt Flag Register; 0x00000267 ***
1106611054i         0000 0267   PIFH:               equ    $00000267                                ;*** PIFH - Port H Interrupt Flag Register; 0x00000267 ***
1106711055i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1106811056i         0000 0000   PIFH_PIFH0:         equ    0                                         ; Interrupt Flags Port H Bit 0
1106911057i         0000 0001   PIFH_PIFH1:         equ    1                                         ; Interrupt Flags Port H Bit 1
1107011058i         0000 0002   PIFH_PIFH2:         equ    2                                         ; Interrupt Flags Port H Bit 2
1107111059i         0000 0003   PIFH_PIFH3:         equ    3                                         ; Interrupt Flags Port H Bit 3
1107211060i         0000 0004   PIFH_PIFH4:         equ    4                                         ; Interrupt Flags Port H Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1107311061i         0000 0005   PIFH_PIFH5:         equ    5                                         ; Interrupt Flags Port H Bit 5
1107411062i         0000 0006   PIFH_PIFH6:         equ    6                                         ; Interrupt Flags Port H Bit 6
1107511063i         0000 0007   PIFH_PIFH7:         equ    7                                         ; Interrupt Flags Port H Bit 7
1107611064i                     ; bit position masks
1107711065i         0000 0001   mPIFH_PIFH0:        equ    %00000001
1107811066i         0000 0002   mPIFH_PIFH1:        equ    %00000010
1107911067i         0000 0004   mPIFH_PIFH2:        equ    %00000100
1108011068i         0000 0008   mPIFH_PIFH3:        equ    %00001000
1108111069i         0000 0010   mPIFH_PIFH4:        equ    %00010000
1108211070i         0000 0020   mPIFH_PIFH5:        equ    %00100000
1108311071i         0000 0040   mPIFH_PIFH6:        equ    %01000000
1108411072i         0000 0080   mPIFH_PIFH7:        equ    %10000000
1108511073i                     
1108611074i                     
1108711075i                     ;*** PTJ - Port J I/O Register; 0x00000268 ***
1108811076i         0000 0268   PTJ:                equ    $00000268                                ;*** PTJ - Port J I/O Register; 0x00000268 ***
1108911077i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1109011078i         0000 0000   PTJ_PTJ0:           equ    0                                         ; Port J Bit 0
1109111079i         0000 0001   PTJ_PTJ1:           equ    1                                         ; Port J Bit 1
1109211080i         0000 0006   PTJ_PTJ6:           equ    6                                         ; Port J Bit 6
1109311081i         0000 0007   PTJ_PTJ7:           equ    7                                         ; Port J Bit 7
1109411082i                     ; bit position masks
1109511083i         0000 0001   mPTJ_PTJ0:          equ    %00000001
1109611084i         0000 0002   mPTJ_PTJ1:          equ    %00000010
1109711085i         0000 0040   mPTJ_PTJ6:          equ    %01000000
1109811086i         0000 0080   mPTJ_PTJ7:          equ    %10000000
1109911087i                     
1110011088i                     
1110111089i                     ;*** PTIJ - Port J Input Register; 0x00000269 ***
1110211090i         0000 0269   PTIJ:               equ    $00000269                                ;*** PTIJ - Port J Input Register; 0x00000269 ***
1110311091i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1110411092i         0000 0000   PTIJ_PTIJ0:         equ    0                                         ; Port J Bit 0
1110511093i         0000 0001   PTIJ_PTIJ1:         equ    1                                         ; Port J Bit 1
1110611094i         0000 0006   PTIJ_PTIJ6:         equ    6                                         ; Port J Bit 6
1110711095i         0000 0007   PTIJ_PTIJ7:         equ    7                                         ; Port J Bit 7
1110811096i                     ; bit position masks
1110911097i         0000 0001   mPTIJ_PTIJ0:        equ    %00000001
1111011098i         0000 0002   mPTIJ_PTIJ1:        equ    %00000010
1111111099i         0000 0040   mPTIJ_PTIJ6:        equ    %01000000
1111211100i         0000 0080   mPTIJ_PTIJ7:        equ    %10000000
1111311101i                     
1111411102i                     
1111511103i                     ;*** DDRJ - Port J Data Direction Register; 0x0000026A ***
1111611104i         0000 026A   DDRJ:               equ    $0000026A                                ;*** DDRJ - Port J Data Direction Register; 0x0000026A ***
1111711105i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1111811106i         0000 0000   DDRJ_DDRJ0:         equ    0                                         ; Data Direction Port J Bit 0
1111911107i         0000 0001   DDRJ_DDRJ1:         equ    1                                         ; Data Direction Port J Bit 1
1112011108i         0000 0006   DDRJ_DDRJ6:         equ    6                                         ; Data Direction Port J Bit 6
1112111109i         0000 0007   DDRJ_DDRJ7:         equ    7                                         ; Data Direction Port J Bit 7
1112211110i                     ; bit position masks
1112311111i         0000 0001   mDDRJ_DDRJ0:        equ    %00000001
1112411112i         0000 0002   mDDRJ_DDRJ1:        equ    %00000010
1112511113i         0000 0040   mDDRJ_DDRJ6:        equ    %01000000
1112611114i         0000 0080   mDDRJ_DDRJ7:        equ    %10000000
1112711115i                     
1112811116i                     
1112911117i                     ;*** RDRJ - Port J Reduced Drive Register; 0x0000026B ***
1113011118i         0000 026B   RDRJ:               equ    $0000026B                                ;*** RDRJ - Port J Reduced Drive Register; 0x0000026B ***
1113111119i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1113211120i         0000 0000   RDRJ_RDRJ0:         equ    0                                         ; Reduced Drive Port J Bit 0
1113311121i         0000 0001   RDRJ_RDRJ1:         equ    1                                         ; Reduced Drive Port J Bit 1
1113411122i         0000 0006   RDRJ_RDRJ6:         equ    6                                         ; Reduced Drive Port J Bit 6
1113511123i         0000 0007   RDRJ_RDRJ7:         equ    7                                         ; Reduced Drive Port J Bit 7
1113611124i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1113711125i         0000 0001   mRDRJ_RDRJ0:        equ    %00000001
1113811126i         0000 0002   mRDRJ_RDRJ1:        equ    %00000010
1113911127i         0000 0040   mRDRJ_RDRJ6:        equ    %01000000
1114011128i         0000 0080   mRDRJ_RDRJ7:        equ    %10000000
1114111129i                     
1114211130i                     
1114311131i                     ;*** PERJ - Port J Pull Device Enable Register; 0x0000026C ***
1114411132i         0000 026C   PERJ:               equ    $0000026C                                ;*** PERJ - Port J Pull Device Enable Register; 0x0000026C ***
1114511133i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1114611134i         0000 0000   PERJ_PERJ0:         equ    0                                         ; Pull Device Enable Port J Bit 0
1114711135i         0000 0001   PERJ_PERJ1:         equ    1                                         ; Pull Device Enable Port J Bit 1
1114811136i         0000 0006   PERJ_PERJ6:         equ    6                                         ; Pull Device Enable Port J Bit 6
1114911137i         0000 0007   PERJ_PERJ7:         equ    7                                         ; Pull Device Enable Port J Bit 7
1115011138i                     ; bit position masks
1115111139i         0000 0001   mPERJ_PERJ0:        equ    %00000001
1115211140i         0000 0002   mPERJ_PERJ1:        equ    %00000010
1115311141i         0000 0040   mPERJ_PERJ6:        equ    %01000000
1115411142i         0000 0080   mPERJ_PERJ7:        equ    %10000000
1115511143i                     
1115611144i                     
1115711145i                     ;*** PPSJ - Port J Polarity Select Register; 0x0000026D ***
1115811146i         0000 026D   PPSJ:               equ    $0000026D                                ;*** PPSJ - Port J Polarity Select Register; 0x0000026D ***
1115911147i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1116011148i         0000 0000   PPSJ_PPSJ0:         equ    0                                         ; Pull Select Port J Bit 0
1116111149i         0000 0001   PPSJ_PPSJ1:         equ    1                                         ; Pull Select Port J Bit 1
1116211150i         0000 0006   PPSJ_PPSJ6:         equ    6                                         ; Pull Select Port J Bit 6
1116311151i         0000 0007   PPSJ_PPSJ7:         equ    7                                         ; Pull Select Port J Bit 7
1116411152i                     ; bit position masks
1116511153i         0000 0001   mPPSJ_PPSJ0:        equ    %00000001
1116611154i         0000 0002   mPPSJ_PPSJ1:        equ    %00000010
1116711155i         0000 0040   mPPSJ_PPSJ6:        equ    %01000000
1116811156i         0000 0080   mPPSJ_PPSJ7:        equ    %10000000
1116911157i                     
1117011158i                     
1117111159i                     ;*** PIEJ - Port J Interrupt Enable Register; 0x0000026E ***
1117211160i         0000 026E   PIEJ:               equ    $0000026E                                ;*** PIEJ - Port J Interrupt Enable Register; 0x0000026E ***
1117311161i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1117411162i         0000 0000   PIEJ_PIEJ0:         equ    0                                         ; Interrupt Enable Port J Bit 0
1117511163i         0000 0001   PIEJ_PIEJ1:         equ    1                                         ; Interrupt Enable Port J Bit 1
1117611164i         0000 0006   PIEJ_PIEJ6:         equ    6                                         ; Interrupt Enable Port J Bit 6
1117711165i         0000 0007   PIEJ_PIEJ7:         equ    7                                         ; Interrupt Enable Port J Bit 7
1117811166i                     ; bit position masks
1117911167i         0000 0001   mPIEJ_PIEJ0:        equ    %00000001
1118011168i         0000 0002   mPIEJ_PIEJ1:        equ    %00000010
1118111169i         0000 0040   mPIEJ_PIEJ6:        equ    %01000000
1118211170i         0000 0080   mPIEJ_PIEJ7:        equ    %10000000
1118311171i                     
1118411172i                     
1118511173i                     ;*** PIFJ - Port J Interrupt Flag Register; 0x0000026F ***
1118611174i         0000 026F   PIFJ:               equ    $0000026F                                ;*** PIFJ - Port J Interrupt Flag Register; 0x0000026F ***
1118711175i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1118811176i         0000 0000   PIFJ_PIFJ0:         equ    0                                         ; Interrupt Flags Port J Bit 0
1118911177i         0000 0001   PIFJ_PIFJ1:         equ    1                                         ; Interrupt Flags Port J Bit 1
1119011178i         0000 0006   PIFJ_PIFJ6:         equ    6                                         ; Interrupt Flags Port J Bit 6
1119111179i         0000 0007   PIFJ_PIFJ7:         equ    7                                         ; Interrupt Flags Port J Bit 7
1119211180i                     ; bit position masks
1119311181i         0000 0001   mPIFJ_PIFJ0:        equ    %00000001
1119411182i         0000 0002   mPIFJ_PIFJ1:        equ    %00000010
1119511183i         0000 0040   mPIFJ_PIFJ6:        equ    %01000000
1119611184i         0000 0080   mPIFJ_PIFJ7:        equ    %10000000
1119711185i                     
1119811186i                     
1119911187i                     ;*** CAN4CTL0 - MSCAN4 Control 0 Register; 0x00000280 ***
1120011188i         0000 0280   CAN4CTL0:           equ    $00000280                                ;*** CAN4CTL0 - MSCAN4 Control 0 Register; 0x00000280 ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1120111189i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1120211190i         0000 0000   CAN4CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
1120311191i         0000 0001   CAN4CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
1120411192i         0000 0002   CAN4CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
1120511193i         0000 0003   CAN4CTL0_TIME:      equ    3                                         ; Timer Enable
1120611194i         0000 0004   CAN4CTL0_SYNCH:     equ    4                                         ; Synchronized Status
1120711195i         0000 0005   CAN4CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
1120811196i         0000 0006   CAN4CTL0_RXACT:     equ    6                                         ; Receiver Active Status
1120911197i         0000 0007   CAN4CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
1121011198i                     ; bit position masks
1121111199i         0000 0001   mCAN4CTL0_INITRQ:   equ    %00000001
1121211200i         0000 0002   mCAN4CTL0_SLPRQ:    equ    %00000010
1121311201i         0000 0004   mCAN4CTL0_WUPE:     equ    %00000100
1121411202i         0000 0008   mCAN4CTL0_TIME:     equ    %00001000
1121511203i         0000 0010   mCAN4CTL0_SYNCH:    equ    %00010000
1121611204i         0000 0020   mCAN4CTL0_CSWAI:    equ    %00100000
1121711205i         0000 0040   mCAN4CTL0_RXACT:    equ    %01000000
1121811206i         0000 0080   mCAN4CTL0_RXFRM:    equ    %10000000
1121911207i                     
1122011208i                     
1122111209i                     ;*** CAN4CTL1 - MSCAN4 Control 1 Register; 0x00000281 ***
1122211210i         0000 0281   CAN4CTL1:           equ    $00000281                                ;*** CAN4CTL1 - MSCAN4 Control 1 Register; 0x00000281 ***
1122311211i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1122411212i         0000 0000   CAN4CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
1122511213i         0000 0001   CAN4CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
1122611214i         0000 0002   CAN4CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
1122711215i         0000 0004   CAN4CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
1122811216i         0000 0005   CAN4CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode
1122911217i         0000 0006   CAN4CTL1_CLKSRC:    equ    6                                         ; MSCAN4 Clock Source
1123011218i         0000 0007   CAN4CTL1_CANE:      equ    7                                         ; MSCAN4 Enable
1123111219i                     ; bit position masks
1123211220i         0000 0001   mCAN4CTL1_INITAK:   equ    %00000001
1123311221i         0000 0002   mCAN4CTL1_SLPAK:    equ    %00000010
1123411222i         0000 0004   mCAN4CTL1_WUPM:     equ    %00000100
1123511223i         0000 0010   mCAN4CTL1_LISTEN:   equ    %00010000
1123611224i         0000 0020   mCAN4CTL1_LOOPB:    equ    %00100000
1123711225i         0000 0040   mCAN4CTL1_CLKSRC:   equ    %01000000
1123811226i         0000 0080   mCAN4CTL1_CANE:     equ    %10000000
1123911227i                     
1124011228i                     
1124111229i                     ;*** CAN4BTR0 - MSCAN4 Bus Timing Register 0; 0x00000282 ***
1124211230i         0000 0282   CAN4BTR0:           equ    $00000282                                ;*** CAN4BTR0 - MSCAN4 Bus Timing Register 0; 0x00000282 ***
1124311231i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1124411232i         0000 0000   CAN4BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
1124511233i         0000 0001   CAN4BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
1124611234i         0000 0002   CAN4BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
1124711235i         0000 0003   CAN4BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
1124811236i         0000 0004   CAN4BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
1124911237i         0000 0005   CAN4BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
1125011238i         0000 0006   CAN4BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
1125111239i         0000 0007   CAN4BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
1125211240i                     ; bit position masks
1125311241i         0000 0001   mCAN4BTR0_BRP0:     equ    %00000001
1125411242i         0000 0002   mCAN4BTR0_BRP1:     equ    %00000010
1125511243i         0000 0004   mCAN4BTR0_BRP2:     equ    %00000100
1125611244i         0000 0008   mCAN4BTR0_BRP3:     equ    %00001000
1125711245i         0000 0010   mCAN4BTR0_BRP4:     equ    %00010000
1125811246i         0000 0020   mCAN4BTR0_BRP5:     equ    %00100000
1125911247i         0000 0040   mCAN4BTR0_SJW0:     equ    %01000000
1126011248i         0000 0080   mCAN4BTR0_SJW1:     equ    %10000000
1126111249i                     
1126211250i                     
1126311251i                     ;*** CAN4BTR1 - MSCAN4 Bus Timing Register 1; 0x00000283 ***
1126411252i         0000 0283   CAN4BTR1:           equ    $00000283                                ;*** CAN4BTR1 - MSCAN4 Bus Timing Register 1; 0x00000283 ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1126511253i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1126611254i         0000 0000   CAN4BTR1_TSEG10:    equ    0                                         ; Time Segment 10
1126711255i         0000 0001   CAN4BTR1_TSEG11:    equ    1                                         ; Time Segment 11
1126811256i         0000 0002   CAN4BTR1_TSEG12:    equ    2                                         ; Time Segment 12
1126911257i         0000 0003   CAN4BTR1_TSEG13:    equ    3                                         ; Time Segment 13
1127011258i         0000 0004   CAN4BTR1_TSEG20:    equ    4                                         ; Time Segment 20
1127111259i         0000 0005   CAN4BTR1_TSEG21:    equ    5                                         ; Time Segment 21
1127211260i         0000 0006   CAN4BTR1_TSEG22:    equ    6                                         ; Time Segment 22
1127311261i         0000 0007   CAN4BTR1_SAMP:      equ    7                                         ; Sampling
1127411262i                     ; bit position masks
1127511263i         0000 0001   mCAN4BTR1_TSEG10:   equ    %00000001
1127611264i         0000 0002   mCAN4BTR1_TSEG11:   equ    %00000010
1127711265i         0000 0004   mCAN4BTR1_TSEG12:   equ    %00000100
1127811266i         0000 0008   mCAN4BTR1_TSEG13:   equ    %00001000
1127911267i         0000 0010   mCAN4BTR1_TSEG20:   equ    %00010000
1128011268i         0000 0020   mCAN4BTR1_TSEG21:   equ    %00100000
1128111269i         0000 0040   mCAN4BTR1_TSEG22:   equ    %01000000
1128211270i         0000 0080   mCAN4BTR1_SAMP:     equ    %10000000
1128311271i                     
1128411272i                     
1128511273i                     ;*** CAN4RFLG - MSCAN4 Receiver Flag Register; 0x00000284 ***
1128611274i         0000 0284   CAN4RFLG:           equ    $00000284                                ;*** CAN4RFLG - MSCAN4 Receiver Flag Register; 0x00000284 ***
1128711275i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1128811276i         0000 0000   CAN4RFLG_RXF:       equ    0                                         ; Receive Buffer Full
1128911277i         0000 0001   CAN4RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
1129011278i         0000 0002   CAN4RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
1129111279i         0000 0003   CAN4RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
1129211280i         0000 0004   CAN4RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0
1129311281i         0000 0005   CAN4RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
1129411282i         0000 0006   CAN4RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
1129511283i         0000 0007   CAN4RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
1129611284i                     ; bit position masks
1129711285i         0000 0001   mCAN4RFLG_RXF:      equ    %00000001
1129811286i         0000 0002   mCAN4RFLG_OVRIF:    equ    %00000010
1129911287i         0000 0004   mCAN4RFLG_TSTAT0:   equ    %00000100
1130011288i         0000 0008   mCAN4RFLG_TSTAT1:   equ    %00001000
1130111289i         0000 0010   mCAN4RFLG_RSTAT0:   equ    %00010000
1130211290i         0000 0020   mCAN4RFLG_RSTAT1:   equ    %00100000
1130311291i         0000 0040   mCAN4RFLG_CSCIF:    equ    %01000000
1130411292i         0000 0080   mCAN4RFLG_WUPIF:    equ    %10000000
1130511293i                     
1130611294i                     
1130711295i                     ;*** CAN4RIER - MSCAN4 Receiver Interrupt Enable Register; 0x00000285 ***
1130811296i         0000 0285   CAN4RIER:           equ    $00000285                                ;*** CAN4RIER - MSCAN4 Receiver Interrupt Enable Register; 0x000
1130911297i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1131011298i         0000 0000   CAN4RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
1131111299i         0000 0001   CAN4RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
1131211300i         0000 0002   CAN4RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
1131311301i         0000 0003   CAN4RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
1131411302i         0000 0004   CAN4RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
1131511303i         0000 0005   CAN4RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
1131611304i         0000 0006   CAN4RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
1131711305i         0000 0007   CAN4RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
1131811306i                     ; bit position masks
1131911307i         0000 0001   mCAN4RIER_RXFIE:    equ    %00000001
1132011308i         0000 0002   mCAN4RIER_OVRIE:    equ    %00000010
1132111309i         0000 0004   mCAN4RIER_TSTATE0:  equ    %00000100
1132211310i         0000 0008   mCAN4RIER_TSTATE1:  equ    %00001000
1132311311i         0000 0010   mCAN4RIER_RSTATE0:  equ    %00010000
1132411312i         0000 0020   mCAN4RIER_RSTATE1:  equ    %00100000
1132511313i         0000 0040   mCAN4RIER_CSCIE:    equ    %01000000
1132611314i         0000 0080   mCAN4RIER_WUPIE:    equ    %10000000
1132711315i                     
1132811316i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1132911317i                     ;*** CAN4TFLG - MSCAN4 Transmitter Flag Register; 0x00000286 ***
1133011318i         0000 0286   CAN4TFLG:           equ    $00000286                                ;*** CAN4TFLG - MSCAN4 Transmitter Flag Register; 0x00000286 ***
1133111319i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1133211320i         0000 0000   CAN4TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
1133311321i         0000 0001   CAN4TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
1133411322i         0000 0002   CAN4TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
1133511323i                     ; bit position masks
1133611324i         0000 0001   mCAN4TFLG_TXE0:     equ    %00000001
1133711325i         0000 0002   mCAN4TFLG_TXE1:     equ    %00000010
1133811326i         0000 0004   mCAN4TFLG_TXE2:     equ    %00000100
1133911327i                     
1134011328i                     
1134111329i                     ;*** CAN4TIER - MSCAN4 Transmitter Interrupt Enable Register; 0x00000287 ***
1134211330i         0000 0287   CAN4TIER:           equ    $00000287                                ;*** CAN4TIER - MSCAN4 Transmitter Interrupt Enable Register; 0x
1134311331i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1134411332i         0000 0000   CAN4TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
1134511333i         0000 0001   CAN4TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
1134611334i         0000 0002   CAN4TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
1134711335i                     ; bit position masks
1134811336i         0000 0001   mCAN4TIER_TXEIE0:   equ    %00000001
1134911337i         0000 0002   mCAN4TIER_TXEIE1:   equ    %00000010
1135011338i         0000 0004   mCAN4TIER_TXEIE2:   equ    %00000100
1135111339i                     
1135211340i                     
1135311341i                     ;*** CAN4TARQ - MSCAN 4 Transmitter Message Abort Request; 0x00000288 ***
1135411342i         0000 0288   CAN4TARQ:           equ    $00000288                                ;*** CAN4TARQ - MSCAN 4 Transmitter Message Abort Request; 0x000
1135511343i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1135611344i         0000 0000   CAN4TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0
1135711345i         0000 0001   CAN4TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
1135811346i         0000 0002   CAN4TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
1135911347i                     ; bit position masks
1136011348i         0000 0001   mCAN4TARQ_ABTRQ0:   equ    %00000001
1136111349i         0000 0002   mCAN4TARQ_ABTRQ1:   equ    %00000010
1136211350i         0000 0004   mCAN4TARQ_ABTRQ2:   equ    %00000100
1136311351i                     
1136411352i                     
1136511353i                     ;*** CAN4TAAK - MSCAN4 Transmitter Message Abort Control; 0x00000289 ***
1136611354i         0000 0289   CAN4TAAK:           equ    $00000289                                ;*** CAN4TAAK - MSCAN4 Transmitter Message Abort Control; 0x0000
1136711355i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1136811356i         0000 0000   CAN4TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
1136911357i         0000 0001   CAN4TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
1137011358i         0000 0002   CAN4TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
1137111359i                     ; bit position masks
1137211360i         0000 0001   mCAN4TAAK_ABTAK0:   equ    %00000001
1137311361i         0000 0002   mCAN4TAAK_ABTAK1:   equ    %00000010
1137411362i         0000 0004   mCAN4TAAK_ABTAK2:   equ    %00000100
1137511363i                     
1137611364i                     
1137711365i                     ;*** CAN4TBSEL - MSCAN4 Transmit Buffer Selection; 0x0000028A ***
1137811366i         0000 028A   CAN4TBSEL:          equ    $0000028A                                ;*** CAN4TBSEL - MSCAN4 Transmit Buffer Selection; 0x0000028A **
1137911367i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1138011368i         0000 0000   CAN4TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
1138111369i         0000 0001   CAN4TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
1138211370i         0000 0002   CAN4TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
1138311371i                     ; bit position masks
1138411372i         0000 0001   mCAN4TBSEL_TX0:     equ    %00000001
1138511373i         0000 0002   mCAN4TBSEL_TX1:     equ    %00000010
1138611374i         0000 0004   mCAN4TBSEL_TX2:     equ    %00000100
1138711375i                     
1138811376i                     
1138911377i                     ;*** CAN4IDAC - MSCAN4 Identifier Acceptance Control Register; 0x0000028B ***
1139011378i         0000 028B   CAN4IDAC:           equ    $0000028B                                ;*** CAN4IDAC - MSCAN4 Identifier Acceptance Control Register; 0
1139111379i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1139211380i         0000 0000   CAN4IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1139311381i         0000 0001   CAN4IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
1139411382i         0000 0002   CAN4IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
1139511383i         0000 0004   CAN4IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
1139611384i         0000 0005   CAN4IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
1139711385i                     ; bit position masks
1139811386i         0000 0001   mCAN4IDAC_IDHIT0:   equ    %00000001
1139911387i         0000 0002   mCAN4IDAC_IDHIT1:   equ    %00000010
1140011388i         0000 0004   mCAN4IDAC_IDHIT2:   equ    %00000100
1140111389i         0000 0010   mCAN4IDAC_IDAM0:    equ    %00010000
1140211390i         0000 0020   mCAN4IDAC_IDAM1:    equ    %00100000
1140311391i                     
1140411392i                     
1140511393i                     ;*** CAN4RXERR - MSCAN4 Receive Error Counter Register; 0x0000028E ***
1140611394i         0000 028E   CAN4RXERR:          equ    $0000028E                                ;*** CAN4RXERR - MSCAN4 Receive Error Counter Register; 0x000002
1140711395i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1140811396i         0000 0000   CAN4RXERR_RXERR0:   equ    0                                         ; Bit 0
1140911397i         0000 0001   CAN4RXERR_RXERR1:   equ    1                                         ; Bit 1
1141011398i         0000 0002   CAN4RXERR_RXERR2:   equ    2                                         ; Bit 2
1141111399i         0000 0003   CAN4RXERR_RXERR3:   equ    3                                         ; Bit 3
1141211400i         0000 0004   CAN4RXERR_RXERR4:   equ    4                                         ; Bit 4
1141311401i         0000 0005   CAN4RXERR_RXERR5:   equ    5                                         ; Bit 5
1141411402i         0000 0006   CAN4RXERR_RXERR6:   equ    6                                         ; Bit 6
1141511403i         0000 0007   CAN4RXERR_RXERR7:   equ    7                                         ; Bit 7
1141611404i                     ; bit position masks
1141711405i         0000 0001   mCAN4RXERR_RXERR0:  equ    %00000001
1141811406i         0000 0002   mCAN4RXERR_RXERR1:  equ    %00000010
1141911407i         0000 0004   mCAN4RXERR_RXERR2:  equ    %00000100
1142011408i         0000 0008   mCAN4RXERR_RXERR3:  equ    %00001000
1142111409i         0000 0010   mCAN4RXERR_RXERR4:  equ    %00010000
1142211410i         0000 0020   mCAN4RXERR_RXERR5:  equ    %00100000
1142311411i         0000 0040   mCAN4RXERR_RXERR6:  equ    %01000000
1142411412i         0000 0080   mCAN4RXERR_RXERR7:  equ    %10000000
1142511413i                     
1142611414i                     
1142711415i                     ;*** CAN4TXERR - MSCAN4 Transmit Error Counter Register; 0x0000028F ***
1142811416i         0000 028F   CAN4TXERR:          equ    $0000028F                                ;*** CAN4TXERR - MSCAN4 Transmit Error Counter Register; 0x00000
1142911417i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1143011418i         0000 0000   CAN4TXERR_TXERR0:   equ    0                                         ; Bit 0
1143111419i         0000 0001   CAN4TXERR_TXERR1:   equ    1                                         ; Bit 1
1143211420i         0000 0002   CAN4TXERR_TXERR2:   equ    2                                         ; Bit 2
1143311421i         0000 0003   CAN4TXERR_TXERR3:   equ    3                                         ; Bit 3
1143411422i         0000 0004   CAN4TXERR_TXERR4:   equ    4                                         ; Bit 4
1143511423i         0000 0005   CAN4TXERR_TXERR5:   equ    5                                         ; Bit 5
1143611424i         0000 0006   CAN4TXERR_TXERR6:   equ    6                                         ; Bit 6
1143711425i         0000 0007   CAN4TXERR_TXERR7:   equ    7                                         ; Bit 7
1143811426i                     ; bit position masks
1143911427i         0000 0001   mCAN4TXERR_TXERR0:  equ    %00000001
1144011428i         0000 0002   mCAN4TXERR_TXERR1:  equ    %00000010
1144111429i         0000 0004   mCAN4TXERR_TXERR2:  equ    %00000100
1144211430i         0000 0008   mCAN4TXERR_TXERR3:  equ    %00001000
1144311431i         0000 0010   mCAN4TXERR_TXERR4:  equ    %00010000
1144411432i         0000 0020   mCAN4TXERR_TXERR5:  equ    %00100000
1144511433i         0000 0040   mCAN4TXERR_TXERR6:  equ    %01000000
1144611434i         0000 0080   mCAN4TXERR_TXERR7:  equ    %10000000
1144711435i                     
1144811436i                     
1144911437i                     ;*** CAN4IDAR0 - MSCAN4 Identifier Acceptance Register 0; 0x00000290 ***
1145011438i         0000 0290   CAN4IDAR0:          equ    $00000290                                ;*** CAN4IDAR0 - MSCAN4 Identifier Acceptance Register 0; 0x0000
1145111439i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1145211440i         0000 0000   CAN4IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
1145311441i         0000 0001   CAN4IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
1145411442i         0000 0002   CAN4IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
1145511443i         0000 0003   CAN4IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
1145611444i         0000 0004   CAN4IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1145711445i         0000 0005   CAN4IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
1145811446i         0000 0006   CAN4IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
1145911447i         0000 0007   CAN4IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
1146011448i                     ; bit position masks
1146111449i         0000 0001   mCAN4IDAR0_AC0:     equ    %00000001
1146211450i         0000 0002   mCAN4IDAR0_AC1:     equ    %00000010
1146311451i         0000 0004   mCAN4IDAR0_AC2:     equ    %00000100
1146411452i         0000 0008   mCAN4IDAR0_AC3:     equ    %00001000
1146511453i         0000 0010   mCAN4IDAR0_AC4:     equ    %00010000
1146611454i         0000 0020   mCAN4IDAR0_AC5:     equ    %00100000
1146711455i         0000 0040   mCAN4IDAR0_AC6:     equ    %01000000
1146811456i         0000 0080   mCAN4IDAR0_AC7:     equ    %10000000
1146911457i                     
1147011458i                     
1147111459i                     ;*** CAN4IDAR1 - MSCAN4 Identifier Acceptance Register 1; 0x00000291 ***
1147211460i         0000 0291   CAN4IDAR1:          equ    $00000291                                ;*** CAN4IDAR1 - MSCAN4 Identifier Acceptance Register 1; 0x0000
1147311461i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1147411462i         0000 0000   CAN4IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
1147511463i         0000 0001   CAN4IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
1147611464i         0000 0002   CAN4IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
1147711465i         0000 0003   CAN4IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
1147811466i         0000 0004   CAN4IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
1147911467i         0000 0005   CAN4IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
1148011468i         0000 0006   CAN4IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
1148111469i         0000 0007   CAN4IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
1148211470i                     ; bit position masks
1148311471i         0000 0001   mCAN4IDAR1_AC0:     equ    %00000001
1148411472i         0000 0002   mCAN4IDAR1_AC1:     equ    %00000010
1148511473i         0000 0004   mCAN4IDAR1_AC2:     equ    %00000100
1148611474i         0000 0008   mCAN4IDAR1_AC3:     equ    %00001000
1148711475i         0000 0010   mCAN4IDAR1_AC4:     equ    %00010000
1148811476i         0000 0020   mCAN4IDAR1_AC5:     equ    %00100000
1148911477i         0000 0040   mCAN4IDAR1_AC6:     equ    %01000000
1149011478i         0000 0080   mCAN4IDAR1_AC7:     equ    %10000000
1149111479i                     
1149211480i                     
1149311481i                     ;*** CAN4IDAR2 - MSCAN4 Identifier Acceptance Register 2; 0x00000292 ***
1149411482i         0000 0292   CAN4IDAR2:          equ    $00000292                                ;*** CAN4IDAR2 - MSCAN4 Identifier Acceptance Register 2; 0x0000
1149511483i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1149611484i         0000 0000   CAN4IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
1149711485i         0000 0001   CAN4IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
1149811486i         0000 0002   CAN4IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
1149911487i         0000 0003   CAN4IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
1150011488i         0000 0004   CAN4IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
1150111489i         0000 0005   CAN4IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
1150211490i         0000 0006   CAN4IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
1150311491i         0000 0007   CAN4IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
1150411492i                     ; bit position masks
1150511493i         0000 0001   mCAN4IDAR2_AC0:     equ    %00000001
1150611494i         0000 0002   mCAN4IDAR2_AC1:     equ    %00000010
1150711495i         0000 0004   mCAN4IDAR2_AC2:     equ    %00000100
1150811496i         0000 0008   mCAN4IDAR2_AC3:     equ    %00001000
1150911497i         0000 0010   mCAN4IDAR2_AC4:     equ    %00010000
1151011498i         0000 0020   mCAN4IDAR2_AC5:     equ    %00100000
1151111499i         0000 0040   mCAN4IDAR2_AC6:     equ    %01000000
1151211500i         0000 0080   mCAN4IDAR2_AC7:     equ    %10000000
1151311501i                     
1151411502i                     
1151511503i                     ;*** CAN4IDAR3 - MSCAN4 Identifier Acceptance Register 3; 0x00000293 ***
1151611504i         0000 0293   CAN4IDAR3:          equ    $00000293                                ;*** CAN4IDAR3 - MSCAN4 Identifier Acceptance Register 3; 0x0000
1151711505i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1151811506i         0000 0000   CAN4IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
1151911507i         0000 0001   CAN4IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
1152011508i         0000 0002   CAN4IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1152111509i         0000 0003   CAN4IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
1152211510i         0000 0004   CAN4IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
1152311511i         0000 0005   CAN4IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
1152411512i         0000 0006   CAN4IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
1152511513i         0000 0007   CAN4IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
1152611514i                     ; bit position masks
1152711515i         0000 0001   mCAN4IDAR3_AC0:     equ    %00000001
1152811516i         0000 0002   mCAN4IDAR3_AC1:     equ    %00000010
1152911517i         0000 0004   mCAN4IDAR3_AC2:     equ    %00000100
1153011518i         0000 0008   mCAN4IDAR3_AC3:     equ    %00001000
1153111519i         0000 0010   mCAN4IDAR3_AC4:     equ    %00010000
1153211520i         0000 0020   mCAN4IDAR3_AC5:     equ    %00100000
1153311521i         0000 0040   mCAN4IDAR3_AC6:     equ    %01000000
1153411522i         0000 0080   mCAN4IDAR3_AC7:     equ    %10000000
1153511523i                     
1153611524i                     
1153711525i                     ;*** CAN4IDMR0 - MSCAN4 Identifier Mask Register 0; 0x00000294 ***
1153811526i         0000 0294   CAN4IDMR0:          equ    $00000294                                ;*** CAN4IDMR0 - MSCAN4 Identifier Mask Register 0; 0x00000294 *
1153911527i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1154011528i         0000 0000   CAN4IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
1154111529i         0000 0001   CAN4IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
1154211530i         0000 0002   CAN4IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
1154311531i         0000 0003   CAN4IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
1154411532i         0000 0004   CAN4IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
1154511533i         0000 0005   CAN4IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
1154611534i         0000 0006   CAN4IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
1154711535i         0000 0007   CAN4IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
1154811536i                     ; bit position masks
1154911537i         0000 0001   mCAN4IDMR0_AM0:     equ    %00000001
1155011538i         0000 0002   mCAN4IDMR0_AM1:     equ    %00000010
1155111539i         0000 0004   mCAN4IDMR0_AM2:     equ    %00000100
1155211540i         0000 0008   mCAN4IDMR0_AM3:     equ    %00001000
1155311541i         0000 0010   mCAN4IDMR0_AM4:     equ    %00010000
1155411542i         0000 0020   mCAN4IDMR0_AM5:     equ    %00100000
1155511543i         0000 0040   mCAN4IDMR0_AM6:     equ    %01000000
1155611544i         0000 0080   mCAN4IDMR0_AM7:     equ    %10000000
1155711545i                     
1155811546i                     
1155911547i                     ;*** CAN4IDMR1 - MSCAN4 Identifier Mask Register 1; 0x00000295 ***
1156011548i         0000 0295   CAN4IDMR1:          equ    $00000295                                ;*** CAN4IDMR1 - MSCAN4 Identifier Mask Register 1; 0x00000295 *
1156111549i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1156211550i         0000 0000   CAN4IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
1156311551i         0000 0001   CAN4IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
1156411552i         0000 0002   CAN4IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
1156511553i         0000 0003   CAN4IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
1156611554i         0000 0004   CAN4IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
1156711555i         0000 0005   CAN4IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
1156811556i         0000 0006   CAN4IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
1156911557i         0000 0007   CAN4IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
1157011558i                     ; bit position masks
1157111559i         0000 0001   mCAN4IDMR1_AM0:     equ    %00000001
1157211560i         0000 0002   mCAN4IDMR1_AM1:     equ    %00000010
1157311561i         0000 0004   mCAN4IDMR1_AM2:     equ    %00000100
1157411562i         0000 0008   mCAN4IDMR1_AM3:     equ    %00001000
1157511563i         0000 0010   mCAN4IDMR1_AM4:     equ    %00010000
1157611564i         0000 0020   mCAN4IDMR1_AM5:     equ    %00100000
1157711565i         0000 0040   mCAN4IDMR1_AM6:     equ    %01000000
1157811566i         0000 0080   mCAN4IDMR1_AM7:     equ    %10000000
1157911567i                     
1158011568i                     
1158111569i                     ;*** CAN4IDMR2 - MSCAN4 Identifier Mask Register 2; 0x00000296 ***
1158211570i         0000 0296   CAN4IDMR2:          equ    $00000296                                ;*** CAN4IDMR2 - MSCAN4 Identifier Mask Register 2; 0x00000296 *
1158311571i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1158411572i         0000 0000   CAN4IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1158511573i         0000 0001   CAN4IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
1158611574i         0000 0002   CAN4IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
1158711575i         0000 0003   CAN4IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
1158811576i         0000 0004   CAN4IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
1158911577i         0000 0005   CAN4IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
1159011578i         0000 0006   CAN4IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
1159111579i         0000 0007   CAN4IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
1159211580i                     ; bit position masks
1159311581i         0000 0001   mCAN4IDMR2_AM0:     equ    %00000001
1159411582i         0000 0002   mCAN4IDMR2_AM1:     equ    %00000010
1159511583i         0000 0004   mCAN4IDMR2_AM2:     equ    %00000100
1159611584i         0000 0008   mCAN4IDMR2_AM3:     equ    %00001000
1159711585i         0000 0010   mCAN4IDMR2_AM4:     equ    %00010000
1159811586i         0000 0020   mCAN4IDMR2_AM5:     equ    %00100000
1159911587i         0000 0040   mCAN4IDMR2_AM6:     equ    %01000000
1160011588i         0000 0080   mCAN4IDMR2_AM7:     equ    %10000000
1160111589i                     
1160211590i                     
1160311591i                     ;*** CAN4IDMR3 - MSCAN4 Identifier Mask Register 3; 0x00000297 ***
1160411592i         0000 0297   CAN4IDMR3:          equ    $00000297                                ;*** CAN4IDMR3 - MSCAN4 Identifier Mask Register 3; 0x00000297 *
1160511593i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1160611594i         0000 0000   CAN4IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
1160711595i         0000 0001   CAN4IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
1160811596i         0000 0002   CAN4IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
1160911597i         0000 0003   CAN4IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
1161011598i         0000 0004   CAN4IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
1161111599i         0000 0005   CAN4IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
1161211600i         0000 0006   CAN4IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6
1161311601i         0000 0007   CAN4IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
1161411602i                     ; bit position masks
1161511603i         0000 0001   mCAN4IDMR3_AM0:     equ    %00000001
1161611604i         0000 0002   mCAN4IDMR3_AM1:     equ    %00000010
1161711605i         0000 0004   mCAN4IDMR3_AM2:     equ    %00000100
1161811606i         0000 0008   mCAN4IDMR3_AM3:     equ    %00001000
1161911607i         0000 0010   mCAN4IDMR3_AM4:     equ    %00010000
1162011608i         0000 0020   mCAN4IDMR3_AM5:     equ    %00100000
1162111609i         0000 0040   mCAN4IDMR3_AM6:     equ    %01000000
1162211610i         0000 0080   mCAN4IDMR3_AM7:     equ    %10000000
1162311611i                     
1162411612i                     
1162511613i                     ;*** CAN4IDAR4 - MSCAN4 Identifier Acceptance Register 4; 0x00000298 ***
1162611614i         0000 0298   CAN4IDAR4:          equ    $00000298                                ;*** CAN4IDAR4 - MSCAN4 Identifier Acceptance Register 4; 0x0000
1162711615i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1162811616i         0000 0000   CAN4IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
1162911617i         0000 0001   CAN4IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
1163011618i         0000 0002   CAN4IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
1163111619i         0000 0003   CAN4IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
1163211620i         0000 0004   CAN4IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
1163311621i         0000 0005   CAN4IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
1163411622i         0000 0006   CAN4IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
1163511623i         0000 0007   CAN4IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
1163611624i                     ; bit position masks
1163711625i         0000 0001   mCAN4IDAR4_AC0:     equ    %00000001
1163811626i         0000 0002   mCAN4IDAR4_AC1:     equ    %00000010
1163911627i         0000 0004   mCAN4IDAR4_AC2:     equ    %00000100
1164011628i         0000 0008   mCAN4IDAR4_AC3:     equ    %00001000
1164111629i         0000 0010   mCAN4IDAR4_AC4:     equ    %00010000
1164211630i         0000 0020   mCAN4IDAR4_AC5:     equ    %00100000
1164311631i         0000 0040   mCAN4IDAR4_AC6:     equ    %01000000
1164411632i         0000 0080   mCAN4IDAR4_AC7:     equ    %10000000
1164511633i                     
1164611634i                     
1164711635i                     ;*** CAN4IDAR5 - MSCAN4 Identifier Acceptance Register 5; 0x00000299 ***
1164811636i         0000 0299   CAN4IDAR5:          equ    $00000299                                ;*** CAN4IDAR5 - MSCAN4 Identifier Acceptance Register 5; 0x0000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1164911637i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1165011638i         0000 0000   CAN4IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
1165111639i         0000 0001   CAN4IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
1165211640i         0000 0002   CAN4IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
1165311641i         0000 0003   CAN4IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
1165411642i         0000 0004   CAN4IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
1165511643i         0000 0005   CAN4IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
1165611644i         0000 0006   CAN4IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
1165711645i         0000 0007   CAN4IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
1165811646i                     ; bit position masks
1165911647i         0000 0001   mCAN4IDAR5_AC0:     equ    %00000001
1166011648i         0000 0002   mCAN4IDAR5_AC1:     equ    %00000010
1166111649i         0000 0004   mCAN4IDAR5_AC2:     equ    %00000100
1166211650i         0000 0008   mCAN4IDAR5_AC3:     equ    %00001000
1166311651i         0000 0010   mCAN4IDAR5_AC4:     equ    %00010000
1166411652i         0000 0020   mCAN4IDAR5_AC5:     equ    %00100000
1166511653i         0000 0040   mCAN4IDAR5_AC6:     equ    %01000000
1166611654i         0000 0080   mCAN4IDAR5_AC7:     equ    %10000000
1166711655i                     
1166811656i                     
1166911657i                     ;*** CAN4IDAR6 - MSCAN4 Identifier Acceptance Register 6; 0x0000029A ***
1167011658i         0000 029A   CAN4IDAR6:          equ    $0000029A                                ;*** CAN4IDAR6 - MSCAN4 Identifier Acceptance Register 6; 0x0000
1167111659i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1167211660i         0000 0000   CAN4IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
1167311661i         0000 0001   CAN4IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
1167411662i         0000 0002   CAN4IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
1167511663i         0000 0003   CAN4IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
1167611664i         0000 0004   CAN4IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4
1167711665i         0000 0005   CAN4IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
1167811666i         0000 0006   CAN4IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
1167911667i         0000 0007   CAN4IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
1168011668i                     ; bit position masks
1168111669i         0000 0001   mCAN4IDAR6_AC0:     equ    %00000001
1168211670i         0000 0002   mCAN4IDAR6_AC1:     equ    %00000010
1168311671i         0000 0004   mCAN4IDAR6_AC2:     equ    %00000100
1168411672i         0000 0008   mCAN4IDAR6_AC3:     equ    %00001000
1168511673i         0000 0010   mCAN4IDAR6_AC4:     equ    %00010000
1168611674i         0000 0020   mCAN4IDAR6_AC5:     equ    %00100000
1168711675i         0000 0040   mCAN4IDAR6_AC6:     equ    %01000000
1168811676i         0000 0080   mCAN4IDAR6_AC7:     equ    %10000000
1168911677i                     
1169011678i                     
1169111679i                     ;*** CAN4IDAR7 - MSCAN4 Identifier Acceptance Register 7; 0x0000029B ***
1169211680i         0000 029B   CAN4IDAR7:          equ    $0000029B                                ;*** CAN4IDAR7 - MSCAN4 Identifier Acceptance Register 7; 0x0000
1169311681i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1169411682i         0000 0000   CAN4IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
1169511683i         0000 0001   CAN4IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
1169611684i         0000 0002   CAN4IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
1169711685i         0000 0003   CAN4IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
1169811686i         0000 0004   CAN4IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
1169911687i         0000 0005   CAN4IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
1170011688i         0000 0006   CAN4IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
1170111689i         0000 0007   CAN4IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
1170211690i                     ; bit position masks
1170311691i         0000 0001   mCAN4IDAR7_AC0:     equ    %00000001
1170411692i         0000 0002   mCAN4IDAR7_AC1:     equ    %00000010
1170511693i         0000 0004   mCAN4IDAR7_AC2:     equ    %00000100
1170611694i         0000 0008   mCAN4IDAR7_AC3:     equ    %00001000
1170711695i         0000 0010   mCAN4IDAR7_AC4:     equ    %00010000
1170811696i         0000 0020   mCAN4IDAR7_AC5:     equ    %00100000
1170911697i         0000 0040   mCAN4IDAR7_AC6:     equ    %01000000
1171011698i         0000 0080   mCAN4IDAR7_AC7:     equ    %10000000
1171111699i                     
1171211700i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1171311701i                     ;*** CAN4IDMR4 - MSCAN4 Identifier Mask Register 4; 0x0000029C ***
1171411702i         0000 029C   CAN4IDMR4:          equ    $0000029C                                ;*** CAN4IDMR4 - MSCAN4 Identifier Mask Register 4; 0x0000029C *
1171511703i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1171611704i         0000 0000   CAN4IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
1171711705i         0000 0001   CAN4IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
1171811706i         0000 0002   CAN4IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
1171911707i         0000 0003   CAN4IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
1172011708i         0000 0004   CAN4IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
1172111709i         0000 0005   CAN4IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
1172211710i         0000 0006   CAN4IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
1172311711i         0000 0007   CAN4IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
1172411712i                     ; bit position masks
1172511713i         0000 0001   mCAN4IDMR4_AM0:     equ    %00000001
1172611714i         0000 0002   mCAN4IDMR4_AM1:     equ    %00000010
1172711715i         0000 0004   mCAN4IDMR4_AM2:     equ    %00000100
1172811716i         0000 0008   mCAN4IDMR4_AM3:     equ    %00001000
1172911717i         0000 0010   mCAN4IDMR4_AM4:     equ    %00010000
1173011718i         0000 0020   mCAN4IDMR4_AM5:     equ    %00100000
1173111719i         0000 0040   mCAN4IDMR4_AM6:     equ    %01000000
1173211720i         0000 0080   mCAN4IDMR4_AM7:     equ    %10000000
1173311721i                     
1173411722i                     
1173511723i                     ;*** CAN4IDMR5 - MSCAN4 Identifier Mask Register 5; 0x0000029D ***
1173611724i         0000 029D   CAN4IDMR5:          equ    $0000029D                                ;*** CAN4IDMR5 - MSCAN4 Identifier Mask Register 5; 0x0000029D *
1173711725i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1173811726i         0000 0000   CAN4IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
1173911727i         0000 0001   CAN4IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
1174011728i         0000 0002   CAN4IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2
1174111729i         0000 0003   CAN4IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
1174211730i         0000 0004   CAN4IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
1174311731i         0000 0005   CAN4IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
1174411732i         0000 0006   CAN4IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
1174511733i         0000 0007   CAN4IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
1174611734i                     ; bit position masks
1174711735i         0000 0001   mCAN4IDMR5_AM0:     equ    %00000001
1174811736i         0000 0002   mCAN4IDMR5_AM1:     equ    %00000010
1174911737i         0000 0004   mCAN4IDMR5_AM2:     equ    %00000100
1175011738i         0000 0008   mCAN4IDMR5_AM3:     equ    %00001000
1175111739i         0000 0010   mCAN4IDMR5_AM4:     equ    %00010000
1175211740i         0000 0020   mCAN4IDMR5_AM5:     equ    %00100000
1175311741i         0000 0040   mCAN4IDMR5_AM6:     equ    %01000000
1175411742i         0000 0080   mCAN4IDMR5_AM7:     equ    %10000000
1175511743i                     
1175611744i                     
1175711745i                     ;*** CAN4IDMR6 - MSCAN4 Identifier Mask Register 6; 0x0000029E ***
1175811746i         0000 029E   CAN4IDMR6:          equ    $0000029E                                ;*** CAN4IDMR6 - MSCAN4 Identifier Mask Register 6; 0x0000029E *
1175911747i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1176011748i         0000 0000   CAN4IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
1176111749i         0000 0001   CAN4IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
1176211750i         0000 0002   CAN4IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
1176311751i         0000 0003   CAN4IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
1176411752i         0000 0004   CAN4IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
1176511753i         0000 0005   CAN4IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
1176611754i         0000 0006   CAN4IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
1176711755i         0000 0007   CAN4IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
1176811756i                     ; bit position masks
1176911757i         0000 0001   mCAN4IDMR6_AM0:     equ    %00000001
1177011758i         0000 0002   mCAN4IDMR6_AM1:     equ    %00000010
1177111759i         0000 0004   mCAN4IDMR6_AM2:     equ    %00000100
1177211760i         0000 0008   mCAN4IDMR6_AM3:     equ    %00001000
1177311761i         0000 0010   mCAN4IDMR6_AM4:     equ    %00010000
1177411762i         0000 0020   mCAN4IDMR6_AM5:     equ    %00100000
1177511763i         0000 0040   mCAN4IDMR6_AM6:     equ    %01000000
1177611764i         0000 0080   mCAN4IDMR6_AM7:     equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1177711765i                     
1177811766i                     
1177911767i                     ;*** CAN4IDMR7 - MSCAN4 Identifier Mask Register 7; 0x0000029F ***
1178011768i         0000 029F   CAN4IDMR7:          equ    $0000029F                                ;*** CAN4IDMR7 - MSCAN4 Identifier Mask Register 7; 0x0000029F *
1178111769i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1178211770i         0000 0000   CAN4IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
1178311771i         0000 0001   CAN4IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
1178411772i         0000 0002   CAN4IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
1178511773i         0000 0003   CAN4IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
1178611774i         0000 0004   CAN4IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
1178711775i         0000 0005   CAN4IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
1178811776i         0000 0006   CAN4IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
1178911777i         0000 0007   CAN4IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
1179011778i                     ; bit position masks
1179111779i         0000 0001   mCAN4IDMR7_AM0:     equ    %00000001
1179211780i         0000 0002   mCAN4IDMR7_AM1:     equ    %00000010
1179311781i         0000 0004   mCAN4IDMR7_AM2:     equ    %00000100
1179411782i         0000 0008   mCAN4IDMR7_AM3:     equ    %00001000
1179511783i         0000 0010   mCAN4IDMR7_AM4:     equ    %00010000
1179611784i         0000 0020   mCAN4IDMR7_AM5:     equ    %00100000
1179711785i         0000 0040   mCAN4IDMR7_AM6:     equ    %01000000
1179811786i         0000 0080   mCAN4IDMR7_AM7:     equ    %10000000
1179911787i                     
1180011788i                     
1180111789i                     ;*** CAN4RXIDR0 - MSCAN4 Receive Identifier Register 0; 0x000002A0 ***
1180211790i         0000 02A0   CAN4RXIDR0:         equ    $000002A0                                ;*** CAN4RXIDR0 - MSCAN4 Receive Identifier Register 0; 0x000002
1180311791i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1180411792i         0000 0000   CAN4RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
1180511793i         0000 0001   CAN4RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
1180611794i         0000 0002   CAN4RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
1180711795i         0000 0003   CAN4RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
1180811796i         0000 0004   CAN4RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
1180911797i         0000 0005   CAN4RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
1181011798i         0000 0006   CAN4RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
1181111799i         0000 0007   CAN4RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
1181211800i                     ; bit position masks
1181311801i         0000 0001   mCAN4RXIDR0_ID21:   equ    %00000001
1181411802i         0000 0002   mCAN4RXIDR0_ID22:   equ    %00000010
1181511803i         0000 0004   mCAN4RXIDR0_ID23:   equ    %00000100
1181611804i         0000 0008   mCAN4RXIDR0_ID24:   equ    %00001000
1181711805i         0000 0010   mCAN4RXIDR0_ID25:   equ    %00010000
1181811806i         0000 0020   mCAN4RXIDR0_ID26:   equ    %00100000
1181911807i         0000 0040   mCAN4RXIDR0_ID27:   equ    %01000000
1182011808i         0000 0080   mCAN4RXIDR0_ID28:   equ    %10000000
1182111809i                     
1182211810i                     
1182311811i                     ;*** CAN4RXIDR1 - MSCAN4 Receive Identifier Register 1; 0x000002A1 ***
1182411812i         0000 02A1   CAN4RXIDR1:         equ    $000002A1                                ;*** CAN4RXIDR1 - MSCAN4 Receive Identifier Register 1; 0x000002
1182511813i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1182611814i         0000 0000   CAN4RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
1182711815i         0000 0001   CAN4RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
1182811816i         0000 0002   CAN4RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
1182911817i         0000 0003   CAN4RXIDR1_IDE:     equ    3                                         ; ID Extended
1183011818i         0000 0004   CAN4RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
1183111819i         0000 0005   CAN4RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
1183211820i         0000 0006   CAN4RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
1183311821i         0000 0007   CAN4RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
1183411822i                     ; bit position masks
1183511823i         0000 0001   mCAN4RXIDR1_ID15:   equ    %00000001
1183611824i         0000 0002   mCAN4RXIDR1_ID16:   equ    %00000010
1183711825i         0000 0004   mCAN4RXIDR1_ID17:   equ    %00000100
1183811826i         0000 0008   mCAN4RXIDR1_IDE:    equ    %00001000
1183911827i         0000 0010   mCAN4RXIDR1_SRR:    equ    %00010000
1184011828i         0000 0020   mCAN4RXIDR1_ID18:   equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1184111829i         0000 0040   mCAN4RXIDR1_ID19:   equ    %01000000
1184211830i         0000 0080   mCAN4RXIDR1_ID20:   equ    %10000000
1184311831i                     
1184411832i                     
1184511833i                     ;*** CAN4RXIDR2 - MSCAN4 Receive Identifier Register 2; 0x000002A2 ***
1184611834i         0000 02A2   CAN4RXIDR2:         equ    $000002A2                                ;*** CAN4RXIDR2 - MSCAN4 Receive Identifier Register 2; 0x000002
1184711835i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1184811836i         0000 0000   CAN4RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
1184911837i         0000 0001   CAN4RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
1185011838i         0000 0002   CAN4RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
1185111839i         0000 0003   CAN4RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
1185211840i         0000 0004   CAN4RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
1185311841i         0000 0005   CAN4RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
1185411842i         0000 0006   CAN4RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
1185511843i         0000 0007   CAN4RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
1185611844i                     ; bit position masks
1185711845i         0000 0001   mCAN4RXIDR2_ID7:    equ    %00000001
1185811846i         0000 0002   mCAN4RXIDR2_ID8:    equ    %00000010
1185911847i         0000 0004   mCAN4RXIDR2_ID9:    equ    %00000100
1186011848i         0000 0008   mCAN4RXIDR2_ID10:   equ    %00001000
1186111849i         0000 0010   mCAN4RXIDR2_ID11:   equ    %00010000
1186211850i         0000 0020   mCAN4RXIDR2_ID12:   equ    %00100000
1186311851i         0000 0040   mCAN4RXIDR2_ID13:   equ    %01000000
1186411852i         0000 0080   mCAN4RXIDR2_ID14:   equ    %10000000
1186511853i                     
1186611854i                     
1186711855i                     ;*** CAN4RXIDR3 - MSCAN4 Receive Identifier Register 3; 0x000002A3 ***
1186811856i         0000 02A3   CAN4RXIDR3:         equ    $000002A3                                ;*** CAN4RXIDR3 - MSCAN4 Receive Identifier Register 3; 0x000002
1186911857i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1187011858i         0000 0000   CAN4RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
1187111859i         0000 0001   CAN4RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
1187211860i         0000 0002   CAN4RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
1187311861i         0000 0003   CAN4RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
1187411862i         0000 0004   CAN4RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
1187511863i         0000 0005   CAN4RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
1187611864i         0000 0006   CAN4RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
1187711865i         0000 0007   CAN4RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
1187811866i                     ; bit position masks
1187911867i         0000 0001   mCAN4RXIDR3_RTR:    equ    %00000001
1188011868i         0000 0002   mCAN4RXIDR3_ID0:    equ    %00000010
1188111869i         0000 0004   mCAN4RXIDR3_ID1:    equ    %00000100
1188211870i         0000 0008   mCAN4RXIDR3_ID2:    equ    %00001000
1188311871i         0000 0010   mCAN4RXIDR3_ID3:    equ    %00010000
1188411872i         0000 0020   mCAN4RXIDR3_ID4:    equ    %00100000
1188511873i         0000 0040   mCAN4RXIDR3_ID5:    equ    %01000000
1188611874i         0000 0080   mCAN4RXIDR3_ID6:    equ    %10000000
1188711875i                     
1188811876i                     
1188911877i                     ;*** CAN4RXDSR0 - MSCAN4 Receive Data Segment Register 0; 0x000002A4 ***
1189011878i         0000 02A4   CAN4RXDSR0:         equ    $000002A4                                ;*** CAN4RXDSR0 - MSCAN4 Receive Data Segment Register 0; 0x0000
1189111879i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1189211880i         0000 0000   CAN4RXDSR0_DB0:     equ    0                                         ; Data Bit 0
1189311881i         0000 0001   CAN4RXDSR0_DB1:     equ    1                                         ; Data Bit 1
1189411882i         0000 0002   CAN4RXDSR0_DB2:     equ    2                                         ; Data Bit 2
1189511883i         0000 0003   CAN4RXDSR0_DB3:     equ    3                                         ; Data Bit 3
1189611884i         0000 0004   CAN4RXDSR0_DB4:     equ    4                                         ; Data Bit 4
1189711885i         0000 0005   CAN4RXDSR0_DB5:     equ    5                                         ; Data Bit 5
1189811886i         0000 0006   CAN4RXDSR0_DB6:     equ    6                                         ; Data Bit 6
1189911887i         0000 0007   CAN4RXDSR0_DB7:     equ    7                                         ; Data Bit 7
1190011888i                     ; bit position masks
1190111889i         0000 0001   mCAN4RXDSR0_DB0:    equ    %00000001
1190211890i         0000 0002   mCAN4RXDSR0_DB1:    equ    %00000010
1190311891i         0000 0004   mCAN4RXDSR0_DB2:    equ    %00000100
1190411892i         0000 0008   mCAN4RXDSR0_DB3:    equ    %00001000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1190511893i         0000 0010   mCAN4RXDSR0_DB4:    equ    %00010000
1190611894i         0000 0020   mCAN4RXDSR0_DB5:    equ    %00100000
1190711895i         0000 0040   mCAN4RXDSR0_DB6:    equ    %01000000
1190811896i         0000 0080   mCAN4RXDSR0_DB7:    equ    %10000000
1190911897i                     
1191011898i                     
1191111899i                     ;*** CAN4RXDSR1 - MSCAN4 Receive Data Segment Register 1; 0x000002A5 ***
1191211900i         0000 02A5   CAN4RXDSR1:         equ    $000002A5                                ;*** CAN4RXDSR1 - MSCAN4 Receive Data Segment Register 1; 0x0000
1191311901i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1191411902i         0000 0000   CAN4RXDSR1_DB0:     equ    0                                         ; Data Bit 0
1191511903i         0000 0001   CAN4RXDSR1_DB1:     equ    1                                         ; Data Bit 1
1191611904i         0000 0002   CAN4RXDSR1_DB2:     equ    2                                         ; Data Bit 2
1191711905i         0000 0003   CAN4RXDSR1_DB3:     equ    3                                         ; Data Bit 3
1191811906i         0000 0004   CAN4RXDSR1_DB4:     equ    4                                         ; Data Bit 4
1191911907i         0000 0005   CAN4RXDSR1_DB5:     equ    5                                         ; Data Bit 5
1192011908i         0000 0006   CAN4RXDSR1_DB6:     equ    6                                         ; Data Bit 6
1192111909i         0000 0007   CAN4RXDSR1_DB7:     equ    7                                         ; Data Bit 7
1192211910i                     ; bit position masks
1192311911i         0000 0001   mCAN4RXDSR1_DB0:    equ    %00000001
1192411912i         0000 0002   mCAN4RXDSR1_DB1:    equ    %00000010
1192511913i         0000 0004   mCAN4RXDSR1_DB2:    equ    %00000100
1192611914i         0000 0008   mCAN4RXDSR1_DB3:    equ    %00001000
1192711915i         0000 0010   mCAN4RXDSR1_DB4:    equ    %00010000
1192811916i         0000 0020   mCAN4RXDSR1_DB5:    equ    %00100000
1192911917i         0000 0040   mCAN4RXDSR1_DB6:    equ    %01000000
1193011918i         0000 0080   mCAN4RXDSR1_DB7:    equ    %10000000
1193111919i                     
1193211920i                     
1193311921i                     ;*** CAN4RXDSR2 - MSCAN4 Receive Data Segment Register 2; 0x000002A6 ***
1193411922i         0000 02A6   CAN4RXDSR2:         equ    $000002A6                                ;*** CAN4RXDSR2 - MSCAN4 Receive Data Segment Register 2; 0x0000
1193511923i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1193611924i         0000 0000   CAN4RXDSR2_DB0:     equ    0                                         ; Data Bit 0
1193711925i         0000 0001   CAN4RXDSR2_DB1:     equ    1                                         ; Data Bit 1
1193811926i         0000 0002   CAN4RXDSR2_DB2:     equ    2                                         ; Data Bit 2
1193911927i         0000 0003   CAN4RXDSR2_DB3:     equ    3                                         ; Data Bit 3
1194011928i         0000 0004   CAN4RXDSR2_DB4:     equ    4                                         ; Data Bit 4
1194111929i         0000 0005   CAN4RXDSR2_DB5:     equ    5                                         ; Data Bit 5
1194211930i         0000 0006   CAN4RXDSR2_DB6:     equ    6                                         ; Data Bit 6
1194311931i         0000 0007   CAN4RXDSR2_DB7:     equ    7                                         ; Data Bit 7
1194411932i                     ; bit position masks
1194511933i         0000 0001   mCAN4RXDSR2_DB0:    equ    %00000001
1194611934i         0000 0002   mCAN4RXDSR2_DB1:    equ    %00000010
1194711935i         0000 0004   mCAN4RXDSR2_DB2:    equ    %00000100
1194811936i         0000 0008   mCAN4RXDSR2_DB3:    equ    %00001000
1194911937i         0000 0010   mCAN4RXDSR2_DB4:    equ    %00010000
1195011938i         0000 0020   mCAN4RXDSR2_DB5:    equ    %00100000
1195111939i         0000 0040   mCAN4RXDSR2_DB6:    equ    %01000000
1195211940i         0000 0080   mCAN4RXDSR2_DB7:    equ    %10000000
1195311941i                     
1195411942i                     
1195511943i                     ;*** CAN4RXDSR3 - MSCAN4 Receive Data Segment Register 3; 0x000002A7 ***
1195611944i         0000 02A7   CAN4RXDSR3:         equ    $000002A7                                ;*** CAN4RXDSR3 - MSCAN4 Receive Data Segment Register 3; 0x0000
1195711945i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1195811946i         0000 0000   CAN4RXDSR3_DB0:     equ    0                                         ; Data Bit 0
1195911947i         0000 0001   CAN4RXDSR3_DB1:     equ    1                                         ; Data Bit 1
1196011948i         0000 0002   CAN4RXDSR3_DB2:     equ    2                                         ; Data Bit 2
1196111949i         0000 0003   CAN4RXDSR3_DB3:     equ    3                                         ; Data Bit 3
1196211950i         0000 0004   CAN4RXDSR3_DB4:     equ    4                                         ; Data Bit 4
1196311951i         0000 0005   CAN4RXDSR3_DB5:     equ    5                                         ; Data Bit 5
1196411952i         0000 0006   CAN4RXDSR3_DB6:     equ    6                                         ; Data Bit 6
1196511953i         0000 0007   CAN4RXDSR3_DB7:     equ    7                                         ; Data Bit 7
1196611954i                     ; bit position masks
1196711955i         0000 0001   mCAN4RXDSR3_DB0:    equ    %00000001
1196811956i         0000 0002   mCAN4RXDSR3_DB1:    equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1196911957i         0000 0004   mCAN4RXDSR3_DB2:    equ    %00000100
1197011958i         0000 0008   mCAN4RXDSR3_DB3:    equ    %00001000
1197111959i         0000 0010   mCAN4RXDSR3_DB4:    equ    %00010000
1197211960i         0000 0020   mCAN4RXDSR3_DB5:    equ    %00100000
1197311961i         0000 0040   mCAN4RXDSR3_DB6:    equ    %01000000
1197411962i         0000 0080   mCAN4RXDSR3_DB7:    equ    %10000000
1197511963i                     
1197611964i                     
1197711965i                     ;*** CAN4RXDSR4 - MSCAN4 Receive Data Segment Register 4; 0x000002A8 ***
1197811966i         0000 02A8   CAN4RXDSR4:         equ    $000002A8                                ;*** CAN4RXDSR4 - MSCAN4 Receive Data Segment Register 4; 0x0000
1197911967i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1198011968i         0000 0000   CAN4RXDSR4_DB0:     equ    0                                         ; Data Bit 0
1198111969i         0000 0001   CAN4RXDSR4_DB1:     equ    1                                         ; Data Bit 1
1198211970i         0000 0002   CAN4RXDSR4_DB2:     equ    2                                         ; Data Bit 2
1198311971i         0000 0003   CAN4RXDSR4_DB3:     equ    3                                         ; Data Bit 3
1198411972i         0000 0004   CAN4RXDSR4_DB4:     equ    4                                         ; Data Bit 4
1198511973i         0000 0005   CAN4RXDSR4_DB5:     equ    5                                         ; Data Bit 5
1198611974i         0000 0006   CAN4RXDSR4_DB6:     equ    6                                         ; Data Bit 6
1198711975i         0000 0007   CAN4RXDSR4_DB7:     equ    7                                         ; Data Bit 7
1198811976i                     ; bit position masks
1198911977i         0000 0001   mCAN4RXDSR4_DB0:    equ    %00000001
1199011978i         0000 0002   mCAN4RXDSR4_DB1:    equ    %00000010
1199111979i         0000 0004   mCAN4RXDSR4_DB2:    equ    %00000100
1199211980i         0000 0008   mCAN4RXDSR4_DB3:    equ    %00001000
1199311981i         0000 0010   mCAN4RXDSR4_DB4:    equ    %00010000
1199411982i         0000 0020   mCAN4RXDSR4_DB5:    equ    %00100000
1199511983i         0000 0040   mCAN4RXDSR4_DB6:    equ    %01000000
1199611984i         0000 0080   mCAN4RXDSR4_DB7:    equ    %10000000
1199711985i                     
1199811986i                     
1199911987i                     ;*** CAN4RXDSR5 - MSCAN4 Receive Data Segment Register 5; 0x000002A9 ***
1200011988i         0000 02A9   CAN4RXDSR5:         equ    $000002A9                                ;*** CAN4RXDSR5 - MSCAN4 Receive Data Segment Register 5; 0x0000
1200111989i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1200211990i         0000 0000   CAN4RXDSR5_DB0:     equ    0                                         ; Data Bit 0
1200311991i         0000 0001   CAN4RXDSR5_DB1:     equ    1                                         ; Data Bit 1
1200411992i         0000 0002   CAN4RXDSR5_DB2:     equ    2                                         ; Data Bit 2
1200511993i         0000 0003   CAN4RXDSR5_DB3:     equ    3                                         ; Data Bit 3
1200611994i         0000 0004   CAN4RXDSR5_DB4:     equ    4                                         ; Data Bit 4
1200711995i         0000 0005   CAN4RXDSR5_DB5:     equ    5                                         ; Data Bit 5
1200811996i         0000 0006   CAN4RXDSR5_DB6:     equ    6                                         ; Data Bit 6
1200911997i         0000 0007   CAN4RXDSR5_DB7:     equ    7                                         ; Data Bit 7
1201011998i                     ; bit position masks
1201111999i         0000 0001   mCAN4RXDSR5_DB0:    equ    %00000001
1201212000i         0000 0002   mCAN4RXDSR5_DB1:    equ    %00000010
1201312001i         0000 0004   mCAN4RXDSR5_DB2:    equ    %00000100
1201412002i         0000 0008   mCAN4RXDSR5_DB3:    equ    %00001000
1201512003i         0000 0010   mCAN4RXDSR5_DB4:    equ    %00010000
1201612004i         0000 0020   mCAN4RXDSR5_DB5:    equ    %00100000
1201712005i         0000 0040   mCAN4RXDSR5_DB6:    equ    %01000000
1201812006i         0000 0080   mCAN4RXDSR5_DB7:    equ    %10000000
1201912007i                     
1202012008i                     
1202112009i                     ;*** CAN4RXDSR6 - MSCAN4 Receive Data Segment Register 6; 0x000002AA ***
1202212010i         0000 02AA   CAN4RXDSR6:         equ    $000002AA                                ;*** CAN4RXDSR6 - MSCAN4 Receive Data Segment Register 6; 0x0000
1202312011i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1202412012i         0000 0000   CAN4RXDSR6_DB0:     equ    0                                         ; Data Bit 0
1202512013i         0000 0001   CAN4RXDSR6_DB1:     equ    1                                         ; Data Bit 1
1202612014i         0000 0002   CAN4RXDSR6_DB2:     equ    2                                         ; Data Bit 2
1202712015i         0000 0003   CAN4RXDSR6_DB3:     equ    3                                         ; Data Bit 3
1202812016i         0000 0004   CAN4RXDSR6_DB4:     equ    4                                         ; Data Bit 4
1202912017i         0000 0005   CAN4RXDSR6_DB5:     equ    5                                         ; Data Bit 5
1203012018i         0000 0006   CAN4RXDSR6_DB6:     equ    6                                         ; Data Bit 6
1203112019i         0000 0007   CAN4RXDSR6_DB7:     equ    7                                         ; Data Bit 7
1203212020i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1203312021i         0000 0001   mCAN4RXDSR6_DB0:    equ    %00000001
1203412022i         0000 0002   mCAN4RXDSR6_DB1:    equ    %00000010
1203512023i         0000 0004   mCAN4RXDSR6_DB2:    equ    %00000100
1203612024i         0000 0008   mCAN4RXDSR6_DB3:    equ    %00001000
1203712025i         0000 0010   mCAN4RXDSR6_DB4:    equ    %00010000
1203812026i         0000 0020   mCAN4RXDSR6_DB5:    equ    %00100000
1203912027i         0000 0040   mCAN4RXDSR6_DB6:    equ    %01000000
1204012028i         0000 0080   mCAN4RXDSR6_DB7:    equ    %10000000
1204112029i                     
1204212030i                     
1204312031i                     ;*** CAN4RXDSR7 - MSCAN4 Receive Data Segment Register 7; 0x000002AB ***
1204412032i         0000 02AB   CAN4RXDSR7:         equ    $000002AB                                ;*** CAN4RXDSR7 - MSCAN4 Receive Data Segment Register 7; 0x0000
1204512033i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1204612034i         0000 0000   CAN4RXDSR7_DB0:     equ    0                                         ; Data Bit 0
1204712035i         0000 0001   CAN4RXDSR7_DB1:     equ    1                                         ; Data Bit 1
1204812036i         0000 0002   CAN4RXDSR7_DB2:     equ    2                                         ; Data Bit 2
1204912037i         0000 0003   CAN4RXDSR7_DB3:     equ    3                                         ; Data Bit 3
1205012038i         0000 0004   CAN4RXDSR7_DB4:     equ    4                                         ; Data Bit 4
1205112039i         0000 0005   CAN4RXDSR7_DB5:     equ    5                                         ; Data Bit 5
1205212040i         0000 0006   CAN4RXDSR7_DB6:     equ    6                                         ; Data Bit 6
1205312041i         0000 0007   CAN4RXDSR7_DB7:     equ    7                                         ; Data Bit 7
1205412042i                     ; bit position masks
1205512043i         0000 0001   mCAN4RXDSR7_DB0:    equ    %00000001
1205612044i         0000 0002   mCAN4RXDSR7_DB1:    equ    %00000010
1205712045i         0000 0004   mCAN4RXDSR7_DB2:    equ    %00000100
1205812046i         0000 0008   mCAN4RXDSR7_DB3:    equ    %00001000
1205912047i         0000 0010   mCAN4RXDSR7_DB4:    equ    %00010000
1206012048i         0000 0020   mCAN4RXDSR7_DB5:    equ    %00100000
1206112049i         0000 0040   mCAN4RXDSR7_DB6:    equ    %01000000
1206212050i         0000 0080   mCAN4RXDSR7_DB7:    equ    %10000000
1206312051i                     
1206412052i                     
1206512053i                     ;*** CAN4RXDLR - MSCAN4 Receive Data Length Register; 0x000002AC ***
1206612054i         0000 02AC   CAN4RXDLR:          equ    $000002AC                                ;*** CAN4RXDLR - MSCAN4 Receive Data Length Register; 0x000002AC
1206712055i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1206812056i         0000 0000   CAN4RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
1206912057i         0000 0001   CAN4RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
1207012058i         0000 0002   CAN4RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
1207112059i         0000 0003   CAN4RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
1207212060i                     ; bit position masks
1207312061i         0000 0001   mCAN4RXDLR_DLC0:    equ    %00000001
1207412062i         0000 0002   mCAN4RXDLR_DLC1:    equ    %00000010
1207512063i         0000 0004   mCAN4RXDLR_DLC2:    equ    %00000100
1207612064i         0000 0008   mCAN4RXDLR_DLC3:    equ    %00001000
1207712065i                     
1207812066i                     
1207912067i                     ;*** CAN4RXTSR - MSCAN 4 Receive Time Stamp Register; 0x000002AE ***
1208012068i         0000 02AE   CAN4RXTSR:          equ    $000002AE                                ;*** CAN4RXTSR - MSCAN 4 Receive Time Stamp Register; 0x000002AE
1208112069i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1208212070i         0000 0000   CAN4RXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
1208312071i         0000 0001   CAN4RXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
1208412072i         0000 0002   CAN4RXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
1208512073i         0000 0003   CAN4RXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
1208612074i         0000 0004   CAN4RXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
1208712075i         0000 0005   CAN4RXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
1208812076i         0000 0006   CAN4RXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
1208912077i         0000 0007   CAN4RXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
1209012078i         0000 0008   CAN4RXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
1209112079i         0000 0009   CAN4RXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
1209212080i         0000 000A   CAN4RXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
1209312081i         0000 000B   CAN4RXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
1209412082i         0000 000C   CAN4RXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
1209512083i         0000 000D   CAN4RXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
1209612084i         0000 000E   CAN4RXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1209712085i         0000 000F   CAN4RXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
1209812086i                     ; bit position masks
1209912087i         0000 0001   mCAN4RXTSR_TSR0:    equ    %00000001
1210012088i         0000 0002   mCAN4RXTSR_TSR1:    equ    %00000010
1210112089i         0000 0004   mCAN4RXTSR_TSR2:    equ    %00000100
1210212090i         0000 0008   mCAN4RXTSR_TSR3:    equ    %00001000
1210312091i         0000 0010   mCAN4RXTSR_TSR4:    equ    %00010000
1210412092i         0000 0020   mCAN4RXTSR_TSR5:    equ    %00100000
1210512093i         0000 0040   mCAN4RXTSR_TSR6:    equ    %01000000
1210612094i         0000 0080   mCAN4RXTSR_TSR7:    equ    %10000000
1210712095i         0000 0100   mCAN4RXTSR_TSR8:    equ    %100000000
1210812096i         0000 0200   mCAN4RXTSR_TSR9:    equ    %1000000000
1210912097i         0000 0400   mCAN4RXTSR_TSR10:   equ    %10000000000
1211012098i         0000 0800   mCAN4RXTSR_TSR11:   equ    %100000000000
1211112099i         0000 1000   mCAN4RXTSR_TSR12:   equ    %1000000000000
1211212100i         0000 2000   mCAN4RXTSR_TSR13:   equ    %10000000000000
1211312101i         0000 4000   mCAN4RXTSR_TSR14:   equ    %100000000000000
1211412102i         0000 8000   mCAN4RXTSR_TSR15:   equ    %1000000000000000
1211512103i                     
1211612104i                     
1211712105i                     ;*** CAN4RXTSRH - MSCAN 4 Receive Time Stamp Register High; 0x000002AE ***
1211812106i         0000 02AE   CAN4RXTSRH:         equ    $000002AE                                ;*** CAN4RXTSRH - MSCAN 4 Receive Time Stamp Register High; 0x00
1211912107i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1212012108i         0000 0000   CAN4RXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
1212112109i         0000 0001   CAN4RXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
1212212110i         0000 0002   CAN4RXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
1212312111i         0000 0003   CAN4RXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
1212412112i         0000 0004   CAN4RXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12
1212512113i         0000 0005   CAN4RXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
1212612114i         0000 0006   CAN4RXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14
1212712115i         0000 0007   CAN4RXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
1212812116i                     ; bit position masks
1212912117i         0000 0001   mCAN4RXTSRH_TSR8:   equ    %00000001
1213012118i         0000 0002   mCAN4RXTSRH_TSR9:   equ    %00000010
1213112119i         0000 0004   mCAN4RXTSRH_TSR10:  equ    %00000100
1213212120i         0000 0008   mCAN4RXTSRH_TSR11:  equ    %00001000
1213312121i         0000 0010   mCAN4RXTSRH_TSR12:  equ    %00010000
1213412122i         0000 0020   mCAN4RXTSRH_TSR13:  equ    %00100000
1213512123i         0000 0040   mCAN4RXTSRH_TSR14:  equ    %01000000
1213612124i         0000 0080   mCAN4RXTSRH_TSR15:  equ    %10000000
1213712125i                     
1213812126i                     
1213912127i                     ;*** CAN4RXTSRL - MSCAN 4 Receive Time Stamp Register Low; 0x000002AF ***
1214012128i         0000 02AF   CAN4RXTSRL:         equ    $000002AF                                ;*** CAN4RXTSRL - MSCAN 4 Receive Time Stamp Register Low; 0x000
1214112129i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1214212130i         0000 0000   CAN4RXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
1214312131i         0000 0001   CAN4RXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
1214412132i         0000 0002   CAN4RXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
1214512133i         0000 0003   CAN4RXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
1214612134i         0000 0004   CAN4RXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
1214712135i         0000 0005   CAN4RXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
1214812136i         0000 0006   CAN4RXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
1214912137i         0000 0007   CAN4RXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
1215012138i                     ; bit position masks
1215112139i         0000 0001   mCAN4RXTSRL_TSR0:   equ    %00000001
1215212140i         0000 0002   mCAN4RXTSRL_TSR1:   equ    %00000010
1215312141i         0000 0004   mCAN4RXTSRL_TSR2:   equ    %00000100
1215412142i         0000 0008   mCAN4RXTSRL_TSR3:   equ    %00001000
1215512143i         0000 0010   mCAN4RXTSRL_TSR4:   equ    %00010000
1215612144i         0000 0020   mCAN4RXTSRL_TSR5:   equ    %00100000
1215712145i         0000 0040   mCAN4RXTSRL_TSR6:   equ    %01000000
1215812146i         0000 0080   mCAN4RXTSRL_TSR7:   equ    %10000000
1215912147i                     
1216012148i                     

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1216112149i                     ;*** CAN4TXIDR0 - MSCAN4 Transmit Identifier Register 0; 0x000002B0 ***
1216212150i         0000 02B0   CAN4TXIDR0:         equ    $000002B0                                ;*** CAN4TXIDR0 - MSCAN4 Transmit Identifier Register 0; 0x00000
1216312151i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1216412152i         0000 0000   CAN4TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
1216512153i         0000 0001   CAN4TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
1216612154i         0000 0002   CAN4TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
1216712155i         0000 0003   CAN4TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
1216812156i         0000 0004   CAN4TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
1216912157i         0000 0005   CAN4TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
1217012158i         0000 0006   CAN4TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
1217112159i         0000 0007   CAN4TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
1217212160i                     ; bit position masks
1217312161i         0000 0001   mCAN4TXIDR0_ID21:   equ    %00000001
1217412162i         0000 0002   mCAN4TXIDR0_ID22:   equ    %00000010
1217512163i         0000 0004   mCAN4TXIDR0_ID23:   equ    %00000100
1217612164i         0000 0008   mCAN4TXIDR0_ID24:   equ    %00001000
1217712165i         0000 0010   mCAN4TXIDR0_ID25:   equ    %00010000
1217812166i         0000 0020   mCAN4TXIDR0_ID26:   equ    %00100000
1217912167i         0000 0040   mCAN4TXIDR0_ID27:   equ    %01000000
1218012168i         0000 0080   mCAN4TXIDR0_ID28:   equ    %10000000
1218112169i                     
1218212170i                     
1218312171i                     ;*** CAN4TXIDR1 - MSCAN4 Transmit Identifier Register 1; 0x000002B1 ***
1218412172i         0000 02B1   CAN4TXIDR1:         equ    $000002B1                                ;*** CAN4TXIDR1 - MSCAN4 Transmit Identifier Register 1; 0x00000
1218512173i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1218612174i         0000 0000   CAN4TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
1218712175i         0000 0001   CAN4TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
1218812176i         0000 0002   CAN4TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
1218912177i         0000 0003   CAN4TXIDR1_IDE:     equ    3                                         ; ID Extended
1219012178i         0000 0004   CAN4TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
1219112179i         0000 0005   CAN4TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
1219212180i         0000 0006   CAN4TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
1219312181i         0000 0007   CAN4TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
1219412182i                     ; bit position masks
1219512183i         0000 0001   mCAN4TXIDR1_ID15:   equ    %00000001
1219612184i         0000 0002   mCAN4TXIDR1_ID16:   equ    %00000010
1219712185i         0000 0004   mCAN4TXIDR1_ID17:   equ    %00000100
1219812186i         0000 0008   mCAN4TXIDR1_IDE:    equ    %00001000
1219912187i         0000 0010   mCAN4TXIDR1_SRR:    equ    %00010000
1220012188i         0000 0020   mCAN4TXIDR1_ID18:   equ    %00100000
1220112189i         0000 0040   mCAN4TXIDR1_ID19:   equ    %01000000
1220212190i         0000 0080   mCAN4TXIDR1_ID20:   equ    %10000000
1220312191i                     
1220412192i                     
1220512193i                     ;*** CAN4TXIDR2 - MSCAN4 Transmit Identifier Register 2; 0x000002B2 ***
1220612194i         0000 02B2   CAN4TXIDR2:         equ    $000002B2                                ;*** CAN4TXIDR2 - MSCAN4 Transmit Identifier Register 2; 0x00000
1220712195i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1220812196i         0000 0000   CAN4TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
1220912197i         0000 0001   CAN4TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
1221012198i         0000 0002   CAN4TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
1221112199i         0000 0003   CAN4TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
1221212200i         0000 0004   CAN4TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
1221312201i         0000 0005   CAN4TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
1221412202i         0000 0006   CAN4TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
1221512203i         0000 0007   CAN4TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
1221612204i                     ; bit position masks
1221712205i         0000 0001   mCAN4TXIDR2_ID7:    equ    %00000001
1221812206i         0000 0002   mCAN4TXIDR2_ID8:    equ    %00000010
1221912207i         0000 0004   mCAN4TXIDR2_ID9:    equ    %00000100
1222012208i         0000 0008   mCAN4TXIDR2_ID10:   equ    %00001000
1222112209i         0000 0010   mCAN4TXIDR2_ID11:   equ    %00010000
1222212210i         0000 0020   mCAN4TXIDR2_ID12:   equ    %00100000
1222312211i         0000 0040   mCAN4TXIDR2_ID13:   equ    %01000000
1222412212i         0000 0080   mCAN4TXIDR2_ID14:   equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1222512213i                     
1222612214i                     
1222712215i                     ;*** CAN4TXIDR3 - MSCAN4 Transmit Identifier Register 3; 0x000002B3 ***
1222812216i         0000 02B3   CAN4TXIDR3:         equ    $000002B3                                ;*** CAN4TXIDR3 - MSCAN4 Transmit Identifier Register 3; 0x00000
1222912217i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1223012218i         0000 0000   CAN4TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
1223112219i         0000 0001   CAN4TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
1223212220i         0000 0002   CAN4TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
1223312221i         0000 0003   CAN4TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
1223412222i         0000 0004   CAN4TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
1223512223i         0000 0005   CAN4TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
1223612224i         0000 0006   CAN4TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
1223712225i         0000 0007   CAN4TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
1223812226i                     ; bit position masks
1223912227i         0000 0001   mCAN4TXIDR3_RTR:    equ    %00000001
1224012228i         0000 0002   mCAN4TXIDR3_ID0:    equ    %00000010
1224112229i         0000 0004   mCAN4TXIDR3_ID1:    equ    %00000100
1224212230i         0000 0008   mCAN4TXIDR3_ID2:    equ    %00001000
1224312231i         0000 0010   mCAN4TXIDR3_ID3:    equ    %00010000
1224412232i         0000 0020   mCAN4TXIDR3_ID4:    equ    %00100000
1224512233i         0000 0040   mCAN4TXIDR3_ID5:    equ    %01000000
1224612234i         0000 0080   mCAN4TXIDR3_ID6:    equ    %10000000
1224712235i                     
1224812236i                     
1224912237i                     ;*** CAN4TXDSR0 - MSCAN4 Transmit Data Segment Register 0; 0x000002B4 ***
1225012238i         0000 02B4   CAN4TXDSR0:         equ    $000002B4                                ;*** CAN4TXDSR0 - MSCAN4 Transmit Data Segment Register 0; 0x000
1225112239i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1225212240i         0000 0000   CAN4TXDSR0_DB0:     equ    0                                         ; Data Bit 0
1225312241i         0000 0001   CAN4TXDSR0_DB1:     equ    1                                         ; Data Bit 1
1225412242i         0000 0002   CAN4TXDSR0_DB2:     equ    2                                         ; Data Bit 2
1225512243i         0000 0003   CAN4TXDSR0_DB3:     equ    3                                         ; Data Bit 3
1225612244i         0000 0004   CAN4TXDSR0_DB4:     equ    4                                         ; Data Bit 4
1225712245i         0000 0005   CAN4TXDSR0_DB5:     equ    5                                         ; Data Bit 5
1225812246i         0000 0006   CAN4TXDSR0_DB6:     equ    6                                         ; Data Bit 6
1225912247i         0000 0007   CAN4TXDSR0_DB7:     equ    7                                         ; Data Bit 7
1226012248i                     ; bit position masks
1226112249i         0000 0001   mCAN4TXDSR0_DB0:    equ    %00000001
1226212250i         0000 0002   mCAN4TXDSR0_DB1:    equ    %00000010
1226312251i         0000 0004   mCAN4TXDSR0_DB2:    equ    %00000100
1226412252i         0000 0008   mCAN4TXDSR0_DB3:    equ    %00001000
1226512253i         0000 0010   mCAN4TXDSR0_DB4:    equ    %00010000
1226612254i         0000 0020   mCAN4TXDSR0_DB5:    equ    %00100000
1226712255i         0000 0040   mCAN4TXDSR0_DB6:    equ    %01000000
1226812256i         0000 0080   mCAN4TXDSR0_DB7:    equ    %10000000
1226912257i                     
1227012258i                     
1227112259i                     ;*** CAN4TXDSR1 - MSCAN4 Transmit Data Segment Register 1; 0x000002B5 ***
1227212260i         0000 02B5   CAN4TXDSR1:         equ    $000002B5                                ;*** CAN4TXDSR1 - MSCAN4 Transmit Data Segment Register 1; 0x000
1227312261i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1227412262i         0000 0000   CAN4TXDSR1_DB0:     equ    0                                         ; Data Bit 0
1227512263i         0000 0001   CAN4TXDSR1_DB1:     equ    1                                         ; Data Bit 1
1227612264i         0000 0002   CAN4TXDSR1_DB2:     equ    2                                         ; Data Bit 2
1227712265i         0000 0003   CAN4TXDSR1_DB3:     equ    3                                         ; Data Bit 3
1227812266i         0000 0004   CAN4TXDSR1_DB4:     equ    4                                         ; Data Bit 4
1227912267i         0000 0005   CAN4TXDSR1_DB5:     equ    5                                         ; Data Bit 5
1228012268i         0000 0006   CAN4TXDSR1_DB6:     equ    6                                         ; Data Bit 6
1228112269i         0000 0007   CAN4TXDSR1_DB7:     equ    7                                         ; Data Bit 7
1228212270i                     ; bit position masks
1228312271i         0000 0001   mCAN4TXDSR1_DB0:    equ    %00000001
1228412272i         0000 0002   mCAN4TXDSR1_DB1:    equ    %00000010
1228512273i         0000 0004   mCAN4TXDSR1_DB2:    equ    %00000100
1228612274i         0000 0008   mCAN4TXDSR1_DB3:    equ    %00001000
1228712275i         0000 0010   mCAN4TXDSR1_DB4:    equ    %00010000
1228812276i         0000 0020   mCAN4TXDSR1_DB5:    equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1228912277i         0000 0040   mCAN4TXDSR1_DB6:    equ    %01000000
1229012278i         0000 0080   mCAN4TXDSR1_DB7:    equ    %10000000
1229112279i                     
1229212280i                     
1229312281i                     ;*** CAN4TXDSR2 - MSCAN4 Transmit Data Segment Register 2; 0x000002B6 ***
1229412282i         0000 02B6   CAN4TXDSR2:         equ    $000002B6                                ;*** CAN4TXDSR2 - MSCAN4 Transmit Data Segment Register 2; 0x000
1229512283i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1229612284i         0000 0000   CAN4TXDSR2_DB0:     equ    0                                         ; Data Bit 0
1229712285i         0000 0001   CAN4TXDSR2_DB1:     equ    1                                         ; Data Bit 1
1229812286i         0000 0002   CAN4TXDSR2_DB2:     equ    2                                         ; Data Bit 2
1229912287i         0000 0003   CAN4TXDSR2_DB3:     equ    3                                         ; Data Bit 3
1230012288i         0000 0004   CAN4TXDSR2_DB4:     equ    4                                         ; Data Bit 4
1230112289i         0000 0005   CAN4TXDSR2_DB5:     equ    5                                         ; Data Bit 5
1230212290i         0000 0006   CAN4TXDSR2_DB6:     equ    6                                         ; Data Bit 6
1230312291i         0000 0007   CAN4TXDSR2_DB7:     equ    7                                         ; Data Bit 7
1230412292i                     ; bit position masks
1230512293i         0000 0001   mCAN4TXDSR2_DB0:    equ    %00000001
1230612294i         0000 0002   mCAN4TXDSR2_DB1:    equ    %00000010
1230712295i         0000 0004   mCAN4TXDSR2_DB2:    equ    %00000100
1230812296i         0000 0008   mCAN4TXDSR2_DB3:    equ    %00001000
1230912297i         0000 0010   mCAN4TXDSR2_DB4:    equ    %00010000
1231012298i         0000 0020   mCAN4TXDSR2_DB5:    equ    %00100000
1231112299i         0000 0040   mCAN4TXDSR2_DB6:    equ    %01000000
1231212300i         0000 0080   mCAN4TXDSR2_DB7:    equ    %10000000
1231312301i                     
1231412302i                     
1231512303i                     ;*** CAN4TXDSR3 - MSCAN4 Transmit Data Segment Register 3; 0x000002B7 ***
1231612304i         0000 02B7   CAN4TXDSR3:         equ    $000002B7                                ;*** CAN4TXDSR3 - MSCAN4 Transmit Data Segment Register 3; 0x000
1231712305i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1231812306i         0000 0000   CAN4TXDSR3_DB0:     equ    0                                         ; Data Bit 0
1231912307i         0000 0001   CAN4TXDSR3_DB1:     equ    1                                         ; Data Bit 1
1232012308i         0000 0002   CAN4TXDSR3_DB2:     equ    2                                         ; Data Bit 2
1232112309i         0000 0003   CAN4TXDSR3_DB3:     equ    3                                         ; Data Bit 3
1232212310i         0000 0004   CAN4TXDSR3_DB4:     equ    4                                         ; Data Bit 4
1232312311i         0000 0005   CAN4TXDSR3_DB5:     equ    5                                         ; Data Bit 5
1232412312i         0000 0006   CAN4TXDSR3_DB6:     equ    6                                         ; Data Bit 6
1232512313i         0000 0007   CAN4TXDSR3_DB7:     equ    7                                         ; Data Bit 7
1232612314i                     ; bit position masks
1232712315i         0000 0001   mCAN4TXDSR3_DB0:    equ    %00000001
1232812316i         0000 0002   mCAN4TXDSR3_DB1:    equ    %00000010
1232912317i         0000 0004   mCAN4TXDSR3_DB2:    equ    %00000100
1233012318i         0000 0008   mCAN4TXDSR3_DB3:    equ    %00001000
1233112319i         0000 0010   mCAN4TXDSR3_DB4:    equ    %00010000
1233212320i         0000 0020   mCAN4TXDSR3_DB5:    equ    %00100000
1233312321i         0000 0040   mCAN4TXDSR3_DB6:    equ    %01000000
1233412322i         0000 0080   mCAN4TXDSR3_DB7:    equ    %10000000
1233512323i                     
1233612324i                     
1233712325i                     ;*** CAN4TXDSR4 - MSCAN4 Transmit Data Segment Register 4; 0x000002B8 ***
1233812326i         0000 02B8   CAN4TXDSR4:         equ    $000002B8                                ;*** CAN4TXDSR4 - MSCAN4 Transmit Data Segment Register 4; 0x000
1233912327i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1234012328i         0000 0000   CAN4TXDSR4_DB0:     equ    0                                         ; Data Bit 0
1234112329i         0000 0001   CAN4TXDSR4_DB1:     equ    1                                         ; Data Bit 1
1234212330i         0000 0002   CAN4TXDSR4_DB2:     equ    2                                         ; Data Bit 2
1234312331i         0000 0003   CAN4TXDSR4_DB3:     equ    3                                         ; Data Bit 3
1234412332i         0000 0004   CAN4TXDSR4_DB4:     equ    4                                         ; Data Bit 4
1234512333i         0000 0005   CAN4TXDSR4_DB5:     equ    5                                         ; Data Bit 5
1234612334i         0000 0006   CAN4TXDSR4_DB6:     equ    6                                         ; Data Bit 6
1234712335i         0000 0007   CAN4TXDSR4_DB7:     equ    7                                         ; Data Bit 7
1234812336i                     ; bit position masks
1234912337i         0000 0001   mCAN4TXDSR4_DB0:    equ    %00000001
1235012338i         0000 0002   mCAN4TXDSR4_DB1:    equ    %00000010
1235112339i         0000 0004   mCAN4TXDSR4_DB2:    equ    %00000100
1235212340i         0000 0008   mCAN4TXDSR4_DB3:    equ    %00001000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1235312341i         0000 0010   mCAN4TXDSR4_DB4:    equ    %00010000
1235412342i         0000 0020   mCAN4TXDSR4_DB5:    equ    %00100000
1235512343i         0000 0040   mCAN4TXDSR4_DB6:    equ    %01000000
1235612344i         0000 0080   mCAN4TXDSR4_DB7:    equ    %10000000
1235712345i                     
1235812346i                     
1235912347i                     ;*** CAN4TXDSR5 - MSCAN4 Transmit Data Segment Register 5; 0x000002B9 ***
1236012348i         0000 02B9   CAN4TXDSR5:         equ    $000002B9                                ;*** CAN4TXDSR5 - MSCAN4 Transmit Data Segment Register 5; 0x000
1236112349i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1236212350i         0000 0000   CAN4TXDSR5_DB0:     equ    0                                         ; Data Bit 0
1236312351i         0000 0001   CAN4TXDSR5_DB1:     equ    1                                         ; Data Bit 1
1236412352i         0000 0002   CAN4TXDSR5_DB2:     equ    2                                         ; Data Bit 2
1236512353i         0000 0003   CAN4TXDSR5_DB3:     equ    3                                         ; Data Bit 3
1236612354i         0000 0004   CAN4TXDSR5_DB4:     equ    4                                         ; Data Bit 4
1236712355i         0000 0005   CAN4TXDSR5_DB5:     equ    5                                         ; Data Bit 5
1236812356i         0000 0006   CAN4TXDSR5_DB6:     equ    6                                         ; Data Bit 6
1236912357i         0000 0007   CAN4TXDSR5_DB7:     equ    7                                         ; Data Bit 7
1237012358i                     ; bit position masks
1237112359i         0000 0001   mCAN4TXDSR5_DB0:    equ    %00000001
1237212360i         0000 0002   mCAN4TXDSR5_DB1:    equ    %00000010
1237312361i         0000 0004   mCAN4TXDSR5_DB2:    equ    %00000100
1237412362i         0000 0008   mCAN4TXDSR5_DB3:    equ    %00001000
1237512363i         0000 0010   mCAN4TXDSR5_DB4:    equ    %00010000
1237612364i         0000 0020   mCAN4TXDSR5_DB5:    equ    %00100000
1237712365i         0000 0040   mCAN4TXDSR5_DB6:    equ    %01000000
1237812366i         0000 0080   mCAN4TXDSR5_DB7:    equ    %10000000
1237912367i                     
1238012368i                     
1238112369i                     ;*** CAN4TXDSR6 - MSCAN4 Transmit Data Segment Register 6; 0x000002BA ***
1238212370i         0000 02BA   CAN4TXDSR6:         equ    $000002BA                                ;*** CAN4TXDSR6 - MSCAN4 Transmit Data Segment Register 6; 0x000
1238312371i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1238412372i         0000 0000   CAN4TXDSR6_DB0:     equ    0                                         ; Data Bit 0
1238512373i         0000 0001   CAN4TXDSR6_DB1:     equ    1                                         ; Data Bit 1
1238612374i         0000 0002   CAN4TXDSR6_DB2:     equ    2                                         ; Data Bit 2
1238712375i         0000 0003   CAN4TXDSR6_DB3:     equ    3                                         ; Data Bit 3
1238812376i         0000 0004   CAN4TXDSR6_DB4:     equ    4                                         ; Data Bit 4
1238912377i         0000 0005   CAN4TXDSR6_DB5:     equ    5                                         ; Data Bit 5
1239012378i         0000 0006   CAN4TXDSR6_DB6:     equ    6                                         ; Data Bit 6
1239112379i         0000 0007   CAN4TXDSR6_DB7:     equ    7                                         ; Data Bit 7
1239212380i                     ; bit position masks
1239312381i         0000 0001   mCAN4TXDSR6_DB0:    equ    %00000001
1239412382i         0000 0002   mCAN4TXDSR6_DB1:    equ    %00000010
1239512383i         0000 0004   mCAN4TXDSR6_DB2:    equ    %00000100
1239612384i         0000 0008   mCAN4TXDSR6_DB3:    equ    %00001000
1239712385i         0000 0010   mCAN4TXDSR6_DB4:    equ    %00010000
1239812386i         0000 0020   mCAN4TXDSR6_DB5:    equ    %00100000
1239912387i         0000 0040   mCAN4TXDSR6_DB6:    equ    %01000000
1240012388i         0000 0080   mCAN4TXDSR6_DB7:    equ    %10000000
1240112389i                     
1240212390i                     
1240312391i                     ;*** CAN4TXDSR7 - MSCAN4 Transmit Data Segment Register 7; 0x000002BB ***
1240412392i         0000 02BB   CAN4TXDSR7:         equ    $000002BB                                ;*** CAN4TXDSR7 - MSCAN4 Transmit Data Segment Register 7; 0x000
1240512393i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1240612394i         0000 0000   CAN4TXDSR7_DB0:     equ    0                                         ; Data Bit 0
1240712395i         0000 0001   CAN4TXDSR7_DB1:     equ    1                                         ; Data Bit 1
1240812396i         0000 0002   CAN4TXDSR7_DB2:     equ    2                                         ; Data Bit 2
1240912397i         0000 0003   CAN4TXDSR7_DB3:     equ    3                                         ; Data Bit 3
1241012398i         0000 0004   CAN4TXDSR7_DB4:     equ    4                                         ; Data Bit 4
1241112399i         0000 0005   CAN4TXDSR7_DB5:     equ    5                                         ; Data Bit 5
1241212400i         0000 0006   CAN4TXDSR7_DB6:     equ    6                                         ; Data Bit 6
1241312401i         0000 0007   CAN4TXDSR7_DB7:     equ    7                                         ; Data Bit 7
1241412402i                     ; bit position masks
1241512403i         0000 0001   mCAN4TXDSR7_DB0:    equ    %00000001
1241612404i         0000 0002   mCAN4TXDSR7_DB1:    equ    %00000010

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1241712405i         0000 0004   mCAN4TXDSR7_DB2:    equ    %00000100
1241812406i         0000 0008   mCAN4TXDSR7_DB3:    equ    %00001000
1241912407i         0000 0010   mCAN4TXDSR7_DB4:    equ    %00010000
1242012408i         0000 0020   mCAN4TXDSR7_DB5:    equ    %00100000
1242112409i         0000 0040   mCAN4TXDSR7_DB6:    equ    %01000000
1242212410i         0000 0080   mCAN4TXDSR7_DB7:    equ    %10000000
1242312411i                     
1242412412i                     
1242512413i                     ;*** CAN4TXDLR - MSCAN4 Transmit Data Length Register; 0x000002BC ***
1242612414i         0000 02BC   CAN4TXDLR:          equ    $000002BC                                ;*** CAN4TXDLR - MSCAN4 Transmit Data Length Register; 0x000002B
1242712415i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1242812416i         0000 0000   CAN4TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
1242912417i         0000 0001   CAN4TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
1243012418i         0000 0002   CAN4TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
1243112419i         0000 0003   CAN4TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
1243212420i                     ; bit position masks
1243312421i         0000 0001   mCAN4TXDLR_DLC0:    equ    %00000001
1243412422i         0000 0002   mCAN4TXDLR_DLC1:    equ    %00000010
1243512423i         0000 0004   mCAN4TXDLR_DLC2:    equ    %00000100
1243612424i         0000 0008   mCAN4TXDLR_DLC3:    equ    %00001000
1243712425i                     
1243812426i                     
1243912427i                     ;*** CAN4TXTBPR - MSCAN4 Transmit Transmit Buffer Priority; 0x000002BD ***
1244012428i         0000 02BD   CAN4TXTBPR:         equ    $000002BD                                ;*** CAN4TXTBPR - MSCAN4 Transmit Transmit Buffer Priority; 0x00
1244112429i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1244212430i         0000 0000   CAN4TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
1244312431i         0000 0001   CAN4TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
1244412432i         0000 0002   CAN4TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2
1244512433i         0000 0003   CAN4TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
1244612434i         0000 0004   CAN4TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
1244712435i         0000 0005   CAN4TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
1244812436i         0000 0006   CAN4TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
1244912437i         0000 0007   CAN4TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
1245012438i                     ; bit position masks
1245112439i         0000 0001   mCAN4TXTBPR_PRIO0:  equ    %00000001
1245212440i         0000 0002   mCAN4TXTBPR_PRIO1:  equ    %00000010
1245312441i         0000 0004   mCAN4TXTBPR_PRIO2:  equ    %00000100
1245412442i         0000 0008   mCAN4TXTBPR_PRIO3:  equ    %00001000
1245512443i         0000 0010   mCAN4TXTBPR_PRIO4:  equ    %00010000
1245612444i         0000 0020   mCAN4TXTBPR_PRIO5:  equ    %00100000
1245712445i         0000 0040   mCAN4TXTBPR_PRIO6:  equ    %01000000
1245812446i         0000 0080   mCAN4TXTBPR_PRIO7:  equ    %10000000
1245912447i                     
1246012448i                     
1246112449i                     ;*** CAN4TXTSR - MSCAN 4 Transmit Time Stamp Register; 0x000002BE ***
1246212450i         0000 02BE   CAN4TXTSR:          equ    $000002BE                                ;*** CAN4TXTSR - MSCAN 4 Transmit Time Stamp Register; 0x000002B
1246312451i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1246412452i         0000 0000   CAN4TXTSR_TSR0:     equ    0                                         ; Time Stamp Bit 0
1246512453i         0000 0001   CAN4TXTSR_TSR1:     equ    1                                         ; Time Stamp Bit 1
1246612454i         0000 0002   CAN4TXTSR_TSR2:     equ    2                                         ; Time Stamp Bit 2
1246712455i         0000 0003   CAN4TXTSR_TSR3:     equ    3                                         ; Time Stamp Bit 3
1246812456i         0000 0004   CAN4TXTSR_TSR4:     equ    4                                         ; Time Stamp Bit 4
1246912457i         0000 0005   CAN4TXTSR_TSR5:     equ    5                                         ; Time Stamp Bit 5
1247012458i         0000 0006   CAN4TXTSR_TSR6:     equ    6                                         ; Time Stamp Bit 6
1247112459i         0000 0007   CAN4TXTSR_TSR7:     equ    7                                         ; Time Stamp Bit 7
1247212460i         0000 0008   CAN4TXTSR_TSR8:     equ    8                                         ; Time Stamp Bit 8
1247312461i         0000 0009   CAN4TXTSR_TSR9:     equ    9                                         ; Time Stamp Bit 9
1247412462i         0000 000A   CAN4TXTSR_TSR10:    equ    10                                        ; Time Stamp Bit 10
1247512463i         0000 000B   CAN4TXTSR_TSR11:    equ    11                                        ; Time Stamp Bit 11
1247612464i         0000 000C   CAN4TXTSR_TSR12:    equ    12                                        ; Time Stamp Bit 12
1247712465i         0000 000D   CAN4TXTSR_TSR13:    equ    13                                        ; Time Stamp Bit 13
1247812466i         0000 000E   CAN4TXTSR_TSR14:    equ    14                                        ; Time Stamp Bit 14
1247912467i         0000 000F   CAN4TXTSR_TSR15:    equ    15                                        ; Time Stamp Bit 15
1248012468i                     ; bit position masks

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1248112469i         0000 0001   mCAN4TXTSR_TSR0:    equ    %00000001
1248212470i         0000 0002   mCAN4TXTSR_TSR1:    equ    %00000010
1248312471i         0000 0004   mCAN4TXTSR_TSR2:    equ    %00000100
1248412472i         0000 0008   mCAN4TXTSR_TSR3:    equ    %00001000
1248512473i         0000 0010   mCAN4TXTSR_TSR4:    equ    %00010000
1248612474i         0000 0020   mCAN4TXTSR_TSR5:    equ    %00100000
1248712475i         0000 0040   mCAN4TXTSR_TSR6:    equ    %01000000
1248812476i         0000 0080   mCAN4TXTSR_TSR7:    equ    %10000000
1248912477i         0000 0100   mCAN4TXTSR_TSR8:    equ    %100000000
1249012478i         0000 0200   mCAN4TXTSR_TSR9:    equ    %1000000000
1249112479i         0000 0400   mCAN4TXTSR_TSR10:   equ    %10000000000
1249212480i         0000 0800   mCAN4TXTSR_TSR11:   equ    %100000000000
1249312481i         0000 1000   mCAN4TXTSR_TSR12:   equ    %1000000000000
1249412482i         0000 2000   mCAN4TXTSR_TSR13:   equ    %10000000000000
1249512483i         0000 4000   mCAN4TXTSR_TSR14:   equ    %100000000000000
1249612484i         0000 8000   mCAN4TXTSR_TSR15:   equ    %1000000000000000
1249712485i                     
1249812486i                     
1249912487i                     ;*** CAN4TXTSRH - MSCAN 4 Transmit Time Stamp Register High; 0x000002BE ***
1250012488i         0000 02BE   CAN4TXTSRH:         equ    $000002BE                                ;*** CAN4TXTSRH - MSCAN 4 Transmit Time Stamp Register High; 0x0
1250112489i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1250212490i         0000 0000   CAN4TXTSRH_TSR8:    equ    0                                         ; Time Stamp Bit 8
1250312491i         0000 0001   CAN4TXTSRH_TSR9:    equ    1                                         ; Time Stamp Bit 9
1250412492i         0000 0002   CAN4TXTSRH_TSR10:   equ    2                                         ; Time Stamp Bit 10
1250512493i         0000 0003   CAN4TXTSRH_TSR11:   equ    3                                         ; Time Stamp Bit 11
1250612494i         0000 0004   CAN4TXTSRH_TSR12:   equ    4                                         ; Time Stamp Bit 12
1250712495i         0000 0005   CAN4TXTSRH_TSR13:   equ    5                                         ; Time Stamp Bit 13
1250812496i         0000 0006   CAN4TXTSRH_TSR14:   equ    6                                         ; Time Stamp Bit 14
1250912497i         0000 0007   CAN4TXTSRH_TSR15:   equ    7                                         ; Time Stamp Bit 15
1251012498i                     ; bit position masks
1251112499i         0000 0001   mCAN4TXTSRH_TSR8:   equ    %00000001
1251212500i         0000 0002   mCAN4TXTSRH_TSR9:   equ    %00000010
1251312501i         0000 0004   mCAN4TXTSRH_TSR10:  equ    %00000100
1251412502i         0000 0008   mCAN4TXTSRH_TSR11:  equ    %00001000
1251512503i         0000 0010   mCAN4TXTSRH_TSR12:  equ    %00010000
1251612504i         0000 0020   mCAN4TXTSRH_TSR13:  equ    %00100000
1251712505i         0000 0040   mCAN4TXTSRH_TSR14:  equ    %01000000
1251812506i         0000 0080   mCAN4TXTSRH_TSR15:  equ    %10000000
1251912507i                     
1252012508i                     
1252112509i                     ;*** CAN4TXTSRL - MSCAN 4 Transmit Time Stamp Register Low; 0x000002BF ***
1252212510i         0000 02BF   CAN4TXTSRL:         equ    $000002BF                                ;*** CAN4TXTSRL - MSCAN 4 Transmit Time Stamp Register Low; 0x00
1252312511i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1252412512i         0000 0000   CAN4TXTSRL_TSR0:    equ    0                                         ; Time Stamp Bit 0
1252512513i         0000 0001   CAN4TXTSRL_TSR1:    equ    1                                         ; Time Stamp Bit 1
1252612514i         0000 0002   CAN4TXTSRL_TSR2:    equ    2                                         ; Time Stamp Bit 2
1252712515i         0000 0003   CAN4TXTSRL_TSR3:    equ    3                                         ; Time Stamp Bit 3
1252812516i         0000 0004   CAN4TXTSRL_TSR4:    equ    4                                         ; Time Stamp Bit 4
1252912517i         0000 0005   CAN4TXTSRL_TSR5:    equ    5                                         ; Time Stamp Bit 5
1253012518i         0000 0006   CAN4TXTSRL_TSR6:    equ    6                                         ; Time Stamp Bit 6
1253112519i         0000 0007   CAN4TXTSRL_TSR7:    equ    7                                         ; Time Stamp Bit 7
1253212520i                     ; bit position masks
1253312521i         0000 0001   mCAN4TXTSRL_TSR0:   equ    %00000001
1253412522i         0000 0002   mCAN4TXTSRL_TSR1:   equ    %00000010
1253512523i         0000 0004   mCAN4TXTSRL_TSR2:   equ    %00000100
1253612524i         0000 0008   mCAN4TXTSRL_TSR3:   equ    %00001000
1253712525i         0000 0010   mCAN4TXTSRL_TSR4:   equ    %00010000
1253812526i         0000 0020   mCAN4TXTSRL_TSR5:   equ    %00100000
1253912527i         0000 0040   mCAN4TXTSRL_TSR6:   equ    %01000000
1254012528i         0000 0080   mCAN4TXTSRL_TSR7:   equ    %10000000
1254112529i                     
1254212530i                     
1254312531i                     ;*** BAKEY0 - Backdoor Access Key 0; 0x0000FF00 ***
1254412532i         0000 FF00   BAKEY0:             equ    $0000FF00                                ;*** BAKEY0 - Backdoor Access Key 0; 0x0000FF00 ***

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1254512533i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1254612534i         0000 0000   BAKEY0_KEY0:        equ    0                                         ; Backdoor Access Key bits, bit 0
1254712535i         0000 0001   BAKEY0_KEY1:        equ    1                                         ; Backdoor Access Key bits, bit 1
1254812536i         0000 0002   BAKEY0_KEY2:        equ    2                                         ; Backdoor Access Key bits, bit 2
1254912537i         0000 0003   BAKEY0_KEY3:        equ    3                                         ; Backdoor Access Key bits, bit 3
1255012538i         0000 0004   BAKEY0_KEY4:        equ    4                                         ; Backdoor Access Key bits, bit 4
1255112539i         0000 0005   BAKEY0_KEY5:        equ    5                                         ; Backdoor Access Key bits, bit 5
1255212540i         0000 0006   BAKEY0_KEY6:        equ    6                                         ; Backdoor Access Key bits, bit 6
1255312541i         0000 0007   BAKEY0_KEY7:        equ    7                                         ; Backdoor Access Key bits, bit 7
1255412542i         0000 0008   BAKEY0_KEY8:        equ    8                                         ; Backdoor Access Key bits, bit 8
1255512543i         0000 0009   BAKEY0_KEY9:        equ    9                                         ; Backdoor Access Key bits, bit 9
1255612544i         0000 000A   BAKEY0_KEY10:       equ    10                                        ; Backdoor Access Key bits, bit 10
1255712545i         0000 000B   BAKEY0_KEY11:       equ    11                                        ; Backdoor Access Key bits, bit 11
1255812546i         0000 000C   BAKEY0_KEY12:       equ    12                                        ; Backdoor Access Key bits, bit 12
1255912547i         0000 000D   BAKEY0_KEY13:       equ    13                                        ; Backdoor Access Key bits, bit 13
1256012548i         0000 000E   BAKEY0_KEY14:       equ    14                                        ; Backdoor Access Key bits, bit 14
1256112549i         0000 000F   BAKEY0_KEY15:       equ    15                                        ; Backdoor Access Key bits, bit 15
1256212550i                     ; bit position masks
1256312551i         0000 0001   mBAKEY0_KEY0:       equ    %00000001
1256412552i         0000 0002   mBAKEY0_KEY1:       equ    %00000010
1256512553i         0000 0004   mBAKEY0_KEY2:       equ    %00000100
1256612554i         0000 0008   mBAKEY0_KEY3:       equ    %00001000
1256712555i         0000 0010   mBAKEY0_KEY4:       equ    %00010000
1256812556i         0000 0020   mBAKEY0_KEY5:       equ    %00100000
1256912557i         0000 0040   mBAKEY0_KEY6:       equ    %01000000
1257012558i         0000 0080   mBAKEY0_KEY7:       equ    %10000000
1257112559i         0000 0100   mBAKEY0_KEY8:       equ    %100000000
1257212560i         0000 0200   mBAKEY0_KEY9:       equ    %1000000000
1257312561i         0000 0400   mBAKEY0_KEY10:      equ    %10000000000
1257412562i         0000 0800   mBAKEY0_KEY11:      equ    %100000000000
1257512563i         0000 1000   mBAKEY0_KEY12:      equ    %1000000000000
1257612564i         0000 2000   mBAKEY0_KEY13:      equ    %10000000000000
1257712565i         0000 4000   mBAKEY0_KEY14:      equ    %100000000000000
1257812566i         0000 8000   mBAKEY0_KEY15:      equ    %1000000000000000
1257912567i                     
1258012568i                     
1258112569i                     ;*** BAKEY1 - Backdoor Access Key 1; 0x0000FF02 ***
1258212570i         0000 FF02   BAKEY1:             equ    $0000FF02                                ;*** BAKEY1 - Backdoor Access Key 1; 0x0000FF02 ***
1258312571i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1258412572i         0000 0000   BAKEY1_KEY0:        equ    0                                         ; Backdoor Access Key bits, bit 0
1258512573i         0000 0001   BAKEY1_KEY1:        equ    1                                         ; Backdoor Access Key bits, bit 1
1258612574i         0000 0002   BAKEY1_KEY2:        equ    2                                         ; Backdoor Access Key bits, bit 2
1258712575i         0000 0003   BAKEY1_KEY3:        equ    3                                         ; Backdoor Access Key bits, bit 3
1258812576i         0000 0004   BAKEY1_KEY4:        equ    4                                         ; Backdoor Access Key bits, bit 4
1258912577i         0000 0005   BAKEY1_KEY5:        equ    5                                         ; Backdoor Access Key bits, bit 5
1259012578i         0000 0006   BAKEY1_KEY6:        equ    6                                         ; Backdoor Access Key bits, bit 6
1259112579i         0000 0007   BAKEY1_KEY7:        equ    7                                         ; Backdoor Access Key bits, bit 7
1259212580i         0000 0008   BAKEY1_KEY8:        equ    8                                         ; Backdoor Access Key bits, bit 8
1259312581i         0000 0009   BAKEY1_KEY9:        equ    9                                         ; Backdoor Access Key bits, bit 9
1259412582i         0000 000A   BAKEY1_KEY10:       equ    10                                        ; Backdoor Access Key bits, bit 10
1259512583i         0000 000B   BAKEY1_KEY11:       equ    11                                        ; Backdoor Access Key bits, bit 11
1259612584i         0000 000C   BAKEY1_KEY12:       equ    12                                        ; Backdoor Access Key bits, bit 12
1259712585i         0000 000D   BAKEY1_KEY13:       equ    13                                        ; Backdoor Access Key bits, bit 13
1259812586i         0000 000E   BAKEY1_KEY14:       equ    14                                        ; Backdoor Access Key bits, bit 14
1259912587i         0000 000F   BAKEY1_KEY15:       equ    15                                        ; Backdoor Access Key bits, bit 15
1260012588i                     ; bit position masks
1260112589i         0000 0001   mBAKEY1_KEY0:       equ    %00000001
1260212590i         0000 0002   mBAKEY1_KEY1:       equ    %00000010
1260312591i         0000 0004   mBAKEY1_KEY2:       equ    %00000100
1260412592i         0000 0008   mBAKEY1_KEY3:       equ    %00001000
1260512593i         0000 0010   mBAKEY1_KEY4:       equ    %00010000
1260612594i         0000 0020   mBAKEY1_KEY5:       equ    %00100000
1260712595i         0000 0040   mBAKEY1_KEY6:       equ    %01000000
1260812596i         0000 0080   mBAKEY1_KEY7:       equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1260912597i         0000 0100   mBAKEY1_KEY8:       equ    %100000000
1261012598i         0000 0200   mBAKEY1_KEY9:       equ    %1000000000
1261112599i         0000 0400   mBAKEY1_KEY10:      equ    %10000000000
1261212600i         0000 0800   mBAKEY1_KEY11:      equ    %100000000000
1261312601i         0000 1000   mBAKEY1_KEY12:      equ    %1000000000000
1261412602i         0000 2000   mBAKEY1_KEY13:      equ    %10000000000000
1261512603i         0000 4000   mBAKEY1_KEY14:      equ    %100000000000000
1261612604i         0000 8000   mBAKEY1_KEY15:      equ    %1000000000000000
1261712605i                     
1261812606i                     
1261912607i                     ;*** BAKEY2 - Backdoor Access Key 2; 0x0000FF04 ***
1262012608i         0000 FF04   BAKEY2:             equ    $0000FF04                                ;*** BAKEY2 - Backdoor Access Key 2; 0x0000FF04 ***
1262112609i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1262212610i         0000 0000   BAKEY2_KEY0:        equ    0                                         ; Backdoor Access Key bits, bit 0
1262312611i         0000 0001   BAKEY2_KEY1:        equ    1                                         ; Backdoor Access Key bits, bit 1
1262412612i         0000 0002   BAKEY2_KEY2:        equ    2                                         ; Backdoor Access Key bits, bit 2
1262512613i         0000 0003   BAKEY2_KEY3:        equ    3                                         ; Backdoor Access Key bits, bit 3
1262612614i         0000 0004   BAKEY2_KEY4:        equ    4                                         ; Backdoor Access Key bits, bit 4
1262712615i         0000 0005   BAKEY2_KEY5:        equ    5                                         ; Backdoor Access Key bits, bit 5
1262812616i         0000 0006   BAKEY2_KEY6:        equ    6                                         ; Backdoor Access Key bits, bit 6
1262912617i         0000 0007   BAKEY2_KEY7:        equ    7                                         ; Backdoor Access Key bits, bit 7
1263012618i         0000 0008   BAKEY2_KEY8:        equ    8                                         ; Backdoor Access Key bits, bit 8
1263112619i         0000 0009   BAKEY2_KEY9:        equ    9                                         ; Backdoor Access Key bits, bit 9
1263212620i         0000 000A   BAKEY2_KEY10:       equ    10                                        ; Backdoor Access Key bits, bit 10
1263312621i         0000 000B   BAKEY2_KEY11:       equ    11                                        ; Backdoor Access Key bits, bit 11
1263412622i         0000 000C   BAKEY2_KEY12:       equ    12                                        ; Backdoor Access Key bits, bit 12
1263512623i         0000 000D   BAKEY2_KEY13:       equ    13                                        ; Backdoor Access Key bits, bit 13
1263612624i         0000 000E   BAKEY2_KEY14:       equ    14                                        ; Backdoor Access Key bits, bit 14
1263712625i         0000 000F   BAKEY2_KEY15:       equ    15                                        ; Backdoor Access Key bits, bit 15
1263812626i                     ; bit position masks
1263912627i         0000 0001   mBAKEY2_KEY0:       equ    %00000001
1264012628i         0000 0002   mBAKEY2_KEY1:       equ    %00000010
1264112629i         0000 0004   mBAKEY2_KEY2:       equ    %00000100
1264212630i         0000 0008   mBAKEY2_KEY3:       equ    %00001000
1264312631i         0000 0010   mBAKEY2_KEY4:       equ    %00010000
1264412632i         0000 0020   mBAKEY2_KEY5:       equ    %00100000
1264512633i         0000 0040   mBAKEY2_KEY6:       equ    %01000000
1264612634i         0000 0080   mBAKEY2_KEY7:       equ    %10000000
1264712635i         0000 0100   mBAKEY2_KEY8:       equ    %100000000
1264812636i         0000 0200   mBAKEY2_KEY9:       equ    %1000000000
1264912637i         0000 0400   mBAKEY2_KEY10:      equ    %10000000000
1265012638i         0000 0800   mBAKEY2_KEY11:      equ    %100000000000
1265112639i         0000 1000   mBAKEY2_KEY12:      equ    %1000000000000
1265212640i         0000 2000   mBAKEY2_KEY13:      equ    %10000000000000
1265312641i         0000 4000   mBAKEY2_KEY14:      equ    %100000000000000
1265412642i         0000 8000   mBAKEY2_KEY15:      equ    %1000000000000000
1265512643i                     
1265612644i                     
1265712645i                     ;*** BAKEY3 - Backdoor Access Key 3; 0x0000FF06 ***
1265812646i         0000 FF06   BAKEY3:             equ    $0000FF06                                ;*** BAKEY3 - Backdoor Access Key 3; 0x0000FF06 ***
1265912647i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1266012648i         0000 0000   BAKEY3_KEY0:        equ    0                                         ; Backdoor Access Key bits, bit 0
1266112649i         0000 0001   BAKEY3_KEY1:        equ    1                                         ; Backdoor Access Key bits, bit 1
1266212650i         0000 0002   BAKEY3_KEY2:        equ    2                                         ; Backdoor Access Key bits, bit 2
1266312651i         0000 0003   BAKEY3_KEY3:        equ    3                                         ; Backdoor Access Key bits, bit 3
1266412652i         0000 0004   BAKEY3_KEY4:        equ    4                                         ; Backdoor Access Key bits, bit 4
1266512653i         0000 0005   BAKEY3_KEY5:        equ    5                                         ; Backdoor Access Key bits, bit 5
1266612654i         0000 0006   BAKEY3_KEY6:        equ    6                                         ; Backdoor Access Key bits, bit 6
1266712655i         0000 0007   BAKEY3_KEY7:        equ    7                                         ; Backdoor Access Key bits, bit 7
1266812656i         0000 0008   BAKEY3_KEY8:        equ    8                                         ; Backdoor Access Key bits, bit 8
1266912657i         0000 0009   BAKEY3_KEY9:        equ    9                                         ; Backdoor Access Key bits, bit 9
1267012658i         0000 000A   BAKEY3_KEY10:       equ    10                                        ; Backdoor Access Key bits, bit 10
1267112659i         0000 000B   BAKEY3_KEY11:       equ    11                                        ; Backdoor Access Key bits, bit 11
1267212660i         0000 000C   BAKEY3_KEY12:       equ    12                                        ; Backdoor Access Key bits, bit 12

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1267312661i         0000 000D   BAKEY3_KEY13:       equ    13                                        ; Backdoor Access Key bits, bit 13
1267412662i         0000 000E   BAKEY3_KEY14:       equ    14                                        ; Backdoor Access Key bits, bit 14
1267512663i         0000 000F   BAKEY3_KEY15:       equ    15                                        ; Backdoor Access Key bits, bit 15
1267612664i                     ; bit position masks
1267712665i         0000 0001   mBAKEY3_KEY0:       equ    %00000001
1267812666i         0000 0002   mBAKEY3_KEY1:       equ    %00000010
1267912667i         0000 0004   mBAKEY3_KEY2:       equ    %00000100
1268012668i         0000 0008   mBAKEY3_KEY3:       equ    %00001000
1268112669i         0000 0010   mBAKEY3_KEY4:       equ    %00010000
1268212670i         0000 0020   mBAKEY3_KEY5:       equ    %00100000
1268312671i         0000 0040   mBAKEY3_KEY6:       equ    %01000000
1268412672i         0000 0080   mBAKEY3_KEY7:       equ    %10000000
1268512673i         0000 0100   mBAKEY3_KEY8:       equ    %100000000
1268612674i         0000 0200   mBAKEY3_KEY9:       equ    %1000000000
1268712675i         0000 0400   mBAKEY3_KEY10:      equ    %10000000000
1268812676i         0000 0800   mBAKEY3_KEY11:      equ    %100000000000
1268912677i         0000 1000   mBAKEY3_KEY12:      equ    %1000000000000
1269012678i         0000 2000   mBAKEY3_KEY13:      equ    %10000000000000
1269112679i         0000 4000   mBAKEY3_KEY14:      equ    %100000000000000
1269212680i         0000 8000   mBAKEY3_KEY15:      equ    %1000000000000000
1269312681i                     
1269412682i                     
1269512683i                     ;*** NVFPROT3 - Non volatile Block 3 Flash Protection Register; 0x0000FF0A ***
1269612684i         0000 FF0A   NVFPROT3:           equ    $0000FF0A                                ;*** NVFPROT3 - Non volatile Block 3 Flash Protection Register; 
1269712685i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1269812686i         0000 0000   NVFPROT3_FPLS0:     equ    0                                         ; Flash Protection Lower Address size 0
1269912687i         0000 0001   NVFPROT3_FPLS1:     equ    1                                         ; Flash Protection Lower Address size 1
1270012688i         0000 0002   NVFPROT3_FPLDIS:    equ    2                                         ; Flash Protection Lower address range disable
1270112689i         0000 0003   NVFPROT3_FPHS0:     equ    3                                         ; Flash Protection Higher address size 0
1270212690i         0000 0004   NVFPROT3_FPHS1:     equ    4                                         ; Flash Protection Higher address size 1
1270312691i         0000 0005   NVFPROT3_FPHDIS:    equ    5                                         ; Flash Protection Higher address range disable
1270412692i         0000 0006   NVFPROT3_NV6:       equ    6                                         ; Non Volatile Flag Bit
1270512693i         0000 0007   NVFPROT3_FPOPEN:    equ    7                                         ; Opens the flash block or subsections of it for program or era
1270612694i                     ; bit position masks
1270712695i         0000 0001   mNVFPROT3_FPLS0:    equ    %00000001
1270812696i         0000 0002   mNVFPROT3_FPLS1:    equ    %00000010
1270912697i         0000 0004   mNVFPROT3_FPLDIS:   equ    %00000100
1271012698i         0000 0008   mNVFPROT3_FPHS0:    equ    %00001000
1271112699i         0000 0010   mNVFPROT3_FPHS1:    equ    %00010000
1271212700i         0000 0020   mNVFPROT3_FPHDIS:   equ    %00100000
1271312701i         0000 0040   mNVFPROT3_NV6:      equ    %01000000
1271412702i         0000 0080   mNVFPROT3_FPOPEN:   equ    %10000000
1271512703i                     
1271612704i                     
1271712705i                     ;*** NVFPROT2 - Non volatile Block 2 Flash Protection Register; 0x0000FF0B ***
1271812706i         0000 FF0B   NVFPROT2:           equ    $0000FF0B                                ;*** NVFPROT2 - Non volatile Block 2 Flash Protection Register; 
1271912707i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1272012708i         0000 0000   NVFPROT2_FPLS0:     equ    0                                         ; Flash Protection Lower Address size 0
1272112709i         0000 0001   NVFPROT2_FPLS1:     equ    1                                         ; Flash Protection Lower Address size 1
1272212710i         0000 0002   NVFPROT2_FPLDIS:    equ    2                                         ; Flash Protection Lower address range disable
1272312711i         0000 0003   NVFPROT2_FPHS0:     equ    3                                         ; Flash Protection Higher address size 0
1272412712i         0000 0004   NVFPROT2_FPHS1:     equ    4                                         ; Flash Protection Higher address size 1
1272512713i         0000 0005   NVFPROT2_FPHDIS:    equ    5                                         ; Flash Protection Higher address range disable
1272612714i         0000 0006   NVFPROT2_NV6:       equ    6                                         ; Non Volatile Flag Bit
1272712715i         0000 0007   NVFPROT2_FPOPEN:    equ    7                                         ; Opens the flash block or subsections of it for program or era
1272812716i                     ; bit position masks
1272912717i         0000 0001   mNVFPROT2_FPLS0:    equ    %00000001
1273012718i         0000 0002   mNVFPROT2_FPLS1:    equ    %00000010
1273112719i         0000 0004   mNVFPROT2_FPLDIS:   equ    %00000100
1273212720i         0000 0008   mNVFPROT2_FPHS0:    equ    %00001000
1273312721i         0000 0010   mNVFPROT2_FPHS1:    equ    %00010000
1273412722i         0000 0020   mNVFPROT2_FPHDIS:   equ    %00100000
1273512723i         0000 0040   mNVFPROT2_NV6:      equ    %01000000
1273612724i         0000 0080   mNVFPROT2_FPOPEN:   equ    %10000000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1273712725i                     
1273812726i                     
1273912727i                     ;*** NVFPROT1 - Non volatile Block 1 Flash Protection Register; 0x0000FF0C ***
1274012728i         0000 FF0C   NVFPROT1:           equ    $0000FF0C                                ;*** NVFPROT1 - Non volatile Block 1 Flash Protection Register; 
1274112729i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1274212730i         0000 0000   NVFPROT1_FPLS0:     equ    0                                         ; Flash Protection Lower Address size 0
1274312731i         0000 0001   NVFPROT1_FPLS1:     equ    1                                         ; Flash Protection Lower Address size 1
1274412732i         0000 0002   NVFPROT1_FPLDIS:    equ    2                                         ; Flash Protection Lower address range disable
1274512733i         0000 0003   NVFPROT1_FPHS0:     equ    3                                         ; Flash Protection Higher address size 0
1274612734i         0000 0004   NVFPROT1_FPHS1:     equ    4                                         ; Flash Protection Higher address size 1
1274712735i         0000 0005   NVFPROT1_FPHDIS:    equ    5                                         ; Flash Protection Higher address range disable
1274812736i         0000 0006   NVFPROT1_NV6:       equ    6                                         ; Non Volatile Flag Bit
1274912737i         0000 0007   NVFPROT1_FPOPEN:    equ    7                                         ; Opens the flash block or subsections of it for program or era
1275012738i                     ; bit position masks
1275112739i         0000 0001   mNVFPROT1_FPLS0:    equ    %00000001
1275212740i         0000 0002   mNVFPROT1_FPLS1:    equ    %00000010
1275312741i         0000 0004   mNVFPROT1_FPLDIS:   equ    %00000100
1275412742i         0000 0008   mNVFPROT1_FPHS0:    equ    %00001000
1275512743i         0000 0010   mNVFPROT1_FPHS1:    equ    %00010000
1275612744i         0000 0020   mNVFPROT1_FPHDIS:   equ    %00100000
1275712745i         0000 0040   mNVFPROT1_NV6:      equ    %01000000
1275812746i         0000 0080   mNVFPROT1_FPOPEN:   equ    %10000000
1275912747i                     
1276012748i                     
1276112749i                     ;*** NVFPROT0 - Non volatile Block 0 Flash Protection Register; 0x0000FF0D ***
1276212750i         0000 FF0D   NVFPROT0:           equ    $0000FF0D                                ;*** NVFPROT0 - Non volatile Block 0 Flash Protection Register; 
1276312751i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1276412752i         0000 0000   NVFPROT0_FPLS0:     equ    0                                         ; Flash Protection Lower Address size 0
1276512753i         0000 0001   NVFPROT0_FPLS1:     equ    1                                         ; Flash Protection Lower Address size 1
1276612754i         0000 0002   NVFPROT0_FPLDIS:    equ    2                                         ; Flash Protection Lower address range disable
1276712755i         0000 0003   NVFPROT0_FPHS0:     equ    3                                         ; Flash Protection Higher address size 0
1276812756i         0000 0004   NVFPROT0_FPHS1:     equ    4                                         ; Flash Protection Higher address size 1
1276912757i         0000 0005   NVFPROT0_FPHDIS:    equ    5                                         ; Flash Protection Higher address range disable
1277012758i         0000 0006   NVFPROT0_NV6:       equ    6                                         ; Non Volatile Flag Bit
1277112759i         0000 0007   NVFPROT0_FPOPEN:    equ    7                                         ; Opens the flash block or subsections of it for program or era
1277212760i                     ; bit position masks
1277312761i         0000 0001   mNVFPROT0_FPLS0:    equ    %00000001
1277412762i         0000 0002   mNVFPROT0_FPLS1:    equ    %00000010
1277512763i         0000 0004   mNVFPROT0_FPLDIS:   equ    %00000100
1277612764i         0000 0008   mNVFPROT0_FPHS0:    equ    %00001000
1277712765i         0000 0010   mNVFPROT0_FPHS1:    equ    %00010000
1277812766i         0000 0020   mNVFPROT0_FPHDIS:   equ    %00100000
1277912767i         0000 0040   mNVFPROT0_NV6:      equ    %01000000
1278012768i         0000 0080   mNVFPROT0_FPOPEN:   equ    %10000000
1278112769i                     
1278212770i                     
1278312771i                     ;*** NVFSEC - Non volatile Flash Security Register; 0x0000FF0F ***
1278412772i         0000 FF0F   NVFSEC:             equ    $0000FF0F                                ;*** NVFSEC - Non volatile Flash Security Register; 0x0000FF0F *
1278512773i                     ; bit numbers for usage in BCLR, BSET, BRCLR and BRSET
1278612774i         0000 0000   NVFSEC_SEC0:        equ    0                                         ; Memory security bit 0
1278712775i         0000 0001   NVFSEC_SEC1:        equ    1                                         ; Memory security bit 1
1278812776i         0000 0002   NVFSEC_NV2:         equ    2                                         ; Non Volatile flag bit 2
1278912777i         0000 0003   NVFSEC_NV3:         equ    3                                         ; Non Volatile flag bit 3
1279012778i         0000 0004   NVFSEC_NV4:         equ    4                                         ; Non Volatile flag bit 4
1279112779i         0000 0005   NVFSEC_NV5:         equ    5                                         ; Non Volatile flag bit 5
1279212780i         0000 0006   NVFSEC_NV6:         equ    6                                         ; Non Volatile flag bit 6
1279312781i         0000 0007   NVFSEC_KEYEN:       equ    7                                         ; Backdoor Key Security Enable
1279412782i                     ; bit position masks
1279512783i         0000 0001   mNVFSEC_SEC0:       equ    %00000001
1279612784i         0000 0002   mNVFSEC_SEC1:       equ    %00000010
1279712785i         0000 0004   mNVFSEC_NV2:        equ    %00000100
1279812786i         0000 0008   mNVFSEC_NV3:        equ    %00001000
1279912787i         0000 0010   mNVFSEC_NV4:        equ    %00010000
1280012788i         0000 0020   mNVFSEC_NV5:        equ    %00100000

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
1280112789i         0000 0040   mNVFSEC_NV6:        equ    %01000000
1280212790i         0000 0080   mNVFSEC_KEYEN:      equ    %10000000
1280312791i                     
1280412792i                     
1280512793i                     
1280612794i                     ;***********************************************
1280712795i                     ;**   D E P R E C I A T E D   S Y M B O L S   **
1280812796i                     ;***********************************************
1280912797i         0000 0000           IFNDEF  __GENERATE_APPLICATION__                            ; not supported for absolute assembler
1281112799i                             ENDIF
1281212800i                     ; ---------------------------------------------------------------------------
1281312801i                     ; The following symbols were removed, because they were invalid or irrelevant
1281412802i                     ; ---------------------------------------------------------------------------
1281512803i                     
1281612804i                     ; EOF
12817   13                       
12818   14                       
12819   15                      
12820   16                      ;code section
12821   17                              ORG   $4000     ;Flash ROM address for Dragon12+
12822   18                      Entry:
12823   19                                               ;Write your code here between entry and end labels
12824   20                            
12825   21                      back:
12826   22  a004000 2603              BNE forward
12827   23  a004002 A7                NOP
12828   24  a004003 A7                NOP
12829   25  a004004 A7                NOP
12830   26                            
12831   27                      forward:
12832   28  a004005 A7                NOP
12833   29  a004006 26F8              BNE back
12834   30                            
12835   31                            
12836   32                      
