#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Sep 16 10:47:57 2016
# Process ID: 12446
# Log file: /afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/ip'.
compile_simlib -language all -dir {/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib} -simulator vcs_mx -library all -family  all
Compiling libraries for 'vcs_mx' in '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib'
Creating synopsys_sim.setup file...
--> Compiling 'verilog.secureip' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/secureip'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/secureip'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/secureip/.cxl.verilog.secureip.secureip.lin64.log'
--> Compiling 'verilog.secureip:verilog.axi_bfm' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/secureip/axi_bfm'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/secureip'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/secureip/.cxl.verilog.axi_bfm.secureip.lin64.log'
compile_simlib[verilog.secureip:verilog.axi_bfm]: 0 error(s), 0 warning(s)

compile_simlib[verilog.secureip]: 0 error(s), 0 warning(s), 25.00 % complete


--> Compiling 'vhdl.unisim' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/vhdl/src/unisims'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unisim'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unisim/.cxl.vhdl.unisim.unisim.lin64.log'
--> Compiling 'vhdl.unisim:vhdl.unimacro' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/vhdl/src/unimacro'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unimacro'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.log'
compile_simlib[vhdl.unisim:vhdl.unimacro]: 0 error(s), 0 warning(s)

--> Compiling 'vhdl.unisim:vhdl.unifast' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/vhdl/src/unifast'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unifast'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unifast/.cxl.vhdl.unifast.unifast.lin64.log'
compile_simlib[vhdl.unisim:vhdl.unifast]: 0 error(s), 0 warning(s)

compile_simlib[vhdl.unisim]: 0 error(s), 0 warning(s), 50.00 % complete


--> Compiling 'verilog.unisim' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unisims_ver'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.log'
--> Compiling 'verilog.unisim:verilog.unimacro' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unimacro'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unimacro_ver'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.log'
compile_simlib[verilog.unisim:verilog.unimacro]: 0 error(s), 0 warning(s)

--> Compiling 'verilog.unisim:verilog.unifast' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unifast'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unifast_ver'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.log'
compile_simlib[verilog.unisim:verilog.unifast]: 0 error(s), 0 warning(s)

compile_simlib[verilog.unisim]: 0 error(s), 0 warning(s), 75.00 % complete


--> Compiling 'verilog.simprim' library...
    > Source Library = '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/verilog/src/unisims'
    > Compiled Path  = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/simprims_ver'
    > Log File       = '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.log'
compile_simlib[verilog.simprim]: 0 error(s), 0 warning(s), 100.00 % complete


Copying setup file 'synopsys_sim.setup' to '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/synopsys_sim.setup' ...

****************************************************************************
*                          COMPILATION SUMMARY                             *
*                                                                          *
*  Simulator used: vcs_mx                                                  *
*  Compiled on: Fri Sep 16 10:50:44 2016                                   *
*                                                                          *
****************************************************************************
*  Library        | Language | Mapped Library Name | Error(s) | Warning(s) *
*--------------------------------------------------------------------------*
*  secureip       | verilog  | secureip            | 0        | 0          *
*--------------------------------------------------------------------------*
*  axi_bfm        | verilog  | secureip            | 0        | 0          *
*--------------------------------------------------------------------------*
*  unisim         | vhdl     | unisim              | 0        | 0          *
*--------------------------------------------------------------------------*
*  unimacro       | vhdl     | unimacro            | 0        | 0          *
*--------------------------------------------------------------------------*
*  unifast        | vhdl     | unifast             | 0        | 0          *
*--------------------------------------------------------------------------*
*  unisim         | verilog  | unisims_ver         | 0        | 0          *
*--------------------------------------------------------------------------*
*  unimacro       | verilog  | unimacro_ver        | 0        | 0          *
*--------------------------------------------------------------------------*
*  unifast        | verilog  | unifast_ver         | 0        | 0          *
*--------------------------------------------------------------------------*
*  simprim        | verilog  | simprims_ver        | 0        | 0          *
*--------------------------------------------------------------------------*

compile_simlib: Time (s): cpu = 00:00:34 ; elapsed = 00:01:46 . Memory (MB): peak = 5906.996 ; gain = 0.000 ; free physical = 855 ; free virtual = 18650
launch_simulation
INFO: [USF-VCS-40] Finding simulator installation...
INFO: [USF-VCS-42] Using simulator executables from '/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vJ-2014.12/bin'
INFO: [USF-VCS-23] Simulation object is 'sim_1'...
INFO: [USF-VCS-6] Finding pre-compiled libraries...
INFO: [USF-VCS-7] Using synopsys_sim.setup from '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/synopsys_sim.setup'
INFO: [USF-VCS-33] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-VCS-68] Exported '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/freqSynth.sv'
INFO: [USF-VCS-68] Exported '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/freqSynthTest.sv'
INFO: [USF-VCS-100] Finding global include files...
INFO: [USF-VCS-101] Finding include directories and verilog header directory paths...
INFO: [USF-VCS-102] Fetching design files from 'sim_1'...
INFO: [USF-VCS-2] VCS::Compile design
INFO: [USF-VCS-62] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/behav'
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Fri Sep 16 10:53:00 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../mainProject.srcs/sources_1/new/freqSynth.sv'
Parsing design file './../../../mainProject.srcs/sources_1/new/freqSynthTest.sv'
Parsing included file 'freqSynth.sv'.

Error-[MPD] Module previously declared
  The module was previously declared at: 
  "./../../../mainProject.srcs/sources_1/new/freqSynth.sv", 23
  It is redeclared later at:
  "freqSynth.sv", 23: token is 'freqSynth'
  module freqSynth(
                  ^
  Please remove one of the declarations and compile again.


Error-[MPD] Module previously declared
  The module was previously declared at: 
  "./../../../mainProject.srcs/sources_1/new/freqSynth.sv", 39
  It is redeclared later at:
  "freqSynth.sv", 39: token is 'waveGen'
  module waveGen(input logic [15:0] step_size_curr, 
                ^
  Please remove one of the declarations and compile again.


Error-[MPD] Module previously declared
  The module was previously declared at: 
  "./../../../mainProject.srcs/sources_1/new/freqSynth.sv", 79
  It is redeclared later at:
  "freqSynth.sv", 79: token is 'divider'
  module divider(input logic [9:0] data, 
                ^
  Please remove one of the declarations and compile again.


Error-[MPD] Module previously declared
  The module was previously declared at: 
  "./../../../mainProject.srcs/sources_1/new/freqSynth.sv", 124
  It is redeclared later at:
  "freqSynth.sv", 124: token is 'counter'
  module counter(input logic clk, 
                ^
  Please remove one of the declarations and compile again.

Back to file './../../../mainProject.srcs/sources_1/new/freqSynthTest.sv'.
4 errors
CPU time: .090 seconds to compile
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Fri Sep 16 10:53:01 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .087 seconds to compile
INFO: [USF-VCS-99] Step results log file:'/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/behav/vlogan.log'
ERROR: [USF-VCS-63] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/behav/vlogan.log' file for more information.
launch_simulation
INFO: [USF-VCS-40] Finding simulator installation...
INFO: [USF-VCS-42] Using simulator executables from '/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vJ-2014.12/bin'
INFO: [USF-VCS-23] Simulation object is 'sim_1'...
INFO: [USF-VCS-6] Finding pre-compiled libraries...
INFO: [USF-VCS-7] Using synopsys_sim.setup from '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/synopsys_sim.setup'
INFO: [USF-VCS-33] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-VCS-68] Exported '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/freqSynth.sv'
INFO: [USF-VCS-68] Exported '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/freqSynthTest.sv'
INFO: [USF-VCS-100] Finding global include files...
INFO: [USF-VCS-101] Finding include directories and verilog header directory paths...
INFO: [USF-VCS-102] Fetching design files from 'sim_1'...
INFO: [USF-VCS-2] VCS::Compile design
INFO: [USF-VCS-62] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/behav'
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Fri Sep 16 10:54:43 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../mainProject.srcs/sources_1/new/freqSynth.sv'
Parsing design file './../../../mainProject.srcs/sources_1/new/freqSynthTest.sv'
CPU time: .091 seconds to compile
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Fri Sep 16 10:54:43 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .088 seconds to compile
INFO: [USF-VCS-3] VCS::Elaborate design
INFO: [USF-VCS-62] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/behav'
Doing common elaboration 
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Fri Sep 16 10:54:47 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Vendor daemon is down or not responding.
Restart the vendor daemon on the server.

Retrying request....

[Fri Sep 16 10:54:49] Queuing for License......

 HIT CTRL-C to exit
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:14:57 . Memory (MB): peak = 5916.996 ; gain = 8.000 ; free physical = 867 ; free virtual = 18631
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::vcs::usf_launch_script" line 31)
    invoked from within
"::tclapp::xilinx::vcs::usf_launch_script "vcs" $step"
    (procedure "tclapp::xilinx::vcs::elaborate" line 13)
    invoked from within
"tclapp::xilinx::vcs::elaborate { -simset sim_1 -mode behavioral -run_dir /afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/be..."
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:14:57 . Memory (MB): peak = 5916.996 ; gain = 8.000 ; free physical = 875 ; free virtual = 18639
INFO: [Common 17-344] 'launch_simulation' was cancelled
compile_simlib -language all -dir {/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib} -simulator vcs_mx -library all -family  all
Compiling libraries for 'vcs_mx' in '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib'

Library verilog.secureip:verilog.axi_bfm will not be compiled, because precompiled library info is up to date.

Library verilog.secureip will not be compiled, because precompiled library info is up to date.
compile_simlib[verilog.secureip]: 0 error(s), 0 warning(s), 25.00 % complete



Library vhdl.unisim:vhdl.unimacro will not be compiled, because precompiled library info is up to date.

Library vhdl.unisim:vhdl.unifast will not be compiled, because precompiled library info is up to date.

Library vhdl.unisim:vhdl.secureip_vhdl_unisim will not be compiled, because precompiled library info is up to date.

Library vhdl.unisim will not be compiled, because precompiled library info is up to date.
compile_simlib[vhdl.unisim]: 0 error(s), 0 warning(s), 50.00 % complete



Library verilog.unisim:verilog.unimacro will not be compiled, because precompiled library info is up to date.

Library verilog.unisim:verilog.unifast will not be compiled, because precompiled library info is up to date.

Library verilog.unisim will not be compiled, because precompiled library info is up to date.
compile_simlib[verilog.unisim]: 0 error(s), 0 warning(s), 75.00 % complete



Library verilog.simprim will not be compiled, because precompiled library info is up to date.
compile_simlib[verilog.simprim]: 0 error(s), 0 warning(s), 100.00 % complete


Copying setup file 'synopsys_sim.setup' to '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/synopsys_sim.setup' ...
launch_simulation
INFO: [USF-VCS-40] Finding simulator installation...
INFO: [USF-VCS-42] Using simulator executables from '/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vJ-2014.12/bin'
INFO: [USF-VCS-23] Simulation object is 'sim_1'...
INFO: [USF-VCS-6] Finding pre-compiled libraries...
INFO: [USF-VCS-7] Using synopsys_sim.setup from '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/synopsys_sim.setup'
INFO: [USF-VCS-33] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-VCS-68] Exported '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/freqSynth.sv'
INFO: [USF-VCS-68] Exported '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/freqSynthTest.sv'
INFO: [USF-VCS-100] Finding global include files...
INFO: [USF-VCS-101] Finding include directories and verilog header directory paths...
INFO: [USF-VCS-102] Fetching design files from 'sim_1'...
INFO: [USF-VCS-2] VCS::Compile design
INFO: [USF-VCS-62] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/behav'
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Fri Sep 16 11:10:29 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Error-[SETUP_MAX_INC_LEVEL] Max level of include line exceeded
  Too many levels(8) of includes in line 
  'OTHERS=/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/synopsys_sim.setup
  '. It should be less than 8.

CPU time: .076 seconds to compile
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Fri Sep 16 11:10:29 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Error-[SETUP_MAX_INC_LEVEL] Max level of include line exceeded
  Too many levels(8) of includes in line 
  'OTHERS=/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.cache/compile_simlib/synopsys_sim.setup
  '. It should be less than 8.

CPU time: .075 seconds to compile
INFO: [USF-VCS-99] Step results log file:'/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/behav/vlogan.log'
ERROR: [USF-VCS-63] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/sim_1/behav/vlogan.log' file for more information.
