Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  8 12:13:01 2026
| Host         : Nishikant running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pmod_real_time_clock_timing_summary_routed.rpt -pb pmod_real_time_clock_timing_summary_routed.pb -rpx pmod_real_time_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_real_time_clock
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.715        0.000                      0                  574        0.148        0.000                      0                  574        4.500        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.715        0.000                      0                  574        0.148        0.000                      0                  574        4.500        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.320ns (27.400%)  route 3.498ns (72.600%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.803     9.070    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.353     9.423 r  i2c_master_0/rd_buffer[44]_i_1/O
                         net (fo=5, routed)           0.617    10.039    i2c_master_0_n_7
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.503    14.925    clk_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[40]/C
                         clock pessimism              0.272    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X59Y86         FDCE (Setup_fdce_C_CE)      -0.407    14.755    rd_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.320ns (27.400%)  route 3.498ns (72.600%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.803     9.070    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.353     9.423 r  i2c_master_0/rd_buffer[44]_i_1/O
                         net (fo=5, routed)           0.617    10.039    i2c_master_0_n_7
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.503    14.925    clk_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[41]/C
                         clock pessimism              0.272    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X59Y86         FDCE (Setup_fdce_C_CE)      -0.407    14.755    rd_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[42]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.320ns (27.400%)  route 3.498ns (72.600%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.803     9.070    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.353     9.423 r  i2c_master_0/rd_buffer[44]_i_1/O
                         net (fo=5, routed)           0.617    10.039    i2c_master_0_n_7
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.503    14.925    clk_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[42]/C
                         clock pessimism              0.272    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X59Y86         FDCE (Setup_fdce_C_CE)      -0.407    14.755    rd_buffer_reg[42]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[43]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.320ns (27.400%)  route 3.498ns (72.600%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.803     9.070    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.353     9.423 r  i2c_master_0/rd_buffer[44]_i_1/O
                         net (fo=5, routed)           0.617    10.039    i2c_master_0_n_7
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.503    14.925    clk_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[43]/C
                         clock pessimism              0.272    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X59Y86         FDCE (Setup_fdce_C_CE)      -0.407    14.755    rd_buffer_reg[43]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[44]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.320ns (27.400%)  route 3.498ns (72.600%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.803     9.070    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.353     9.423 r  i2c_master_0/rd_buffer[44]_i_1/O
                         net (fo=5, routed)           0.617    10.039    i2c_master_0_n_7
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.503    14.925    clk_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[44]/C
                         clock pessimism              0.272    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X59Y86         FDCE (Setup_fdce_C_CE)      -0.407    14.755    rd_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.294ns (29.253%)  route 3.130ns (70.747%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.431     8.698    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.327     9.025 r  i2c_master_0/rd_buffer[20]_i_1/O
                         net (fo=5, routed)           0.621     9.645    i2c_master_0_n_9
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.504    14.926    clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[16]/C
                         clock pessimism              0.258    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X65Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.944    rd_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.294ns (29.253%)  route 3.130ns (70.747%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.431     8.698    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.327     9.025 r  i2c_master_0/rd_buffer[20]_i_1/O
                         net (fo=5, routed)           0.621     9.645    i2c_master_0_n_9
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.504    14.926    clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[17]/C
                         clock pessimism              0.258    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X65Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.944    rd_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.294ns (29.253%)  route 3.130ns (70.747%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.431     8.698    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.327     9.025 r  i2c_master_0/rd_buffer[20]_i_1/O
                         net (fo=5, routed)           0.621     9.645    i2c_master_0_n_9
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.504    14.926    clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[18]/C
                         clock pessimism              0.258    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X65Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.944    rd_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.294ns (29.253%)  route 3.130ns (70.747%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.431     8.698    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.327     9.025 r  i2c_master_0/rd_buffer[20]_i_1/O
                         net (fo=5, routed)           0.621     9.645    i2c_master_0_n_9
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.504    14.926    clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[19]/C
                         clock pessimism              0.258    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X65Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.944    rd_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 busy_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_buffer_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.294ns (29.253%)  route 3.130ns (70.747%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.620     5.222    clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  busy_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  busy_cnt_reg[2]/Q
                         net (fo=11, routed)          1.223     6.900    i2c_master_0/busy_cnt_reg[3]_0[2]
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150     7.050 r  i2c_master_0/busy_cnt[2]_i_1/O
                         net (fo=5, routed)           0.856     7.906    i2c_master_0/busy_cnt_reg[2]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.361     8.267 r  i2c_master_0/rd_buffer[44]_i_2/O
                         net (fo=3, routed)           0.431     8.698    i2c_master_0/rd_buffer[44]_i_2_n_0
    SLICE_X58Y86         LUT4 (Prop_lut4_I0_O)        0.327     9.025 r  i2c_master_0/rd_buffer[20]_i_1/O
                         net (fo=5, routed)           0.621     9.645    i2c_master_0_n_9
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.331    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.504    14.926    clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  rd_buffer_reg[20]/C
                         clock pessimism              0.258    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X65Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.944    rd_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rd_buffer_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            month_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.953%)  route 0.098ns (41.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.549    clk_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  rd_buffer_reg[40]/Q
                         net (fo=1, routed)           0.098     1.789    rd_buffer_reg_n_0_[40]
    SLICE_X60Y86         FDRE                                         r  month_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.856     2.064    clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  month_reg[0]/C
                         clock pessimism             -0.500     1.564    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.076     1.640    month_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 month_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            printer_inst/message_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.589     1.550    clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  month_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  month_reg[3]/Q
                         net (fo=1, routed)           0.099     1.791    printer_inst/message_reg[13][0]_0[3]
    SLICE_X60Y87         FDRE                                         r  printer_inst/message_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.858     2.065    printer_inst/CLK
    SLICE_X60Y87         FDRE                                         r  printer_inst/message_reg[14][3]/C
                         clock pessimism             -0.500     1.565    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.076     1.641    printer_inst/message_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rd_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.025%)  route 0.102ns (41.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.589     1.550    clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  rd_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  rd_buffer_reg[13]/Q
                         net (fo=1, routed)           0.102     1.793    rd_buffer_reg_n_0_[13]
    SLICE_X64Y86         FDRE                                         r  minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.858     2.066    clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  minutes_reg[5]/C
                         clock pessimism             -0.501     1.565    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.076     1.641    minutes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 day_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            printer_inst/message_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.589     1.550    clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  day_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  day_reg[2]/Q
                         net (fo=1, routed)           0.102     1.794    printer_inst/message_reg[10][1]_0[2]
    SLICE_X60Y87         FDRE                                         r  printer_inst/message_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.858     2.065    printer_inst/CLK
    SLICE_X60Y87         FDRE                                         r  printer_inst/message_reg[11][2]/C
                         clock pessimism             -0.500     1.565    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.075     1.640    printer_inst/message_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            printer_inst/message_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.590     1.551    clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  seconds_reg[3]/Q
                         net (fo=1, routed)           0.117     1.810    printer_inst/message_reg[7][2]_0[3]
    SLICE_X60Y88         FDRE                                         r  printer_inst/message_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.860     2.067    printer_inst/CLK
    SLICE_X60Y88         FDRE                                         r  printer_inst/message_reg[8][3]/C
                         clock pessimism             -0.480     1.587    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.064     1.651    printer_inst/message_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 month_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            printer_inst/message_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.589     1.550    clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  month_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.128     1.678 r  month_reg[4]/Q
                         net (fo=1, routed)           0.059     1.738    printer_inst/message_reg[13][0]_0[4]
    SLICE_X58Y87         FDRE                                         r  printer_inst/message_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.858     2.065    printer_inst/CLK
    SLICE_X58Y87         FDRE                                         r  printer_inst/message_reg[13][0]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.016     1.579    printer_inst/message_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rd_buffer_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            month_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.549    clk_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  rd_buffer_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  rd_buffer_reg[43]/Q
                         net (fo=1, routed)           0.112     1.802    rd_buffer_reg_n_0_[43]
    SLICE_X59Y87         FDRE                                         r  month_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.858     2.065    clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  month_reg[3]/C
                         clock pessimism             -0.500     1.565    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.072     1.637    month_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rd_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.589     1.550    clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  rd_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  rd_buffer_reg[3]/Q
                         net (fo=1, routed)           0.112     1.803    rd_buffer_reg_n_0_[3]
    SLICE_X63Y87         FDRE                                         r  seconds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.859     2.067    clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  seconds_reg[3]/C
                         clock pessimism             -0.501     1.566    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.072     1.638    seconds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i2c_master_0/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/data_rd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.549    i2c_master_0/CLK
    SLICE_X59Y84         FDRE                                         r  i2c_master_0/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  i2c_master_0/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.113     1.804    i2c_master_0/data_rx_reg_n_0_[0]
    SLICE_X60Y84         FDCE                                         r  i2c_master_0/data_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.855     2.063    i2c_master_0/CLK
    SLICE_X60Y84         FDCE                                         r  i2c_master_0/data_rd_reg[0]/C
                         clock pessimism             -0.500     1.563    
    SLICE_X60Y84         FDCE (Hold_fdce_C_D)         0.075     1.638    i2c_master_0/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i2c_data_wr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.936    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.962 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.562     1.523    clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  i2c_data_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  i2c_data_wr_reg[1]/Q
                         net (fo=2, routed)           0.127     1.792    i2c_master_0/Q[1]
    SLICE_X55Y85         FDRE                                         r  i2c_master_0/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.829     2.037    i2c_master_0/CLK
    SLICE_X55Y85         FDRE                                         r  i2c_master_0/data_tx_reg[1]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.066     1.623    i2c_master_0/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76   INST_1SEC_DELAY/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   INST_1SEC_DELAY/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   INST_1SEC_DELAY/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   INST_1SEC_DELAY/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y75   INST_1SEC_DELAY/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y72   INST_1SEC_DELAY/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84   counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84   counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84   counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y83   i2c_ena_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y83   i2c_master_0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y83   i2c_master_0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y83   i2c_master_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y84   i2c_master_0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y84   i2c_master_0/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   INST_1SEC_DELAY/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   INST_1SEC_DELAY/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   INST_1SEC_DELAY/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   INST_1SEC_DELAY/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   INST_1SEC_DELAY/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   INST_1SEC_DELAY/led_tic_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   INST_SEVEN_SEGMENT/refresh_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   INST_SEVEN_SEGMENT/refresh_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   INST_SEVEN_SEGMENT/refresh_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y88   counter_reg[17]/C



