Info: Generated random seed: 2546815511987645213
Info: constrained 'clk' to bel 'X12/Y31/io1'
Info: constrained 'rst_n' to bel 'X4/Y31/io0'
Info: constrained 'uart_rxd' to bel 'X18/Y31/io1'
Info: constrained 'uart_txd' to bel 'X19/Y31/io1'
Info: constrained 'uart_rts' to bel 'X18/Y0/io1'
Info: constrained 'spi_mosi' to bel 'X18/Y31/io0'
Info: constrained 'spi_select' to bel 'X19/Y31/io0'
Info: constrained 'spi_clk' to bel 'X19/Y0/io1'
Info: constrained 'spi_miso' to bel 'X22/Y0/io1'
Info: constrained 'ui_in[0]' to bel 'X9/Y31/io0'
Info: constrained 'ui_in[1]' to bel 'X8/Y31/io1'
Info: constrained 'ui_in[2]' to bel 'X13/Y31/io1'
Info: constrained 'ui_in[3]' to bel 'X16/Y31/io1'
Info: constrained 'ui_in[4]' to bel 'X8/Y31/io0'
Info: constrained 'ui_in[5]' to bel 'X9/Y31/io1'
Info: constrained 'ui_in[6]' to bel 'X16/Y31/io0'
Info: constrained 'ui_in[7]' to bel 'X17/Y31/io0'
Info: constrained 'uo_out[0]' to bel 'X9/Y0/io0'
Info: constrained 'uo_out[1]' to bel 'X8/Y0/io0'
Info: constrained 'uo_out[2]' to bel 'X6/Y0/io0'
Info: constrained 'uo_out[3]' to bel 'X7/Y0/io1'
Info: constrained 'uo_out[4]' to bel 'X9/Y0/io1'
Info: constrained 'uo_out[5]' to bel 'X7/Y0/io0'
Info: constrained 'uo_out[6]' to bel 'X5/Y0/io0'
Info: constrained 'uo_out[7]' to bel 'X6/Y0/io1'
Info: constraining clock net 'clk' to 16.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      429 LCs used as LUT4 only
Info:      150 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      492 LCs used as DFF only
Info: Packing carries..
Info:       21 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        5 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 642)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 118)
Info: promoting nano.read_instr_SB_LUT4_I1_I2_SB_LUT4_I3_O [cen] (fanout 33)
Info: promoting nano.core.data_in_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting nano.read_instr_SB_LUT4_I1_O_SB_LUT4_I2_O [cen] (fanout 20)
Info: Constraining chains...
Info:       16 LCs used to legalise carry chains.
Info: Checksum: 0x6ff63380

Info: Device utilisation:
Info: 	         ICESTORM_LC:    1105/   5280    20%
Info: 	        ICESTORM_RAM:       0/     30     0%
Info: 	               SB_IO:      25/     96    26%
Info: 	               SB_GB:       5/      8    62%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%
Info: 	        ICESTORM_DSP:       0/      8     0%
Info: 	      ICESTORM_HFOSC:       0/      1     0%
Info: 	      ICESTORM_LFOSC:       0/      1     0%
Info: 	              SB_I2C:       0/      2     0%
Info: 	              SB_SPI:       0/      2     0%
Info: 	              IO_I3C:       0/      2     0%
Info: 	         SB_LEDDA_IP:       0/      1     0%
Info: 	         SB_RGBA_DRV:       0/      1     0%
Info: 	      ICESTORM_SPRAM:       0/      4     0%

Info: Placed 25 cells based on constraints.
Info: Creating initial analytic placement for 1026 cells, random placement wirelen = 25124.
Info:     at initial placer iter 0, wirelen = 605
Info:     at initial placer iter 1, wirelen = 606
Info:     at initial placer iter 2, wirelen = 705
Info:     at initial placer iter 3, wirelen = 627
Info: Running main analytical placer, max placement attempts per cell = 161028.
Info:     at iteration #1, type ALL: wirelen solved = 737, spread = 4952, legal = 5285; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 843, spread = 3784, legal = 4188; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 1050, spread = 3306, legal = 3598; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 1110, spread = 3388, legal = 3734; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 1259, spread = 3325, legal = 3764; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 1297, spread = 2888, legal = 3460; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 1377, spread = 3231, legal = 3549; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 1512, spread = 3456, legal = 3913; time = 0.03s
Info:     at iteration #9, type ALL: wirelen solved = 1634, spread = 3157, legal = 3412; time = 0.03s
Info:     at iteration #10, type ALL: wirelen solved = 1624, spread = 3355, legal = 3589; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 1721, spread = 2812, legal = 3198; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 1686, spread = 2932, legal = 3320; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 1737, spread = 2709, legal = 3244; time = 0.03s
Info:     at iteration #14, type ALL: wirelen solved = 1771, spread = 2723, legal = 3352; time = 0.03s
Info:     at iteration #15, type ALL: wirelen solved = 1798, spread = 2773, legal = 3372; time = 0.04s
Info:     at iteration #16, type ALL: wirelen solved = 1784, spread = 2783, legal = 3334; time = 0.04s
Info: HeAP Placer Time: 0.69s
Info:   of which solving equations: 0.29s
Info:   of which spreading cells: 0.05s
Info:   of which strict legalisation: 0.19s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 547, wirelen = 3198
Info:   at iteration #5: temp = 0.000000, timing cost = 581, wirelen = 2790
Info:   at iteration #10: temp = 0.000000, timing cost = 537, wirelen = 2636
Info:   at iteration #15: temp = 0.000000, timing cost = 528, wirelen = 2519
Info:   at iteration #20: temp = 0.000000, timing cost = 562, wirelen = 2405
Info:   at iteration #25: temp = 0.000000, timing cost = 558, wirelen = 2350
Info:   at iteration #25: temp = 0.000000, timing cost = 557, wirelen = 2351 
Info: SA placement time 1.16s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 18.29 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                       -> <async>                      : 10.94 ns
Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 31.14 ns
Info: Max delay <async>                       -> negedge clk$SB_IO_IN_$glb_clk: 5.58 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 8.74 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [  7840,  10405) |***+
Info: [ 10405,  12970) |**+
Info: [ 12970,  15535) |+
Info: [ 15535,  18100) |+
Info: [ 18100,  20665) |*+
Info: [ 20665,  23230) |***+
Info: [ 23230,  25795) |+
Info: [ 25795,  28360) |+
Info: [ 28360,  30925) |+
Info: [ 30925,  33490) |*+
Info: [ 33490,  36055) |*+
Info: [ 36055,  38620) |+
Info: [ 38620,  41185) |****+
Info: [ 41185,  43750) |***+
Info: [ 43750,  46315) |*******+
Info: [ 46315,  48880) |***+
Info: [ 48880,  51445) |***+
Info: [ 51445,  54010) |*****+
Info: [ 54010,  56575) |******+
Info: [ 56575,  59140) |************************************************************ 
Info: Checksum: 0x1640957d
Info: Running timing-driven placement optimisation...
Info:    Iteration 0...
Info:    Iteration 1...
Info:    Iteration 2...
Info:    Iteration 3...
Info:    Iteration 4...
Info:    Iteration 5...
Info:    Iteration 6...
Info:    Iteration 7...
Info:    Iteration 8...
Info:    Iteration 9...
Info:    Iteration 10...
Info:    Iteration 11...
Info:    Iteration 12...
Info:    Iteration 13...
Info:    Iteration 14...
Info:    Iteration 15...
Info:    Iteration 16...
Info:    Iteration 17...
Info:    Iteration 18...
Info:    Iteration 19...
Info:    Iteration 20...
Info:    Iteration 21...
Info:    Iteration 22...
Info:    Iteration 23...
Info:    Iteration 24...
Info:    Iteration 25...
Info:    Iteration 26...
Info:    Iteration 27...
Info:    Iteration 28...
Info:    Iteration 29...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2858 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      348        651 |  348   651 |      2266|       0.34       0.34|
Info:       2000 |      831       1162 |  483   511 |      1880|       0.31       0.66|
Info:       3000 |     1471       1518 |  640   356 |      1743|       0.37       1.03|
Info:       4000 |     2042       1944 |  571   426 |      1541|       0.35       1.38|
Info:       5000 |     2679       2305 |  637   361 |      1444|       0.44       1.83|
Info:       6000 |     3233       2735 |  554   430 |      1200|       0.37       2.20|
Info:       7000 |     3888       3077 |  655   342 |      1087|       0.45       2.64|
Info:       8000 |     4551       3400 |  663   323 |      1007|       0.53       3.17|
Info:       9000 |     5277       3674 |  726   274 |       978|       0.66       3.83|
Info:      10000 |     5657       4275 |  380   601 |       474|       0.35       4.19|
Info:      10826 |     5914       4845 |  257   570 |         0|       0.55       4.73|
Info: Routing complete.
Info: Router1 time 4.73s
Info: Checksum: 0x08774b9e

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source nano.instr_SB_DFFESR_Q_6_DFFLC.O
Info:    routing  2.95  4.34 Net nano.instr[25] (11,11) -> (9,10)
Info:                          Sink nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I1
Info:                          Defined in:
Info:                               ../cpu.v:54.16-54.21
Info:      logic  1.23  5.57 Source nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:    routing  2.95  8.52 Net nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3] (9,10) -> (12,8)
Info:                          Sink nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  9.40 Source nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:    routing  2.41  11.81 Net nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] (12,8) -> (12,11)
Info:                          Sink nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_2_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.21  13.01 Source nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_2_LC.O
Info:    routing  2.95  15.97 Net nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3] (12,11) -> (11,9)
Info:                          Sink nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.21  17.17 Source nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:    routing  2.95  20.12 Net nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3] (11,9) -> (8,6)
Info:                          Sink nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  21.00 Source nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC.O
Info:    routing  2.95  23.95 Net nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2] (8,6) -> (10,8)
Info:                          Sink nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.21  25.15 Source nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O_SB_LUT4_O_1_LC.O
Info:    routing  2.95  28.10 Net nano.core.i_registers.read_through_rs2_SB_LUT4_I0_O[3] (10,8) -> (8,6)
Info:                          Sink nano.core.cy_SB_LUT4_I1_O_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  28.98 Source nano.core.cy_SB_LUT4_I1_O_SB_LUT4_O_1_LC.O
Info:    routing  1.76  30.74 Net nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3] (8,6) -> (8,6)
Info:                          Sink nano.core.i_registers.data_rd_next_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  31.61 Source nano.core.i_registers.data_rd_next_SB_LUT4_O_LC.O
Info:    routing  1.76  33.38 Net nano.core.data_rd_next (8,6) -> (7,5)
Info:                          Sink nano.core.is_equal_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               ../core.v:74.10-74.13
Info:      logic  0.87  34.25 Source nano.core.is_equal_SB_LUT4_I2_LC.O
Info:    routing  3.49  37.74 Net nano.core.is_equal_SB_LUT4_I2_O[3] (7,5) -> (12,8)
Info:                          Sink nano.core.is_equal_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  38.62 Source nano.core.is_equal_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:    routing  2.95  41.57 Net nano.core.is_equal_SB_LUT4_I2_O_SB_LUT4_I1_O[3] (12,8) -> (9,9)
Info:                          Sink nano.core.is_equal_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  42.44 Source nano.core.is_equal_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:    routing  2.41  44.85 Net nano.core.is_equal_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1] (9,9) -> (8,11)
Info:                          Sink nano.core.is_equal_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_LC.I1
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.23  46.08 Source nano.core.is_equal_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_LC.O
Info:    routing  2.95  49.04 Net connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3] (8,11) -> (10,12)
Info:                          Sink connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  49.91 Source connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:    routing  2.95  52.86 Net connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3] (10,12) -> (8,8)
Info:                          Sink connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  53.74 Source connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_LC.O
Info:    routing  3.60  57.34 Net connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_1_I0[2] (8,8) -> (11,13)
Info:                          Sink connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  1.15  58.49 Source connect_peripheral_SB_DFF_Q_D_SB_LUT4_O_LC.I2
Info: 16.49 ns logic, 42.00 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info:       type curr  total name
Info:     source  0.00  0.00 Source clk$sb_io.D_IN_0
Info:    routing  6.93  6.93 Net clk$SB_IO_IN (12,31) -> (13,4)
Info:                          Sink spi_clk_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               ../multiply.v:18.11-18.14
Info:      logic  1.21  8.14 Source spi_clk_SB_LUT4_O_LC.O
Info:    routing  3.49  11.63 Net spi_clk$SB_IO_OUT (13,4) -> (19,0)
Info:                          Sink spi_clk$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               pico_ice.v:17.16-17.23
Info: 1.21 ns logic, 10.43 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source ui_in[6]$sb_io.D_IN_0
Info:    routing  7.45  7.45 Net ui_in[6]$SB_IO_IN (16,31) -> (7,3)
Info:                          Sink ui_in_SB_LUT4_I1_1_LC.I1
Info:                          Defined in:
Info:                               pico_ice.v:12.23-12.28
Info:      logic  1.23  8.68 Source ui_in_SB_LUT4_I1_1_LC.O
Info:    routing  4.25  12.93 Net ui_in_SB_LUT4_I1_1_O[2] (7,3) -> (11,12)
Info:                          Sink ui_in_SB_LUT4_I0_4_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  13.81 Source ui_in_SB_LUT4_I0_4_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  3.60  17.41 Net ui_in_SB_LUT4_I0_4_O_SB_LUT4_O_I3[2] (11,12) -> (7,8)
Info:                          Sink ui_in_SB_LUT4_I0_4_O_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  18.28 Source ui_in_SB_LUT4_I0_4_O_SB_LUT4_O_LC.O
Info:    routing  2.95  21.23 Net ui_in_SB_LUT4_I0_4_O[3] (7,8) -> (10,12)
Info:                          Sink nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  22.10 Source nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:    routing  1.76  23.87 Net nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1] (10,12) -> (11,11)
Info:                          Sink nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  24.74 Source nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:    routing  2.30  27.04 Net nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3] (11,11) -> (9,11)
Info:                          Sink nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  27.92 Source nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:    routing  1.76  29.68 Net nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I3_O[3] (9,11) -> (8,10)
Info:                          Sink nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  30.55 Source nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:    routing  3.70  34.26 Net nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I1_O[1] (8,10) -> (8,2)
Info:                          Sink nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  1.21  35.46 Source nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:    routing  2.41  37.87 Net nano.use_ext_data_in_reg_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3] (8,2) -> (8,4)
Info:                          Sink nano.core.i_registers.registers[5]_SB_DFF_Q_31_D_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.82  38.70 Source nano.core.i_registers.registers[5]_SB_DFF_Q_31_D_SB_LUT4_O_1_LC.I3
Info: 8.50 ns logic, 30.19 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'negedge clk$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source spi_miso$sb_io.D_IN_0
Info:    routing  4.69  4.69 Net spi_miso$SB_IO_IN (22,0) -> (12,8)
Info:                          Sink buffered_spi_in_SB_DFFN_Q_DFFLC.I0
Info:                          Defined in:
Info:                               pico_ice.v:18.16-18.24
Info:      setup  1.23  5.92 Source buffered_spi_in_SB_DFFN_Q_DFFLC.I0
Info: 1.23 ns logic, 4.69 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source nano.spi_clk_enable_SB_DFFESS_Q_DFFLC.O
Info:    routing  2.95  4.34 Net spi_clk_enable (13,7) -> (13,4)
Info:                          Sink spi_clk_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               pico_ice.v:26.10-26.24
Info:      logic  0.87  5.22 Source spi_clk_SB_LUT4_O_LC.O
Info:    routing  3.49  8.71 Net spi_clk$SB_IO_OUT (13,4) -> (19,0)
Info:                          Sink spi_clk$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               pico_ice.v:17.16-17.23
Info: 2.26 ns logic, 6.45 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 17.10 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                       -> <async>                      : 11.63 ns
Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 38.70 ns
Info: Max delay <async>                       -> negedge clk$SB_IO_IN_$glb_clk: 5.92 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 8.71 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [  4008,   6734) |*****+
Info: [  6734,   9460) |+
Info: [  9460,  12186) |**+
Info: [ 12186,  14912) |+
Info: [ 14912,  17638) |+
Info: [ 17638,  20364) |+
Info: [ 20364,  23090) |***+
Info: [ 23090,  25816) |+
Info: [ 25816,  28542) |*+
Info: [ 28542,  31268) |*+
Info: [ 31268,  33994) |**+
Info: [ 33994,  36720) |****+
Info: [ 36720,  39446) |+
Info: [ 39446,  42172) |***+
Info: [ 42172,  44898) |*****+
Info: [ 44898,  47624) |*+
Info: [ 47624,  50350) |****+
Info: [ 50350,  53076) |*****+
Info: [ 53076,  55802) |***+
Info: [ 55802,  58528) |************************************************************ 

Info: Program finished normally.
