#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Apr 27 17:01:46 2024
# Process ID: 15868
# Current directory: C:/Users/Simon/Documents/VIVADO_projects/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20496 C:\Users\Simon\Documents\VIVADO_projects\project_2\project_2.xpr
# Log file: C:/Users/Simon/Documents/VIVADO_projects/project_2/vivado.log
# Journal file: C:/Users/Simon/Documents/VIVADO_projects/project_2\vivado.jou
# Running On: DESKTOP-4RDNORI, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 20, Host memory: 34115 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2554.062 ; gain = 438.254
open_bd_design {C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd}
Reading block design file <C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <zynq_example> from block design file <C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd>
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M02_AXI'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
open_hw_manager
close_hw_manager
save_bd_design
Wrote  : <C:\Users\Simon\Documents\VIVADO_projects\project_2\project_2.srcs\sources_1\bd\zynq_example\zynq_example.bd> 
Wrote  : <C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/ui/bd_d2b6342d.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/utils_1/imports/synth_1/zynq_example_wrapper.dcp with file C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/synth_1/Top_wrapper.dcp
reset_run zynq_example_processing_system7_0_0_synth_1
reset_run zynq_example_xbar_0_synth_1
reset_run zynq_example_proc_sys_reset_0_0_synth_1
reset_run zynq_example_axi_bram_ctrl_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
INFO: [BD 41-1662] The design 'zynq_example.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/synth/zynq_example.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/sim/zynq_example.v
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/hdl/zynq_example_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/hw_handoff/zynq_example.hwh
Generated Hardware Definition File c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/synth/zynq_example.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3ae37cfa93d58342 to dir: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1.dcp to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_sim_netlist.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_sim_netlist.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_stub.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_stub.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_example_auto_pc_1, cache-ID = 3ae37cfa93d58342; cache size = 16.425 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_proc_sys_reset_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e259ad5dfe0e2e45 to dir: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/2/e259ad5dfe0e2e45/zynq_example_proc_sys_reset_0_0.dcp to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/2/e259ad5dfe0e2e45/zynq_example_proc_sys_reset_0_0_sim_netlist.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/2/e259ad5dfe0e2e45/zynq_example_proc_sys_reset_0_0_sim_netlist.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/2/e259ad5dfe0e2e45/zynq_example_proc_sys_reset_0_0_stub.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/2/e259ad5dfe0e2e45/zynq_example_proc_sys_reset_0_0_stub.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_proc_sys_reset_0_0/zynq_example_proc_sys_reset_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_example_proc_sys_reset_0_0, cache-ID = e259ad5dfe0e2e45; cache size = 16.425 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_xbar_0
[Sat Apr 27 17:02:38 2024] Launched zynq_example_processing_system7_0_0_synth_1, zynq_example_xbar_0_synth_1, zynq_example_axi_bram_ctrl_0_0_synth_1, zynq_example_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
zynq_example_processing_system7_0_0_synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/zynq_example_processing_system7_0_0_synth_1/runme.log
zynq_example_xbar_0_synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/zynq_example_xbar_0_synth_1/runme.log
zynq_example_axi_bram_ctrl_0_0_synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/zynq_example_axi_bram_ctrl_0_0_synth_1/runme.log
zynq_example_auto_pc_0_synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/zynq_example_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/synth_1/runme.log
[Sat Apr 27 17:02:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3122.562 ; gain = 305.340
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3188.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 3878.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 3878.219 ; gain = 0.000
Generating merged BMM file for the design top 'Top_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3878.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4007.699 ; gain = 880.746
write_hw_platform -fixed -include_bit -force -file C:/Users/Simon/Documents/VIVADO_projects/project_2/Top_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Simon/Documents/VIVADO_projects/project_2/Top_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Simon/Documents/VIVADO_projects/project_2/Top_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd}
startgroup
create_bd_port -dir O -type clk FCLK_CLK0
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_CLK0] [get_bd_ports FCLK_CLK0]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 -type rst peripheral_aresetn
connect_bd_net [get_bd_pins /proc_sys_reset_0/peripheral_aresetn] [get_bd_ports peripheral_aresetn]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.Memory_Type {True_Dual_Port_RAM} [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
endgroup
regenerate_bd_layout
regenerate_bd_layout
add_files -norecurse -scan_for_includes {C:/Users/Simon/Downloads/fibonacci.sv C:/Users/Simon/Downloads/fibonacci_bram.sv C:/Users/Simon/Downloads/zynq_example_top.sv}
export_ip_user_files -of_objects  [get_files C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/new/Top_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/new/Top_wrapper.v
make_wrapper -files [get_files C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M02_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:\Users\Simon\Documents\VIVADO_projects\project_2\project_2.srcs\sources_1\bd\zynq_example\zynq_example.bd> 
Wrote  : <C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/ui/bd_d2b6342d.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/synth/zynq_example.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/sim/zynq_example.v
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/hdl/zynq_example_wrapper.v
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4210.215 ; gain = 0.000
open_bd_design {C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd}
validate_bd_design -force
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M02_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
save_bd_design
Wrote  : <C:\Users\Simon\Documents\VIVADO_projects\project_2\project_2.srcs\sources_1\bd\zynq_example\zynq_example.bd> 
Wrote  : <C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/ui/bd_d2b6342d.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/utils_1/imports/synth_1/zynq_example_wrapper.dcp with file C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/synth_1/Top_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 14
INFO: [BD 41-1662] The design 'zynq_example.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/synth/zynq_example.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/sim/zynq_example.v
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/hdl/zynq_example_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/hw_handoff/zynq_example.hwh
Generated Hardware Definition File c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/synth/zynq_example.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_blk_mem_gen_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e19c6d2210844cd4 to dir: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0.dcp to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0_sim_netlist.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0_sim_netlist.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0_stub.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0_stub.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_example_auto_pc_0, cache-ID = e19c6d2210844cd4; cache size = 18.664 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3ae37cfa93d58342 to dir: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1.dcp to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_sim_netlist.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_sim_netlist.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_stub.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_stub.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_example_auto_pc_1, cache-ID = 3ae37cfa93d58342; cache size = 18.664 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_blk_mem_gen_0_0
[Sat Apr 27 17:16:50 2024] Launched zynq_example_blk_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
zynq_example_blk_mem_gen_0_0_synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/zynq_example_blk_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/synth_1/runme.log
[Sat Apr 27 17:16:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4210.215 ; gain = 0.000
set_property top zynq_example_top [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Sat Apr 27 17:18:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/synth_1/runme.log
[Sat Apr 27 17:18:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/Simon/Documents/VIVADO_projects/project_2/zynq_example_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Simon/Documents/VIVADO_projects/project_2/zynq_example_top.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Simon/Documents/VIVADO_projects/project_2/zynq_example_top.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_bd_design {C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd}
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI]'
INFO: [Common 17-17] undo 'set_property CONFIG.NUM_MI {2} [get_bd_cells axi_interconnect_0]'
INFO: [Common 17-17] undo 'startgroup'
make_wrapper -files [get_files C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/zynq_example.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /axi_bram_ctrl_0/S_AXI'
Wrote  : <C:\Users\Simon\Documents\VIVADO_projects\project_2\project_2.srcs\sources_1\bd\zynq_example\zynq_example.bd> 
Wrote  : <C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/ui/bd_d2b6342d.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/synth/zynq_example.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/sim/zynq_example.v
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/hdl/zynq_example_wrapper.v
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4310.426 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI]
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
save_bd_design
Wrote  : <C:\Users\Simon\Documents\VIVADO_projects\project_2\project_2.srcs\sources_1\bd\zynq_example\zynq_example.bd> 
Wrote  : <C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/sources_1/bd/zynq_example/ui/bd_d2b6342d.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.srcs/utils_1/imports/synth_1/zynq_example_wrapper.dcp with file C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/synth_1/zynq_example_top.dcp
reset_run zynq_example_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
INFO: [BD 41-1662] The design 'zynq_example.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/synth/zynq_example.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/sim/zynq_example.v
Verilog Output written to : c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/hdl/zynq_example_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/hw_handoff/zynq_example.hwh
Generated Hardware Definition File c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/synth/zynq_example.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP zynq_example_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e19c6d2210844cd4 to dir: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0.dcp to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0_sim_netlist.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0_sim_netlist.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0_stub.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/e/1/e19c6d2210844cd4/zynq_example_auto_pc_0_stub.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_0/zynq_example_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_example_auto_pc_0, cache-ID = e19c6d2210844cd4; cache size = 18.967 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3ae37cfa93d58342 to dir: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1.dcp to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_sim_netlist.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_sim_netlist.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_stub.v to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.cache/ip/2023.1/3/a/3ae37cfa93d58342/zynq_example_auto_pc_1_stub.vhdl to c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.gen/sources_1/bd/zynq_example/ip/zynq_example_auto_pc_1/zynq_example_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_example_auto_pc_1, cache-ID = 3ae37cfa93d58342; cache size = 18.967 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_example_xbar_0
[Sat Apr 27 18:07:11 2024] Launched zynq_example_xbar_0_synth_1, synth_1...
Run output will be captured here:
zynq_example_xbar_0_synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/zynq_example_xbar_0_synth_1/runme.log
synth_1: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/synth_1/runme.log
[Sat Apr 27 18:07:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4310.426 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/Simon/Documents/VIVADO_projects/project_2/zynq_example_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Simon/Documents/VIVADO_projects/project_2/zynq_example_top.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Simon/Documents/VIVADO_projects/project_2/zynq_example_top.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 18:40:23 2024...
