
04TP_E02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001164  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001310  08001310  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001310  08001310  00011310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001314  08001314  00011314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08001318  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          00000044  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000068  20000068  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   000062f6  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000c07  00000000  00000000  0002634a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000730  00000000  00000000  00026f58  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006b8  00000000  00000000  00027688  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000024d0  00000000  00000000  00027d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000027d9  00000000  00000000  0002a210  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002c9e9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001f60  00000000  00000000  0002ca68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000024 	.word	0x20000024
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080012f8 	.word	0x080012f8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000028 	.word	0x20000028
 80001e8:	080012f8 	.word	0x080012f8

080001ec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b087      	sub	sp, #28
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
 80001f4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80001f6:	2300      	movs	r3, #0
 80001f8:	617b      	str	r3, [r7, #20]
 80001fa:	2300      	movs	r3, #0
 80001fc:	613b      	str	r3, [r7, #16]
 80001fe:	2300      	movs	r3, #0
 8000200:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000202:	2300      	movs	r3, #0
 8000204:	617b      	str	r3, [r7, #20]
 8000206:	e076      	b.n	80002f6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000208:	2201      	movs	r2, #1
 800020a:	697b      	ldr	r3, [r7, #20]
 800020c:	fa02 f303 	lsl.w	r3, r2, r3
 8000210:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	681a      	ldr	r2, [r3, #0]
 8000216:	693b      	ldr	r3, [r7, #16]
 8000218:	4013      	ands	r3, r2
 800021a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	693b      	ldr	r3, [r7, #16]
 8000220:	429a      	cmp	r2, r3
 8000222:	d165      	bne.n	80002f0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	697b      	ldr	r3, [r7, #20]
 800022a:	005b      	lsls	r3, r3, #1
 800022c:	2103      	movs	r1, #3
 800022e:	fa01 f303 	lsl.w	r3, r1, r3
 8000232:	43db      	mvns	r3, r3
 8000234:	401a      	ands	r2, r3
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	791b      	ldrb	r3, [r3, #4]
 8000242:	4619      	mov	r1, r3
 8000244:	697b      	ldr	r3, [r7, #20]
 8000246:	005b      	lsls	r3, r3, #1
 8000248:	fa01 f303 	lsl.w	r3, r1, r3
 800024c:	431a      	orrs	r2, r3
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	791b      	ldrb	r3, [r3, #4]
 8000256:	2b01      	cmp	r3, #1
 8000258:	d003      	beq.n	8000262 <GPIO_Init+0x76>
 800025a:	683b      	ldr	r3, [r7, #0]
 800025c:	791b      	ldrb	r3, [r3, #4]
 800025e:	2b02      	cmp	r3, #2
 8000260:	d12e      	bne.n	80002c0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	689a      	ldr	r2, [r3, #8]
 8000266:	697b      	ldr	r3, [r7, #20]
 8000268:	005b      	lsls	r3, r3, #1
 800026a:	2103      	movs	r1, #3
 800026c:	fa01 f303 	lsl.w	r3, r1, r3
 8000270:	43db      	mvns	r3, r3
 8000272:	401a      	ands	r2, r3
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	689a      	ldr	r2, [r3, #8]
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	795b      	ldrb	r3, [r3, #5]
 8000280:	4619      	mov	r1, r3
 8000282:	697b      	ldr	r3, [r7, #20]
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	fa01 f303 	lsl.w	r3, r1, r3
 800028a:	431a      	orrs	r2, r3
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	685a      	ldr	r2, [r3, #4]
 8000294:	697b      	ldr	r3, [r7, #20]
 8000296:	b29b      	uxth	r3, r3
 8000298:	4619      	mov	r1, r3
 800029a:	2301      	movs	r3, #1
 800029c:	408b      	lsls	r3, r1
 800029e:	43db      	mvns	r3, r3
 80002a0:	401a      	ands	r2, r3
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	685b      	ldr	r3, [r3, #4]
 80002aa:	683a      	ldr	r2, [r7, #0]
 80002ac:	7992      	ldrb	r2, [r2, #6]
 80002ae:	4611      	mov	r1, r2
 80002b0:	697a      	ldr	r2, [r7, #20]
 80002b2:	b292      	uxth	r2, r2
 80002b4:	fa01 f202 	lsl.w	r2, r1, r2
 80002b8:	b292      	uxth	r2, r2
 80002ba:	431a      	orrs	r2, r3
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	68da      	ldr	r2, [r3, #12]
 80002c4:	697b      	ldr	r3, [r7, #20]
 80002c6:	b29b      	uxth	r3, r3
 80002c8:	005b      	lsls	r3, r3, #1
 80002ca:	2103      	movs	r1, #3
 80002cc:	fa01 f303 	lsl.w	r3, r1, r3
 80002d0:	43db      	mvns	r3, r3
 80002d2:	401a      	ands	r2, r3
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	68da      	ldr	r2, [r3, #12]
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	79db      	ldrb	r3, [r3, #7]
 80002e0:	4619      	mov	r1, r3
 80002e2:	697b      	ldr	r3, [r7, #20]
 80002e4:	005b      	lsls	r3, r3, #1
 80002e6:	fa01 f303 	lsl.w	r3, r1, r3
 80002ea:	431a      	orrs	r2, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002f0:	697b      	ldr	r3, [r7, #20]
 80002f2:	3301      	adds	r3, #1
 80002f4:	617b      	str	r3, [r7, #20]
 80002f6:	697b      	ldr	r3, [r7, #20]
 80002f8:	2b0f      	cmp	r3, #15
 80002fa:	d985      	bls.n	8000208 <GPIO_Init+0x1c>
    }
  }
}
 80002fc:	bf00      	nop
 80002fe:	371c      	adds	r7, #28
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr

08000308 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000308:	b480      	push	{r7}
 800030a:	b085      	sub	sp, #20
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
 8000310:	460b      	mov	r3, r1
 8000312:	807b      	strh	r3, [r7, #2]
 8000314:	4613      	mov	r3, r2
 8000316:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000318:	2300      	movs	r3, #0
 800031a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800031c:	2300      	movs	r3, #0
 800031e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000320:	787a      	ldrb	r2, [r7, #1]
 8000322:	887b      	ldrh	r3, [r7, #2]
 8000324:	f003 0307 	and.w	r3, r3, #7
 8000328:	009b      	lsls	r3, r3, #2
 800032a:	fa02 f303 	lsl.w	r3, r2, r3
 800032e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000330:	887b      	ldrh	r3, [r7, #2]
 8000332:	08db      	lsrs	r3, r3, #3
 8000334:	b29b      	uxth	r3, r3
 8000336:	4618      	mov	r0, r3
 8000338:	887b      	ldrh	r3, [r7, #2]
 800033a:	08db      	lsrs	r3, r3, #3
 800033c:	b29b      	uxth	r3, r3
 800033e:	461a      	mov	r2, r3
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	3208      	adds	r2, #8
 8000344:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000348:	887b      	ldrh	r3, [r7, #2]
 800034a:	f003 0307 	and.w	r3, r3, #7
 800034e:	009b      	lsls	r3, r3, #2
 8000350:	210f      	movs	r1, #15
 8000352:	fa01 f303 	lsl.w	r3, r1, r3
 8000356:	43db      	mvns	r3, r3
 8000358:	ea02 0103 	and.w	r1, r2, r3
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	f100 0208 	add.w	r2, r0, #8
 8000362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000366:	887b      	ldrh	r3, [r7, #2]
 8000368:	08db      	lsrs	r3, r3, #3
 800036a:	b29b      	uxth	r3, r3
 800036c:	461a      	mov	r2, r3
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	3208      	adds	r2, #8
 8000372:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000376:	68fb      	ldr	r3, [r7, #12]
 8000378:	4313      	orrs	r3, r2
 800037a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800037c:	887b      	ldrh	r3, [r7, #2]
 800037e:	08db      	lsrs	r3, r3, #3
 8000380:	b29b      	uxth	r3, r3
 8000382:	461a      	mov	r2, r3
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	3208      	adds	r2, #8
 8000388:	68b9      	ldr	r1, [r7, #8]
 800038a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800038e:	bf00      	nop
 8000390:	3714      	adds	r7, #20
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
	...

0800039c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800039c:	b480      	push	{r7}
 800039e:	b089      	sub	sp, #36	; 0x24
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80003a4:	2300      	movs	r3, #0
 80003a6:	61bb      	str	r3, [r7, #24]
 80003a8:	2300      	movs	r3, #0
 80003aa:	617b      	str	r3, [r7, #20]
 80003ac:	2300      	movs	r3, #0
 80003ae:	61fb      	str	r3, [r7, #28]
 80003b0:	2302      	movs	r3, #2
 80003b2:	613b      	str	r3, [r7, #16]
 80003b4:	2300      	movs	r3, #0
 80003b6:	60fb      	str	r3, [r7, #12]
 80003b8:	2302      	movs	r3, #2
 80003ba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80003bc:	4b47      	ldr	r3, [pc, #284]	; (80004dc <RCC_GetClocksFreq+0x140>)
 80003be:	689b      	ldr	r3, [r3, #8]
 80003c0:	f003 030c 	and.w	r3, r3, #12
 80003c4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80003c6:	69bb      	ldr	r3, [r7, #24]
 80003c8:	2b04      	cmp	r3, #4
 80003ca:	d007      	beq.n	80003dc <RCC_GetClocksFreq+0x40>
 80003cc:	2b08      	cmp	r3, #8
 80003ce:	d009      	beq.n	80003e4 <RCC_GetClocksFreq+0x48>
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d13d      	bne.n	8000450 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4a42      	ldr	r2, [pc, #264]	; (80004e0 <RCC_GetClocksFreq+0x144>)
 80003d8:	601a      	str	r2, [r3, #0]
      break;
 80003da:	e03d      	b.n	8000458 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4a41      	ldr	r2, [pc, #260]	; (80004e4 <RCC_GetClocksFreq+0x148>)
 80003e0:	601a      	str	r2, [r3, #0]
      break;
 80003e2:	e039      	b.n	8000458 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80003e4:	4b3d      	ldr	r3, [pc, #244]	; (80004dc <RCC_GetClocksFreq+0x140>)
 80003e6:	685b      	ldr	r3, [r3, #4]
 80003e8:	0d9b      	lsrs	r3, r3, #22
 80003ea:	f003 0301 	and.w	r3, r3, #1
 80003ee:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80003f0:	4b3a      	ldr	r3, [pc, #232]	; (80004dc <RCC_GetClocksFreq+0x140>)
 80003f2:	685b      	ldr	r3, [r3, #4]
 80003f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80003f8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d00c      	beq.n	800041a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000400:	4a38      	ldr	r2, [pc, #224]	; (80004e4 <RCC_GetClocksFreq+0x148>)
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	fbb2 f3f3 	udiv	r3, r2, r3
 8000408:	4a34      	ldr	r2, [pc, #208]	; (80004dc <RCC_GetClocksFreq+0x140>)
 800040a:	6852      	ldr	r2, [r2, #4]
 800040c:	0992      	lsrs	r2, r2, #6
 800040e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000412:	fb02 f303 	mul.w	r3, r2, r3
 8000416:	61fb      	str	r3, [r7, #28]
 8000418:	e00b      	b.n	8000432 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800041a:	4a31      	ldr	r2, [pc, #196]	; (80004e0 <RCC_GetClocksFreq+0x144>)
 800041c:	68bb      	ldr	r3, [r7, #8]
 800041e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000422:	4a2e      	ldr	r2, [pc, #184]	; (80004dc <RCC_GetClocksFreq+0x140>)
 8000424:	6852      	ldr	r2, [r2, #4]
 8000426:	0992      	lsrs	r2, r2, #6
 8000428:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800042c:	fb02 f303 	mul.w	r3, r2, r3
 8000430:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000432:	4b2a      	ldr	r3, [pc, #168]	; (80004dc <RCC_GetClocksFreq+0x140>)
 8000434:	685b      	ldr	r3, [r3, #4]
 8000436:	0c1b      	lsrs	r3, r3, #16
 8000438:	f003 0303 	and.w	r3, r3, #3
 800043c:	3301      	adds	r3, #1
 800043e:	005b      	lsls	r3, r3, #1
 8000440:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000442:	69fa      	ldr	r2, [r7, #28]
 8000444:	693b      	ldr	r3, [r7, #16]
 8000446:	fbb2 f2f3 	udiv	r2, r2, r3
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	601a      	str	r2, [r3, #0]
      break;
 800044e:	e003      	b.n	8000458 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a23      	ldr	r2, [pc, #140]	; (80004e0 <RCC_GetClocksFreq+0x144>)
 8000454:	601a      	str	r2, [r3, #0]
      break;
 8000456:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000458:	4b20      	ldr	r3, [pc, #128]	; (80004dc <RCC_GetClocksFreq+0x140>)
 800045a:	689b      	ldr	r3, [r3, #8]
 800045c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000460:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000462:	69bb      	ldr	r3, [r7, #24]
 8000464:	091b      	lsrs	r3, r3, #4
 8000466:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000468:	4a1f      	ldr	r2, [pc, #124]	; (80004e8 <RCC_GetClocksFreq+0x14c>)
 800046a:	69bb      	ldr	r3, [r7, #24]
 800046c:	4413      	add	r3, r2
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	b2db      	uxtb	r3, r3
 8000472:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	697b      	ldr	r3, [r7, #20]
 800047a:	40da      	lsrs	r2, r3
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000480:	4b16      	ldr	r3, [pc, #88]	; (80004dc <RCC_GetClocksFreq+0x140>)
 8000482:	689b      	ldr	r3, [r3, #8]
 8000484:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000488:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800048a:	69bb      	ldr	r3, [r7, #24]
 800048c:	0a9b      	lsrs	r3, r3, #10
 800048e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000490:	4a15      	ldr	r2, [pc, #84]	; (80004e8 <RCC_GetClocksFreq+0x14c>)
 8000492:	69bb      	ldr	r3, [r7, #24]
 8000494:	4413      	add	r3, r2
 8000496:	781b      	ldrb	r3, [r3, #0]
 8000498:	b2db      	uxtb	r3, r3
 800049a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	685a      	ldr	r2, [r3, #4]
 80004a0:	697b      	ldr	r3, [r7, #20]
 80004a2:	40da      	lsrs	r2, r3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80004a8:	4b0c      	ldr	r3, [pc, #48]	; (80004dc <RCC_GetClocksFreq+0x140>)
 80004aa:	689b      	ldr	r3, [r3, #8]
 80004ac:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80004b0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80004b2:	69bb      	ldr	r3, [r7, #24]
 80004b4:	0b5b      	lsrs	r3, r3, #13
 80004b6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80004b8:	4a0b      	ldr	r2, [pc, #44]	; (80004e8 <RCC_GetClocksFreq+0x14c>)
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	4413      	add	r3, r2
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	b2db      	uxtb	r3, r3
 80004c2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	685a      	ldr	r2, [r3, #4]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	40da      	lsrs	r2, r3
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	60da      	str	r2, [r3, #12]
}
 80004d0:	bf00      	nop
 80004d2:	3724      	adds	r7, #36	; 0x24
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr
 80004dc:	40023800 	.word	0x40023800
 80004e0:	00f42400 	.word	0x00f42400
 80004e4:	007a1200 	.word	0x007a1200
 80004e8:	20000000 	.word	0x20000000

080004ec <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	460b      	mov	r3, r1
 80004f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80004f8:	78fb      	ldrb	r3, [r7, #3]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d006      	beq.n	800050c <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 80004fe:	490a      	ldr	r1, [pc, #40]	; (8000528 <RCC_AHB2PeriphClockCmd+0x3c>)
 8000500:	4b09      	ldr	r3, [pc, #36]	; (8000528 <RCC_AHB2PeriphClockCmd+0x3c>)
 8000502:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4313      	orrs	r3, r2
 8000508:	634b      	str	r3, [r1, #52]	; 0x34
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
  }
}
 800050a:	e006      	b.n	800051a <RCC_AHB2PeriphClockCmd+0x2e>
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 800050c:	4906      	ldr	r1, [pc, #24]	; (8000528 <RCC_AHB2PeriphClockCmd+0x3c>)
 800050e:	4b06      	ldr	r3, [pc, #24]	; (8000528 <RCC_AHB2PeriphClockCmd+0x3c>)
 8000510:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	43db      	mvns	r3, r3
 8000516:	4013      	ands	r3, r2
 8000518:	634b      	str	r3, [r1, #52]	; 0x34
}
 800051a:	bf00      	nop
 800051c:	370c      	adds	r7, #12
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	40023800 	.word	0x40023800

0800052c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
 8000534:	460b      	mov	r3, r1
 8000536:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000538:	78fb      	ldrb	r3, [r7, #3]
 800053a:	2b00      	cmp	r3, #0
 800053c:	d006      	beq.n	800054c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800053e:	490a      	ldr	r1, [pc, #40]	; (8000568 <RCC_APB2PeriphClockCmd+0x3c>)
 8000540:	4b09      	ldr	r3, [pc, #36]	; (8000568 <RCC_APB2PeriphClockCmd+0x3c>)
 8000542:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	4313      	orrs	r3, r2
 8000548:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800054a:	e006      	b.n	800055a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800054c:	4906      	ldr	r1, [pc, #24]	; (8000568 <RCC_APB2PeriphClockCmd+0x3c>)
 800054e:	4b06      	ldr	r3, [pc, #24]	; (8000568 <RCC_APB2PeriphClockCmd+0x3c>)
 8000550:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	43db      	mvns	r3, r3
 8000556:	4013      	ands	r3, r2
 8000558:	644b      	str	r3, [r1, #68]	; 0x44
}
 800055a:	bf00      	nop
 800055c:	370c      	adds	r7, #12
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	40023800 	.word	0x40023800

0800056c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800056c:	b480      	push	{r7}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	881b      	ldrh	r3, [r3, #0]
 800057e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	4a29      	ldr	r2, [pc, #164]	; (8000628 <TIM_TimeBaseInit+0xbc>)
 8000584:	4293      	cmp	r3, r2
 8000586:	d013      	beq.n	80005b0 <TIM_TimeBaseInit+0x44>
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	4a28      	ldr	r2, [pc, #160]	; (800062c <TIM_TimeBaseInit+0xc0>)
 800058c:	4293      	cmp	r3, r2
 800058e:	d00f      	beq.n	80005b0 <TIM_TimeBaseInit+0x44>
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000596:	d00b      	beq.n	80005b0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	4a25      	ldr	r2, [pc, #148]	; (8000630 <TIM_TimeBaseInit+0xc4>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d007      	beq.n	80005b0 <TIM_TimeBaseInit+0x44>
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	4a24      	ldr	r2, [pc, #144]	; (8000634 <TIM_TimeBaseInit+0xc8>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d003      	beq.n	80005b0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4a23      	ldr	r2, [pc, #140]	; (8000638 <TIM_TimeBaseInit+0xcc>)
 80005ac:	4293      	cmp	r3, r2
 80005ae:	d108      	bne.n	80005c2 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80005b0:	89fb      	ldrh	r3, [r7, #14]
 80005b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80005b6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	885a      	ldrh	r2, [r3, #2]
 80005bc:	89fb      	ldrh	r3, [r7, #14]
 80005be:	4313      	orrs	r3, r2
 80005c0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	4a1d      	ldr	r2, [pc, #116]	; (800063c <TIM_TimeBaseInit+0xd0>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d00c      	beq.n	80005e4 <TIM_TimeBaseInit+0x78>
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4a1c      	ldr	r2, [pc, #112]	; (8000640 <TIM_TimeBaseInit+0xd4>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d008      	beq.n	80005e4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80005d2:	89fb      	ldrh	r3, [r7, #14]
 80005d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80005d8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	891a      	ldrh	r2, [r3, #8]
 80005de:	89fb      	ldrh	r3, [r7, #14]
 80005e0:	4313      	orrs	r3, r2
 80005e2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	89fa      	ldrh	r2, [r7, #14]
 80005e8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	685a      	ldr	r2, [r3, #4]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	881a      	ldrh	r2, [r3, #0]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	4a0a      	ldr	r2, [pc, #40]	; (8000628 <TIM_TimeBaseInit+0xbc>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d003      	beq.n	800060a <TIM_TimeBaseInit+0x9e>
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4a09      	ldr	r2, [pc, #36]	; (800062c <TIM_TimeBaseInit+0xc0>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d104      	bne.n	8000614 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	7a9b      	ldrb	r3, [r3, #10]
 800060e:	b29a      	uxth	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2201      	movs	r2, #1
 8000618:	829a      	strh	r2, [r3, #20]
}
 800061a:	bf00      	nop
 800061c:	3714      	adds	r7, #20
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	40010000 	.word	0x40010000
 800062c:	40010400 	.word	0x40010400
 8000630:	40000400 	.word	0x40000400
 8000634:	40000800 	.word	0x40000800
 8000638:	40000c00 	.word	0x40000c00
 800063c:	40001000 	.word	0x40001000
 8000640:	40001400 	.word	0x40001400

08000644 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	460b      	mov	r3, r1
 800064e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000650:	78fb      	ldrb	r3, [r7, #3]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d008      	beq.n	8000668 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	881b      	ldrh	r3, [r3, #0]
 800065a:	b29b      	uxth	r3, r3
 800065c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000660:	b29a      	uxth	r2, r3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8000666:	e007      	b.n	8000678 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	881b      	ldrh	r3, [r3, #0]
 800066c:	b29b      	uxth	r3, r3
 800066e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000672:	b29a      	uxth	r2, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	801a      	strh	r2, [r3, #0]
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr

08000684 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000690:	78fb      	ldrb	r3, [r7, #3]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d008      	beq.n	80006a8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	881b      	ldrh	r3, [r3, #0]
 800069a:	b29b      	uxth	r3, r3
 800069c:	f043 0301 	orr.w	r3, r3, #1
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80006a6:	e007      	b.n	80006b8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	881b      	ldrh	r3, [r3, #0]
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	f023 0301 	bic.w	r3, r3, #1
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	801a      	strh	r2, [r3, #0]
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80006ce:	2300      	movs	r3, #0
 80006d0:	817b      	strh	r3, [r7, #10]
 80006d2:	2300      	movs	r3, #0
 80006d4:	81fb      	strh	r3, [r7, #14]
 80006d6:	2300      	movs	r3, #0
 80006d8:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	8c1b      	ldrh	r3, [r3, #32]
 80006de:	b29b      	uxth	r3, r3
 80006e0:	f023 0301 	bic.w	r3, r3, #1
 80006e4:	b29a      	uxth	r2, r3
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	8c1b      	ldrh	r3, [r3, #32]
 80006ee:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	889b      	ldrh	r3, [r3, #4]
 80006f4:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	8b1b      	ldrh	r3, [r3, #24]
 80006fa:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 80006fc:	897b      	ldrh	r3, [r7, #10]
 80006fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000702:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000704:	897b      	ldrh	r3, [r7, #10]
 8000706:	f023 0303 	bic.w	r3, r3, #3
 800070a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	881a      	ldrh	r2, [r3, #0]
 8000710:	897b      	ldrh	r3, [r7, #10]
 8000712:	4313      	orrs	r3, r2
 8000714:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8000716:	89fb      	ldrh	r3, [r7, #14]
 8000718:	f023 0302 	bic.w	r3, r3, #2
 800071c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	899a      	ldrh	r2, [r3, #12]
 8000722:	89fb      	ldrh	r3, [r7, #14]
 8000724:	4313      	orrs	r3, r2
 8000726:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	885a      	ldrh	r2, [r3, #2]
 800072c:	89fb      	ldrh	r3, [r7, #14]
 800072e:	4313      	orrs	r3, r2
 8000730:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4a1e      	ldr	r2, [pc, #120]	; (80007b0 <TIM_OC1Init+0xec>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d003      	beq.n	8000742 <TIM_OC1Init+0x7e>
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4a1d      	ldr	r2, [pc, #116]	; (80007b4 <TIM_OC1Init+0xf0>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d123      	bne.n	800078a <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8000742:	89fb      	ldrh	r3, [r7, #14]
 8000744:	f023 0308 	bic.w	r3, r3, #8
 8000748:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	89da      	ldrh	r2, [r3, #14]
 800074e:	89fb      	ldrh	r3, [r7, #14]
 8000750:	4313      	orrs	r3, r2
 8000752:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8000754:	89fb      	ldrh	r3, [r7, #14]
 8000756:	f023 0304 	bic.w	r3, r3, #4
 800075a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	889a      	ldrh	r2, [r3, #4]
 8000760:	89fb      	ldrh	r3, [r7, #14]
 8000762:	4313      	orrs	r3, r2
 8000764:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8000766:	89bb      	ldrh	r3, [r7, #12]
 8000768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800076c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 800076e:	89bb      	ldrh	r3, [r7, #12]
 8000770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000774:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	8a1a      	ldrh	r2, [r3, #16]
 800077a:	89bb      	ldrh	r3, [r7, #12]
 800077c:	4313      	orrs	r3, r2
 800077e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	8a5a      	ldrh	r2, [r3, #18]
 8000784:	89bb      	ldrh	r3, [r7, #12]
 8000786:	4313      	orrs	r3, r2
 8000788:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	89ba      	ldrh	r2, [r7, #12]
 800078e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	897a      	ldrh	r2, [r7, #10]
 8000794:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	689a      	ldr	r2, [r3, #8]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	89fa      	ldrh	r2, [r7, #14]
 80007a2:	841a      	strh	r2, [r3, #32]
}
 80007a4:	bf00      	nop
 80007a6:	3714      	adds	r7, #20
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	40010000 	.word	0x40010000
 80007b4:	40010400 	.word	0x40010400

080007b8 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	817b      	strh	r3, [r7, #10]
 80007c6:	2300      	movs	r3, #0
 80007c8:	81fb      	strh	r3, [r7, #14]
 80007ca:	2300      	movs	r3, #0
 80007cc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	8c1b      	ldrh	r3, [r3, #32]
 80007d2:	b29b      	uxth	r3, r3
 80007d4:	f023 0310 	bic.w	r3, r3, #16
 80007d8:	b29a      	uxth	r2, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	8c1b      	ldrh	r3, [r3, #32]
 80007e2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	889b      	ldrh	r3, [r3, #4]
 80007e8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	8b1b      	ldrh	r3, [r3, #24]
 80007ee:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80007f0:	897b      	ldrh	r3, [r7, #10]
 80007f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80007f6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80007f8:	897b      	ldrh	r3, [r7, #10]
 80007fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80007fe:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	021b      	lsls	r3, r3, #8
 8000806:	b29a      	uxth	r2, r3
 8000808:	897b      	ldrh	r3, [r7, #10]
 800080a:	4313      	orrs	r3, r2
 800080c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800080e:	89fb      	ldrh	r3, [r7, #14]
 8000810:	f023 0320 	bic.w	r3, r3, #32
 8000814:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	899b      	ldrh	r3, [r3, #12]
 800081a:	011b      	lsls	r3, r3, #4
 800081c:	b29a      	uxth	r2, r3
 800081e:	89fb      	ldrh	r3, [r7, #14]
 8000820:	4313      	orrs	r3, r2
 8000822:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	885b      	ldrh	r3, [r3, #2]
 8000828:	011b      	lsls	r3, r3, #4
 800082a:	b29a      	uxth	r2, r3
 800082c:	89fb      	ldrh	r3, [r7, #14]
 800082e:	4313      	orrs	r3, r2
 8000830:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4a22      	ldr	r2, [pc, #136]	; (80008c0 <TIM_OC2Init+0x108>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d003      	beq.n	8000842 <TIM_OC2Init+0x8a>
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	4a21      	ldr	r2, [pc, #132]	; (80008c4 <TIM_OC2Init+0x10c>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d12b      	bne.n	800089a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8000842:	89fb      	ldrh	r3, [r7, #14]
 8000844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000848:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	89db      	ldrh	r3, [r3, #14]
 800084e:	011b      	lsls	r3, r3, #4
 8000850:	b29a      	uxth	r2, r3
 8000852:	89fb      	ldrh	r3, [r7, #14]
 8000854:	4313      	orrs	r3, r2
 8000856:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8000858:	89fb      	ldrh	r3, [r7, #14]
 800085a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800085e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	889b      	ldrh	r3, [r3, #4]
 8000864:	011b      	lsls	r3, r3, #4
 8000866:	b29a      	uxth	r2, r3
 8000868:	89fb      	ldrh	r3, [r7, #14]
 800086a:	4313      	orrs	r3, r2
 800086c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 800086e:	89bb      	ldrh	r3, [r7, #12]
 8000870:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000874:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8000876:	89bb      	ldrh	r3, [r7, #12]
 8000878:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800087c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	8a1b      	ldrh	r3, [r3, #16]
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	b29a      	uxth	r2, r3
 8000886:	89bb      	ldrh	r3, [r7, #12]
 8000888:	4313      	orrs	r3, r2
 800088a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	8a5b      	ldrh	r3, [r3, #18]
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	b29a      	uxth	r2, r3
 8000894:	89bb      	ldrh	r3, [r7, #12]
 8000896:	4313      	orrs	r3, r2
 8000898:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	89ba      	ldrh	r2, [r7, #12]
 800089e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	897a      	ldrh	r2, [r7, #10]
 80008a4:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	689a      	ldr	r2, [r3, #8]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	89fa      	ldrh	r2, [r7, #14]
 80008b2:	841a      	strh	r2, [r3, #32]
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	40010000 	.word	0x40010000
 80008c4:	40010400 	.word	0x40010400

080008c8 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
 80008d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	817b      	strh	r3, [r7, #10]
 80008d6:	2300      	movs	r3, #0
 80008d8:	81fb      	strh	r3, [r7, #14]
 80008da:	2300      	movs	r3, #0
 80008dc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	8c1b      	ldrh	r3, [r3, #32]
 80008e2:	b29b      	uxth	r3, r3
 80008e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008e8:	b29a      	uxth	r2, r3
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	8c1b      	ldrh	r3, [r3, #32]
 80008f2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	889b      	ldrh	r3, [r3, #4]
 80008f8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	8b9b      	ldrh	r3, [r3, #28]
 80008fe:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000900:	897b      	ldrh	r3, [r7, #10]
 8000902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000906:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000908:	897b      	ldrh	r3, [r7, #10]
 800090a:	f023 0303 	bic.w	r3, r3, #3
 800090e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	881a      	ldrh	r2, [r3, #0]
 8000914:	897b      	ldrh	r3, [r7, #10]
 8000916:	4313      	orrs	r3, r2
 8000918:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800091a:	89fb      	ldrh	r3, [r7, #14]
 800091c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000920:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	899b      	ldrh	r3, [r3, #12]
 8000926:	021b      	lsls	r3, r3, #8
 8000928:	b29a      	uxth	r2, r3
 800092a:	89fb      	ldrh	r3, [r7, #14]
 800092c:	4313      	orrs	r3, r2
 800092e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	885b      	ldrh	r3, [r3, #2]
 8000934:	021b      	lsls	r3, r3, #8
 8000936:	b29a      	uxth	r2, r3
 8000938:	89fb      	ldrh	r3, [r7, #14]
 800093a:	4313      	orrs	r3, r2
 800093c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4a22      	ldr	r2, [pc, #136]	; (80009cc <TIM_OC3Init+0x104>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d003      	beq.n	800094e <TIM_OC3Init+0x86>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4a21      	ldr	r2, [pc, #132]	; (80009d0 <TIM_OC3Init+0x108>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d12b      	bne.n	80009a6 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800094e:	89fb      	ldrh	r3, [r7, #14]
 8000950:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000954:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	89db      	ldrh	r3, [r3, #14]
 800095a:	021b      	lsls	r3, r3, #8
 800095c:	b29a      	uxth	r2, r3
 800095e:	89fb      	ldrh	r3, [r7, #14]
 8000960:	4313      	orrs	r3, r2
 8000962:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8000964:	89fb      	ldrh	r3, [r7, #14]
 8000966:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800096a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	889b      	ldrh	r3, [r3, #4]
 8000970:	021b      	lsls	r3, r3, #8
 8000972:	b29a      	uxth	r2, r3
 8000974:	89fb      	ldrh	r3, [r7, #14]
 8000976:	4313      	orrs	r3, r2
 8000978:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800097a:	89bb      	ldrh	r3, [r7, #12]
 800097c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000980:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000982:	89bb      	ldrh	r3, [r7, #12]
 8000984:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000988:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	8a1b      	ldrh	r3, [r3, #16]
 800098e:	011b      	lsls	r3, r3, #4
 8000990:	b29a      	uxth	r2, r3
 8000992:	89bb      	ldrh	r3, [r7, #12]
 8000994:	4313      	orrs	r3, r2
 8000996:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	8a5b      	ldrh	r3, [r3, #18]
 800099c:	011b      	lsls	r3, r3, #4
 800099e:	b29a      	uxth	r2, r3
 80009a0:	89bb      	ldrh	r3, [r7, #12]
 80009a2:	4313      	orrs	r3, r2
 80009a4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	89ba      	ldrh	r2, [r7, #12]
 80009aa:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	897a      	ldrh	r2, [r7, #10]
 80009b0:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	689a      	ldr	r2, [r3, #8]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	89fa      	ldrh	r2, [r7, #14]
 80009be:	841a      	strh	r2, [r3, #32]
}
 80009c0:	bf00      	nop
 80009c2:	3714      	adds	r7, #20
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	40010000 	.word	0x40010000
 80009d0:	40010400 	.word	0x40010400

080009d4 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	81bb      	strh	r3, [r7, #12]
 80009e2:	2300      	movs	r3, #0
 80009e4:	817b      	strh	r3, [r7, #10]
 80009e6:	2300      	movs	r3, #0
 80009e8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	8c1b      	ldrh	r3, [r3, #32]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80009f4:	b29a      	uxth	r2, r3
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	8c1b      	ldrh	r3, [r3, #32]
 80009fe:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	889b      	ldrh	r3, [r3, #4]
 8000a04:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	8b9b      	ldrh	r3, [r3, #28]
 8000a0a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8000a0c:	89bb      	ldrh	r3, [r7, #12]
 8000a0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000a12:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8000a14:	89bb      	ldrh	r3, [r7, #12]
 8000a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a1a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	881b      	ldrh	r3, [r3, #0]
 8000a20:	021b      	lsls	r3, r3, #8
 8000a22:	b29a      	uxth	r2, r3
 8000a24:	89bb      	ldrh	r3, [r7, #12]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8000a2a:	897b      	ldrh	r3, [r7, #10]
 8000a2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a30:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	899b      	ldrh	r3, [r3, #12]
 8000a36:	031b      	lsls	r3, r3, #12
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	897b      	ldrh	r3, [r7, #10]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	885b      	ldrh	r3, [r3, #2]
 8000a44:	031b      	lsls	r3, r3, #12
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	897b      	ldrh	r3, [r7, #10]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a12      	ldr	r2, [pc, #72]	; (8000a9c <TIM_OC4Init+0xc8>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d003      	beq.n	8000a5e <TIM_OC4Init+0x8a>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a11      	ldr	r2, [pc, #68]	; (8000aa0 <TIM_OC4Init+0xcc>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d10a      	bne.n	8000a74 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000a64:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	8a1b      	ldrh	r3, [r3, #16]
 8000a6a:	019b      	lsls	r3, r3, #6
 8000a6c:	b29a      	uxth	r2, r3
 8000a6e:	89fb      	ldrh	r3, [r7, #14]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	89fa      	ldrh	r2, [r7, #14]
 8000a78:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	89ba      	ldrh	r2, [r7, #12]
 8000a7e:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	689a      	ldr	r2, [r3, #8]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	897a      	ldrh	r2, [r7, #10]
 8000a8c:	841a      	strh	r2, [r3, #32]
}
 8000a8e:	bf00      	nop
 8000a90:	3714      	adds	r7, #20
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	40010000 	.word	0x40010000
 8000aa0:	40010400 	.word	0x40010400

08000aa4 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	8b1b      	ldrh	r3, [r3, #24]
 8000ab8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8000aba:	89fb      	ldrh	r3, [r7, #14]
 8000abc:	f023 0308 	bic.w	r3, r3, #8
 8000ac0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000ac2:	89fa      	ldrh	r2, [r7, #14]
 8000ac4:	887b      	ldrh	r3, [r7, #2]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	89fa      	ldrh	r2, [r7, #14]
 8000ace:	831a      	strh	r2, [r3, #24]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	460b      	mov	r3, r1
 8000ae6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	8b1b      	ldrh	r3, [r3, #24]
 8000af0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8000af2:	89fb      	ldrh	r3, [r7, #14]
 8000af4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000af8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000afa:	887b      	ldrh	r3, [r7, #2]
 8000afc:	021b      	lsls	r3, r3, #8
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	89fb      	ldrh	r3, [r7, #14]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	89fa      	ldrh	r2, [r7, #14]
 8000b0a:	831a      	strh	r2, [r3, #24]
}
 8000b0c:	bf00      	nop
 8000b0e:	3714      	adds	r7, #20
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	460b      	mov	r3, r1
 8000b22:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	8b9b      	ldrh	r3, [r3, #28]
 8000b2c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8000b2e:	89fb      	ldrh	r3, [r7, #14]
 8000b30:	f023 0308 	bic.w	r3, r3, #8
 8000b34:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000b36:	89fa      	ldrh	r2, [r7, #14]
 8000b38:	887b      	ldrh	r3, [r7, #2]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	89fa      	ldrh	r2, [r7, #14]
 8000b42:	839a      	strh	r2, [r3, #28]
}
 8000b44:	bf00      	nop
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	8b9b      	ldrh	r3, [r3, #28]
 8000b64:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8000b66:	89fb      	ldrh	r3, [r7, #14]
 8000b68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000b6c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8000b6e:	887b      	ldrh	r3, [r7, #2]
 8000b70:	021b      	lsls	r3, r3, #8
 8000b72:	b29a      	uxth	r2, r3
 8000b74:	89fb      	ldrh	r3, [r7, #14]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	89fa      	ldrh	r2, [r7, #14]
 8000b7e:	839a      	strh	r2, [r3, #28]
}
 8000b80:	bf00      	nop
 8000b82:	3714      	adds	r7, #20
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <main>:

//Variable para cambiar la frecuencia de operacion del TIM1:
uint32_t Freq = 0;

int main(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
/*------------------------------------------------------------------------------
CONFIGURACION DEL MICRO:
------------------------------------------------------------------------------*/
	SystemInit();
 8000b90:	f000 fa60 	bl	8001054 <SystemInit>

	//[1]Inicializacion de interrupcion por tiempo cada 50 mseg:
	INIT_SYSTICK(TimeINT_Systick);
 8000b94:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8000bb4 <main+0x28>
 8000b98:	f000 f884 	bl	8000ca4 <INIT_SYSTICK>

	//Inicialización de PE9 como OSC1 del TIM1:
	INIT_TIM1(TIM1_OC1_Port, TIM1_OC1);
 8000b9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ba0:	4805      	ldr	r0, [pc, #20]	; (8000bb8 <main+0x2c>)
 8000ba2:	f000 f89f 	bl	8000ce4 <INIT_TIM1>
/*------------------------------------------------------------------------------
BUCLE PRINCIPAL:
------------------------------------------------------------------------------*/
    while(1)
    {
    	if(RefreshTIM1 == Ticks_RefreshTIM1)
 8000ba6:	4b05      	ldr	r3, [pc, #20]	; (8000bbc <main+0x30>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	2b0a      	cmp	r3, #10
 8000bac:	d1fb      	bne.n	8000ba6 <main+0x1a>
    		REFRESH_TIM1();
 8000bae:	f000 f815 	bl	8000bdc <REFRESH_TIM1>
    	if(RefreshTIM1 == Ticks_RefreshTIM1)
 8000bb2:	e7f8      	b.n	8000ba6 <main+0x1a>
 8000bb4:	3d4ccccd 	.word	0x3d4ccccd
 8000bb8:	40021000 	.word	0x40021000
 8000bbc:	20000040 	.word	0x20000040

08000bc0 <SysTick_Handler>:
/*------------------------------------------------------------------------------
INTERRUPCIONES:
------------------------------------------------------------------------------*/
//Interrupcion por tiempo - Systick cada 50mseg:
void SysTick_Handler()
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
	RefreshTIM1++;
 8000bc4:	4b04      	ldr	r3, [pc, #16]	; (8000bd8 <SysTick_Handler+0x18>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	4a03      	ldr	r2, [pc, #12]	; (8000bd8 <SysTick_Handler+0x18>)
 8000bcc:	6013      	str	r3, [r2, #0]
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr
 8000bd8:	20000040 	.word	0x20000040

08000bdc <REFRESH_TIM1>:

/*------------------------------------------------------------------------------
TAREAS:
------------------------------------------------------------------------------*/
void REFRESH_TIM1(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
	RefreshTIM1 = 0;
 8000be0:	4b07      	ldr	r3, [pc, #28]	; (8000c00 <REFRESH_TIM1+0x24>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
	Freq = 100;
 8000be6:	4b07      	ldr	r3, [pc, #28]	; (8000c04 <REFRESH_TIM1+0x28>)
 8000be8:	2264      	movs	r2, #100	; 0x64
 8000bea:	601a      	str	r2, [r3, #0]
	SET_TIM1(TIM1_OC1, TimeBase, Freq, DutyCycle);
 8000bec:	4b05      	ldr	r3, [pc, #20]	; (8000c04 <REFRESH_TIM1+0x28>)
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	2332      	movs	r3, #50	; 0x32
 8000bf2:	4905      	ldr	r1, [pc, #20]	; (8000c08 <REFRESH_TIM1+0x2c>)
 8000bf4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bf8:	f000 f8a8 	bl	8000d4c <SET_TIM1>
}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000040 	.word	0x20000040
 8000c04:	20000044 	.word	0x20000044
 8000c08:	00030d40 	.word	0x00030d40

08000c0c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	6039      	str	r1, [r7, #0]
 8000c16:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	da0b      	bge.n	8000c38 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000c20:	490d      	ldr	r1, [pc, #52]	; (8000c58 <NVIC_SetPriority+0x4c>)
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	f003 030f 	and.w	r3, r3, #15
 8000c28:	3b04      	subs	r3, #4
 8000c2a:	683a      	ldr	r2, [r7, #0]
 8000c2c:	b2d2      	uxtb	r2, r2
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	440b      	add	r3, r1
 8000c34:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000c36:	e009      	b.n	8000c4c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000c38:	4908      	ldr	r1, [pc, #32]	; (8000c5c <NVIC_SetPriority+0x50>)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	683a      	ldr	r2, [r7, #0]
 8000c40:	b2d2      	uxtb	r2, r2
 8000c42:	0112      	lsls	r2, r2, #4
 8000c44:	b2d2      	uxtb	r2, r2
 8000c46:	440b      	add	r3, r1
 8000c48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	e000ed00 	.word	0xe000ed00
 8000c5c:	e000e100 	.word	0xe000e100

08000c60 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c70:	d301      	bcc.n	8000c76 <SysTick_Config+0x16>
 8000c72:	2301      	movs	r3, #1
 8000c74:	e00f      	b.n	8000c96 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000c76:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <SysTick_Config+0x40>)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	3b01      	subs	r3, #1
 8000c7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000c7e:	210f      	movs	r1, #15
 8000c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c84:	f7ff ffc2 	bl	8000c0c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000c88:	4b05      	ldr	r3, [pc, #20]	; (8000ca0 <SysTick_Config+0x40>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c8e:	4b04      	ldr	r3, [pc, #16]	; (8000ca0 <SysTick_Config+0x40>)
 8000c90:	2207      	movs	r2, #7
 8000c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	e000e010 	.word	0xe000e010

08000ca4 <INIT_SYSTICK>:

	* @ej
		- INIT_SYSTICK(1/1000); //Interrupcion cada 1 mseg.
******************************************************************************/
void INIT_SYSTICK(float div)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	ed87 0a01 	vstr	s0, [r7, #4]
	SysTick_Config(SystemCoreClock * div);
 8000cae:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <INIT_SYSTICK+0x3c>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	ee07 3a90 	vmov	s15, r3
 8000cb6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cba:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cc6:	ee17 0a90 	vmov	r0, s15
 8000cca:	f7ff ffc9 	bl	8000c60 <SysTick_Config>
	RCC_ClocksTypeDef Clocks_Values;
	RCC_GetClocksFreq(&Clocks_Values);
 8000cce:	f107 0308 	add.w	r3, r7, #8
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff fb62 	bl	800039c <RCC_GetClocksFreq>
}
 8000cd8:	bf00      	nop
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000010 	.word	0x20000010

08000ce4 <INIT_TIM1>:

	* @ej
		- INIT_TIM4(GPIOX, GPIO_Pin_X); //Inicialización del Pin PXXX como TIMER4.
******************************************************************************/
void INIT_TIM1(GPIO_TypeDef* Port, uint16_t Pin)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	460b      	mov	r3, r1
 8000cee:	807b      	strh	r3, [r7, #2]
	  GPIO_InitTypeDef GPIO_InitStructure;

	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	f7ff fc1a 	bl	800052c <RCC_APB2PeriphClockCmd>
	  //Habilitacion de la senal de reloj para el periferico:
	  uint32_t Clock;
	  Clock = FIND_CLOCK(Port);
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f000 f8eb 	bl	8000ed4 <FIND_CLOCK>
 8000cfe:	6178      	str	r0, [r7, #20]
	  RCC_AHB2PeriphClockCmd(Clock, ENABLE);
 8000d00:	2101      	movs	r1, #1
 8000d02:	6978      	ldr	r0, [r7, #20]
 8000d04:	f7ff fbf2 	bl	80004ec <RCC_AHB2PeriphClockCmd>

	  /* GPIOC Configuration: TIM4 CH1 (PD12),CH2 (PD13),CH3 (PD14)CH4 (PD15) */
	  GPIO_InitStructure.GPIO_Pin = Pin;
 8000d08:	887b      	ldrh	r3, [r7, #2]
 8000d0a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	733b      	strb	r3, [r7, #12]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000d10:	2303      	movs	r3, #3
 8000d12:	737b      	strb	r3, [r7, #13]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000d14:	2300      	movs	r3, #0
 8000d16:	73bb      	strb	r3, [r7, #14]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	73fb      	strb	r3, [r7, #15]
	  GPIO_Init(Port, &GPIO_InitStructure);
 8000d1c:	f107 0308 	add.w	r3, r7, #8
 8000d20:	4619      	mov	r1, r3
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff fa62 	bl	80001ec <GPIO_Init>

	  //Definición de GPIO_PinSourceXX:
	  uint8_t PinSource;
	  PinSource = FIND_PINSOURCE(Pin);
 8000d28:	887b      	ldrh	r3, [r7, #2]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 f91e 	bl	8000f6c <FIND_PINSOURCE>
 8000d30:	4603      	mov	r3, r0
 8000d32:	74fb      	strb	r3, [r7, #19]

	  /* Connect TIM4 pins to AF2 */
	  GPIO_PinAFConfig(Port, PinSource, GPIO_AF_TIM1);
 8000d34:	7cfb      	ldrb	r3, [r7, #19]
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	2201      	movs	r2, #1
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fae3 	bl	8000308 <GPIO_PinAFConfig>
}
 8000d42:	bf00      	nop
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <SET_TIM1>:

	* @ej
		- INIT_TIM4(GPIOX, GPIO_Pin_X); //Inicialización del Pin PXXX como TIMER4.
******************************************************************************/
void SET_TIM1(uint16_t Pin, uint32_t TimeBase, uint32_t Freq, uint32_t DutyCycle)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60b9      	str	r1, [r7, #8]
 8000d54:	607a      	str	r2, [r7, #4]
 8000d56:	603b      	str	r3, [r7, #0]
 8000d58:	4603      	mov	r3, r0
 8000d5a:	81fb      	strh	r3, [r7, #14]
	uint32_t DT_Value;
	uint16_t PrescalerValue = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	82fb      	strh	r3, [r7, #22]
	uint16_t TIM_Period = 0;
 8000d60:	2300      	movs	r3, #0
 8000d62:	82bb      	strh	r3, [r7, #20]

	//Actualización de los valores del TIM4:
	SystemCoreClockUpdate();
 8000d64:	f000 f9ac 	bl	80010c0 <SystemCoreClockUpdate>
	TIM_ARRPreloadConfig(TIM1, DISABLE);
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4855      	ldr	r0, [pc, #340]	; (8000ec0 <SET_TIM1+0x174>)
 8000d6c:	f7ff fc6a 	bl	8000644 <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM1, DISABLE);
 8000d70:	2100      	movs	r1, #0
 8000d72:	4853      	ldr	r0, [pc, #332]	; (8000ec0 <SET_TIM1+0x174>)
 8000d74:	f7ff fc86 	bl	8000684 <TIM_Cmd>

	/* Compute the prescaler value */
	PrescalerValue = (uint16_t) ((SystemCoreClock / 2) / TimeBase) - 1;
 8000d78:	4b52      	ldr	r3, [pc, #328]	; (8000ec4 <SET_TIM1+0x178>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	085a      	lsrs	r2, r3, #1
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	3b01      	subs	r3, #1
 8000d88:	82fb      	strh	r3, [r7, #22]

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = TimeBase / Freq - 1;
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d92:	3b01      	subs	r3, #1
 8000d94:	4a4c      	ldr	r2, [pc, #304]	; (8000ec8 <SET_TIM1+0x17c>)
 8000d96:	6053      	str	r3, [r2, #4]
	TIM_Period = TimeBase / Freq - 1;
 8000d98:	68ba      	ldr	r2, [r7, #8]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	3b01      	subs	r3, #1
 8000da4:	82bb      	strh	r3, [r7, #20]

	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8000da6:	4a48      	ldr	r2, [pc, #288]	; (8000ec8 <SET_TIM1+0x17c>)
 8000da8:	8afb      	ldrh	r3, [r7, #22]
 8000daa:	8013      	strh	r3, [r2, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000dac:	4b46      	ldr	r3, [pc, #280]	; (8000ec8 <SET_TIM1+0x17c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000db2:	4b45      	ldr	r3, [pc, #276]	; (8000ec8 <SET_TIM1+0x17c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	805a      	strh	r2, [r3, #2]

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8000db8:	4943      	ldr	r1, [pc, #268]	; (8000ec8 <SET_TIM1+0x17c>)
 8000dba:	4841      	ldr	r0, [pc, #260]	; (8000ec0 <SET_TIM1+0x174>)
 8000dbc:	f7ff fbd6 	bl	800056c <TIM_TimeBaseInit>

	/* PWM1 Mode configuration: Channel1*/
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000dc0:	4b42      	ldr	r3, [pc, #264]	; (8000ecc <SET_TIM1+0x180>)
 8000dc2:	2260      	movs	r2, #96	; 0x60
 8000dc4:	801a      	strh	r2, [r3, #0]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000dc6:	4b41      	ldr	r3, [pc, #260]	; (8000ecc <SET_TIM1+0x180>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	819a      	strh	r2, [r3, #12]

	//Configuración del Duty Cycle para cada pin:
	DT_Value = DutyCycle * (TIM_Period + 1) / 100;
 8000dcc:	8abb      	ldrh	r3, [r7, #20]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	fb03 f302 	mul.w	r3, r3, r2
 8000dd8:	4a3d      	ldr	r2, [pc, #244]	; (8000ed0 <SET_TIM1+0x184>)
 8000dda:	fba2 2303 	umull	r2, r3, r2, r3
 8000dde:	095b      	lsrs	r3, r3, #5
 8000de0:	613b      	str	r3, [r7, #16]

	if (Pin == GPIO_Pin_12) {
 8000de2:	89fb      	ldrh	r3, [r7, #14]
 8000de4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000de8:	d114      	bne.n	8000e14 <SET_TIM1+0xc8>
		/* PWM1 Mode configuration: Channel1 : para TIM4 es PD12 */
		TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000dea:	4b38      	ldr	r3, [pc, #224]	; (8000ecc <SET_TIM1+0x180>)
 8000dec:	2260      	movs	r2, #96	; 0x60
 8000dee:	801a      	strh	r2, [r3, #0]
		TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000df0:	4b36      	ldr	r3, [pc, #216]	; (8000ecc <SET_TIM1+0x180>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	805a      	strh	r2, [r3, #2]
		TIM_OCInitStructure.TIM_Pulse = DT_Value;
 8000df6:	4a35      	ldr	r2, [pc, #212]	; (8000ecc <SET_TIM1+0x180>)
 8000df8:	693b      	ldr	r3, [r7, #16]
 8000dfa:	6093      	str	r3, [r2, #8]
		TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000dfc:	4b33      	ldr	r3, [pc, #204]	; (8000ecc <SET_TIM1+0x180>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	819a      	strh	r2, [r3, #12]

		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 8000e02:	4932      	ldr	r1, [pc, #200]	; (8000ecc <SET_TIM1+0x180>)
 8000e04:	482e      	ldr	r0, [pc, #184]	; (8000ec0 <SET_TIM1+0x174>)
 8000e06:	f7ff fc5d 	bl	80006c4 <TIM_OC1Init>

		TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8000e0a:	2108      	movs	r1, #8
 8000e0c:	482c      	ldr	r0, [pc, #176]	; (8000ec0 <SET_TIM1+0x174>)
 8000e0e:	f7ff fe49 	bl	8000aa4 <TIM_OC1PreloadConfig>
 8000e12:	e049      	b.n	8000ea8 <SET_TIM1+0x15c>
	} else if (Pin == GPIO_Pin_13) {
 8000e14:	89fb      	ldrh	r3, [r7, #14]
 8000e16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e1a:	d114      	bne.n	8000e46 <SET_TIM1+0xfa>
		/* PWM1 Mode configuration: Channel1 : para TIM4 es PD12 */
		TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000e1c:	4b2b      	ldr	r3, [pc, #172]	; (8000ecc <SET_TIM1+0x180>)
 8000e1e:	2260      	movs	r2, #96	; 0x60
 8000e20:	801a      	strh	r2, [r3, #0]
		TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000e22:	4b2a      	ldr	r3, [pc, #168]	; (8000ecc <SET_TIM1+0x180>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	805a      	strh	r2, [r3, #2]
		TIM_OCInitStructure.TIM_Pulse = DT_Value;
 8000e28:	4a28      	ldr	r2, [pc, #160]	; (8000ecc <SET_TIM1+0x180>)
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	6093      	str	r3, [r2, #8]
		TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000e2e:	4b27      	ldr	r3, [pc, #156]	; (8000ecc <SET_TIM1+0x180>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	819a      	strh	r2, [r3, #12]

		TIM_OC2Init(TIM1, &TIM_OCInitStructure);
 8000e34:	4925      	ldr	r1, [pc, #148]	; (8000ecc <SET_TIM1+0x180>)
 8000e36:	4822      	ldr	r0, [pc, #136]	; (8000ec0 <SET_TIM1+0x174>)
 8000e38:	f7ff fcbe 	bl	80007b8 <TIM_OC2Init>

		TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8000e3c:	2108      	movs	r1, #8
 8000e3e:	4820      	ldr	r0, [pc, #128]	; (8000ec0 <SET_TIM1+0x174>)
 8000e40:	f7ff fe4c 	bl	8000adc <TIM_OC2PreloadConfig>
 8000e44:	e030      	b.n	8000ea8 <SET_TIM1+0x15c>
	} else if (Pin == GPIO_Pin_14) {
 8000e46:	89fb      	ldrh	r3, [r7, #14]
 8000e48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000e4c:	d114      	bne.n	8000e78 <SET_TIM1+0x12c>
		/* PWM1 Mode configuration: Channel1 : para TIM4 es PD12 */
		TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000e4e:	4b1f      	ldr	r3, [pc, #124]	; (8000ecc <SET_TIM1+0x180>)
 8000e50:	2260      	movs	r2, #96	; 0x60
 8000e52:	801a      	strh	r2, [r3, #0]
		TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000e54:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <SET_TIM1+0x180>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	805a      	strh	r2, [r3, #2]
		TIM_OCInitStructure.TIM_Pulse = DT_Value;
 8000e5a:	4a1c      	ldr	r2, [pc, #112]	; (8000ecc <SET_TIM1+0x180>)
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	6093      	str	r3, [r2, #8]
		TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000e60:	4b1a      	ldr	r3, [pc, #104]	; (8000ecc <SET_TIM1+0x180>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	819a      	strh	r2, [r3, #12]

		TIM_OC3Init(TIM1, &TIM_OCInitStructure);
 8000e66:	4919      	ldr	r1, [pc, #100]	; (8000ecc <SET_TIM1+0x180>)
 8000e68:	4815      	ldr	r0, [pc, #84]	; (8000ec0 <SET_TIM1+0x174>)
 8000e6a:	f7ff fd2d 	bl	80008c8 <TIM_OC3Init>

		TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8000e6e:	2108      	movs	r1, #8
 8000e70:	4813      	ldr	r0, [pc, #76]	; (8000ec0 <SET_TIM1+0x174>)
 8000e72:	f7ff fe51 	bl	8000b18 <TIM_OC3PreloadConfig>
 8000e76:	e017      	b.n	8000ea8 <SET_TIM1+0x15c>
	} else if (Pin == GPIO_Pin_15) {
 8000e78:	89fb      	ldrh	r3, [r7, #14]
 8000e7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e7e:	d113      	bne.n	8000ea8 <SET_TIM1+0x15c>
		/* PWM1 Mode configuration: Channel1 : para TIM4 es PD12 */
		TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <SET_TIM1+0x180>)
 8000e82:	2260      	movs	r2, #96	; 0x60
 8000e84:	801a      	strh	r2, [r3, #0]
		TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000e86:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <SET_TIM1+0x180>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	805a      	strh	r2, [r3, #2]
		TIM_OCInitStructure.TIM_Pulse = DT_Value;
 8000e8c:	4a0f      	ldr	r2, [pc, #60]	; (8000ecc <SET_TIM1+0x180>)
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	6093      	str	r3, [r2, #8]
		TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000e92:	4b0e      	ldr	r3, [pc, #56]	; (8000ecc <SET_TIM1+0x180>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	819a      	strh	r2, [r3, #12]

		TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 8000e98:	490c      	ldr	r1, [pc, #48]	; (8000ecc <SET_TIM1+0x180>)
 8000e9a:	4809      	ldr	r0, [pc, #36]	; (8000ec0 <SET_TIM1+0x174>)
 8000e9c:	f7ff fd9a 	bl	80009d4 <TIM_OC4Init>

		TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8000ea0:	2108      	movs	r1, #8
 8000ea2:	4807      	ldr	r0, [pc, #28]	; (8000ec0 <SET_TIM1+0x174>)
 8000ea4:	f7ff fe54 	bl	8000b50 <TIM_OC4PreloadConfig>
	}

	//Cargar valores al TIM4:
	TIM_ARRPreloadConfig(TIM1, ENABLE);
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	4805      	ldr	r0, [pc, #20]	; (8000ec0 <SET_TIM1+0x174>)
 8000eac:	f7ff fbca 	bl	8000644 <TIM_ARRPreloadConfig>
    TIM_Cmd(TIM1, ENABLE);
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	4803      	ldr	r0, [pc, #12]	; (8000ec0 <SET_TIM1+0x174>)
 8000eb4:	f7ff fbe6 	bl	8000684 <TIM_Cmd>
}
 8000eb8:	bf00      	nop
 8000eba:	3718      	adds	r7, #24
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40010000 	.word	0x40010000
 8000ec4:	20000010 	.word	0x20000010
 8000ec8:	20000048 	.word	0x20000048
 8000ecc:	20000054 	.word	0x20000054
 8000ed0:	51eb851f 	.word	0x51eb851f

08000ed4 <FIND_CLOCK>:
/*------------------------------------------------------------------------------
 FUNCIONES INTERNAS:
------------------------------------------------------------------------------*/
//General:
uint32_t FIND_CLOCK(GPIO_TypeDef* Port)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	uint32_t Clock;

	if		(Port == GPIOA) Clock = RCC_AHB1Periph_GPIOA;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a1c      	ldr	r2, [pc, #112]	; (8000f50 <FIND_CLOCK+0x7c>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d102      	bne.n	8000eea <FIND_CLOCK+0x16>
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	e02b      	b.n	8000f42 <FIND_CLOCK+0x6e>
	else if (Port == GPIOB) Clock = RCC_AHB1Periph_GPIOB;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a19      	ldr	r2, [pc, #100]	; (8000f54 <FIND_CLOCK+0x80>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d102      	bne.n	8000ef8 <FIND_CLOCK+0x24>
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	e024      	b.n	8000f42 <FIND_CLOCK+0x6e>
	else if (Port == GPIOC) Clock = RCC_AHB1Periph_GPIOC;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4a17      	ldr	r2, [pc, #92]	; (8000f58 <FIND_CLOCK+0x84>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d102      	bne.n	8000f06 <FIND_CLOCK+0x32>
 8000f00:	2304      	movs	r3, #4
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	e01d      	b.n	8000f42 <FIND_CLOCK+0x6e>
	else if (Port == GPIOD) Clock = RCC_AHB1Periph_GPIOD;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a14      	ldr	r2, [pc, #80]	; (8000f5c <FIND_CLOCK+0x88>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d102      	bne.n	8000f14 <FIND_CLOCK+0x40>
 8000f0e:	2308      	movs	r3, #8
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	e016      	b.n	8000f42 <FIND_CLOCK+0x6e>
	else if (Port == GPIOE) Clock = RCC_AHB1Periph_GPIOE;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <FIND_CLOCK+0x8c>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d102      	bne.n	8000f22 <FIND_CLOCK+0x4e>
 8000f1c:	2310      	movs	r3, #16
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e00f      	b.n	8000f42 <FIND_CLOCK+0x6e>
	else if (Port == GPIOF) Clock = RCC_AHB1Periph_GPIOF;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a0f      	ldr	r2, [pc, #60]	; (8000f64 <FIND_CLOCK+0x90>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d102      	bne.n	8000f30 <FIND_CLOCK+0x5c>
 8000f2a:	2320      	movs	r3, #32
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	e008      	b.n	8000f42 <FIND_CLOCK+0x6e>
	else if (Port == GPIOG) Clock = RCC_AHB1Periph_GPIOG;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a0d      	ldr	r2, [pc, #52]	; (8000f68 <FIND_CLOCK+0x94>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d102      	bne.n	8000f3e <FIND_CLOCK+0x6a>
 8000f38:	2340      	movs	r3, #64	; 0x40
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	e001      	b.n	8000f42 <FIND_CLOCK+0x6e>
	else 					Clock = NULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]

	return Clock;
 8000f42:	68fb      	ldr	r3, [r7, #12]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	40020000 	.word	0x40020000
 8000f54:	40020400 	.word	0x40020400
 8000f58:	40020800 	.word	0x40020800
 8000f5c:	40020c00 	.word	0x40020c00
 8000f60:	40021000 	.word	0x40021000
 8000f64:	40021400 	.word	0x40021400
 8000f68:	40021800 	.word	0x40021800

08000f6c <FIND_PINSOURCE>:
  P_LCD_2x16_Clk(LCD_2X16);
}

//Configuración del TIM4:
uint8_t FIND_PINSOURCE(uint32_t Pin)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	if     (Pin == GPIO_Pin_12) return GPIO_PinSource12;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f7a:	d101      	bne.n	8000f80 <FIND_PINSOURCE+0x14>
 8000f7c:	230c      	movs	r3, #12
 8000f7e:	e011      	b.n	8000fa4 <FIND_PINSOURCE+0x38>
	else if(Pin == GPIO_Pin_13) return GPIO_PinSource13;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f86:	d101      	bne.n	8000f8c <FIND_PINSOURCE+0x20>
 8000f88:	230d      	movs	r3, #13
 8000f8a:	e00b      	b.n	8000fa4 <FIND_PINSOURCE+0x38>
	else if(Pin == GPIO_Pin_14) return GPIO_PinSource14;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000f92:	d101      	bne.n	8000f98 <FIND_PINSOURCE+0x2c>
 8000f94:	230e      	movs	r3, #14
 8000f96:	e005      	b.n	8000fa4 <FIND_PINSOURCE+0x38>
	else if(Pin == GPIO_Pin_15) return GPIO_PinSource15;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f9e:	d101      	bne.n	8000fa4 <FIND_PINSOURCE+0x38>
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	e7ff      	b.n	8000fa4 <FIND_PINSOURCE+0x38>
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fe8 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000fb4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000fb6:	e003      	b.n	8000fc0 <LoopCopyDataInit>

08000fb8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000fba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000fbc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000fbe:	3104      	adds	r1, #4

08000fc0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fc0:	480b      	ldr	r0, [pc, #44]	; (8000ff0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000fc2:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000fc4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000fc6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000fc8:	d3f6      	bcc.n	8000fb8 <CopyDataInit>
  ldr  r2, =_sbss
 8000fca:	4a0b      	ldr	r2, [pc, #44]	; (8000ff8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000fcc:	e002      	b.n	8000fd4 <LoopFillZerobss>

08000fce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000fce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000fd0:	f842 3b04 	str.w	r3, [r2], #4

08000fd4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fd4:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000fd6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000fd8:	d3f9      	bcc.n	8000fce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000fda:	f000 f83b 	bl	8001054 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fde:	f000 f967 	bl	80012b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fe2:	f7ff fdd3 	bl	8000b8c <main>
  bx  lr    
 8000fe6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fe8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000fec:	08001318 	.word	0x08001318
  ldr  r0, =_sdata
 8000ff0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ff4:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 8000ff8:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 8000ffc:	20000068 	.word	0x20000068

08001000 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001000:	e7fe      	b.n	8001000 <ADC_IRQHandler>

08001002 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001002:	b480      	push	{r7}
 8001004:	af00      	add	r7, sp, #0
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001014:	e7fe      	b.n	8001014 <HardFault_Handler+0x4>

08001016 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800101a:	e7fe      	b.n	800101a <MemManage_Handler+0x4>

0800101c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001020:	e7fe      	b.n	8001020 <BusFault_Handler+0x4>

08001022 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001026:	e7fe      	b.n	8001026 <UsageFault_Handler+0x4>

08001028 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001036:	b480      	push	{r7}
 8001038:	af00      	add	r7, sp, #0
}
 800103a:	bf00      	nop
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001058:	4a16      	ldr	r2, [pc, #88]	; (80010b4 <SystemInit+0x60>)
 800105a:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <SystemInit+0x60>)
 800105c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001060:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001064:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001068:	4a13      	ldr	r2, [pc, #76]	; (80010b8 <SystemInit+0x64>)
 800106a:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <SystemInit+0x64>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001074:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <SystemInit+0x64>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800107a:	4a0f      	ldr	r2, [pc, #60]	; (80010b8 <SystemInit+0x64>)
 800107c:	4b0e      	ldr	r3, [pc, #56]	; (80010b8 <SystemInit+0x64>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001084:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001088:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800108a:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <SystemInit+0x64>)
 800108c:	4a0b      	ldr	r2, [pc, #44]	; (80010bc <SystemInit+0x68>)
 800108e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001090:	4a09      	ldr	r2, [pc, #36]	; (80010b8 <SystemInit+0x64>)
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <SystemInit+0x64>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800109a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <SystemInit+0x64>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80010a2:	f000 f889 	bl	80011b8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80010a6:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <SystemInit+0x60>)
 80010a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010ac:	609a      	str	r2, [r3, #8]
#endif
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	e000ed00 	.word	0xe000ed00
 80010b8:	40023800 	.word	0x40023800
 80010bc:	24003010 	.word	0x24003010

080010c0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b087      	sub	sp, #28
 80010c4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80010c6:	2300      	movs	r3, #0
 80010c8:	613b      	str	r3, [r7, #16]
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	2302      	movs	r3, #2
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	2302      	movs	r3, #2
 80010d8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80010da:	4b32      	ldr	r3, [pc, #200]	; (80011a4 <SystemCoreClockUpdate+0xe4>)
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	f003 030c 	and.w	r3, r3, #12
 80010e2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	2b04      	cmp	r3, #4
 80010e8:	d007      	beq.n	80010fa <SystemCoreClockUpdate+0x3a>
 80010ea:	2b08      	cmp	r3, #8
 80010ec:	d009      	beq.n	8001102 <SystemCoreClockUpdate+0x42>
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d13d      	bne.n	800116e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80010f2:	4b2d      	ldr	r3, [pc, #180]	; (80011a8 <SystemCoreClockUpdate+0xe8>)
 80010f4:	4a2d      	ldr	r2, [pc, #180]	; (80011ac <SystemCoreClockUpdate+0xec>)
 80010f6:	601a      	str	r2, [r3, #0]
      break;
 80010f8:	e03d      	b.n	8001176 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80010fa:	4b2b      	ldr	r3, [pc, #172]	; (80011a8 <SystemCoreClockUpdate+0xe8>)
 80010fc:	4a2c      	ldr	r2, [pc, #176]	; (80011b0 <SystemCoreClockUpdate+0xf0>)
 80010fe:	601a      	str	r2, [r3, #0]
      break;
 8001100:	e039      	b.n	8001176 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001102:	4b28      	ldr	r3, [pc, #160]	; (80011a4 <SystemCoreClockUpdate+0xe4>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	0d9b      	lsrs	r3, r3, #22
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800110e:	4b25      	ldr	r3, [pc, #148]	; (80011a4 <SystemCoreClockUpdate+0xe4>)
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001116:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d00c      	beq.n	8001138 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800111e:	4a24      	ldr	r2, [pc, #144]	; (80011b0 <SystemCoreClockUpdate+0xf0>)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	fbb2 f3f3 	udiv	r3, r2, r3
 8001126:	4a1f      	ldr	r2, [pc, #124]	; (80011a4 <SystemCoreClockUpdate+0xe4>)
 8001128:	6852      	ldr	r2, [r2, #4]
 800112a:	0992      	lsrs	r2, r2, #6
 800112c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001130:	fb02 f303 	mul.w	r3, r2, r3
 8001134:	617b      	str	r3, [r7, #20]
 8001136:	e00b      	b.n	8001150 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001138:	4a1c      	ldr	r2, [pc, #112]	; (80011ac <SystemCoreClockUpdate+0xec>)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001140:	4a18      	ldr	r2, [pc, #96]	; (80011a4 <SystemCoreClockUpdate+0xe4>)
 8001142:	6852      	ldr	r2, [r2, #4]
 8001144:	0992      	lsrs	r2, r2, #6
 8001146:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800114a:	fb02 f303 	mul.w	r3, r2, r3
 800114e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001150:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <SystemCoreClockUpdate+0xe4>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	0c1b      	lsrs	r3, r3, #16
 8001156:	f003 0303 	and.w	r3, r3, #3
 800115a:	3301      	adds	r3, #1
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8001160:	697a      	ldr	r2, [r7, #20]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	fbb2 f3f3 	udiv	r3, r2, r3
 8001168:	4a0f      	ldr	r2, [pc, #60]	; (80011a8 <SystemCoreClockUpdate+0xe8>)
 800116a:	6013      	str	r3, [r2, #0]
      break;
 800116c:	e003      	b.n	8001176 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800116e:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <SystemCoreClockUpdate+0xe8>)
 8001170:	4a0e      	ldr	r2, [pc, #56]	; (80011ac <SystemCoreClockUpdate+0xec>)
 8001172:	601a      	str	r2, [r3, #0]
      break;
 8001174:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001176:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <SystemCoreClockUpdate+0xe4>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	091b      	lsrs	r3, r3, #4
 800117c:	f003 030f 	and.w	r3, r3, #15
 8001180:	4a0c      	ldr	r2, [pc, #48]	; (80011b4 <SystemCoreClockUpdate+0xf4>)
 8001182:	5cd3      	ldrb	r3, [r2, r3]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001188:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <SystemCoreClockUpdate+0xe8>)
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	fa22 f303 	lsr.w	r3, r2, r3
 8001192:	4a05      	ldr	r2, [pc, #20]	; (80011a8 <SystemCoreClockUpdate+0xe8>)
 8001194:	6013      	str	r3, [r2, #0]
}
 8001196:	bf00      	nop
 8001198:	371c      	adds	r7, #28
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	20000010 	.word	0x20000010
 80011ac:	00f42400 	.word	0x00f42400
 80011b0:	007a1200 	.word	0x007a1200
 80011b4:	20000014 	.word	0x20000014

080011b8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	2300      	movs	r3, #0
 80011c4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80011c6:	4a36      	ldr	r2, [pc, #216]	; (80012a0 <SetSysClock+0xe8>)
 80011c8:	4b35      	ldr	r3, [pc, #212]	; (80012a0 <SetSysClock+0xe8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011d0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80011d2:	4b33      	ldr	r3, [pc, #204]	; (80012a0 <SetSysClock+0xe8>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011da:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	3301      	adds	r3, #1
 80011e0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d103      	bne.n	80011f0 <SetSysClock+0x38>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80011ee:	d1f0      	bne.n	80011d2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80011f0:	4b2b      	ldr	r3, [pc, #172]	; (80012a0 <SetSysClock+0xe8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d002      	beq.n	8001202 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80011fc:	2301      	movs	r3, #1
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	e001      	b.n	8001206 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001202:	2300      	movs	r3, #0
 8001204:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d142      	bne.n	8001292 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800120c:	4a24      	ldr	r2, [pc, #144]	; (80012a0 <SetSysClock+0xe8>)
 800120e:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <SetSysClock+0xe8>)
 8001210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001212:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001216:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001218:	4a22      	ldr	r2, [pc, #136]	; (80012a4 <SetSysClock+0xec>)
 800121a:	4b22      	ldr	r3, [pc, #136]	; (80012a4 <SetSysClock+0xec>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001222:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001224:	4a1e      	ldr	r2, [pc, #120]	; (80012a0 <SetSysClock+0xe8>)
 8001226:	4b1e      	ldr	r3, [pc, #120]	; (80012a0 <SetSysClock+0xe8>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800122c:	4a1c      	ldr	r2, [pc, #112]	; (80012a0 <SetSysClock+0xe8>)
 800122e:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <SetSysClock+0xe8>)
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001236:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001238:	4a19      	ldr	r2, [pc, #100]	; (80012a0 <SetSysClock+0xe8>)
 800123a:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <SetSysClock+0xe8>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001242:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001244:	4b16      	ldr	r3, [pc, #88]	; (80012a0 <SetSysClock+0xe8>)
 8001246:	4a18      	ldr	r2, [pc, #96]	; (80012a8 <SetSysClock+0xf0>)
 8001248:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800124a:	4a15      	ldr	r2, [pc, #84]	; (80012a0 <SetSysClock+0xe8>)
 800124c:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <SetSysClock+0xe8>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001254:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001256:	bf00      	nop
 8001258:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <SetSysClock+0xe8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d0f9      	beq.n	8001258 <SetSysClock+0xa0>
    {
    }
   
#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001264:	4b11      	ldr	r3, [pc, #68]	; (80012ac <SetSysClock+0xf4>)
 8001266:	f240 7205 	movw	r2, #1797	; 0x705
 800126a:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800126c:	4a0c      	ldr	r2, [pc, #48]	; (80012a0 <SetSysClock+0xe8>)
 800126e:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <SetSysClock+0xe8>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f023 0303 	bic.w	r3, r3, #3
 8001276:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001278:	4a09      	ldr	r2, [pc, #36]	; (80012a0 <SetSysClock+0xe8>)
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <SetSysClock+0xe8>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f043 0302 	orr.w	r3, r3, #2
 8001282:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001284:	bf00      	nop
 8001286:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <SetSysClock+0xe8>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 030c 	and.w	r3, r3, #12
 800128e:	2b08      	cmp	r3, #8
 8001290:	d1f9      	bne.n	8001286 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40023800 	.word	0x40023800
 80012a4:	40007000 	.word	0x40007000
 80012a8:	07402d04 	.word	0x07402d04
 80012ac:	40023c00 	.word	0x40023c00

080012b0 <__libc_init_array>:
 80012b0:	b570      	push	{r4, r5, r6, lr}
 80012b2:	4e0d      	ldr	r6, [pc, #52]	; (80012e8 <__libc_init_array+0x38>)
 80012b4:	4c0d      	ldr	r4, [pc, #52]	; (80012ec <__libc_init_array+0x3c>)
 80012b6:	1ba4      	subs	r4, r4, r6
 80012b8:	10a4      	asrs	r4, r4, #2
 80012ba:	2500      	movs	r5, #0
 80012bc:	42a5      	cmp	r5, r4
 80012be:	d109      	bne.n	80012d4 <__libc_init_array+0x24>
 80012c0:	4e0b      	ldr	r6, [pc, #44]	; (80012f0 <__libc_init_array+0x40>)
 80012c2:	4c0c      	ldr	r4, [pc, #48]	; (80012f4 <__libc_init_array+0x44>)
 80012c4:	f000 f818 	bl	80012f8 <_init>
 80012c8:	1ba4      	subs	r4, r4, r6
 80012ca:	10a4      	asrs	r4, r4, #2
 80012cc:	2500      	movs	r5, #0
 80012ce:	42a5      	cmp	r5, r4
 80012d0:	d105      	bne.n	80012de <__libc_init_array+0x2e>
 80012d2:	bd70      	pop	{r4, r5, r6, pc}
 80012d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012d8:	4798      	blx	r3
 80012da:	3501      	adds	r5, #1
 80012dc:	e7ee      	b.n	80012bc <__libc_init_array+0xc>
 80012de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80012e2:	4798      	blx	r3
 80012e4:	3501      	adds	r5, #1
 80012e6:	e7f2      	b.n	80012ce <__libc_init_array+0x1e>
 80012e8:	08001310 	.word	0x08001310
 80012ec:	08001310 	.word	0x08001310
 80012f0:	08001310 	.word	0x08001310
 80012f4:	08001314 	.word	0x08001314

080012f8 <_init>:
 80012f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012fa:	bf00      	nop
 80012fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012fe:	bc08      	pop	{r3}
 8001300:	469e      	mov	lr, r3
 8001302:	4770      	bx	lr

08001304 <_fini>:
 8001304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001306:	bf00      	nop
 8001308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800130a:	bc08      	pop	{r3}
 800130c:	469e      	mov	lr, r3
 800130e:	4770      	bx	lr
