{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554972178664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554972178668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 16:42:58 2019 " "Processing started: Thu Apr 11 16:42:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554972178668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1554972178668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -revision RISC_V -output E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_archive/Altera_RISC_V_circular_buff.qar RISC_V " "Command: quartus_sh --archive -revision RISC_V -output E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_archive/Altera_RISC_V_circular_buff.qar RISC_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1554972178668 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -revision RISC_V -output E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_archive/Altera_RISC_V_circular_buff.qar RISC_V " "Quartus(args): -qar -revision RISC_V -output E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_archive/Altera_RISC_V_circular_buff.qar RISC_V" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1554972178668 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1554972178877 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1554972179554 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "Shell" 0 0 1554972179595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Shell" 0 -1 1554972180615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_cirbuff.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_cirbuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_cirbuff " "Found entity 1: rv32i_cirbuff" {  } { { "rv32i_cirbuff.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/rv32i_cirbuff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554972188626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1554972188626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/simple_dual_port_ram_dual_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554972188628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1554972188628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32i_cirbuff " "Elaborating entity \"rv32i_cirbuff\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Shell" 0 -1 1554972188654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rv32i_cirbuff.v(71) " "Verilog HDL assignment warning at rv32i_cirbuff.v(71): truncated value with size 32 to match size of target (4)" {  } { { "rv32i_cirbuff.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/rv32i_cirbuff.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1554972188655 "|rv32i_cirbuff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rv32i_cirbuff.v(95) " "Verilog HDL assignment warning at rv32i_cirbuff.v(95): truncated value with size 32 to match size of target (4)" {  } { { "rv32i_cirbuff.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/rv32i_cirbuff.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1554972188656 "|rv32i_cirbuff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rv32i_cirbuff.v(96) " "Verilog HDL assignment warning at rv32i_cirbuff.v(96): truncated value with size 32 to match size of target (4)" {  } { { "rv32i_cirbuff.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/rv32i_cirbuff.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1554972188656 "|rv32i_cirbuff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rv32i_cirbuff.v(114) " "Verilog HDL assignment warning at rv32i_cirbuff.v(114): truncated value with size 32 to match size of target (4)" {  } { { "rv32i_cirbuff.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/rv32i_cirbuff.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Shell" 0 -1 1554972188656 "|rv32i_cirbuff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock simple_dual_port_ram_dual_clock:ram_inst0 " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"simple_dual_port_ram_dual_clock:ram_inst0\"" {  } { { "rv32i_cirbuff.v" "ram_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/rv32i_cirbuff.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Shell" 0 -1 1554972188661 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1554972189316 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1554972189316 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1554972189316 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1554972189339 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1554972189360 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/ " "Using common directory E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_circular_buff/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1554972189363 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1554972189368 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1554972189368 ""}
{ "Info" "0" "" "Generated archive 'E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_archive/Altera_RISC_V_circular_buff.qar'" {  } {  } 0 0 "Generated archive 'E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_archive/Altera_RISC_V_circular_buff.qar'" 0 0 "Shell" 0 0 1554972189368 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1554972189368 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1554972189368 ""}
{ "Info" "0" "" "Generated report 'RISC_V.archive.rpt'" {  } {  } 0 0 "Generated report 'RISC_V.archive.rpt'" 0 0 "Shell" 0 0 1554972189368 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/17.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga/17.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1554972189375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 5 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554972189375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 16:43:09 2019 " "Processing ended: Thu Apr 11 16:43:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554972189375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554972189375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554972189375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1554972189375 ""}
