============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 12:23:27 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../rx_top.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 32 trigger nets, 32 data nets.
KIT-1004 : Chipwatcher code = 0101100011111010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=126) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=126) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=126)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=126)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=32,BUS_CTRL_NUM=104,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb011110,32'sb011111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01011100,32'sb01100010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 1772/38 useful/useless nets, 859/27 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 1437/14 useful/useless nets, 1268/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1421/16 useful/useless nets, 1256/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 421 better
SYN-1014 : Optimize round 2
SYN-1032 : 1106/45 useful/useless nets, 941/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 24 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 25 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1557/2 useful/useless nets, 1395/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 218 (3.66), #lev = 5 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 218 (3.66), #lev = 5 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 584 instances into 218 LUTs, name keeping = 72%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 386 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U3/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 WARNING: The kept net U3/neg_sig will be merged to another kept net neg_sig
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (266 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 161 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 880 instances
RUN-0007 : 302 luts, 437 seqs, 64 mslices, 44 lslices, 24 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1042 nets
RUN-1001 : 560 nets have 2 pins
RUN-1001 : 399 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     20      
RUN-1001 :   No   |  No   |  Yes  |     155     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     262     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 878 instances, 302 luts, 437 seqs, 108 slices, 19 macros(108 instances: 64 mslices 44 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 295352
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 878.
PHY-3001 : End clustering;  0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 189686, overlap = 6.75
PHY-3002 : Step(2): len = 137637, overlap = 9
PHY-3002 : Step(3): len = 93574.9, overlap = 9
PHY-3002 : Step(4): len = 70238.7, overlap = 6.75
PHY-3002 : Step(5): len = 59503.9, overlap = 9
PHY-3002 : Step(6): len = 53942.4, overlap = 9
PHY-3002 : Step(7): len = 43765.6, overlap = 9
PHY-3002 : Step(8): len = 39254.2, overlap = 9
PHY-3002 : Step(9): len = 36836, overlap = 9
PHY-3002 : Step(10): len = 30945.6, overlap = 9
PHY-3002 : Step(11): len = 29946.8, overlap = 9
PHY-3002 : Step(12): len = 27181.8, overlap = 9
PHY-3002 : Step(13): len = 26548.5, overlap = 6.8125
PHY-3002 : Step(14): len = 25437, overlap = 9
PHY-3002 : Step(15): len = 23275.8, overlap = 9.125
PHY-3002 : Step(16): len = 23286.3, overlap = 9.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11527e-05
PHY-3002 : Step(17): len = 23741.2, overlap = 7.3125
PHY-3002 : Step(18): len = 23734.7, overlap = 7.3125
PHY-3002 : Step(19): len = 23645.3, overlap = 5.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.23053e-05
PHY-3002 : Step(20): len = 22996.2, overlap = 9.6875
PHY-3002 : Step(21): len = 22923.4, overlap = 7.4375
PHY-3002 : Step(22): len = 22787.8, overlap = 7.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.46106e-05
PHY-3002 : Step(23): len = 22970.2, overlap = 5.3125
PHY-3002 : Step(24): len = 22981.3, overlap = 5.3125
PHY-3002 : Step(25): len = 22961.1, overlap = 5.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007660s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(26): len = 23578.2, overlap = 6.6875
PHY-3002 : Step(27): len = 23752.7, overlap = 6.75
PHY-3002 : Step(28): len = 22807.5, overlap = 6.3125
PHY-3002 : Step(29): len = 23288.3, overlap = 6.21875
PHY-3002 : Step(30): len = 23439.2, overlap = 12.8438
PHY-3002 : Step(31): len = 22122.7, overlap = 17.375
PHY-3002 : Step(32): len = 20893.1, overlap = 19.625
PHY-3002 : Step(33): len = 21000.7, overlap = 23.7188
PHY-3002 : Step(34): len = 21246.5, overlap = 24.7812
PHY-3002 : Step(35): len = 21148.3, overlap = 26.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117668
PHY-3002 : Step(36): len = 20208.6, overlap = 22.9688
PHY-3002 : Step(37): len = 20341.5, overlap = 21.6562
PHY-3002 : Step(38): len = 20337.5, overlap = 20.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000235336
PHY-3002 : Step(39): len = 19925.2, overlap = 18.5938
PHY-3002 : Step(40): len = 20052.2, overlap = 18.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0729e-05
PHY-3002 : Step(41): len = 20266.5, overlap = 40.3125
PHY-3002 : Step(42): len = 20429.6, overlap = 39.125
PHY-3002 : Step(43): len = 21042, overlap = 37.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14579e-05
PHY-3002 : Step(44): len = 20814.5, overlap = 34.2188
PHY-3002 : Step(45): len = 21096.7, overlap = 33.8438
PHY-3002 : Step(46): len = 21948.1, overlap = 31.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.29159e-05
PHY-3002 : Step(47): len = 21956.1, overlap = 27.0312
PHY-3002 : Step(48): len = 22247.5, overlap = 26.375
PHY-3002 : Step(49): len = 22853.2, overlap = 19.9375
PHY-3002 : Step(50): len = 22887.7, overlap = 20.9062
PHY-3002 : Step(51): len = 22056.1, overlap = 21.125
PHY-3002 : Step(52): len = 22060.9, overlap = 20.3125
PHY-3002 : Step(53): len = 22030.7, overlap = 19.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 51.97 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1042.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25816, over cnt = 102(0%), over = 360, worst = 15
PHY-1001 : End global iterations;  0.060274s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (233.3%)

PHY-1001 : Congestion index: top1 = 28.69, top5 = 14.08, top10 = 8.33, top15 = 5.72.
PHY-1001 : End incremental global routing;  0.126777s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (160.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 4308, tnet num: 1040, tinst num: 878, tnode num: 5930, tedge num: 7100.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.130122s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.272022s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (126.4%)

OPT-1001 : Current memory(MB): used = 164, reserve = 128, peak = 164.
OPT-1001 : End physical optimization;  0.282370s wall, 0.281250s user + 0.078125s system = 0.359375s CPU (127.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 302 LUT to BLE ...
SYN-4008 : Packed 302 LUT and 105 SEQ to BLE.
SYN-4003 : Packing 332 remaining SEQ's ...
SYN-4005 : Packed 185 SEQ with LUT/SLICE
SYN-4006 : 35 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 449/600 primitive instances ...
PHY-3001 : End packing;  0.024608s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.5%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 392 instances
RUN-1001 : 180 mslices, 179 lslices, 24 pads, 4 brams, 0 dsps
RUN-1001 : There are total 939 nets
RUN-1001 : 442 nets have 2 pins
RUN-1001 : 412 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 390 instances, 359 slices, 19 macros(108 instances: 64 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 22685.2, Over = 29.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21404e-05
PHY-3002 : Step(54): len = 21979.9, overlap = 29
PHY-3002 : Step(55): len = 22009.9, overlap = 29
PHY-3002 : Step(56): len = 21852.5, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.42808e-05
PHY-3002 : Step(57): len = 22106, overlap = 27.5
PHY-3002 : Step(58): len = 22276.6, overlap = 27.5
PHY-3002 : Step(59): len = 22573.3, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.85617e-05
PHY-3002 : Step(60): len = 22845, overlap = 26.25
PHY-3002 : Step(61): len = 23025.1, overlap = 26.75
PHY-3002 : Step(62): len = 23292.4, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.102952s wall, 0.062500s user + 0.234375s system = 0.296875s CPU (288.4%)

PHY-3001 : Trial Legalized: Len = 32088.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000447594
PHY-3002 : Step(63): len = 27922.8, overlap = 4.75
PHY-3002 : Step(64): len = 26876.4, overlap = 5.75
PHY-3002 : Step(65): len = 25367.9, overlap = 9.25
PHY-3002 : Step(66): len = 25031, overlap = 9.25
PHY-3002 : Step(67): len = 24930.7, overlap = 11.25
PHY-3002 : Step(68): len = 24837.4, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000895188
PHY-3002 : Step(69): len = 24914.4, overlap = 10.25
PHY-3002 : Step(70): len = 24910.7, overlap = 10
PHY-3002 : Step(71): len = 24896.1, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00179038
PHY-3002 : Step(72): len = 24928.3, overlap = 9.5
PHY-3002 : Step(73): len = 24962.6, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28465, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003668s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 4, deltaY = 9, maxDist = 2.
PHY-3001 : Final: Len = 28631, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 24/939.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34328, over cnt = 102(0%), over = 153, worst = 6
PHY-1002 : len = 35152, over cnt = 46(0%), over = 65, worst = 4
PHY-1002 : len = 36000, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 36040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.111445s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (126.2%)

PHY-1001 : Congestion index: top1 = 26.92, top5 = 17.83, top10 = 11.21, top15 = 7.83.
PHY-1001 : End incremental global routing;  0.176488s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (115.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 3668, tnet num: 937, tinst num: 390, tnode num: 4798, tedge num: 6222.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.163238s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.356025s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (105.3%)

OPT-1001 : Current memory(MB): used = 167, reserve = 131, peak = 167.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001446s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 805/939.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007459s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (209.5%)

PHY-1001 : Congestion index: top1 = 26.92, top5 = 17.83, top10 = 11.21, top15 = 7.83.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001853s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.438760s wall, 0.453125s user + 0.109375s system = 0.562500s CPU (128.2%)

RUN-1003 : finish command "place" in  2.861966s wall, 3.343750s user + 3.906250s system = 7.250000s CPU (253.3%)

RUN-1004 : used memory is 151 MB, reserved memory is 115 MB, peak memory is 168 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 392 instances
RUN-1001 : 180 mslices, 179 lslices, 24 pads, 4 brams, 0 dsps
RUN-1001 : There are total 939 nets
RUN-1001 : 442 nets have 2 pins
RUN-1001 : 412 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 3668, tnet num: 937, tinst num: 390, tnode num: 4798, tedge num: 6222.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 180 mslices, 179 lslices, 24 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 528 clock pins, and constraint 1130 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34056, over cnt = 105(0%), over = 155, worst = 6
PHY-1002 : len = 34792, over cnt = 54(0%), over = 74, worst = 4
PHY-1002 : len = 35704, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 35784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.103605s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (105.6%)

PHY-1001 : Congestion index: top1 = 27.03, top5 = 17.83, top10 = 11.09, top15 = 7.73.
PHY-1001 : End global routing;  0.160464s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (107.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 194, reserve = 158, peak = 209.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 462, reserve = 431, peak = 462.
PHY-1001 : End build detailed router design. 2.946622s wall, 2.812500s user + 0.109375s system = 2.921875s CPU (99.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.696742s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 494, reserve = 464, peak = 494.
PHY-1001 : End phase 1; 0.701619s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 134536, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 494, reserve = 464, peak = 494.
PHY-1001 : End initial routed; 1.321041s wall, 1.562500s user + 0.109375s system = 1.671875s CPU (126.6%)

PHY-1001 : Current memory(MB): used = 494, reserve = 464, peak = 494.
PHY-1001 : End phase 2; 1.321165s wall, 1.562500s user + 0.109375s system = 1.671875s CPU (126.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 134400, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.019556s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (159.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 134424, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.013900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.086022s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.8%)

PHY-1001 : Current memory(MB): used = 506, reserve = 475, peak = 506.
PHY-1001 : End phase 3; 0.227742s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.1%)

PHY-1003 : Routed, final wirelength = 134424
PHY-1001 : Current memory(MB): used = 506, reserve = 475, peak = 506.
PHY-1001 : End export database. 0.007965s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (196.2%)

PHY-1001 : End detail routing;  5.407587s wall, 5.500000s user + 0.234375s system = 5.734375s CPU (106.0%)

RUN-1003 : finish command "route" in  5.794478s wall, 5.875000s user + 0.265625s system = 6.140625s CPU (106.0%)

RUN-1004 : used memory is 443 MB, reserved memory is 412 MB, peak memory is 506 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        24
  #input                    4
  #output                  20
  #inout                    0

Utilization Statistics
#lut                      533   out of  19600    2.72%
#reg                      443   out of  19600    2.26%
#le                       680
  #lut only               237   out of    680   34.85%
  #reg only               147   out of    680   21.62%
  #lut&reg                296   out of    680   43.53%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       24   out of    188   12.77%
  #ireg                     1
  #oreg                     8
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                   Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck         150
#2        CLK_500K             GCLK               lslice             CLK_500K_reg_syn_5.q1    97
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di             17


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------+
|Instance                            |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------+
|top                                 |rx_top              |680    |425     |108     |452     |4       |0       |
|  U1                                |detect_module       |1      |0       |0       |1       |0       |0       |
|  U2                                |rx_bps_module       |23     |19      |4       |13      |0       |0       |
|  U3                                |rx_control_module   |33     |33      |0       |14      |0       |0       |
|  U5                                |Digitron_NumDisplay |35     |28      |5       |18      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER      |560    |323     |93      |385     |0       |0       |
|    wrapper_cwc_top                 |cwc_top             |560    |323     |93      |385     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int         |259    |130     |0       |252     |0       |0       |
|        reg_inst                    |register            |257    |128     |0       |250     |0       |0       |
|        tap_inst                    |tap                 |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger             |301    |193     |93      |133     |0       |0       |
|        bus_inst                    |bus_top             |102    |68      |32      |45      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det             |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det             |16     |10      |6       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det             |46     |28      |16      |17      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det             |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl            |105    |76      |29      |54      |0       |0       |
+--------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       418   
    #2          2       295   
    #3          3        93   
    #4          4        24   
    #5        5-10       57   
    #6        11-50      19   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.68            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: 42f9dab644d2eedb6347a7b1d70cf585240a36935c0dc00390dfb9cddc72defc -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 164 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 554
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 939, pip num: 8744
BIT-1002 : Init feedthrough completely, num: 6
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1186 valid insts, and 23386 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010110101100011111010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.422388s wall, 10.828125s user + 0.250000s system = 11.078125s CPU (778.8%)

RUN-1004 : used memory is 461 MB, reserved memory is 434 MB, peak memory is 642 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_122327.log"
