// Seed: 2866092362
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output tri1  id_4,
    output tri0  id_5,
    output uwire id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  wor   id_9,
    input  tri0  id_10,
    input  wor   id_11,
    output uwire id_12,
    input  tri1  id_13,
    output wor   id_14
);
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  nand (
      id_4,
      id_20,
      id_10,
      id_18,
      id_17,
      id_16,
      id_24,
      id_3,
      id_0,
      id_21,
      id_11,
      id_8,
      id_22,
      id_7,
      id_13,
      id_9,
      id_23,
      id_2
  );
  module_0(
      id_20, id_19
  );
endmodule
