timestamp 1683999746
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use pmos_3p3_MQGBLR pmos_3p3_MQGBLR_0 1 0 84 0 1 372
use nmos_3p3_DDNVWA nmos_3p3_DDNVWA_0 1 0 84 0 1 37
port "OUT" 3 276 159 276 159 m1
port "IN" 2 -106 158 -106 158 m1
port "VDD" 0 82 566 82 566 nsc
port "VSS" 1 80 -120 80 -120 psc
node "OUT" 1 237.934 276 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32340 1166 0 0 0 0 0 0 0 0
node "IN" 22 278.282 -106 158 m1 0 0 0 0 0 0 0 0 0 0 0 0 10856 478 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15192 566 0 0 0 0 0 0 0 0
node "VDD" 7550 394.306 82 566 nsc 57162 1486 0 0 26486 810 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57503 1486 0 0 0 0 0 0 0 0
substrate "VSS" 0 0 80 -120 psc 0 0 0 0 0 0 22752 776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51467 1278 0 0 0 0 0 0 0 0
cap "IN" "VDD" 54.412
cap "OUT" "VDD" 115.019
cap "OUT" "IN" 88.3447
cap "pmos_3p3_MQGBLR_0/a_28_n80#" "pmos_3p3_MQGBLR_0/a_n28_n124#" 10.2739
cap "pmos_3p3_MQGBLR_0/a_n28_n124#" "nmos_3p3_DDNVWA_0/a_n120_n36#" 9.4125
cap "pmos_3p3_MQGBLR_0/a_28_n80#" "nmos_3p3_DDNVWA_0/a_n120_n36#" -14.6343
cap "pmos_3p3_MQGBLR_0/w_n202_n210#" "pmos_3p3_MQGBLR_0/a_n28_n124#" 81.474
cap "pmos_3p3_MQGBLR_0/a_28_n80#" "pmos_3p3_MQGBLR_0/w_n202_n210#" -28.8508
cap "pmos_3p3_MQGBLR_0/w_n202_n210#" "nmos_3p3_DDNVWA_0/a_n120_n36#" 0.469827
merge "nmos_3p3_DDNVWA_0/a_n28_n66#" "pmos_3p3_MQGBLR_0/a_n28_n124#" -127.217 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/a_n28_n124#" "IN"
merge "nmos_3p3_DDNVWA_0/VSUBS" "nmos_3p3_DDNVWA_0/a_n120_n36#" -47.6218 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3082 -226 0 0 0 0 0 0 0 0
merge "nmos_3p3_DDNVWA_0/a_n120_n36#" "pmos_3p3_MQGBLR_0/VSUBS"
merge "pmos_3p3_MQGBLR_0/VSUBS" "VSS"
merge "pmos_3p3_MQGBLR_0/a_n116_n80#" "pmos_3p3_MQGBLR_0/w_n202_n210#" -225.969 -37366 -1388 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7176 -404 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/w_n202_n210#" "VDD"
merge "nmos_3p3_DDNVWA_0/a_28_n22#" "pmos_3p3_MQGBLR_0/a_28_n80#" -136.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10074 -622 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/a_28_n80#" "OUT"
