
---------- Begin Simulation Statistics ----------
final_tick                                25352960000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     48                       # Simulator instruction rate (inst/s)
host_mem_usage                                7107548                       # Number of bytes of host memory used
host_op_rate                                       51                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13984.61                       # Real time elapsed on the host
host_tick_rate                                1802532                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      676643                       # Number of instructions simulated
sim_ops                                        708328                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025208                       # Number of seconds simulated
sim_ticks                                 25207706875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.918949                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   80339                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                87402                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                236                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3310                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             86829                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1276                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1855                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              579                       # Number of indirect misses.
system.cpu.branchPred.lookups                  100647                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4820                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          571                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      598196                       # Number of instructions committed
system.cpu.committedOps                        612181                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.169025                       # CPI: cycles per instruction
system.cpu.discardedOps                          8494                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             358498                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             35690                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           147736                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          661897                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315554                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      122                       # number of quiesce instructions executed
system.cpu.numCycles                          1895698                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       122                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  425764     69.55%     69.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                    360      0.06%     69.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                  33251      5.43%     75.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                152806     24.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   612181                       # Class of committed instruction
system.cpu.quiesceCycles                     38436633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1233801                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          375                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        134158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37599                       # Transaction distribution
system.membus.trans_dist::ReadResp              39415                       # Transaction distribution
system.membus.trans_dist::WriteReq              29327                       # Transaction distribution
system.membus.trans_dist::WriteResp             29327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           55                       # Transaction distribution
system.membus.trans_dist::WriteClean              223                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1561                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            41                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        65340                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         65340                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       131063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       134290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       130680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       130680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 270078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       113600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       113600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        27715                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4322331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199510                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001995                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044620                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199112     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                     398      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              199510                       # Request fanout histogram
system.membus.reqLayer6.occupancy           353765400                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             3208875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4919171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              639125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2184730                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          240312760                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            9157750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2599840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       649960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3249800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       649960                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2599840                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3249800                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3249800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3249800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6499600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       124256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       124256                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          742                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        98432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       212994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       278530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       456384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1574408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1771016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3407876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4456452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      7264835                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          677077250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    584638340                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    438368000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       155648                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2599840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5849640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7799519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16248999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7799519                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5849640                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13649159                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2599840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13649159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13649159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29898158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3899760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13649159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1949880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19498799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5849640                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2011290                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7860929                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3899760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19498799                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3961170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27359728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        37436                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        37436                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        27904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        27904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        73730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         7680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3126                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       130680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2359300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        83967                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        83967    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        83967                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    211332875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    215054000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     49688640                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     51195968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1179648                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1115656                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2295304                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     12422160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     12469264                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       294912                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        34880                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       329792                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1971168589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18198879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41597437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2030964905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46797117                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44258528                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91055645                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2017965706                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62457407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41597437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122020550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2752516                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4063236                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1638400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2359300                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3997700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       688129                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       729089                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       409600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        73729                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       483329                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      2599840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5199680                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    109193431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41597437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2599840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    161190227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     64995995                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     93594392                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    158590387                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      2599840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5199680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    174189426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    135191829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2599840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    319780615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      7718909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       649960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total      8368869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3249800                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      2599840                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      5849640                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     10968709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3249800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     14218509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     10076918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      2599840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     12676758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      2599840                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      5199680                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      7799519                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     12676758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      5199680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      2599840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     20476277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       113664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       115392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       113664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       113664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1776                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1803                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4509097                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68550                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4577648                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4509097                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4509097                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4509097                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68550                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4577648                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       919048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2398424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1803648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28182                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2599840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     36459009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     51996955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1949880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2011290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            129484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95146457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         705816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18198879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       649960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41597437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7799519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       649960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1949880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71551451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         705816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2599840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     54657887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       649960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93594392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9749399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       649960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3961170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           129484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166697908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     36818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006466448250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29757                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28182                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1224660220                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  186915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2205963970                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32759.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59009.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        42                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34843                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37483                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   31825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     91                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.219318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   842.456999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.995143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          135      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          117      2.59%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           83      1.84%      7.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      1.20%      8.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122      2.70%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      1.15%     12.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           74      1.64%     14.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           93      2.06%     16.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3784     83.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4514                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.163793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    554.765938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            209     90.09%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.43%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.86%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.43%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.86%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      1.72%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.43%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            9      3.88%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      0.86%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     121.525862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.560078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    264.164073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            167     71.98%     71.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            24     10.34%     82.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      3.45%     85.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.43%     86.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.72%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.43%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.86%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.43%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.43%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      1.72%     91.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.86%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.43%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.72%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           12      5.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           232                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2392512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1804416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2398424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1803648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        94.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25207570625                       # Total gap between requests
system.mem_ctrls.avgGap                     383857.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       917824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1307776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2561756.224801388104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36410451.952305957675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 51880006.637850910425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1894023.928346715169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2011289.652462685714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 129484.209578662834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 779444.163542146911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18198878.710977554321                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 649959.953963484033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41554275.650470092893                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7799519.447561808862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 649959.953963484033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1949879.861890452215                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        14368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          278                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58816700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    836975855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1202419070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     50655540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     54169660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2927145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5905824070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  42917035125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  12190045375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 292036482625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24452442125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22603877750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1304070625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57438.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58252.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58709.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     65957.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68137.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57395.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21243971.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5987309.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  47617364.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  17824492.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   7959779.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  88296397.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1698008.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23065125375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1363530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    779743375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 244                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           122                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     196909388.319672                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    465576330.070210                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          122    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       405500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             122                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1330014625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  24022945375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       277941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           277941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       277941                       # number of overall hits
system.cpu.icache.overall_hits::total          277941                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1776                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1776                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1776                       # number of overall misses
system.cpu.icache.overall_misses::total          1776                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     77571250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77571250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     77571250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77571250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       279717                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       279717                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       279717                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       279717                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006349                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43677.505631                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43677.505631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43677.505631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43677.505631                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1776                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1776                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1776                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1776                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     74809625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74809625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     74809625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74809625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006349                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006349                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006349                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006349                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42122.536599                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42122.536599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42122.536599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42122.536599                       # average overall mshr miss latency
system.cpu.icache.replacements                   1557                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       277941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          277941                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1776                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1776                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     77571250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77571250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       279717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       279717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43677.505631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43677.505631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     74809625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74809625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42122.536599                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42122.536599                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.642353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               49494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1557                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.788054                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.642353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.848911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.848911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            561209                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           561209                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        55366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            55366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        55366                       # number of overall hits
system.cpu.dcache.overall_hits::total           55366                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            102                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          102                       # number of overall misses
system.cpu.dcache.overall_misses::total           102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      8004750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8004750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      8004750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8004750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        55468                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        55468                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        55468                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        55468                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001839                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001839                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001839                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001839                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78477.941176                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78477.941176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78477.941176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78477.941176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           55                       # number of writebacks
system.cpu.dcache.writebacks::total                55                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           78                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           78                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1586                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1586                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5770875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5770875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5770875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5770875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      3540000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      3540000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001406                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73985.576923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73985.576923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73985.576923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73985.576923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2232.030265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2232.030265                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     59                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        34817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           34817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2499375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2499375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        34858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        34858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60960.365854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60960.365854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          163                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          163                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2436875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2436875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      3540000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3540000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59435.975610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59435.975610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.791411                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.791411                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5505375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5505375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90252.049180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90252.049180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1423                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1423                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3334000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3334000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90108.108108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90108.108108                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        65340                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        65340                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    683091125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    683091125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.409627                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.409627                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        11836                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        11836                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        53504                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        53504                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    659629900                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    659629900                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12328.609076                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12328.609076                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           344.411363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5192                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.411348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   344.411363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.672678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.672678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            744670                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           744670                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25352960000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25353171250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     48                       # Simulator instruction rate (inst/s)
host_mem_usage                                7107548                       # Number of bytes of host memory used
host_op_rate                                       51                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13984.78                       # Real time elapsed on the host
host_tick_rate                                1802526                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      676652                       # Number of instructions simulated
sim_ops                                        708343                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025208                       # Number of seconds simulated
sim_ticks                                 25207918125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.915887                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   80340                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                87406                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                237                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3312                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             86830                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1276                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1856                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              580                       # Number of indirect misses.
system.cpu.branchPred.lookups                  100654                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4823                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          571                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      598205                       # Number of instructions committed
system.cpu.committedOps                        612196                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.169542                       # CPI: cycles per instruction
system.cpu.discardedOps                          8499                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             358514                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             35691                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           147738                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          662174                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315503                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      122                       # number of quiesce instructions executed
system.cpu.numCycles                          1896036                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       122                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  425772     69.55%     69.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                    360      0.06%     69.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                  33257      5.43%     75.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                152806     24.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   612196                       # Class of committed instruction
system.cpu.quiesceCycles                     38436633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1233862                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          376                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        134165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37599                       # Transaction distribution
system.membus.trans_dist::ReadResp              39419                       # Transaction distribution
system.membus.trans_dist::WriteReq              29327                       # Transaction distribution
system.membus.trans_dist::WriteResp             29327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           56                       # Transaction distribution
system.membus.trans_dist::WriteClean              223                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1564                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            42                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        65340                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         65340                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       131066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       134293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       130680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       130680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 270089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       113792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       113792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        27843                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4322651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199513                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001995                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044619                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199115     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                     398      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              199513                       # Request fanout histogram
system.membus.reqLayer6.occupancy           353772150                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             3208875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4925921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              639125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2190480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          240312760                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            9172750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2599818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       649955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3249773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       649955                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2599818                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3249773                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3249773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3249773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6499545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       124256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       124256                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          742                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        98432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       212994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       278530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       456384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1574408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1771016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3407876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4456452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      7264835                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          677077250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    584638340                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    438368000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       155648                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2599818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5849591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7799454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16248863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7799454                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5849591                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13649045                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2599818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13649045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13649045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29897907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3899727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13649045                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1949864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19498635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5849591                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2011273                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7860863                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3899727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19498635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3961136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27359499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        37436                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        37436                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        27904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        27904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        73730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         7680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3126                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       130680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2359300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        83967                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        83967    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        83967                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    211332875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    215054000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     49688640                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     51195968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1179648                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1115656                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2295304                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     12422160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     12469264                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       294912                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        34880                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       329792                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1971152070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18198726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41597088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2030947885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46796725                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44258157                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91054882                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2017948795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62456883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41597088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122002767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2752516                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4063236                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1638400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2359300                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3997700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       688129                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       729089                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       409600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        73729                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       483329                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      2599818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5199636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    109192516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41597088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2599818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    161188876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     64995451                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     93593608                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    158589058                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      2599818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5199636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    174187967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    135190696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2599818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    319777935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      7718844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       649955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total      8368799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3249773                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      2599818                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      5849591                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     10968617                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3249773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     14218390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     10076834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      2599818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     12676652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      2599818                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      5199636                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      7799454                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     12676652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      5199636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      2599818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     20476106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       113792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       115520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       113792                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       113792                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1778                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1805                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4514137                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68550                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4582687                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4514137                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4514137                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4514137                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68550                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4582687                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       919048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2398488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1803712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28183                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2599818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     36458703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     51996519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1949864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2011273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            132022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95148199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         708349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18198726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       649955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41597088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7799454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       649955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1949864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71553390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         708349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2599818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     54657429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       649955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93593608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9749318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       649955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3961136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           132022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166701589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     36818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006466448250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76452                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29757                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37488                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28183                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28183                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1224660220                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  186920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2205990220                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32758.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59008.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        42                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28183                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   31825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     91                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.219318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   842.456999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.995143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          135      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          117      2.59%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           83      1.84%      7.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      1.20%      8.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122      2.70%     11.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      1.15%     12.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           74      1.64%     14.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           93      2.06%     16.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3784     83.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4514                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.163793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    554.765938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            209     90.09%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.43%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.86%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.43%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.86%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      1.72%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.43%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            9      3.88%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      0.86%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     121.525862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.560078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    264.164073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            167     71.98%     71.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            24     10.34%     82.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      3.45%     85.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.43%     86.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.72%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.43%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.86%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.43%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.43%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      1.72%     91.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.86%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.43%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.72%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           12      5.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           232                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2392576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1804416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2398488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1803712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        94.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25207868750                       # Total gap between requests
system.mem_ctrls.avgGap                     383850.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       917824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1307776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2561734.756507187616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36410146.821674510837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 51879571.867658942938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1894008.055851696758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2011272.797245329944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 132022.009255078068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 779437.631563633913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18198726.198853839189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 649954.507101922762                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41553927.413035817444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7799454.085223073140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 649954.507101922762                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1949863.521305768285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        14368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58816700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    836975855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1202419070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     50655540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     54169660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2953395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5905824070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  42917035125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  12190045375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 292036482625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24452442125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22603877750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1304070625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57438.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58252.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58709.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     65957.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68137.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56796.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21167828.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5987309.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  47617364.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  17824492.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   7959779.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  88296397.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1698008.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23065125375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1363530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    779954625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 244                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           122                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     196909388.319672                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    465576330.070210                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          122    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       405500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             122                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1330225875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  24022945375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       277952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           277952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       277952                       # number of overall hits
system.cpu.icache.overall_hits::total          277952                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1778                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1778                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1778                       # number of overall misses
system.cpu.icache.overall_misses::total          1778                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     77701250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77701250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     77701250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77701250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       279730                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       279730                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       279730                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       279730                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006356                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006356                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43701.490439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43701.490439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43701.490439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43701.490439                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1778                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1778                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1778                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1778                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     74934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     74934500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74934500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006356                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006356                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42145.388076                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42145.388076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42145.388076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42145.388076                       # average overall mshr miss latency
system.cpu.icache.replacements                   1560                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       277952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          277952                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1778                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1778                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     77701250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77701250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       279730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       279730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43701.490439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43701.490439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1778                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1778                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     74934500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74934500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42145.388076                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42145.388076                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.642523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              318378                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2015                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            158.003970                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.642523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.848911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.848911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            561238                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           561238                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        55372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            55372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        55372                       # number of overall hits
system.cpu.dcache.overall_hits::total           55372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          103                       # number of overall misses
system.cpu.dcache.overall_misses::total           103                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      8064750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8064750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      8064750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8064750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        55475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        55475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        55475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        55475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001857                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001857                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78298.543689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78298.543689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78298.543689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78298.543689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           56                       # number of writebacks
system.cpu.dcache.writebacks::total                56                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           79                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           79                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1586                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1586                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5829375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5829375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5829375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5829375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      3540000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      3540000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001424                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001424                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73789.556962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73789.556962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73789.556962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73789.556962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2232.030265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2232.030265                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     60                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        34823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           34823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2559375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2559375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        34865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        34865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60937.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60937.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          163                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          163                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2495375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2495375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      3540000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3540000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59413.690476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59413.690476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.791411                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.791411                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5505375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5505375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90252.049180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90252.049180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1423                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1423                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3334000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3334000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90108.108108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90108.108108                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        65340                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        65340                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    683091125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    683091125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.409627                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.409627                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        11836                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        11836                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        53504                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        53504                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    659629900                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    659629900                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12328.609076                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12328.609076                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           344.411058                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               62963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               591                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.536379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   344.411058                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.672678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.672678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            744699                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           744699                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25353171250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
