INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:28:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.140ns (30.078%)  route 4.975ns (69.922%))
  Logic Levels:           18  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X10Y172        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y172        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg/Q
                         net (fo=24, routed)          0.453     1.215    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q
    SLICE_X11Y170        LUT4 (Prop_lut4_I0_O)        0.043     1.258 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_7/O
                         net (fo=1, routed)           0.000     1.258    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_7_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.515 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.515    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.660 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=10, routed)          0.481     2.141    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.120     2.261 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.719     2.979    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X11Y181        LUT6 (Prop_lut6_I2_O)        0.043     3.022 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_3/O
                         net (fo=2, routed)           0.324     3.346    lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_3_n_0
    SLICE_X11Y173        LUT5 (Prop_lut5_I4_O)        0.043     3.389 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_12/O
                         net (fo=10, routed)          0.646     4.035    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]_0
    SLICE_X15Y166        LUT6 (Prop_lut6_I4_O)        0.043     4.078 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=41, routed)          0.264     4.341    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X15Y164        LUT3 (Prop_lut3_I1_O)        0.043     4.384 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.333     4.718    load1/data_tehb/control/X_1_c3_reg[9]
    SLICE_X15Y163        LUT6 (Prop_lut6_I4_O)        0.043     4.761 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.188     4.949    addf0/operator/DI[3]
    SLICE_X17Y163        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.133 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.133    addf0/operator/ltOp_carry_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.182 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.182    addf0/operator/ltOp_carry__0_n_0
    SLICE_X17Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.231 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.231    addf0/operator/ltOp_carry__1_n_0
    SLICE_X17Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.280 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.280    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.407 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.201     5.608    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X18Y168        LUT6 (Prop_lut6_I5_O)        0.130     5.738 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.355     6.092    addf0/operator/level4_c1_reg[25][1]
    SLICE_X18Y165        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.337 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.337    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.489 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=8, routed)           0.547     7.036    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_1[1]
    SLICE_X19Y165        LUT6 (Prop_lut6_I1_O)        0.121     7.157 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.466     7.623    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X20Y162        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1533, unset)         0.483     8.683    addf0/operator/RightShifterComponent/clk
    SLICE_X20Y162        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X20Y162        FDRE (Setup_fdre_C_R)       -0.271     8.376    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  0.754    




