
*** Running vivado
    with args -log rocketchip_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source rocketchip_wrapper.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source rocketchip_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z045ffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:zc706:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp
# set_property used_in_implementation false [get_files /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp]
# add_files -quiet /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/tri_mode_ethernet_mac_0_synth_1/tri_mode_ethernet_mac_0.dcp
# set_property used_in_implementation false [get_files /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/tri_mode_ethernet_mac_0_synth_1/tri_mode_ethernet_mac_0.dcp]
# add_files -quiet /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/ila_0_synth_1/ila_0.dcp
# set_property used_in_implementation false [get_files /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/ila_0_synth_1/ila_0.dcp]
# read_verilog /scratch/skarandikar/fpga-zynq/zc706/src/verilog/clocking.vh
# add_files /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecad/tools/xilinx/Vivado/2014.2/data/ip'.
# set_property used_in_implementation false [get_files -all /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc]
# set_property used_in_implementation false [get_files -all /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib {
#   /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_bram_tdp.v
#   /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_sync_block.v
#   /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v
#   /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v
#   /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/support/tri_mode_ethernet_mac_0_support.v
#   /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v
#   /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v
#   /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_fifo_block.v
#   /scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v
#   /scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_bram_tdp.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_sync_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/support/tri_mode_ethernet_mac_0_support.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_fifo_block.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v]
# read_xdc /scratch/skarandikar/fpga-zynq/zc706/src/constrs/base.xdc
# set_property used_in_implementation false [get_files /scratch/skarandikar/fpga-zynq/zc706/src/constrs/base.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.cache/wt [current_project]
# set_property parent.project_dir /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip [current_project]
# catch { write_hwdef -file rocketchip_wrapper.hwdef }
# synth_design -top rocketchip_wrapper -part xc7z045ffg900-2
Command: synth_design -top rocketchip_wrapper -part xc7z045ffg900-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
WARNING: [Synth 8-976] FCLK_RESET0_N has already been declared [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:233]
WARNING: [Synth 8-2654] second declaration of FCLK_RESET0_N ignored [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:233]
INFO: [Synth 8-994] FCLK_RESET0_N is declared here [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 840.340 ; gain = 207.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rocketchip_wrapper' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:4]
	Parameter st_rd_idle bound to: 1'b0 
	Parameter st_rd_read bound to: 1'b1 
	Parameter st_wr_idle bound to: 2'b00 
	Parameter st_wr_write bound to: 2'b01 
	Parameter st_wr_ack bound to: 2'b10 
	Parameter st_IDLE bound to: 2'b00 
	Parameter st_READ bound to: 2'b01 
	Parameter st_START_WRITE bound to: 2'b10 
	Parameter st_WRITE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10265]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10265]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'system' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:823]
INFO: [Synth 8-638] synthesizing module 'GND' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (3#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (4#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:1580]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FHMR11' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (5#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (6#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FHMR11' (7#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_0' (8#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:1580]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_1_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:1995]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_A5QIOZ' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:417]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (9#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (10#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (11#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (12#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_logic.vhd:235]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (13#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:175]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (14#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (15#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:154]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (16#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (17#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (18#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:178]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (19#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (20#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (21#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (22#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (23#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (24#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (25#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (26#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (28#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (29#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (31#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (32#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (32#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (33#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_A5QIOZ' (34#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:417]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_1_0' (35#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:1995]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:136]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (36#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'lpf' (37#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (38#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (39#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (40#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0_0' (41#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'system_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:1465]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_4_processing_system7' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2217]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (42#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2220]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2222]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2224]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2225]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2229]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2230]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (43#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_4_processing_system7' (44#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_4_processing_system7' requires 686 connections, but only 673 given [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:436]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (45#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 111 connections, but only 104 given [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:1473]
INFO: [Synth 8-256] done synthesizing module 'system' (46#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/hdl/system.v:823]
INFO: [Synth 8-638] synthesizing module 'fifo_32x32' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:921]
INFO: [Synth 8-256] done synthesizing module 'fifo_32x32' (47#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:921]
WARNING: [Synth 8-689] width (6) of port connection 'count' does not match port width (5) of module 'fifo_32x32' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:433]
INFO: [Synth 8-638] synthesizing module 'Top' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53507]
INFO: [Synth 8-638] synthesizing module 'RocketTile' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35668]
INFO: [Synth 8-638] synthesizing module 'Frontend' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:5648]
INFO: [Synth 8-638] synthesizing module 'BTB' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:1]
INFO: [Synth 8-256] done synthesizing module 'BTB' (48#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:1]
INFO: [Synth 8-638] synthesizing module 'ICache' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4209]
INFO: [Synth 8-638] synthesizing module 'ICache_tag_array' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53948]
INFO: [Synth 8-256] done synthesizing module 'ICache_tag_array' (49#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53948]
WARNING: [Synth 8-350] instance 'tag_array' of module 'ICache_tag_array' requires 9 connections, but only 7 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4678]
INFO: [Synth 8-638] synthesizing module 'ICache_T156' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:54074]
INFO: [Synth 8-256] done synthesizing module 'ICache_T156' (50#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:54074]
WARNING: [Synth 8-350] instance 'T156' of module 'ICache_T156' requires 8 connections, but only 6 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4729]
WARNING: [Synth 8-350] instance 'T173' of module 'ICache_T156' requires 8 connections, but only 6 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4751]
INFO: [Synth 8-638] synthesizing module 'FlowThroughSerializer_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:3905]
INFO: [Synth 8-256] done synthesizing module 'FlowThroughSerializer_1' (51#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:3905]
WARNING: [Synth 8-350] instance 'FlowThroughSerializer_1' of module 'FlowThroughSerializer_1' requires 22 connections, but only 20 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4781]
INFO: [Synth 8-638] synthesizing module 'Queue_9' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4129]
INFO: [Synth 8-256] done synthesizing module 'Queue_9' (52#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4129]
WARNING: [Synth 8-350] instance 'ack_q' of module 'Queue_9' requires 13 connections, but only 11 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4803]
INFO: [Synth 8-256] done synthesizing module 'ICache' (53#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4209]
WARNING: [Synth 8-350] instance 'icache' of module 'ICache' requires 33 connections, but only 32 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:5990]
INFO: [Synth 8-638] synthesizing module 'TLB' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:5062]
INFO: [Synth 8-638] synthesizing module 'RocketCAM' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4905]
INFO: [Synth 8-256] done synthesizing module 'RocketCAM' (54#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4905]
INFO: [Synth 8-256] done synthesizing module 'TLB' (55#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:5062]
WARNING: [Synth 8-350] instance 'tlb' of module 'TLB' requires 35 connections, but only 31 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6025]
INFO: [Synth 8-256] done synthesizing module 'Frontend' (56#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:5648]
INFO: [Synth 8-638] synthesizing module 'HellaCache' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10796]
INFO: [Synth 8-638] synthesizing module 'WritebackUnit' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6112]
INFO: [Synth 8-256] done synthesizing module 'WritebackUnit' (57#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6112]
INFO: [Synth 8-638] synthesizing module 'ProbeUnit' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6308]
INFO: [Synth 8-256] done synthesizing module 'ProbeUnit' (58#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6308]
WARNING: [Synth 8-350] instance 'prober' of module 'ProbeUnit' requires 33 connections, but only 32 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12456]
INFO: [Synth 8-638] synthesizing module 'MSHRFile' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:8513]
INFO: [Synth 8-638] synthesizing module 'Arbiter_6' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6619]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_6' (59#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6619]
WARNING: [Synth 8-350] instance 'meta_read_arb' of module 'Arbiter_6' requires 13 connections, but only 12 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9087]
INFO: [Synth 8-638] synthesizing module 'Arbiter_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6661]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_1' (60#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6661]
WARNING: [Synth 8-350] instance 'meta_write_arb' of module 'Arbiter_1' requires 19 connections, but only 18 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9102]
INFO: [Synth 8-638] synthesizing module 'Arbiter_7' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6715]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_7' (61#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6715]
WARNING: [Synth 8-350] instance 'mem_req_arb' of module 'Arbiter_7' requires 25 connections, but only 24 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9123]
INFO: [Synth 8-638] synthesizing module 'Arbiter_8' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6781]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_8' (62#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6781]
WARNING: [Synth 8-350] instance 'mem_finish_arb' of module 'Arbiter_8' requires 16 connections, but only 15 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9150]
INFO: [Synth 8-638] synthesizing module 'Arbiter_5' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6829]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_5' (63#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6829]
WARNING: [Synth 8-350] instance 'wb_req_arb' of module 'Arbiter_5' requires 22 connections, but only 21 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9168]
INFO: [Synth 8-638] synthesizing module 'Arbiter_9' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6889]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_9' (64#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6889]
WARNING: [Synth 8-350] instance 'replay_arb' of module 'Arbiter_9' requires 28 connections, but only 27 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9192]
INFO: [Synth 8-638] synthesizing module 'Arbiter_10' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6961]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_10' (65#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6961]
WARNING: [Synth 8-350] instance 'alloc_arb' of module 'Arbiter_10' requires 10 connections, but only 5 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9222]
INFO: [Synth 8-638] synthesizing module 'MSHR_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7139]
INFO: [Synth 8-638] synthesizing module 'Queue_12' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6997]
INFO: [Synth 8-256] done synthesizing module 'Queue_12' (66#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:6997]
WARNING: [Synth 8-350] instance 'rpq' of module 'Queue_12' requires 21 connections, but only 19 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7726]
WARNING: [Synth 8-350] instance 'ackq' of module 'Queue_9' requires 13 connections, but only 11 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7747]
INFO: [Synth 8-4512] found unpartitioned construct node [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7508]
WARNING: [Synth 8-3848] Net io_mem_resp_wmask in module/entity MSHR_0 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7167]
WARNING: [Synth 8-3848] Net io_mem_resp_data in module/entity MSHR_0 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7168]
INFO: [Synth 8-256] done synthesizing module 'MSHR_0' (67#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7139]
INFO: [Synth 8-638] synthesizing module 'MSHR_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7826]
WARNING: [Synth 8-350] instance 'rpq' of module 'Queue_12' requires 21 connections, but only 19 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:8413]
WARNING: [Synth 8-350] instance 'ackq' of module 'Queue_9' requires 13 connections, but only 11 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:8434]
INFO: [Synth 8-4512] found unpartitioned construct node [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:8195]
WARNING: [Synth 8-3848] Net io_mem_resp_wmask in module/entity MSHR_1 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7854]
WARNING: [Synth 8-3848] Net io_mem_resp_data in module/entity MSHR_1 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7855]
INFO: [Synth 8-256] done synthesizing module 'MSHR_1' (68#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7826]
INFO: [Synth 8-256] done synthesizing module 'MSHRFile' (69#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:8513]
WARNING: [Synth 8-350] instance 'mshrs' of module 'MSHRFile' requires 69 connections, but only 66 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12492]
WARNING: [Synth 8-350] instance 'dtlb' of module 'TLB' requires 35 connections, but only 33 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12561]
INFO: [Synth 8-638] synthesizing module 'MetadataArray' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9399]
INFO: [Synth 8-638] synthesizing module 'MetadataArray_tag_arr' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53898]
INFO: [Synth 8-256] done synthesizing module 'MetadataArray_tag_arr' (70#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53898]
WARNING: [Synth 8-350] instance 'tag_arr' of module 'MetadataArray_tag_arr' requires 10 connections, but only 8 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9487]
INFO: [Synth 8-256] done synthesizing module 'MetadataArray' (71#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9399]
INFO: [Synth 8-638] synthesizing module 'Arbiter_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9568]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_0' (72#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9568]
WARNING: [Synth 8-350] instance 'metaReadArb' of module 'Arbiter_0' requires 19 connections, but only 17 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12615]
WARNING: [Synth 8-350] instance 'metaWriteArb' of module 'Arbiter_1' requires 19 connections, but only 18 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12636]
INFO: [Synth 8-638] synthesizing module 'DataArray' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9674]
INFO: [Synth 8-638] synthesizing module 'DataArray_T6' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:54026]
INFO: [Synth 8-256] done synthesizing module 'DataArray_T6' (73#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:54026]
WARNING: [Synth 8-350] instance 'T6' of module 'DataArray_T6' requires 10 connections, but only 8 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9837]
WARNING: [Synth 8-350] instance 'T33' of module 'DataArray_T6' requires 10 connections, but only 8 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9871]
WARNING: [Synth 8-350] instance 'T64' of module 'DataArray_T6' requires 10 connections, but only 8 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9913]
WARNING: [Synth 8-350] instance 'T91' of module 'DataArray_T6' requires 10 connections, but only 8 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9946]
INFO: [Synth 8-256] done synthesizing module 'DataArray' (74#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9674]
WARNING: [Synth 8-350] instance 'data' of module 'DataArray' requires 15 connections, but only 14 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12657]
INFO: [Synth 8-638] synthesizing module 'Arbiter_2' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10004]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_2' (75#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10004]
WARNING: [Synth 8-350] instance 'readArb' of module 'Arbiter_2' requires 21 connections, but only 19 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12673]
INFO: [Synth 8-638] synthesizing module 'Arbiter_3' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10104]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_3' (76#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10104]
WARNING: [Synth 8-350] instance 'writeArb' of module 'Arbiter_3' requires 19 connections, but only 17 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12696]
INFO: [Synth 8-638] synthesizing module 'AMOALU' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10158]
INFO: [Synth 8-256] done synthesizing module 'AMOALU' (77#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10158]
INFO: [Synth 8-638] synthesizing module 'Arbiter_4' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10494]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_4' (78#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10494]
WARNING: [Synth 8-350] instance 'releaseArb' of module 'Arbiter_4' requires 19 connections, but only 18 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12725]
INFO: [Synth 8-638] synthesizing module 'FlowThroughSerializer_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10548]
INFO: [Synth 8-256] done synthesizing module 'FlowThroughSerializer_0' (79#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10548]
WARNING: [Synth 8-350] instance 'FlowThroughSerializer_0' of module 'FlowThroughSerializer_0' requires 22 connections, but only 20 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12746]
WARNING: [Synth 8-350] instance 'wbArb' of module 'Arbiter_5' requires 22 connections, but only 21 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12768]
INFO: [Synth 8-256] done synthesizing module 'HellaCache' (80#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:10796]
INFO: [Synth 8-638] synthesizing module 'PTW' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:13122]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:13028]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_0' (81#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:13028]
INFO: [Synth 8-4512] found unpartitioned construct node [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:13338]
INFO: [Synth 8-256] done synthesizing module 'PTW' (82#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:13122]
INFO: [Synth 8-638] synthesizing module 'Core' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:33603]
INFO: [Synth 8-638] synthesizing module 'Control' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:13519]
INFO: [Synth 8-226] default block is never used [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:15426]
INFO: [Synth 8-256] done synthesizing module 'Control' (83#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:13519]
INFO: [Synth 8-638] synthesizing module 'Datapath' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:23896]
INFO: [Synth 8-638] synthesizing module 'ALU' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:20224]
INFO: [Synth 8-256] done synthesizing module 'ALU' (84#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:20224]
INFO: [Synth 8-638] synthesizing module 'MulDiv' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:20557]
INFO: [Synth 8-4512] found unpartitioned construct node [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21076]
INFO: [Synth 8-256] done synthesizing module 'MulDiv' (85#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:20557]
INFO: [Synth 8-638] synthesizing module 'CSRFile' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21876]
INFO: [Synth 8-638] synthesizing module 'ManagementMachine' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21576]
INFO: [Synth 8-256] done synthesizing module 'ManagementMachine' (86#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21576]
WARNING: [Synth 8-350] instance 'temac_manage' of module 'ManagementMachine' requires 18 connections, but only 17 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:23497]
INFO: [Synth 8-638] synthesizing module 'TransmitMachine' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21758]
INFO: [Synth 8-256] done synthesizing module 'TransmitMachine' (87#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21758]
INFO: [Synth 8-638] synthesizing module 'ReceiveMachine' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21816]
INFO: [Synth 8-256] done synthesizing module 'ReceiveMachine' (88#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21816]
INFO: [Synth 8-256] done synthesizing module 'CSRFile' (89#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:21876]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (90#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:23896]
INFO: [Synth 8-638] synthesizing module 'FPU' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:32229]
INFO: [Synth 8-638] synthesizing module 'FPUDecoder' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:25505]
INFO: [Synth 8-256] done synthesizing module 'FPUDecoder' (91#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:25505]
INFO: [Synth 8-638] synthesizing module 'FPUFMAPipe_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:27189]
INFO: [Synth 8-638] synthesizing module 'mulAddSubRecodedFloatN_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:25817]
INFO: [Synth 8-256] done synthesizing module 'mulAddSubRecodedFloatN_0' (92#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:25817]
INFO: [Synth 8-256] done synthesizing module 'FPUFMAPipe_0' (93#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:27189]
WARNING: [Synth 8-350] instance 'sfma' of module 'FPUFMAPipe_0' requires 24 connections, but only 23 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:33348]
INFO: [Synth 8-638] synthesizing module 'FPUFMAPipe_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:29178]
INFO: [Synth 8-638] synthesizing module 'mulAddSubRecodedFloatN_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:27360]
INFO: [Synth 8-256] done synthesizing module 'mulAddSubRecodedFloatN_1' (94#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:27360]
INFO: [Synth 8-256] done synthesizing module 'FPUFMAPipe_1' (95#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:29178]
WARNING: [Synth 8-350] instance 'dfma' of module 'FPUFMAPipe_1' requires 24 connections, but only 23 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:33372]
INFO: [Synth 8-638] synthesizing module 'FPToInt' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:29467]
INFO: [Synth 8-638] synthesizing module 'recodedFloatNCompare' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:29362]
INFO: [Synth 8-256] done synthesizing module 'recodedFloatNCompare' (96#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:29362]
INFO: [Synth 8-256] done synthesizing module 'FPToInt' (97#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:29467]
WARNING: [Synth 8-350] instance 'fpiu' of module 'FPToInt' requires 25 connections, but only 24 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:33396]
INFO: [Synth 8-638] synthesizing module 'IntToFP' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:30319]
INFO: [Synth 8-256] done synthesizing module 'IntToFP' (98#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:30319]
WARNING: [Synth 8-350] instance 'ifpu' of module 'IntToFP' requires 24 connections, but only 23 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:33422]
INFO: [Synth 8-638] synthesizing module 'FPToFP' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:31714]
INFO: [Synth 8-256] done synthesizing module 'FPToFP' (99#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:31714]
WARNING: [Synth 8-350] instance 'fpmu' of module 'FPToFP' requires 25 connections, but only 24 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:33446]
WARNING: [Synth 8-4558] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "regfile_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPU' (100#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:32229]
INFO: [Synth 8-256] done synthesizing module 'Core' (101#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:33603]
WARNING: [Synth 8-350] instance 'core' of module 'Core' requires 185 connections, but only 117 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
INFO: [Synth 8-638] synthesizing module 'HellaCacheArbiter' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:34926]
INFO: [Synth 8-256] done synthesizing module 'HellaCacheArbiter' (102#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:34926]
WARNING: [Synth 8-350] instance 'dcArb' of module 'HellaCacheArbiter' requires 84 connections, but only 82 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36691]
INFO: [Synth 8-638] synthesizing module 'UncachedTileLinkIOArbiterThatAppendsArbiterId' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35451]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35209]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_1' (103#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35209]
WARNING: [Synth 8-350] instance 'RRArbiter_0' of module 'RRArbiter_1' requires 33 connections, but only 32 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35615]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_2' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35345]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_2' (104#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35345]
WARNING: [Synth 8-350] instance 'RRArbiter_1' of module 'RRArbiter_2' requires 18 connections, but only 17 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35648]
INFO: [Synth 8-256] done synthesizing module 'UncachedTileLinkIOArbiterThatAppendsArbiterId' (105#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35451]
WARNING: [Synth 8-350] instance 'memArb' of module 'UncachedTileLinkIOArbiterThatAppendsArbiterId' requires 74 connections, but only 72 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36841]
INFO: [Synth 8-256] done synthesizing module 'RocketTile' (106#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:35668]
INFO: [Synth 8-638] synthesizing module 'Uncore' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52395]
INFO: [Synth 8-638] synthesizing module 'HTIF' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37022]
INFO: [Synth 8-638] synthesizing module 'Queue_8' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36921]
INFO: [Synth 8-256] done synthesizing module 'Queue_8' (107#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36921]
WARNING: [Synth 8-350] instance 'acq_q' of module 'Queue_8' requires 19 connections, but only 17 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38143]
WARNING: [Synth 8-3848] Net io_mem_release_bits_payload_addr in module/entity HTIF does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37083]
WARNING: [Synth 8-3848] Net io_mem_release_bits_payload_client_xact_id in module/entity HTIF does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37084]
WARNING: [Synth 8-3848] Net io_mem_release_bits_payload_data in module/entity HTIF does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37085]
WARNING: [Synth 8-3848] Net io_mem_release_bits_payload_r_type in module/entity HTIF does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37086]
INFO: [Synth 8-256] done synthesizing module 'HTIF' (108#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37022]
WARNING: [Synth 8-350] instance 'htif' of module 'HTIF' requires 124 connections, but only 57 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52752]
INFO: [Synth 8-638] synthesizing module 'OuterMemorySystem' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51342]
INFO: [Synth 8-638] synthesizing module 'RocketChipCrossbarNetwork' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40854]
INFO: [Synth 8-638] synthesizing module 'BasicCrossbar_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38522]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38283]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_0' (109#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38283]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_0' of module 'LockingRRArbiter_0' requires 43 connections, but only 42 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38755]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_1' of module 'LockingRRArbiter_0' requires 43 connections, but only 42 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38798]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_2' of module 'LockingRRArbiter_0' requires 43 connections, but only 42 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38841]
INFO: [Synth 8-256] done synthesizing module 'BasicCrossbar_0' (110#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38522]
WARNING: [Synth 8-350] instance 'acqNet' of module 'BasicCrossbar_0' requires 62 connections, but only 35 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41339]
INFO: [Synth 8-638] synthesizing module 'BasicCrossbar_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39099]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38886]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_1' (111#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:38886]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_3' of module 'LockingRRArbiter_1' requires 35 connections, but only 34 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39308]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_4' of module 'LockingRRArbiter_1' requires 35 connections, but only 34 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39343]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_5' of module 'LockingRRArbiter_1' requires 35 connections, but only 34 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39378]
INFO: [Synth 8-256] done synthesizing module 'BasicCrossbar_1' (112#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39099]
WARNING: [Synth 8-350] instance 'relNet' of module 'BasicCrossbar_1' requires 50 connections, but only 29 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41411]
INFO: [Synth 8-638] synthesizing module 'BasicCrossbar_2' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39602]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_2' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39415]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_2' (113#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39415]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_6' of module 'LockingRRArbiter_2' requires 27 connections, but only 26 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39787]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_7' of module 'LockingRRArbiter_2' requires 27 connections, but only 26 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39814]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_8' of module 'LockingRRArbiter_2' requires 27 connections, but only 26 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39841]
INFO: [Synth 8-256] done synthesizing module 'BasicCrossbar_2' (114#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39602]
WARNING: [Synth 8-350] instance 'prbNet' of module 'BasicCrossbar_2' requires 38 connections, but only 23 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41469]
INFO: [Synth 8-638] synthesizing module 'BasicCrossbar_3' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40096]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_3' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39870]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_3' (115#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:39870]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_9' of module 'LockingRRArbiter_3' requires 39 connections, but only 38 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40317]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_10' of module 'LockingRRArbiter_3' requires 39 connections, but only 38 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40356]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_11' of module 'LockingRRArbiter_3' requires 39 connections, but only 38 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40395]
INFO: [Synth 8-256] done synthesizing module 'BasicCrossbar_3' (116#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40096]
WARNING: [Synth 8-350] instance 'gntNet' of module 'BasicCrossbar_3' requires 56 connections, but only 32 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41517]
INFO: [Synth 8-638] synthesizing module 'BasicCrossbar_4' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40610]
INFO: [Synth 8-638] synthesizing module 'LockingRRArbiter_4' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40436]
INFO: [Synth 8-256] done synthesizing module 'LockingRRArbiter_4' (117#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40436]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_12' of module 'LockingRRArbiter_4' requires 23 connections, but only 22 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40783]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_13' of module 'LockingRRArbiter_4' requires 23 connections, but only 22 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40806]
WARNING: [Synth 8-350] instance 'LockingRRArbiter_14' of module 'LockingRRArbiter_4' requires 23 connections, but only 22 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40829]
INFO: [Synth 8-256] done synthesizing module 'BasicCrossbar_4' (118#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40610]
WARNING: [Synth 8-350] instance 'ackNet' of module 'BasicCrossbar_4' requires 32 connections, but only 20 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41589]
INFO: [Synth 8-256] done synthesizing module 'RocketChipCrossbarNetwork' (119#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:40854]
INFO: [Synth 8-638] synthesizing module 'L2CoherenceAgent' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:48319]
INFO: [Synth 8-638] synthesizing module 'VoluntaryReleaseTracker' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41628]
INFO: [Synth 8-256] done synthesizing module 'VoluntaryReleaseTracker' (120#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41628]
WARNING: [Synth 8-350] instance 'VoluntaryReleaseTracker' of module 'VoluntaryReleaseTracker' requires 57 connections, but only 56 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:49071]
INFO: [Synth 8-638] synthesizing module 'AcquireTracker_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41840]
INFO: [Synth 8-256] done synthesizing module 'AcquireTracker_0' (121#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:41840]
INFO: [Synth 8-638] synthesizing module 'AcquireTracker_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:42362]
INFO: [Synth 8-256] done synthesizing module 'AcquireTracker_1' (122#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:42362]
INFO: [Synth 8-638] synthesizing module 'AcquireTracker_2' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:42884]
INFO: [Synth 8-256] done synthesizing module 'AcquireTracker_2' (123#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:42884]
INFO: [Synth 8-638] synthesizing module 'AcquireTracker_3' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:43406]
INFO: [Synth 8-256] done synthesizing module 'AcquireTracker_3' (124#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:43406]
INFO: [Synth 8-638] synthesizing module 'AcquireTracker_4' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:43928]
INFO: [Synth 8-256] done synthesizing module 'AcquireTracker_4' (125#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:43928]
INFO: [Synth 8-638] synthesizing module 'AcquireTracker_5' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:44450]
INFO: [Synth 8-256] done synthesizing module 'AcquireTracker_5' (126#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:44450]
INFO: [Synth 8-638] synthesizing module 'AcquireTracker_6' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:44972]
INFO: [Synth 8-256] done synthesizing module 'AcquireTracker_6' (127#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:44972]
INFO: [Synth 8-638] synthesizing module 'Arbiter_11' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:45494]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_11' (128#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:45494]
WARNING: [Synth 8-350] instance 'alloc_arb' of module 'Arbiter_11' requires 28 connections, but only 17 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:49607]
INFO: [Synth 8-638] synthesizing module 'Arbiter_12' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:45684]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_12' (129#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:45684]
WARNING: [Synth 8-350] instance 'probe_arb' of module 'Arbiter_12' requires 55 connections, but only 50 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:49647]
INFO: [Synth 8-638] synthesizing module 'Arbiter_13' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:45988]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_13' (130#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:45988]
WARNING: [Synth 8-350] instance 'grant_arb' of module 'Arbiter_13' requires 82 connections, but only 80 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:49710]
INFO: [Synth 8-638] synthesizing module 'UncachedTileLinkIOArbiterThatPassesId' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:47784]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_3' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:46406]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_3' (131#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:46406]
WARNING: [Synth 8-350] instance 'RRArbiter_2' of module 'RRArbiter_3' requires 93 connections, but only 92 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:48176]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_4' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:47190]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_4' (132#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:47190]
WARNING: [Synth 8-350] instance 'RRArbiter_3' of module 'RRArbiter_4' requires 48 connections, but only 47 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:48269]
INFO: [Synth 8-256] done synthesizing module 'UncachedTileLinkIOArbiterThatPassesId' (133#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:47784]
WARNING: [Synth 8-350] instance 'outer_arb' of module 'UncachedTileLinkIOArbiterThatPassesId' requires 218 connections, but only 178 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:49794]
INFO: [Synth 8-256] done synthesizing module 'L2CoherenceAgent' (134#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:48319]
WARNING: [Synth 8-350] instance 'L2CoherenceAgent' of module 'L2CoherenceAgent' requires 66 connections, but only 63 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51694]
INFO: [Synth 8-638] synthesizing module 'MemPipeIOUncachedTileLinkIOConverter' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51171]
INFO: [Synth 8-638] synthesizing module 'MemIOUncachedTileLinkIOConverter' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50278]
INFO: [Synth 8-638] synthesizing module 'Queue_13' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50066]
INFO: [Synth 8-256] done synthesizing module 'Queue_13' (135#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50066]
WARNING: [Synth 8-350] instance 'mem_cmd_q' of module 'Queue_13' requires 13 connections, but only 12 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50507]
INFO: [Synth 8-638] synthesizing module 'Queue_14' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50180]
INFO: [Synth 8-256] done synthesizing module 'Queue_14' (136#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50180]
WARNING: [Synth 8-350] instance 'mem_data_q' of module 'Queue_14' requires 9 connections, but only 8 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50520]
INFO: [Synth 8-256] done synthesizing module 'MemIOUncachedTileLinkIOConverter' (137#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50278]
INFO: [Synth 8-638] synthesizing module 'MemPipeIOMemIOConverter' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50856]
INFO: [Synth 8-638] synthesizing module 'HellaQueue' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50807]
INFO: [Synth 8-638] synthesizing module 'HellaFlowQueue' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50589]
INFO: [Synth 8-638] synthesizing module 'HellaFlowQueue_ram' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53995]
INFO: [Synth 8-256] done synthesizing module 'HellaFlowQueue_ram' (138#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53995]
WARNING: [Synth 8-350] instance 'ram' of module 'HellaFlowQueue_ram' requires 9 connections, but only 7 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50693]
INFO: [Synth 8-256] done synthesizing module 'HellaFlowQueue' (139#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50589]
INFO: [Synth 8-638] synthesizing module 'Queue_15' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50738]
INFO: [Synth 8-256] done synthesizing module 'Queue_15' (140#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50738]
INFO: [Synth 8-256] done synthesizing module 'HellaQueue' (141#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50807]
WARNING: [Synth 8-350] instance 'resp_dataq' of module 'HellaQueue' requires 10 connections, but only 9 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50950]
INFO: [Synth 8-256] done synthesizing module 'MemPipeIOMemIOConverter' (142#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50856]
INFO: [Synth 8-638] synthesizing module 'Queue_10' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50975]
INFO: [Synth 8-256] done synthesizing module 'Queue_10' (143#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50975]
INFO: [Synth 8-638] synthesizing module 'Queue_11' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51081]
INFO: [Synth 8-256] done synthesizing module 'Queue_11' (144#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51081]
INFO: [Synth 8-256] done synthesizing module 'MemPipeIOUncachedTileLinkIOConverter' (145#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51171]
INFO: [Synth 8-256] done synthesizing module 'OuterMemorySystem' (146#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51342]
INFO: [Synth 8-638] synthesizing module 'Queue_3' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51804]
INFO: [Synth 8-256] done synthesizing module 'Queue_3' (147#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51804]
INFO: [Synth 8-638] synthesizing module 'Queue_4' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51945]
INFO: [Synth 8-256] done synthesizing module 'Queue_4' (148#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:51945]
INFO: [Synth 8-638] synthesizing module 'Queue_5' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52072]
INFO: [Synth 8-256] done synthesizing module 'Queue_5' (149#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52072]
INFO: [Synth 8-638] synthesizing module 'Queue_6' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52178]
INFO: [Synth 8-256] done synthesizing module 'Queue_6' (150#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52178]
INFO: [Synth 8-638] synthesizing module 'Queue_7' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52282]
INFO: [Synth 8-256] done synthesizing module 'Queue_7' (151#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52282]
WARNING: [Synth 8-3848] Net io_htif_0_ipi_rep_bits in module/entity Uncore does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52470]
INFO: [Synth 8-256] done synthesizing module 'Uncore' (152#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52395]
INFO: [Synth 8-638] synthesizing module 'Queue_0' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53225]
INFO: [Synth 8-256] done synthesizing module 'Queue_0' (153#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53225]
INFO: [Synth 8-638] synthesizing module 'Queue_1' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53331]
INFO: [Synth 8-256] done synthesizing module 'Queue_1' (154#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53331]
INFO: [Synth 8-638] synthesizing module 'Queue_2' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53419]
INFO: [Synth 8-256] done synthesizing module 'Queue_2' (155#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53419]
WARNING: [Synth 8-3848] Net io_host_clk in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53508]
WARNING: [Synth 8-3848] Net io_host_clk_edge in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53509]
WARNING: [Synth 8-3848] Net io_mem_resp_ready in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53525]
WARNING: [Synth 8-3848] Net io_in_mem_ready in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53530]
WARNING: [Synth 8-3848] Net io_out_mem_valid in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53533]
INFO: [Synth 8-256] done synthesizing module 'Top' (156#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53507]
WARNING: [Synth 8-350] instance 'top' of module 'Top' requires 52 connections, but only 44 given [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:600]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16110]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (157#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16110]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/.Xil/Vivado-54571-a8/realtime/gig_ethernet_pcs_pma_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (158#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/.Xil/Vivado-54571-a8/realtime/gig_ethernet_pcs_pma_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_fifo_block.v:90]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/support/tri_mode_ethernet_mac_0_support.v:66]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/.Xil/Vivado-54571-a8/realtime/tri_mode_ethernet_mac_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0' (159#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/.Xil/Vivado-54571-a8/realtime/tri_mode_ethernet_mac_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support' (160#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/support/tri_mode_ethernet_mac_0_support.v:66]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v:66]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDPE' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDPE' (161#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2954]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' (162#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v:66]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v:71]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:100]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: integer 
	Parameter IDLE_s bound to: 4'b0000 
	Parameter QUEUE1_s bound to: 4'b0001 
	Parameter QUEUE2_s bound to: 4'b0010 
	Parameter QUEUE3_s bound to: 4'b0011 
	Parameter START_DATA1_s bound to: 4'b0100 
	Parameter DATA_PRELOAD1_s bound to: 4'b0101 
	Parameter DATA_PRELOAD2_s bound to: 4'b0110 
	Parameter WAIT_HANDSHAKE_s bound to: 4'b0111 
	Parameter FRAME_s bound to: 4'b1000 
	Parameter HANDSHAKE_s bound to: 4'b1001 
	Parameter FINISH_s bound to: 4'b1010 
	Parameter DROP_ERR_s bound to: 4'b1011 
	Parameter DROP_s bound to: 4'b1100 
	Parameter RETRANSMIT_ERR_s bound to: 4'b1101 
	Parameter RETRANSMIT_s bound to: 4'b1111 
	Parameter WAIT_s bound to: 2'b00 
	Parameter DATA_s bound to: 2'b01 
	Parameter EOF_s bound to: 2'b10 
	Parameter OVFLOW_s bound to: 2'b11 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:243]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:264]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_sync_block.v:63]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDRE' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (163#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_sync_block' (164#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_sync_block.v:63]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_bram_tdp.v:66]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' (165#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_bram_tdp.v:66]
INFO: [Synth 8-226] default block is never used [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:318]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' (166#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_tx_client_fifo.v:100]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v:111]
	Parameter WAIT_s bound to: 3'b000 
	Parameter QUEUE1_s bound to: 3'b001 
	Parameter QUEUE2_s bound to: 3'b010 
	Parameter QUEUE3_s bound to: 3'b011 
	Parameter QUEUE_SOF_s bound to: 3'b100 
	Parameter SOF_s bound to: 3'b101 
	Parameter DATA_s bound to: 3'b110 
	Parameter EOF_s bound to: 3'b111 
	Parameter IDLE_s bound to: 3'b000 
	Parameter FRAME_s bound to: 3'b001 
	Parameter GF_s bound to: 3'b010 
	Parameter BF_s bound to: 3'b011 
	Parameter OVFLOW_s bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' (167#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_rx_client_fifo.v:111]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' (168#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/fifo/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v:71]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' (169#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/imports/example_design/tri_mode_ethernet_mac_0_fifo_block.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:491]
WARNING: [Synth 8-3936] Found unconnected internal register 'status_vector_reg' and it is trimmed from '16' to '1' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:241]
INFO: [Synth 8-256] done synthesizing module 'rocketchip_wrapper' (170#1) [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/rocketchip_wrapper.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1092.918 ; gain = 460.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tag_array:RST to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4678]
WARNING: [Synth 8-3295] tying undriven pin tag_array:init to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4678]
WARNING: [Synth 8-3295] tying undriven pin T156:RST to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4729]
WARNING: [Synth 8-3295] tying undriven pin T156:init to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4729]
WARNING: [Synth 8-3295] tying undriven pin T173:RST to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4751]
WARNING: [Synth 8-3295] tying undriven pin T173:init to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4751]
WARNING: [Synth 8-3295] tying undriven pin ack_q:io_enq_bits_header_src[1] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4803]
WARNING: [Synth 8-3295] tying undriven pin ack_q:io_enq_bits_header_src[0] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4803]
WARNING: [Synth 8-3295] tying undriven pin ackq:io_enq_bits_header_src[1] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7747]
WARNING: [Synth 8-3295] tying undriven pin ackq:io_enq_bits_header_src[0] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7747]
WARNING: [Synth 8-3295] tying undriven pin ackq:io_enq_bits_header_src[1] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:8434]
WARNING: [Synth 8-3295] tying undriven pin ackq:io_enq_bits_header_src[0] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:8434]
WARNING: [Synth 8-3295] tying undriven pin alloc_arb:io_in_1_bits to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9222]
WARNING: [Synth 8-3295] tying undriven pin alloc_arb:io_in_0_bits to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9222]
WARNING: [Synth 8-3295] tying undriven pin tag_arr:RST to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9487]
WARNING: [Synth 8-3295] tying undriven pin tag_arr:init to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9487]
WARNING: [Synth 8-3295] tying undriven pin T6:RST to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9837]
WARNING: [Synth 8-3295] tying undriven pin T6:init to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9837]
WARNING: [Synth 8-3295] tying undriven pin T33:RST to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9871]
WARNING: [Synth 8-3295] tying undriven pin T33:init to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9871]
WARNING: [Synth 8-3295] tying undriven pin T64:RST to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9913]
WARNING: [Synth 8-3295] tying undriven pin T64:init to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9913]
WARNING: [Synth 8-3295] tying undriven pin T91:RST to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9946]
WARNING: [Synth 8-3295] tying undriven pin T91:init to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9946]
WARNING: [Synth 8-3295] tying undriven pin prober:io_req_bits_client_xact_id[1] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12456]
WARNING: [Synth 8-3295] tying undriven pin prober:io_req_bits_client_xact_id[0] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:12456]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_valid to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[29] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[28] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[27] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[26] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[25] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[24] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[23] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[22] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[21] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[20] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[19] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[18] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[17] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[16] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[15] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[14] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[13] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[12] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[11] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[10] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[9] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[8] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[7] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[6] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[5] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[4] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[3] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[2] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[1] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_dmem_ptw_req_bits[0] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_cmd_ready to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_valid to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_rd[4] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_rd[3] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_rd[2] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_rd[1] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_rd[0] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[63] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[62] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[61] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[60] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[59] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[58] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[57] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[56] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[55] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[54] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[53] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[52] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[51] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[50] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[49] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[48] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[47] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[46] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[45] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[44] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[43] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[42] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[41] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[40] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[39] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[38] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[37] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[36] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[35] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[34] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[33] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[32] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[31] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[30] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[29] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
WARNING: [Synth 8-3295] tying undriven pin core:io_rocc_resp_bits_data[28] to constant 0 [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36322]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /ecad/tools/xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/.Xil/Vivado-54571-a8/dcp/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'core_wrapper'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/.Xil/Vivado-54571-a8/dcp/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'core_wrapper'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/.Xil/Vivado-54571-a8/dcp_2/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/.Xil/Vivado-54571-a8/dcp_2/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocketchip_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/rocketchip_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/src/constrs/base.xdc]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/src/constrs/base.xdc]
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocketchip_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/rocketchip_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==ila_0 || ORIG_REF_NAME==ila_0}'. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc:6]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances
  SRL16 => SRL16E: 1 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1597.809 ; gain = 965.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for axi_interconnect_0. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for axi_interconnect_1. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for proc_sys_reset_0. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_touch.xdc, line 36).
Applied set_property BUFFER_TYPE = NONE for sfp_txp. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for sfp_txn. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for sfp_rxp. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for sfp_rxn. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for sfp_125_clk_p. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for sfp_125_clk_n. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1597.809 ; gain = 965.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1597.809 ; gain = 965.188
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-4471] merging register 'R95_reg' into 'R18_reg' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:4647]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_refill_tag_reg' and it is trimmed from '38' to '37' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:5435]
INFO: [Synth 8-4471] merging register 'R86_reg[12:0]' into 'R28_reg[12:0]' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9940]
WARNING: [Synth 8-3936] Found unconnected internal register 'R28_reg' and it is trimmed from '13' to '4' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:9865]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_pte_reg' and it is trimmed from '64' to '32' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:13388]
INFO: [Synth 8-4471] merging register 'reg_status_s64_reg' into 'reg_status_u64_reg' [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:23021]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:27278]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:27293]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_rm_reg' and it is trimmed from '3' to '2' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:27276]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_rm_reg' and it is trimmed from '3' to '2' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:29269]
WARNING: [Synth 8-3936] Found unconnected internal register 'R21_reg' and it is trimmed from '65' to '64' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:31165]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:32142]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:32929]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '22' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:32930]
WARNING: [Synth 8-3936] Found unconnected internal register 'tag_in_reg' and it is trimmed from '5' to '3' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:50493]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]
INFO: [Synth 8-3969] The signal ram_reg_0 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg_1 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
WARNING: [Synth 8-3848] Net io_mem_resp_wmask in module/entity MSHR_0 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7167]
WARNING: [Synth 8-3848] Net io_mem_resp_data in module/entity MSHR_0 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7168]
WARNING: [Synth 8-3848] Net io_mem_resp_wmask in module/entity MSHR_1 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7854]
WARNING: [Synth 8-3848] Net io_mem_resp_data in module/entity MSHR_1 does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7855]
INFO: [Synth 8-3969] The signal ram_reg_0 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg_1 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg_2 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg_3 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
WARNING: [Synth 8-3848] Net io_mem_release_bits_payload_addr in module/entity HTIF does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37083]
WARNING: [Synth 8-3848] Net io_mem_release_bits_payload_client_xact_id in module/entity HTIF does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37084]
WARNING: [Synth 8-3848] Net io_mem_release_bits_payload_data in module/entity HTIF does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37085]
WARNING: [Synth 8-3848] Net io_mem_release_bits_payload_r_type in module/entity HTIF does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:37086]
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3848] Net io_htif_0_ipi_rep_bits in module/entity Uncore does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:52470]
WARNING: [Synth 8-3848] Net io_host_clk in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53508]
WARNING: [Synth 8-3848] Net io_host_clk_edge in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53509]
WARNING: [Synth 8-3848] Net io_mem_resp_ready in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53525]
WARNING: [Synth 8-3848] Net io_in_mem_ready in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53530]
WARNING: [Synth 8-3848] Net io_out_mem_valid in module/entity Top does not have driver. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:53533]
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |datapath__425__GD             |           1|    114703|
|2     |mulAddSubRecodedFloatN_1__GB1 |           1|     11686|
|3     |FPUFMAPipe_1__GC0             |           1|       415|
|4     |FPU__GCB0                     |           1|     53663|
|5     |FPU__GCB1                     |           1|      4095|
|6     |FPU__GCB2                     |           1|     16379|
|7     |FPU__GCB3                     |           1|     17268|
|8     |Core__GC0                     |           1|     27208|
|9     |RocketTile__GCB0              |           1|     20392|
|10    |Frontend                      |           1|     23206|
|11    |Top__GC0                      |           1|     37336|
|12    |rocketchip_wrapper__GC0       |           1|      5345|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register ram_reg[0] [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36988]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    162 Bit       Adders := 1     
	   4 Input    106 Bit       Adders := 1     
	   2 Input     75 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   2 Input     55 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 1     
	   2 Input     45 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 22    
	   2 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 22    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 25    
	   3 Input      1 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 49    
+---XORs : 
	   2 Input    108 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 3     
	   2 Input     50 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 547   
+---Registers : 
	             1055 Bit    Registers := 1     
	              524 Bit    Registers := 2     
	              512 Bit    Registers := 7     
	              256 Bit    Registers := 1     
	              133 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               65 Bit    Registers := 46    
	               64 Bit    Registers := 43    
	               62 Bit    Registers := 5     
	               44 Bit    Registers := 9     
	               43 Bit    Registers := 8     
	               37 Bit    Registers := 18    
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 19    
	               30 Bit    Registers := 7     
	               26 Bit    Registers := 10    
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 23    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 125   
	               12 Bit    Registers := 14    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 38    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 36    
	                5 Bit    Registers := 46    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 177   
	                2 Bit    Registers := 109   
	                1 Bit    Registers := 380   
+---RAMs : 
	              64K Bit         RAMs := 6     
	              36K Bit         RAMs := 2     
	              10K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 2     
	               1K Bit         RAMs := 6     
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 2     
	              140 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 4     
	               14 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 42    
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    130 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 15    
	   2 Input     88 Bit        Muxes := 6     
	   2 Input     87 Bit        Muxes := 5     
	   2 Input     65 Bit        Muxes := 79    
	   2 Input     64 Bit        Muxes := 192   
	   2 Input     62 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 7     
	   2 Input     48 Bit        Muxes := 1     
	  47 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 14    
	   2 Input     43 Bit        Muxes := 10    
	   2 Input     42 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 26    
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 9     
	   2 Input     26 Bit        Muxes := 38    
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 6     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 27    
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 73    
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 17    
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 11    
	  13 Input      8 Bit        Muxes := 1     
	 108 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 57    
	  50 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      6 Bit        Muxes := 70    
	  63 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 38    
	  16 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 113   
	  10 Input      4 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 280   
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 546   
	   4 Input      2 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 868   
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register ram_reg[0] [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:36988]
Hierarchical RTL Component report 
Module rocketchip_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 4     
Module BTB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               62 Bit    Registers := 3     
	               43 Bit    Registers := 3     
	               30 Bit    Registers := 6     
	               13 Bit    Registers := 124   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 125   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 3     
	   2 Input     43 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 62    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 71    
Module ICache_tag_array 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module ICache_T156__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module ICache_T156 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module FlowThroughSerializer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
Module Queue_9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ICache 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module RocketCAM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               37 Bit    Registers := 8     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module TLB 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               37 Bit    Registers := 1     
	               19 Bit    Registers := 8     
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 19    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mulAddSubRecodedFloatN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    162 Bit       Adders := 1     
	   4 Input    106 Bit       Adders := 1     
	   2 Input     55 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input    108 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 6     
	   2 Input     87 Bit        Muxes := 5     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	 108 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module FPUFMAPipe_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               65 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module IntToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module recodedFloatNCompare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FPToInt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               65 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     52 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module mulAddSubRecodedFloatN_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     75 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     50 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 17    
+---Muxes : 
	   2 Input     43 Bit        Muxes := 5     
	   2 Input     42 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	  50 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module FPUFMAPipe_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPUDecoder 
Detailed RTL Component Info : 
Module FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               65 Bit    Registers := 32    
	               64 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 69    
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 67    
Module Control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               64 Bit    Registers := 3     
	               43 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	  63 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module ManagementMachine 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module TransmitMachine 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveMachine 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 18    
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 9     
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 36    
	  47 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module Datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     45 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               64 Bit    Registers := 4     
	               62 Bit    Registers := 2     
	               44 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 20    
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module Core 
Detailed RTL Component Info : 
Module RRArbiter_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RRArbiter_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module UncachedTileLinkIOArbiterThatAppendsArbiterId 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WritebackUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              512 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ProbeUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
Module Arbiter_6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Arbiter_8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Arbiter_10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Queue_12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Queue_9__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MSHR_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               44 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 13    
Module Queue_12__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Queue_9__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MSHR_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               44 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 13    
Module MSHRFile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RocketCAM__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               37 Bit    Registers := 8     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module TLB__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               37 Bit    Registers := 1     
	               19 Bit    Registers := 8     
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 19    
Module MetadataArray_tag_arr 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module MetadataArray 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module Arbiter_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module Arbiter_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DataArray_T6__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module DataArray_T6__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module DataArray_T6__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module DataArray_T6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module DataArray 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module Arbiter_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Arbiter_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module Arbiter_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FlowThroughSerializer_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
Module Arbiter_5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HellaCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               64 Bit    Registers := 13    
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 22    
Module RRArbiter_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PTW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RocketTile 
Detailed RTL Component Info : 
Module Queue_8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1055 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module HTIF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 82    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
Module LockingRRArbiter_0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module LockingRRArbiter_0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module LockingRRArbiter_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module BasicCrossbar_0 
Detailed RTL Component Info : 
Module LockingRRArbiter_1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2     
Module LockingRRArbiter_1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2     
Module LockingRRArbiter_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2     
Module BasicCrossbar_1 
Detailed RTL Component Info : 
Module LockingRRArbiter_2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2     
Module LockingRRArbiter_2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2     
Module LockingRRArbiter_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2     
Module BasicCrossbar_2 
Detailed RTL Component Info : 
Module LockingRRArbiter_3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module LockingRRArbiter_3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module LockingRRArbiter_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module BasicCrossbar_3 
Detailed RTL Component Info : 
Module LockingRRArbiter_4__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module LockingRRArbiter_4__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module LockingRRArbiter_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module BasicCrossbar_4 
Detailed RTL Component Info : 
Module RocketChipCrossbarNetwork 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 15    
Module VoluntaryReleaseTracker 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module AcquireTracker_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module AcquireTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module AcquireTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module AcquireTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module AcquireTracker_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module AcquireTracker_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module AcquireTracker_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module Arbiter_11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 14    
Module Arbiter_12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 7     
Module Arbiter_13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 14    
Module RRArbiter_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 42    
	   2 Input      2 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 14    
Module RRArbiter_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 28    
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 14    
Module UncachedTileLinkIOArbiterThatPassesId 
Detailed RTL Component Info : 
Module L2CoherenceAgent 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module MemIOUncachedTileLinkIOConverter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              512 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module HellaFlowQueue_ram 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module HellaFlowQueue 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              133 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module HellaQueue 
Detailed RTL Component Info : 
Module MemPipeIOMemIOConverter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module MemPipeIOUncachedTileLinkIOConverter 
Detailed RTL Component Info : 
Module OuterMemorySystem 
Detailed RTL Component Info : 
Module Queue_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Queue_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Queue_5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               14 Bit         RAMs := 1     
Module Queue_6__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              524 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Queue_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Queue_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               14 Bit         RAMs := 1     
Module Queue_6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              524 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Uncore 
Detailed RTL Component Info : 
Module Queue_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              140 Bit         RAMs := 1     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Queue_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_axi_protocol_converter 
Detailed RTL Component Info : 
Module system_auto_pc_0 
Detailed RTL Component Info : 
Module s00_couplers_imp_1FHMR11 
Detailed RTL Component Info : 
Module system_axi_interconnect_0_0 
Detailed RTL Component Info : 
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module dmem 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module fifo_generator_top 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_v12_0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized0 
Detailed RTL Component Info : 
Module output_blk__parameterized0 
Detailed RTL Component Info : 
Module dmem__parameterized0 
Detailed RTL Component Info : 
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__2 
Detailed RTL Component Info : 
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__2 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module axi_protocol_converter_v2_1_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module reset_blk_ramfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized1 
Detailed RTL Component Info : 
Module output_blk__parameterized1 
Detailed RTL Component Info : 
Module dmem__parameterized1 
Detailed RTL Component Info : 
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__1 
Detailed RTL Component Info : 
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__1 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__parameterized1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__parameterized1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_r_axi3_conv 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi3_conv 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 
Detailed RTL Component Info : 
Module system_auto_pc_1 
Detailed RTL Component Info : 
Module s00_couplers_imp_A5QIOZ 
Detailed RTL Component Info : 
Module system_axi_interconnect_1_0 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module system_proc_sys_reset_0_0 
Detailed RTL Component Info : 
Module processing_system7_v5_4_processing_system7 
Detailed RTL Component Info : 
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 
Module fifo_32x32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_32x32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module tri_mode_ethernet_mac_0_support 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_reset_sync__1 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_reset_sync 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_sync_block__3 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_sync_block__4 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_sync_block__5 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_sync_block__6 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_sync_block 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module tri_mode_ethernet_mac_0_tx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  10 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 34    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module tri_mode_ethernet_mac_0_sync_block__1 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_sync_block__2 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_bram_tdp__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module tri_mode_ethernet_mac_0_rx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo 
Detailed RTL Component Info : 
Module tri_mode_ethernet_mac_0_fifo_block 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1597.809 ; gain = 965.188
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP T235, operation Mode is: A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: Generating DSP T235, operation Mode is: PCIN+A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: Generating DSP T235, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: Generating DSP T235, operation Mode is: A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: Generating DSP T235, operation Mode is: PCIN+A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: Generating DSP T235, operation Mode is: PCIN+A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: Generating DSP T235, operation Mode is: A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: Generating DSP T235, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: Generating DSP T235, operation Mode is: PCIN+A*B.
DSP Report: operator T235 is absorbed into DSP T235.
DSP Report: operator T235 is absorbed into DSP T235.
WARNING: [Synth 8-3936] Found unconnected internal register 'R29_reg' and it is trimmed from '5' to '3' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:32010]
WARNING: [Synth 8-3936] Found unconnected internal register 'R42_reg' and it is trimmed from '5' to '3' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:31183]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_cmd_reg' and it is trimmed from '5' to '4' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:29967]
DSP Report: Generating DSP T146, operation Mode is: A*B.
DSP Report: operator T146 is absorbed into DSP T146.
DSP Report: operator T146 is absorbed into DSP T146.
DSP Report: Generating DSP T146, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator T146 is absorbed into DSP T146.
DSP Report: operator T146 is absorbed into DSP T146.
DSP Report: Generating DSP T136, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP T136.
DSP Report: register A is absorbed into DSP T136.
DSP Report: operator T136 is absorbed into DSP T136.
DSP Report: operator T136 is absorbed into DSP T136.
DSP Report: Generating DSP T136, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP T136.
DSP Report: register A is absorbed into DSP T136.
DSP Report: operator T136 is absorbed into DSP T136.
DSP Report: operator T136 is absorbed into DSP T136.
DSP Report: Generating DSP T136, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP T136.
DSP Report: register A is absorbed into DSP T136.
DSP Report: operator T136 is absorbed into DSP T136.
DSP Report: operator T136 is absorbed into DSP T136.
DSP Report: Generating DSP T136, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP T136.
DSP Report: register A is absorbed into DSP T136.
DSP Report: operator T136 is absorbed into DSP T136.
DSP Report: operator T136 is absorbed into DSP T136.
WARNING: [Synth 8-3936] Found unconnected internal register 'req_addr_reg' and it is trimmed from '44' to '32' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:7587]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_addr_reg' and it is trimmed from '44' to '32' bits. [/scratch/skarandikar/fpga-zynq/zc706/src/verilog/Top.DefaultFPGAConfig.v:8274]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1597.809 ; gain = 965.188
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1597.809 ; gain = 965.188
INFO: [Synth 8-3969] The signal tag_array/ram_reg_0 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal tag_array/ram_reg_1 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal sdq_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3969] The signal tag_arr/ram_reg_0 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal tag_arr/ram_reg_1 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal tag_arr/ram_reg_2 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal tag_arr/ram_reg_3 was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
INFO: [Synth 8-3969] The signal uncore/outmemsys/conv/b/resp_dataq/fq/ram/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+---------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------+
|Module Name                      | RTL Object                                          | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                           | 
+---------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------+
|ICache_tag_array                 | ram_reg                                             | 128 X 38(READ_FIRST)   | W |   | 128 X 38(WRITE_FIRST)  |   | R | Port A and B | 2      | 0      | ICache_tag_array/extram__2                  | 
|ICache_T156                      | ram_reg                                             | 512 X 128(READ_FIRST)  | W |   | 512 X 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | ICache_T156/extram__3                       | 
|MetadataArray_tag_arr            | ram_reg                                             | 128 X 84(READ_FIRST)   | W |   | 128 X 84(WRITE_FIRST)  |   | R | Port A and B | 4      | 0      | MetadataArray_tag_arr/extram__6             | 
|DataArray_T6                     | ram_reg                                             | 512 X 128(READ_FIRST)  | W |   | 512 X 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | DataArray_T6/extram__7                      | 
|HellaFlowQueue_ram               | ram_reg                                             | 64 X 133(READ_FIRST)   | W |   | 64 X 133(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | HellaFlowQueue_ram/extram__11               | 
|tri_mode_ethernet_mac_0_bram_tdp | mem_reg                                             | 4 K X 9                | W |   | 4 K X 9(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | tri_mode_ethernet_mac_0_bram_tdp/extram__21 | 
|ICache                           | tag_array/ram_reg                                   | 128 X 38(READ_FIRST)   | W |   | 128 X 38(WRITE_FIRST)  |   | R | Port A and B | 2      | 0      | Frontend/ICache/extram__36                  | 
|ICache                           | T156/ram_reg                                        | 512 X 128(READ_FIRST)  | W |   | 512 X 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | Frontend/ICache/extram__38                  | 
|ICache                           | T173/ram_reg                                        | 512 X 128(READ_FIRST)  | W |   | 512 X 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | Frontend/ICache/extram__40                  | 
|MSHRFile                         | sdq_reg                                             | 32 X 64(READ_FIRST)    | W |   | 32 X 64(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | HellaCache/MSHRFile/extram__45              | 
|MetadataArray                    | tag_arr/ram_reg                                     | 128 X 84(READ_FIRST)   | W |   | 128 X 84(WRITE_FIRST)  |   | R | Port A and B | 4      | 0      | HellaCache/MetadataArray/extram__47         | 
|DataArray                        | T6/ram_reg                                          | 512 X 128(READ_FIRST)  | W |   | 512 X 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | HellaCache/DataArray/extram__49             | 
|DataArray                        | T33/ram_reg                                         | 512 X 128(READ_FIRST)  | W |   | 512 X 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | HellaCache/DataArray/extram__51             | 
|DataArray                        | T64/ram_reg                                         | 512 X 128(READ_FIRST)  | W |   | 512 X 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | HellaCache/DataArray/extram__53             | 
|DataArray                        | T91/ram_reg                                         | 512 X 128(READ_FIRST)  | W |   | 512 X 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | HellaCache/DataArray/extram__55             | 
|Top__GC0                         | uncore/outmemsys/conv/b/resp_dataq/fq/ram/ram_reg   | 64 X 133(READ_FIRST)   | W |   | 64 X 133(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | extram__59                                  | 
|rocketchip_wrapper__GC0          | temac0/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K X 9                | W |   | 4 K X 9(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | extram__77                                  | 
|rocketchip_wrapper__GC0          | temac0/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K X 9                | W |   | 4 K X 9(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | extram__79                                  | 
+---------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+------------------------+------------------------------------------------------------------------+--------------------+----------------------+-----------------+----------------------------------------------------------------------------------+
|Module Name             | RTL Object                                                             | Inference Criteria | Size (depth X width) | Primitives      | Hierarchical Name                                                                | 
+------------------------+------------------------------------------------------------------------+--------------------+----------------------+-----------------+----------------------------------------------------------------------------------+
|BTB                     | T21_reg                                                                | Implied            | 128 X 2              | RAM128X1D x 2   | Frontend/BTB/ram__28                                                             | 
|Datapath                | T18_reg                                                                | Implied            | 32 X 64              | RAM32M x 22     | Datapath/ram__29                                                                 | 
|MSHRFile                | MSHR_0/rpq/ram_reg                                                     | Implied            | 16 X 67              | RAM32M x 12     | HellaCache/MSHRFile/ram__30                                                      | 
|MSHRFile                | MSHR_1/rpq/ram_reg                                                     | Implied            | 16 X 67              | RAM32M x 12     | HellaCache/MSHRFile/ram__31                                                      | 
|Top__GC0                | uncore/outmemsys/conv/a/mem_cmd_q/ram_reg                              | Implied            | 2 X 32               | RAM32M x 6      | ram__32                                                                          | 
|Top__GC0                | uncore/outmemsys/conv/a/mem_data_q/ram_reg                             | Implied            | 2 X 128              | RAM32M x 22     | ram__33                                                                          | 
|Top__GC0                | uncore/outmemsys/conv/Queue_14/ram_reg                                 | Implied            | 2 X 32               | RAM32M x 6      | ram__34                                                                          | 
|Top__GC0                | uncore/outmemsys/conv/Queue_15/ram_reg                                 | Implied            | 4 X 128              | RAM32M x 22     | ram__35                                                                          | 
|Top__GC0                | uncore/Queue_4/ram_reg                                                 | Implied            | 2 X 1059             | RAM32M x 177    | ram__36                                                                          | 
|Top__GC0                | uncore/Queue_5/ram_reg                                                 | Implied            | 2 X 547              | RAM32M x 92     | ram__37                                                                          | 
|Top__GC0                | uncore/Queue_6/ram_reg                                                 | Implied            | 2 X 7                | RAM32M x 2      | ram__38                                                                          | 
|Top__GC0                | uncore/Queue_8/ram_reg                                                 | Implied            | 2 X 32               | RAM32M x 6      | ram__39                                                                          | 
|Top__GC0                | uncore/Queue_9/ram_reg                                                 | Implied            | 2 X 1059             | RAM32M x 177    | ram__40                                                                          | 
|Top__GC0                | uncore/Queue_10/ram_reg                                                | Implied            | 2 X 547              | RAM32M x 92     | ram__41                                                                          | 
|Top__GC0                | uncore/Queue_11/ram_reg                                                | Implied            | 2 X 7                | RAM32M x 2      | ram__42                                                                          | 
|Top__GC0                | uncore/Queue_13/ram_reg                                                | Implied            | 2 X 32               | RAM32M x 6      | ram__43                                                                          | 
|Top__GC0                | Queue_0/ram_reg                                                        | Implied            | 2 X 70               | RAM32M x 12     | ram__44                                                                          | 
|Top__GC0                | Queue_1/ram_reg                                                        | Implied            | 2 X 64               | RAM32M x 11     | ram__45                                                                          | 
|Top__GC0                | Queue_2/ram_reg                                                        | Implied            | 2 X 1                | RAM16X1D x 1    | ram__46                                                                          | 
|Top__GC0                | Queue_3/ram_reg                                                        | Implied            | 2 X 1                | RAM16X1D x 1    | ram__47                                                                          | 
|fifo_generator_v12_0    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 10              | RAM32M x 2      | system/system_axi_interconnect_1_0/system_auto_pc_1/fifo_generator_v12_0/ram__49 | 
|fifo_generator_v12_0    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 5               | RAM32M x 1      | system/system_axi_interconnect_1_0/system_auto_pc_1/fifo_generator_v12_0/ram__51 | 
|fifo_generator_v12_0    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 32 X 1               | RAM32X1D x 1    | system/system_axi_interconnect_1_0/system_auto_pc_1/fifo_generator_v12_0/ram__53 | 
|rocketchip_wrapper__GC0 | host_in_fifo/data_reg                                                  | Implied            | 32 X 32              | RAM32M x 6      | ram__54                                                                          | 
|rocketchip_wrapper__GC0 | host_out_fifo/data_reg                                                 | Implied            | 32 X 32              | RAM32M x 6      | ram__55                                                                          | 
+------------------------+------------------------------------------------------------------------+--------------------+----------------------+-----------------+----------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+-------------------------+------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name              | OP MODE          | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+-------------------------+------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|mulAddSubRecodedFloatN_1 | A*B              | No           | 20 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_1 | PCIN+A*B         | No           | 20 (N)           | 18 (N) | 48 (Y) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_1 | (PCIN>>17)+A*B   | No           | 20 (N)           | 18 (N) | 38 (Y) | 25 (N) | 38 (N) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_1 | A*B              | No           | 20 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_1 | PCIN+A*B         | No           | 18 (N)           | 18 (N) | 48 (Y) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_1 | PCIN+A*B         | No           | 20 (N)           | 18 (N) | 48 (Y) | 25 (N) | 48 (N) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_1 | A*B              | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_1 | (PCIN>>17)+A*B   | No           | 18 (N)           | 18 (N) | 48 (Y) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_1 | PCIN+A*B         | No           | 18 (N)           | 18 (N) | 48 (Y) | 25 (N) | 48 (N) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_0 | A*B              | No           | 25 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
|mulAddSubRecodedFloatN_0 | (PCIN>>17)+A*B   | No           | 25 (N)           | 8 (N)  | 31 (Y) | 25 (N) | 31 (N) | 0    | 0    | 1    | 1    | 0    | 
|MulDiv                   | A2*B2            | No           | 18 (N)           | 9 (N)  | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 0    | 
|MulDiv                   | (PCIN>>17)+A2*B2 | No           | 14 (Y)           | 9 (N)  | 22 (Y) | 25 (N) | 22 (N) | 1    | 1    | 1    | 1    | 0    | 
|MulDiv                   | A2*B2            | No           | 18 (N)           | 9 (N)  | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 0    | 
|MulDiv                   | (PCIN>>17)+A2*B2 | No           | 18 (N)           | 9 (N)  | 48 (Y) | 25 (N) | 48 (N) | 1    | 1    | 1    | 1    | 0    | 
+-------------------------+------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (handled_reg) is unused and will be removed from module ManagementMachine.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/\ctrl/ex_reg_cause_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/\ex_reg_sel_alu2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R358_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R344_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R330_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R316_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R302_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R288_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R274_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R260_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R246_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R232_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R218_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R204_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R190_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R176_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R162_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R148_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R358_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R344_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R330_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R316_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R302_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R288_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R274_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R260_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R246_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R232_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R218_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R204_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R190_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R176_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R162_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R148_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R358_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R344_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R330_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R316_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R302_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R288_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R274_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R260_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R246_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R232_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R218_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R204_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R190_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R176_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R162_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R148_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R358_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R344_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R330_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R316_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R302_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R288_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R274_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R260_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R246_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R232_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R218_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R204_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R190_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R176_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R162_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R148_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R358_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R344_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R330_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R316_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R302_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R288_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R274_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R260_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R246_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R232_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R218_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R204_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R190_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R176_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R162_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R148_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R358_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R344_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R330_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R316_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R302_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R288_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R274_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R260_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R246_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R232_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R218_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R204_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R190_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R176_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R162_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R148_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R358_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_7/dpath/pcr/i_36/\R344_reg[54] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[12] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[11] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[10] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[9] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[8] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[7] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[6] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[5] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[4] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[3] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[2] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[1] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_ptbr_reg[0] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[62] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[61] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[60] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[59] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[58] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[57] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[56] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[55] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[54] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[53] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[52] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[51] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[50] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[49] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[48] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[47] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[46] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[45] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[44] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[43] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[42] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[41] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[40] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[39] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[38] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[37] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[36] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[35] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[34] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[33] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[32] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[31] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[30] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[29] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[28] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[27] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[26] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[25] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[24] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[23] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[22] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[21] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[20] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[19] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[18] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[17] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[16] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[15] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[14] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[13] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[12] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[11] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[10] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[9] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[8] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[7] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[6] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[5] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_cause_reg[4] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_status_u64_reg) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_status_er_reg) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_status_zero_reg[6] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_status_zero_reg[5] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_status_zero_reg[4] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_status_zero_reg[3] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_status_zero_reg[2] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_status_zero_reg[1] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\reg_status_zero_reg[0] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R353_reg[5] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R353_reg[4] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R353_reg[3] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R353_reg[2] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R353_reg[1] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R353_reg[0] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R339_reg[5] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R339_reg[4] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R339_reg[3] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R339_reg[2] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R339_reg[1] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R339_reg[0] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R325_reg[5] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R325_reg[4] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R325_reg[3] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R325_reg[2] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R325_reg[1] ) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (\R325_reg[0] ) is unused and will be removed from module CSRFile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:32 ; elapsed = 00:04:40 . Memory (MB): peak = 2190.777 ; gain = 1558.156
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:04:32 ; elapsed = 00:04:40 . Memory (MB): peak = 2190.777 ; gain = 1558.156
Finished Parallel Section  : Time (s): cpu = 00:04:32 ; elapsed = 00:04:40 . Memory (MB): peak = 2190.777 ; gain = 1558.156
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:44 ; elapsed = 00:04:52 . Memory (MB): peak = 2475.121 ; gain = 1842.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:56 ; elapsed = 00:06:05 . Memory (MB): peak = 2607.270 ; gain = 1974.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \temac0/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:48 ; elapsed = 00:06:57 . Memory (MB): peak = 2757.840 ; gain = 2125.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:52 ; elapsed = 00:07:01 . Memory (MB): peak = 2757.840 ; gain = 2125.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:52 ; elapsed = 00:07:01 . Memory (MB): peak = 2757.840 ; gain = 2125.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:57 ; elapsed = 00:07:07 . Memory (MB): peak = 2757.840 ; gain = 2125.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rocketchip_wrapper | temac0/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|rocketchip_wrapper | temac0/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7]       | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|rocketchip_wrapper | top/RocketTile/icache/icache/R47_reg[5]                   | 11     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|rocketchip_wrapper | top/RocketTile/dcache/R505_reg[5]                         | 11     | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |gig_ethernet_pcs_pma_0  |         1|
|2     |tri_mode_ethernet_mac_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |gig_ethernet_pcs_pma_0  |     1|
|2     |tri_mode_ethernet_mac_0 |     1|
|3     |BIBUF                   |   130|
|4     |BUFG                    |     3|
|5     |CARRY4                  |   700|
|6     |DSP48E1                 |    11|
|7     |DSP48E1_1               |     4|
|8     |GND                     |     1|
|9     |LUT1                    |   444|
|10    |LUT2                    |  2047|
|11    |LUT3                    |  4821|
|12    |LUT4                    |  3300|
|13    |LUT5                    |  5577|
|14    |LUT6                    | 14591|
|15    |MMCME2_BASE             |     1|
|16    |MUXCY_L                 |   246|
|17    |MUXF7                   |  1238|
|18    |MUXF8                   |    23|
|19    |PS7                     |     1|
|20    |RAM128X1D               |     2|
|21    |RAM16X1D                |     1|
|22    |RAM32M                  |   323|
|23    |RAM32X1D                |     1|
|24    |RAMB18E1                |     6|
|25    |RAMB36E1                |    11|
|26    |RAMB36E1_1              |     1|
|27    |RAMB36E1_2              |     4|
|28    |RAMB36E1_3              |     1|
|29    |SRL16                   |     1|
|30    |SRL16E                  |    18|
|31    |VCC                     |     1|
|32    |XORCY                   |   256|
|33    |FDCE                    |    66|
|34    |FDPE                    |    43|
|35    |FDRE                    | 17009|
|36    |FDSE                    |   203|
|37    |IBUF                    |     1|
|38    |IBUFDS                  |     1|
|39    |OBUF                    |     3|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                               |Module                                                             |Cells |
+------+-------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                    |                                                                   | 51267|
|2     |  system_i                                             |system                                                             |  1261|
|3     |    axi_interconnect_0                                 |system_axi_interconnect_0_0                                        |     0|
|4     |      s00_couplers                                     |s00_couplers_imp_1FHMR11                                           |     0|
|5     |        auto_pc                                        |system_auto_pc_0                                                   |     0|
|6     |    axi_interconnect_1                                 |system_axi_interconnect_1_0                                        |   974|
|7     |      s00_couplers                                     |s00_couplers_imp_A5QIOZ                                            |   974|
|8     |        auto_pc                                        |system_auto_pc_1                                                   |   974|
|9     |          inst                                         |axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 |   974|
|10    |            \gen_axi4_axi3.axi3_conv_inst              |axi_protocol_converter_v2_1_axi3_conv                              |   974|
|11    |              \USE_READ.USE_SPLIT_R.read_addr_inst     |axi_protocol_converter_v2_1_a_axi3_conv__parameterized0            |   403|
|12    |                \USE_R_CHANNEL.cmd_queue               |axi_data_fifo_v2_1_axic_fifo__parameterized1                       |    98|
|13    |                  inst                                 |axi_data_fifo_v2_1_fifo_gen__parameterized1                        |    98|
|14    |                    fifo_gen_inst                      |fifo_generator_v12_0__parameterized1                               |    69|
|15    |                      inst_fifo_gen                    |fifo_generator_v12_0_synth__parameterized1                         |    69|
|16    |                        \gconvfifo.rf                  |fifo_generator_top__parameterized1                                 |    69|
|17    |                          \grf.rf                      |fifo_generator_ramfifo__parameterized1                             |    69|
|18    |                            \gntv_or_sync_fifo.gl0.rd  |rd_logic_32                                                        |    26|
|19    |                              \gr1.rfwft               |rd_fwft_37                                                         |     9|
|20    |                              \grss.rsts               |rd_status_flags_ss_38                                              |     1|
|21    |                              rpntr                    |rd_bin_cntr_39                                                     |    16|
|22    |                            \gntv_or_sync_fifo.gl0.wr  |wr_logic_33                                                        |    27|
|23    |                              \gwss.wsts               |wr_status_flags_ss_35                                              |     3|
|24    |                              wpntr                    |wr_bin_cntr_36                                                     |    24|
|25    |                            \gntv_or_sync_fifo.mem     |memory__parameterized1                                             |     4|
|26    |                              \gdm.dm                  |dmem__parameterized1                                               |     3|
|27    |                            rstblk                     |reset_blk_ramfifo_34                                               |    12|
|28    |              \USE_WRITE.USE_SPLIT_W.write_resp_inst   |axi_protocol_converter_v2_1_b_downsizer                            |    23|
|29    |              \USE_WRITE.write_addr_inst               |axi_protocol_converter_v2_1_a_axi3_conv                            |   522|
|30    |                \USE_BURSTS.cmd_queue                  |axi_data_fifo_v2_1_axic_fifo                                       |   113|
|31    |                  inst                                 |axi_data_fifo_v2_1_fifo_gen                                        |   113|
|32    |                    fifo_gen_inst                      |fifo_generator_v12_0                                               |    88|
|33    |                      inst_fifo_gen                    |fifo_generator_v12_0_synth                                         |    88|
|34    |                        \gconvfifo.rf                  |fifo_generator_top                                                 |    88|
|35    |                          \grf.rf                      |fifo_generator_ramfifo                                             |    88|
|36    |                            \gntv_or_sync_fifo.gl0.rd  |rd_logic_24                                                        |    27|
|37    |                              \gr1.rfwft               |rd_fwft_29                                                         |    10|
|38    |                              \grss.rsts               |rd_status_flags_ss_30                                              |     1|
|39    |                              rpntr                    |rd_bin_cntr_31                                                     |    16|
|40    |                            \gntv_or_sync_fifo.gl0.wr  |wr_logic_25                                                        |    27|
|41    |                              \gwss.wsts               |wr_status_flags_ss_27                                              |     3|
|42    |                              wpntr                    |wr_bin_cntr_28                                                     |    24|
|43    |                            \gntv_or_sync_fifo.mem     |memory                                                             |    22|
|44    |                              \gdm.dm                  |dmem                                                               |    12|
|45    |                            rstblk                     |reset_blk_ramfifo_26                                               |    12|
|46    |                \USE_B_CHANNEL.cmd_b_queue             |axi_data_fifo_v2_1_axic_fifo__parameterized0                       |    95|
|47    |                  inst                                 |axi_data_fifo_v2_1_fifo_gen__parameterized0                        |    95|
|48    |                    fifo_gen_inst                      |fifo_generator_v12_0__parameterized0                               |    77|
|49    |                      inst_fifo_gen                    |fifo_generator_v12_0_synth__parameterized0                         |    77|
|50    |                        \gconvfifo.rf                  |fifo_generator_top__parameterized0                                 |    77|
|51    |                          \grf.rf                      |fifo_generator_ramfifo__parameterized0                             |    77|
|52    |                            \gntv_or_sync_fifo.gl0.rd  |rd_logic                                                           |    27|
|53    |                              \gr1.rfwft               |rd_fwft                                                            |    10|
|54    |                              \grss.rsts               |rd_status_flags_ss                                                 |     1|
|55    |                              rpntr                    |rd_bin_cntr                                                        |    16|
|56    |                            \gntv_or_sync_fifo.gl0.wr  |wr_logic                                                           |    27|
|57    |                              \gwss.wsts               |wr_status_flags_ss                                                 |     3|
|58    |                              wpntr                    |wr_bin_cntr                                                        |    24|
|59    |                            \gntv_or_sync_fifo.mem     |memory__parameterized0                                             |    11|
|60    |                              \gdm.dm                  |dmem__parameterized0                                               |     6|
|61    |                            rstblk                     |reset_blk_ramfifo                                                  |    12|
|62    |              \USE_WRITE.write_data_inst               |axi_protocol_converter_v2_1_w_axi3_conv                            |    26|
|63    |    proc_sys_reset_0                                   |system_proc_sys_reset_0_0                                          |    64|
|64    |      U0                                               |proc_sys_reset__parameterized0                                     |    64|
|65    |        EXT_LPF                                        |lpf                                                                |    19|
|66    |        SEQ                                            |sequence                                                           |    40|
|67    |          SEQ_COUNTER                                  |upcnt_n                                                            |    14|
|68    |    processing_system7_0                               |system_processing_system7_0_0                                      |   221|
|69    |      inst                                             |processing_system7_v5_4_processing_system7                         |   221|
|70    |  host_in_fifo                                         |fifo_32x32                                                         |   238|
|71    |  host_out_fifo                                        |fifo_32x32_0                                                       |    94|
|72    |  temac0                                               |tri_mode_ethernet_mac_0_fifo_block                                 |   844|
|73    |    rx_mac_reset_gen                                   |tri_mode_ethernet_mac_0_reset_sync                                 |     6|
|74    |    trimac_sup_block                                   |tri_mode_ethernet_mac_0_support                                    |   136|
|75    |    tx_mac_reset_gen                                   |tri_mode_ethernet_mac_0_reset_sync_16                              |     5|
|76    |    user_side_FIFO                                     |tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo                        |   697|
|77    |      rx_fifo_i                                        |tri_mode_ethernet_mac_0_rx_client_fifo                             |   294|
|78    |        resync_wr_store_frame_tog                      |tri_mode_ethernet_mac_0_sync_block_21                              |     6|
|79    |        rx_ramgen_i                                    |tri_mode_ethernet_mac_0_bram_tdp_22                                |     7|
|80    |        sync_rd_addr_tog                               |tri_mode_ethernet_mac_0_sync_block_23                              |     6|
|81    |      tx_fifo_i                                        |tri_mode_ethernet_mac_0_tx_client_fifo                             |   403|
|82    |        resync_fif_valid_tog                           |tri_mode_ethernet_mac_0_sync_block                                 |     6|
|83    |        resync_rd_tran_frame_tog                       |tri_mode_ethernet_mac_0_sync_block_17                              |     6|
|84    |        resync_rd_txfer_tog                            |tri_mode_ethernet_mac_0_sync_block_18                              |     6|
|85    |        resync_wr_frame_in_fifo                        |tri_mode_ethernet_mac_0_sync_block_19                              |     5|
|86    |        resync_wr_frames_in_fifo                       |tri_mode_ethernet_mac_0_sync_block_20                              |     7|
|87    |        tx_ramgen_i                                    |tri_mode_ethernet_mac_0_bram_tdp                                   |     5|
|88    |  top                                                  |Top                                                                | 48336|
|89    |    Queue_0                                            |Queue_0                                                            |    22|
|90    |    Queue_1                                            |Queue_1                                                            |    25|
|91    |    Queue_2                                            |Queue_2                                                            |    10|
|92    |    Queue_3                                            |Queue_2_1                                                          |     7|
|93    |    RocketTile                                         |RocketTile                                                         | 39664|
|94    |      core                                             |Core                                                               | 23918|
|95    |        FPU                                            |FPU                                                                | 17411|
|96    |          dfma                                         |FPUFMAPipe_1                                                       |  3278|
|97    |          fpiu                                         |FPToInt                                                            |  2933|
|98    |          fpmu                                         |FPToFP                                                             |   576|
|99    |          ifpu                                         |IntToFP                                                            |  4860|
|100   |          sfma                                         |FPUFMAPipe_0                                                       |  1680|
|101   |        ctrl                                           |Control                                                            |   524|
|102   |        dpath                                          |Datapath                                                           |  5967|
|103   |          div                                          |MulDiv                                                             |  2208|
|104   |          pcr                                          |CSRFile                                                            |  2060|
|105   |            temac_manage                               |ManagementMachine                                                  |    16|
|106   |            temac_receive                              |ReceiveMachine                                                     |   831|
|107   |            temac_transmit                             |TransmitMachine                                                    |     4|
|108   |      dcArb                                            |HellaCacheArbiter                                                  |     1|
|109   |      dcache                                           |HellaCache                                                         |  6968|
|110   |        FlowThroughSerializer_0                        |FlowThroughSerializer_0                                            |   800|
|111   |        data                                           |DataArray                                                          |   267|
|112   |          T33                                          |DataArray_T6                                                       |   130|
|113   |          T6                                           |DataArray_T6_13                                                    |     2|
|114   |          T64                                          |DataArray_T6_14                                                    |     2|
|115   |          T91                                          |DataArray_T6_15                                                    |   130|
|116   |        dtlb                                           |TLB_8                                                              |   978|
|117   |          tag_cam                                      |RocketCAM_12                                                       |   675|
|118   |        meta                                           |MetadataArray                                                      |    57|
|119   |          tag_arr                                      |MetadataArray_tag_arr                                              |    39|
|120   |        mshrs                                          |MSHRFile                                                           |   844|
|121   |          MSHR_0                                       |MSHR_0                                                             |   461|
|122   |            ackq                                       |Queue_9_10                                                         |    79|
|123   |            rpq                                        |Queue_12_11                                                        |   157|
|124   |          MSHR_1                                       |MSHR_1                                                             |   346|
|125   |            ackq                                       |Queue_9_9                                                          |    29|
|126   |            rpq                                        |Queue_12                                                           |   125|
|127   |        prober                                         |ProbeUnit                                                          |   103|
|128   |        wb                                             |WritebackUnit                                                      |  1420|
|129   |      icache                                           |Frontend                                                           |  8621|
|130   |        btb                                            |BTB                                                                |  5579|
|131   |        icache                                         |ICache                                                             |  2132|
|132   |          FlowThroughSerializer_1                      |FlowThroughSerializer_1                                            |   842|
|133   |          T156                                         |ICache_T156                                                        |     5|
|134   |          T173                                         |ICache_T156_7                                                      |   438|
|135   |          ack_q                                        |Queue_9                                                            |    15|
|136   |          tag_array                                    |ICache_tag_array                                                   |    42|
|137   |        tlb                                            |TLB                                                                |   764|
|138   |          tag_cam                                      |RocketCAM                                                          |   524|
|139   |      memArb                                           |UncachedTileLinkIOArbiterThatAppendsArbiterId                      |     7|
|140   |        RRArbiter_0                                    |RRArbiter_1                                                        |     2|
|141   |        RRArbiter_1                                    |RRArbiter_2                                                        |     5|
|142   |      ptw                                              |PTW                                                                |   149|
|143   |        arb                                            |RRArbiter_0                                                        |     4|
|144   |    uncore                                             |Uncore                                                             |  8608|
|145   |      Queue_10                                         |Queue_4                                                            |     2|
|146   |      Queue_11                                         |Queue_5                                                            |     8|
|147   |      Queue_12                                         |Queue_6                                                            |   519|
|148   |      Queue_13                                         |Queue_7                                                            |     2|
|149   |      Queue_4                                          |Queue_3                                                            |   510|
|150   |      Queue_5                                          |Queue_4_2                                                          |  1144|
|151   |      Queue_6                                          |Queue_5_3                                                          |    23|
|152   |      Queue_7                                          |Queue_6_4                                                          |   529|
|153   |      Queue_8                                          |Queue_7_5                                                          |    14|
|154   |      Queue_9                                          |Queue_3_6                                                          |   103|
|155   |      htif                                             |HTIF                                                               |  1684|
|156   |        acq_q                                          |Queue_8                                                            |    42|
|157   |      outmemsys                                        |OuterMemorySystem                                                  |  4066|
|158   |        L2CoherenceAgent                               |L2CoherenceAgent                                                   |  2064|
|159   |          AcquireTracker_0                             |AcquireTracker_0                                                   |    87|
|160   |          AcquireTracker_1                             |AcquireTracker_1                                                   |   167|
|161   |          AcquireTracker_2                             |AcquireTracker_2                                                   |    86|
|162   |          AcquireTracker_3                             |AcquireTracker_3                                                   |    83|
|163   |          AcquireTracker_4                             |AcquireTracker_4                                                   |    91|
|164   |          AcquireTracker_5                             |AcquireTracker_5                                                   |   115|
|165   |          AcquireTracker_6                             |AcquireTracker_6                                                   |    84|
|166   |          VoluntaryReleaseTracker                      |VoluntaryReleaseTracker                                            |    55|
|167   |          outer_arb                                    |UncachedTileLinkIOArbiterThatPassesId                              |   271|
|168   |            RRArbiter_2                                |RRArbiter_3                                                        |   271|
|169   |        conv                                           |MemPipeIOUncachedTileLinkIOConverter                               |  1988|
|170   |          Queue_14                                     |Queue_10                                                           |    25|
|171   |          Queue_15                                     |Queue_11                                                           |   103|
|172   |          a                                            |MemIOUncachedTileLinkIOConverter                                   |  1521|
|173   |            mem_cmd_q                                  |Queue_13                                                           |    13|
|174   |            mem_data_q                                 |Queue_14                                                           |   421|
|175   |          b                                            |MemPipeIOMemIOConverter                                            |   339|
|176   |            resp_dataq                                 |HellaQueue                                                         |   325|
|177   |              Queue_16                                 |Queue_15                                                           |   134|
|178   |              fq                                       |HellaFlowQueue                                                     |   191|
|179   |                ram                                    |HellaFlowQueue_ram                                                 |   149|
|180   |        net                                            |RocketChipCrossbarNetwork                                          |    12|
|181   |          ackNet                                       |BasicCrossbar_4                                                    |     6|
|182   |            LockingRRArbiter_12                        |LockingRRArbiter_4                                                 |     6|
|183   |          acqNet                                       |BasicCrossbar_0                                                    |     6|
|184   |            LockingRRArbiter_0                         |LockingRRArbiter_0                                                 |     6|
+------+-------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:59 ; elapsed = 00:07:08 . Memory (MB): peak = 2757.840 ; gain = 2125.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2929 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:06:59 ; elapsed = 00:07:08 . Memory (MB): peak = 2757.840 ; gain = 2125.219
INFO: [Netlist 29-17] Analyzing 1571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 395 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 66 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 323 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
546 Infos, 477 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:08 ; elapsed = 00:07:15 . Memory (MB): peak = 2758.840 ; gain = 1986.371
# write_checkpoint rocketchip_wrapper.dcp
# report_utilization -file rocketchip_wrapper_utilization_synth.rpt -pb rocketchip_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2758.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 16:04:42 2014...
