#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Nov 20 13:12:32 2015
# Process ID: 14515
# Log file: /home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/vivado.log
# Journal file: /home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Fri Nov 20 13:12:39 2015] Launched synth_1...
Run output will be captured here: /home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/project.runs/synth_1/runme.log
[Fri Nov 20 13:12:39 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log rgb_to_bw.vds -m64 -mode batch -messageDb vivado.pb -notrace -source rgb_to_bw.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source rgb_to_bw.tcl -notrace
Command: synth_design -top rgb_to_bw -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 963.461 ; gain = 158.520 ; free physical = 986 ; free virtual = 13314
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb_to_bw' [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b001 
	Parameter ap_ST_st2_fsm_1 bound to: 3'b010 
	Parameter ap_ST_st3_fsm_2 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv22_556 bound to: 22'b0000000000010101010110 
	Parameter ap_true bound to: 1'b1 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw.v:80]
INFO: [Synth 8-638] synthesizing module 'rgb_to_bw_AXILiteS_s_axi' [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 6 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_AP_RETURN_0 bound to: 6'b010000 
	Parameter ADDR_RED_DATA_0 bound to: 6'b011000 
	Parameter ADDR_RED_CTRL bound to: 6'b011100 
	Parameter ADDR_GREEN_DATA_0 bound to: 6'b100000 
	Parameter ADDR_GREEN_CTRL bound to: 6'b100100 
	Parameter ADDR_BLUE_DATA_0 bound to: 6'b101000 
	Parameter ADDR_BLUE_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw_AXILiteS_s_axi.v:229]
INFO: [Synth 8-256] done synthesizing module 'rgb_to_bw_AXILiteS_s_axi' (1#1) [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1' [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1.v:17]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1_DSP48_0' [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1_DSP48_0' (2#1) [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1' (3#1) [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1.v:17]
INFO: [Synth 8-256] done synthesizing module 'rgb_to_bw' (4#1) [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.742 ; gain = 196.801 ; free physical = 944 ; free virtual = 13274
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.742 ; gain = 196.801 ; free physical = 944 ; free virtual = 13275
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw.xdc]
Finished Parsing XDC File [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1301.078 ; gain = 1.000 ; free physical = 726 ; free virtual = 13100
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1302.078 ; gain = 497.137 ; free physical = 724 ; free virtual = 13099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1302.078 ; gain = 497.137 ; free physical = 731 ; free virtual = 13098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1302.078 ; gain = 497.137 ; free physical = 731 ; free virtual = 13098
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_reg_97_reg' and it is trimmed from '22' to '20' bits. [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw.v:182]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1302.078 ; gain = 497.137 ; free physical = 722 ; free virtual = 13089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb_to_bw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module rgb_to_bw_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1302.078 ; gain = 497.137 ; free physical = 722 ; free virtual = 13089
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_reg_97_reg, operation Mode is: ((D'+A2)*(B:0x556))'.
DSP Report: register green_read_reg_87_reg is absorbed into DSP mul_reg_97_reg.
DSP Report: register tmp1_reg_92_reg is absorbed into DSP mul_reg_97_reg.
DSP Report: register mul_reg_97_reg is absorbed into DSP mul_reg_97_reg.
DSP Report: operator rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1_U1/rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1_DSP48_0_U/p is absorbed into DSP mul_reg_97_reg.
DSP Report: operator rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1_U1/rgb_to_bw_am_addmul_9ns_8ns_12ns_22_1_DSP48_0_U/s is absorbed into DSP mul_reg_97_reg.
WARNING: [Synth 8-3917] design rgb_to_bw has port s_axi_AXILiteS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design rgb_to_bw has port s_axi_AXILiteS_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design rgb_to_bw has port s_axi_AXILiteS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design rgb_to_bw has port s_axi_AXILiteS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design rgb_to_bw has unconnected port s_axi_AXILiteS_WSTRB[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1302.078 ; gain = 497.137 ; free physical = 722 ; free virtual = 13089
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1302.078 ; gain = 497.137 ; free physical = 722 ; free virtual = 13089

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_bw   | ((D'+A2)*(B:0x556))' | No           | 8      | 11     | 48     | 9      | 20     | 1    | 0    | 1    | 1    | 0     | 1    | 0    | 
+------------+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[31] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[30] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[29] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[28] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[27] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[26] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[25] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[24] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[23] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[22] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[21] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[20] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[19] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[18] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[17] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[16] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[15] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[14] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[13] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[12] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[11] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[10] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[9] ) is unused and will be removed from module rgb_to_bw.
WARNING: [Synth 8-3332] Sequential element (\rgb_to_bw_AXILiteS_s_axi_U/rdata_reg[8] ) is unused and will be removed from module rgb_to_bw.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.078 ; gain = 498.137 ; free physical = 704 ; free virtual = 13073
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.078 ; gain = 498.137 ; free physical = 704 ; free virtual = 13073

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.078 ; gain = 498.137 ; free physical = 704 ; free virtual = 13073
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1303.078 ; gain = 498.137 ; free physical = 627 ; free virtual = 13004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1304.078 ; gain = 499.137 ; free physical = 627 ; free virtual = 13004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1323.109 ; gain = 518.168 ; free physical = 610 ; free virtual = 12987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1323.109 ; gain = 518.168 ; free physical = 610 ; free virtual = 12987
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1323.109 ; gain = 518.168 ; free physical = 610 ; free virtual = 12987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1323.109 ; gain = 518.168 ; free physical = 610 ; free virtual = 12987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1323.109 ; gain = 518.168 ; free physical = 610 ; free virtual = 12987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1323.109 ; gain = 518.168 ; free physical = 610 ; free virtual = 12987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     3|
|2     |DSP48E1 |     1|
|3     |LUT1    |     2|
|4     |LUT2    |    16|
|5     |LUT3    |    30|
|6     |LUT4    |     7|
|7     |LUT5    |    16|
|8     |LUT6    |    18|
|9     |MUXF7   |     2|
|10    |FDRE    |    51|
|11    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------+------+
|      |Instance                     |Module                   |Cells |
+------+-----------------------------+-------------------------+------+
|1     |top                          |                         |   147|
|2     |  rgb_to_bw_AXILiteS_s_axi_U |rgb_to_bw_AXILiteS_s_axi |   143|
+------+-----------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1323.109 ; gain = 518.168 ; free physical = 609 ; free virtual = 12986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1323.109 ; gain = 101.312 ; free physical = 609 ; free virtual = 12986
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1323.109 ; gain = 518.168 ; free physical = 609 ; free virtual = 12986
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1324.109 ; gain = 409.652 ; free physical = 607 ; free virtual = 12985
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1356.125 ; gain = 0.000 ; free physical = 605 ; free virtual = 12983
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 13:13:11 2015...
[Fri Nov 20 13:13:16 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:37 . Memory (MB): peak = 916.453 ; gain = 3.000 ; free physical = 1129 ; free virtual = 13508
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw.xdc]
Finished Parsing XDC File [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/rgb_to_bw.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1160.324 ; gain = 0.000 ; free physical = 920 ; free virtual = 13291
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1534.832 ; gain = 374.508 ; free physical = 561 ; free virtual = 12939
[Fri Nov 20 13:13:30 2015] Launched impl_1...
Run output will be captured here: /home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/project.runs/impl_1/runme.log
[Fri Nov 20 13:13:30 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log rgb_to_bw.vdi -applog -m64 -messageDb vivado.pb -mode batch -source rgb_to_bw.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source rgb_to_bw.tcl -notrace
Command: open_checkpoint /home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/project.runs/impl_1/rgb_to_bw.dcp
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-14678-ws8.labo3/dcp/rgb_to_bw.xdc]
Finished Parsing XDC File [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-14678-ws8.labo3/dcp/rgb_to_bw.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1167.805 ; gain = 8.012 ; free physical = 176 ; free virtual = 12555
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13ad7e505

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1540.312 ; gain = 0.000 ; free physical = 137 ; free virtual = 12224

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 13ad7e505

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1540.312 ; gain = 0.000 ; free physical = 137 ; free virtual = 12224

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 18 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: d4035f34

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1540.312 ; gain = 0.000 ; free physical = 138 ; free virtual = 12223

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1540.312 ; gain = 0.000 ; free physical = 138 ; free virtual = 12223
Ending Logic Optimization Task | Checksum: d4035f34

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1540.312 ; gain = 0.000 ; free physical = 138 ; free virtual = 12223
Implement Debug Cores | Checksum: 13ad7e505
Logic Optimization | Checksum: 13ad7e505

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: d4035f34

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1540.312 ; gain = 0.000 ; free physical = 138 ; free virtual = 12223
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1540.312 ; gain = 389.523 ; free physical = 138 ; free virtual = 12223
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/project.runs/impl_1/rgb_to_bw_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 4df8bebe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 141 ; free virtual = 12205

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 141 ; free virtual = 12205
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 141 ; free virtual = 12205

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 141 ; free virtual = 12205

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 139 ; free virtual = 12204

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 139 ; free virtual = 12204

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 139 ; free virtual = 12204
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 27030dbd

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 139 ; free virtual = 12204

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 7df7f323

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 138 ; free virtual = 12205
Phase 2.2.1 Place Init Design | Checksum: 4b860c53

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 137 ; free virtual = 12205
Phase 2.2 Build Placer Netlist Model | Checksum: 4b860c53

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 137 ; free virtual = 12205

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 4b860c53

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 137 ; free virtual = 12205
Phase 2.3 Constrain Clocks/Macros | Checksum: 4b860c53

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 137 ; free virtual = 12205
Phase 2 Placer Initialization | Checksum: 4b860c53

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1589.789 ; gain = 0.000 ; free physical = 137 ; free virtual = 12205

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: debb5bd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12204

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: debb5bd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12204

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1f0b7ce4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12205

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 156420bb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12205

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 156420bb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12205

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 11e0be8a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12205

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 150ad2cb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12205

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1c1edc9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1c1edc9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c1edc9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c1edc9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
Phase 4.6 Small Shape Detail Placement | Checksum: 1c1edc9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1c1edc9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
Phase 4 Detail Placement | Checksum: 1c1edc9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 237e1db49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 237e1db49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.434. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 24cc4f2c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
Phase 5.2.2 Post Placement Optimization | Checksum: 24cc4f2c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
Phase 5.2 Post Commit Optimization | Checksum: 24cc4f2c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 24cc4f2c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 24cc4f2c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 24cc4f2c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
Phase 5.5 Placer Reporting | Checksum: 24cc4f2c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 22098ec6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 22098ec6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
Ending Placer Task | Checksum: 1723f7ba9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.793 ; gain = 23.004 ; free physical = 135 ; free virtual = 12206
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1612.793 ; gain = 0.000 ; free physical = 133 ; free virtual = 12206
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1612.793 ; gain = 0.000 ; free physical = 138 ; free virtual = 12205
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1612.793 ; gain = 0.000 ; free physical = 137 ; free virtual = 12204
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1612.793 ; gain = 0.000 ; free physical = 157 ; free virtual = 12203
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1612.793 ; gain = 0.000 ; free physical = 155 ; free virtual = 12203
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 107dbbc7b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.777 ; gain = 38.984 ; free physical = 123 ; free virtual = 12133

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 107dbbc7b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1652.777 ; gain = 39.984 ; free physical = 122 ; free virtual = 12133

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 107dbbc7b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1666.777 ; gain = 53.984 ; free physical = 115 ; free virtual = 12122
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2d0e23e3d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 135 ; free virtual = 12118
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.343  | TNS=0.000  | WHS=-0.136 | THS=-1.465 |

Phase 2 Router Initialization | Checksum: 2bfc6e99d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 135 ; free virtual = 12118

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20efa35f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16be97eb1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.095  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 193ea1acf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117
Phase 4 Rip-up And Reroute | Checksum: 193ea1acf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a18ac645

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.210  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a18ac645

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a18ac645

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117
Phase 5 Delay and Skew Optimization | Checksum: 1a18ac645

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1584144aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.210  | TNS=0.000  | WHS=0.172  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1584144aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0201295 %
  Global Horizontal Routing Utilization  = 0.0323989 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 168f3d003

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 134 ; free virtual = 12117

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 168f3d003

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 138 ; free virtual = 12117

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c89b7abe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 138 ; free virtual = 12117

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.210  | TNS=0.000  | WHS=0.172  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c89b7abe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 138 ; free virtual = 12117
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 138 ; free virtual = 12117

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.777 ; gain = 56.984 ; free physical = 138 ; free virtual = 12117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1679.781 ; gain = 0.000 ; free physical = 136 ; free virtual = 12116
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/project.runs/impl_1/rgb_to_bw_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 13:14:06 2015...
[Fri Nov 20 13:14:08 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:37 . Memory (MB): peak = 1574.848 ; gain = 7.000 ; free physical = 1001 ; free virtual = 12936
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/.Xil/Vivado-14515-ws8.labo3/dcp/rgb_to_bw.xdc]
Finished Parsing XDC File [/home/rcampos/co-diseno/tp-final/soc/bw_hls_try4/solution1/impl/verilog/.Xil/Vivado-14515-ws8.labo3/dcp/rgb_to_bw.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1652.848 ; gain = 0.000 ; free physical = 916 ; free virtual = 12854
Restored from archive | CPU: 0.030000 secs | Memory: 0.158386 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1652.848 ; gain = 0.000 ; free physical = 916 ; free virtual = 12854
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1681.848 ; gain = 0.000 ; free physical = 889 ; free virtual = 12826


Implementation tool: Xilinx Vivado v.2015.2
Device target:       xc7z010clg400-1
Report date:         Fri Nov 20 13:14:10 ART 2015

#=== Resource usage ===
SLICE:           22
LUT:             68
FF:              52
DSP:              1
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    8.000
CP achieved:    3.790
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 13:14:10 2015...
