Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWares/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot wallacCA_test_behav xil_defaultlib.wallacCA_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csa_default
Compiling module xil_defaultlib.wallac8_8
Compiling module xil_defaultlib.wallacCarryAdder8_8
Compiling module xil_defaultlib.wallaceSignedMul
Compiling module xil_defaultlib.wallacCA_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot wallacCA_test_behav
