
RescueLegoMan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d78  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08005f0c  08005f0c  00015f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f2c  08005f2c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08005f2c  08005f2c  00015f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f34  08005f34  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f34  08005f34  00015f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f38  08005f38  00015f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005f3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  20000010  08005f4c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08005f4c  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000137e8  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002621  00000000  00000000  00033828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  00035e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ff8  00000000  00000000  00036f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170f7  00000000  00000000  00037f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000140c7  00000000  00000000  0004eff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000901c3  00000000  00000000  000630be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f3281  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000476c  00000000  00000000  000f32d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08005ef4 	.word	0x08005ef4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	08005ef4 	.word	0x08005ef4

080001d4 <__aeabi_drsub>:
 80001d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d8:	e002      	b.n	80001e0 <__adddf3>
 80001da:	bf00      	nop

080001dc <__aeabi_dsub>:
 80001dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e0 <__adddf3>:
 80001e0:	b530      	push	{r4, r5, lr}
 80001e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ea:	ea94 0f05 	teq	r4, r5
 80001ee:	bf08      	it	eq
 80001f0:	ea90 0f02 	teqeq	r0, r2
 80001f4:	bf1f      	itttt	ne
 80001f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000202:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000206:	f000 80e2 	beq.w	80003ce <__adddf3+0x1ee>
 800020a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000212:	bfb8      	it	lt
 8000214:	426d      	neglt	r5, r5
 8000216:	dd0c      	ble.n	8000232 <__adddf3+0x52>
 8000218:	442c      	add	r4, r5
 800021a:	ea80 0202 	eor.w	r2, r0, r2
 800021e:	ea81 0303 	eor.w	r3, r1, r3
 8000222:	ea82 0000 	eor.w	r0, r2, r0
 8000226:	ea83 0101 	eor.w	r1, r3, r1
 800022a:	ea80 0202 	eor.w	r2, r0, r2
 800022e:	ea81 0303 	eor.w	r3, r1, r3
 8000232:	2d36      	cmp	r5, #54	; 0x36
 8000234:	bf88      	it	hi
 8000236:	bd30      	pophi	{r4, r5, pc}
 8000238:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800023c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000240:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000244:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000248:	d002      	beq.n	8000250 <__adddf3+0x70>
 800024a:	4240      	negs	r0, r0
 800024c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000250:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000254:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000258:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x84>
 800025e:	4252      	negs	r2, r2
 8000260:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000264:	ea94 0f05 	teq	r4, r5
 8000268:	f000 80a7 	beq.w	80003ba <__adddf3+0x1da>
 800026c:	f1a4 0401 	sub.w	r4, r4, #1
 8000270:	f1d5 0e20 	rsbs	lr, r5, #32
 8000274:	db0d      	blt.n	8000292 <__adddf3+0xb2>
 8000276:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027a:	fa22 f205 	lsr.w	r2, r2, r5
 800027e:	1880      	adds	r0, r0, r2
 8000280:	f141 0100 	adc.w	r1, r1, #0
 8000284:	fa03 f20e 	lsl.w	r2, r3, lr
 8000288:	1880      	adds	r0, r0, r2
 800028a:	fa43 f305 	asr.w	r3, r3, r5
 800028e:	4159      	adcs	r1, r3
 8000290:	e00e      	b.n	80002b0 <__adddf3+0xd0>
 8000292:	f1a5 0520 	sub.w	r5, r5, #32
 8000296:	f10e 0e20 	add.w	lr, lr, #32
 800029a:	2a01      	cmp	r2, #1
 800029c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a0:	bf28      	it	cs
 80002a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	18c0      	adds	r0, r0, r3
 80002ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b4:	d507      	bpl.n	80002c6 <__adddf3+0xe6>
 80002b6:	f04f 0e00 	mov.w	lr, #0
 80002ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80002be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ca:	d31b      	bcc.n	8000304 <__adddf3+0x124>
 80002cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d0:	d30c      	bcc.n	80002ec <__adddf3+0x10c>
 80002d2:	0849      	lsrs	r1, r1, #1
 80002d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002dc:	f104 0401 	add.w	r4, r4, #1
 80002e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e8:	f080 809a 	bcs.w	8000420 <__adddf3+0x240>
 80002ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f0:	bf08      	it	eq
 80002f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f6:	f150 0000 	adcs.w	r0, r0, #0
 80002fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fe:	ea41 0105 	orr.w	r1, r1, r5
 8000302:	bd30      	pop	{r4, r5, pc}
 8000304:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000308:	4140      	adcs	r0, r0
 800030a:	eb41 0101 	adc.w	r1, r1, r1
 800030e:	3c01      	subs	r4, #1
 8000310:	bf28      	it	cs
 8000312:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000316:	d2e9      	bcs.n	80002ec <__adddf3+0x10c>
 8000318:	f091 0f00 	teq	r1, #0
 800031c:	bf04      	itt	eq
 800031e:	4601      	moveq	r1, r0
 8000320:	2000      	moveq	r0, #0
 8000322:	fab1 f381 	clz	r3, r1
 8000326:	bf08      	it	eq
 8000328:	3320      	addeq	r3, #32
 800032a:	f1a3 030b 	sub.w	r3, r3, #11
 800032e:	f1b3 0220 	subs.w	r2, r3, #32
 8000332:	da0c      	bge.n	800034e <__adddf3+0x16e>
 8000334:	320c      	adds	r2, #12
 8000336:	dd08      	ble.n	800034a <__adddf3+0x16a>
 8000338:	f102 0c14 	add.w	ip, r2, #20
 800033c:	f1c2 020c 	rsb	r2, r2, #12
 8000340:	fa01 f00c 	lsl.w	r0, r1, ip
 8000344:	fa21 f102 	lsr.w	r1, r1, r2
 8000348:	e00c      	b.n	8000364 <__adddf3+0x184>
 800034a:	f102 0214 	add.w	r2, r2, #20
 800034e:	bfd8      	it	le
 8000350:	f1c2 0c20 	rsble	ip, r2, #32
 8000354:	fa01 f102 	lsl.w	r1, r1, r2
 8000358:	fa20 fc0c 	lsr.w	ip, r0, ip
 800035c:	bfdc      	itt	le
 800035e:	ea41 010c 	orrle.w	r1, r1, ip
 8000362:	4090      	lslle	r0, r2
 8000364:	1ae4      	subs	r4, r4, r3
 8000366:	bfa2      	ittt	ge
 8000368:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800036c:	4329      	orrge	r1, r5
 800036e:	bd30      	popge	{r4, r5, pc}
 8000370:	ea6f 0404 	mvn.w	r4, r4
 8000374:	3c1f      	subs	r4, #31
 8000376:	da1c      	bge.n	80003b2 <__adddf3+0x1d2>
 8000378:	340c      	adds	r4, #12
 800037a:	dc0e      	bgt.n	800039a <__adddf3+0x1ba>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0220 	rsb	r2, r4, #32
 8000384:	fa20 f004 	lsr.w	r0, r0, r4
 8000388:	fa01 f302 	lsl.w	r3, r1, r2
 800038c:	ea40 0003 	orr.w	r0, r0, r3
 8000390:	fa21 f304 	lsr.w	r3, r1, r4
 8000394:	ea45 0103 	orr.w	r1, r5, r3
 8000398:	bd30      	pop	{r4, r5, pc}
 800039a:	f1c4 040c 	rsb	r4, r4, #12
 800039e:	f1c4 0220 	rsb	r2, r4, #32
 80003a2:	fa20 f002 	lsr.w	r0, r0, r2
 80003a6:	fa01 f304 	lsl.w	r3, r1, r4
 80003aa:	ea40 0003 	orr.w	r0, r0, r3
 80003ae:	4629      	mov	r1, r5
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	fa21 f004 	lsr.w	r0, r1, r4
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	f094 0f00 	teq	r4, #0
 80003be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c2:	bf06      	itte	eq
 80003c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c8:	3401      	addeq	r4, #1
 80003ca:	3d01      	subne	r5, #1
 80003cc:	e74e      	b.n	800026c <__adddf3+0x8c>
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf18      	it	ne
 80003d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d8:	d029      	beq.n	800042e <__adddf3+0x24e>
 80003da:	ea94 0f05 	teq	r4, r5
 80003de:	bf08      	it	eq
 80003e0:	ea90 0f02 	teqeq	r0, r2
 80003e4:	d005      	beq.n	80003f2 <__adddf3+0x212>
 80003e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ea:	bf04      	itt	eq
 80003ec:	4619      	moveq	r1, r3
 80003ee:	4610      	moveq	r0, r2
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	ea91 0f03 	teq	r1, r3
 80003f6:	bf1e      	ittt	ne
 80003f8:	2100      	movne	r1, #0
 80003fa:	2000      	movne	r0, #0
 80003fc:	bd30      	popne	{r4, r5, pc}
 80003fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000402:	d105      	bne.n	8000410 <__adddf3+0x230>
 8000404:	0040      	lsls	r0, r0, #1
 8000406:	4149      	adcs	r1, r1
 8000408:	bf28      	it	cs
 800040a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000414:	bf3c      	itt	cc
 8000416:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041a:	bd30      	popcc	{r4, r5, pc}
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000420:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000424:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000428:	f04f 0000 	mov.w	r0, #0
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000432:	bf1a      	itte	ne
 8000434:	4619      	movne	r1, r3
 8000436:	4610      	movne	r0, r2
 8000438:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800043c:	bf1c      	itt	ne
 800043e:	460b      	movne	r3, r1
 8000440:	4602      	movne	r2, r0
 8000442:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000446:	bf06      	itte	eq
 8000448:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800044c:	ea91 0f03 	teqeq	r1, r3
 8000450:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	bf00      	nop

08000458 <__aeabi_ui2d>:
 8000458:	f090 0f00 	teq	r0, #0
 800045c:	bf04      	itt	eq
 800045e:	2100      	moveq	r1, #0
 8000460:	4770      	bxeq	lr
 8000462:	b530      	push	{r4, r5, lr}
 8000464:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000468:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800046c:	f04f 0500 	mov.w	r5, #0
 8000470:	f04f 0100 	mov.w	r1, #0
 8000474:	e750      	b.n	8000318 <__adddf3+0x138>
 8000476:	bf00      	nop

08000478 <__aeabi_i2d>:
 8000478:	f090 0f00 	teq	r0, #0
 800047c:	bf04      	itt	eq
 800047e:	2100      	moveq	r1, #0
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000488:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000490:	bf48      	it	mi
 8000492:	4240      	negmi	r0, r0
 8000494:	f04f 0100 	mov.w	r1, #0
 8000498:	e73e      	b.n	8000318 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_f2d>:
 800049c:	0042      	lsls	r2, r0, #1
 800049e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004aa:	bf1f      	itttt	ne
 80004ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b8:	4770      	bxne	lr
 80004ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004be:	bf08      	it	eq
 80004c0:	4770      	bxeq	lr
 80004c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c6:	bf04      	itt	eq
 80004c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004dc:	e71c      	b.n	8000318 <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_ul2d>:
 80004e0:	ea50 0201 	orrs.w	r2, r0, r1
 80004e4:	bf08      	it	eq
 80004e6:	4770      	bxeq	lr
 80004e8:	b530      	push	{r4, r5, lr}
 80004ea:	f04f 0500 	mov.w	r5, #0
 80004ee:	e00a      	b.n	8000506 <__aeabi_l2d+0x16>

080004f0 <__aeabi_l2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fe:	d502      	bpl.n	8000506 <__aeabi_l2d+0x16>
 8000500:	4240      	negs	r0, r0
 8000502:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000506:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000512:	f43f aed8 	beq.w	80002c6 <__adddf3+0xe6>
 8000516:	f04f 0203 	mov.w	r2, #3
 800051a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051e:	bf18      	it	ne
 8000520:	3203      	addne	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052e:	f1c2 0320 	rsb	r3, r2, #32
 8000532:	fa00 fc03 	lsl.w	ip, r0, r3
 8000536:	fa20 f002 	lsr.w	r0, r0, r2
 800053a:	fa01 fe03 	lsl.w	lr, r1, r3
 800053e:	ea40 000e 	orr.w	r0, r0, lr
 8000542:	fa21 f102 	lsr.w	r1, r1, r2
 8000546:	4414      	add	r4, r2
 8000548:	e6bd      	b.n	80002c6 <__adddf3+0xe6>
 800054a:	bf00      	nop

0800054c <__aeabi_dmul>:
 800054c:	b570      	push	{r4, r5, r6, lr}
 800054e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000552:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000556:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055a:	bf1d      	ittte	ne
 800055c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000560:	ea94 0f0c 	teqne	r4, ip
 8000564:	ea95 0f0c 	teqne	r5, ip
 8000568:	f000 f8de 	bleq	8000728 <__aeabi_dmul+0x1dc>
 800056c:	442c      	add	r4, r5
 800056e:	ea81 0603 	eor.w	r6, r1, r3
 8000572:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000576:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057e:	bf18      	it	ne
 8000580:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000584:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000588:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800058c:	d038      	beq.n	8000600 <__aeabi_dmul+0xb4>
 800058e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000592:	f04f 0500 	mov.w	r5, #0
 8000596:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059e:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a2:	f04f 0600 	mov.w	r6, #0
 80005a6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005aa:	f09c 0f00 	teq	ip, #0
 80005ae:	bf18      	it	ne
 80005b0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c0:	d204      	bcs.n	80005cc <__aeabi_dmul+0x80>
 80005c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c6:	416d      	adcs	r5, r5
 80005c8:	eb46 0606 	adc.w	r6, r6, r6
 80005cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e4:	bf88      	it	hi
 80005e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ea:	d81e      	bhi.n	800062a <__aeabi_dmul+0xde>
 80005ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	bd70      	pop	{r4, r5, r6, pc}
 8000600:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000604:	ea46 0101 	orr.w	r1, r6, r1
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	ea81 0103 	eor.w	r1, r1, r3
 8000610:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000614:	bfc2      	ittt	gt
 8000616:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061e:	bd70      	popgt	{r4, r5, r6, pc}
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f04f 0e00 	mov.w	lr, #0
 8000628:	3c01      	subs	r4, #1
 800062a:	f300 80ab 	bgt.w	8000784 <__aeabi_dmul+0x238>
 800062e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000632:	bfde      	ittt	le
 8000634:	2000      	movle	r0, #0
 8000636:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063a:	bd70      	pople	{r4, r5, r6, pc}
 800063c:	f1c4 0400 	rsb	r4, r4, #0
 8000640:	3c20      	subs	r4, #32
 8000642:	da35      	bge.n	80006b0 <__aeabi_dmul+0x164>
 8000644:	340c      	adds	r4, #12
 8000646:	dc1b      	bgt.n	8000680 <__aeabi_dmul+0x134>
 8000648:	f104 0414 	add.w	r4, r4, #20
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f305 	lsl.w	r3, r0, r5
 8000654:	fa20 f004 	lsr.w	r0, r0, r4
 8000658:	fa01 f205 	lsl.w	r2, r1, r5
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800066c:	fa21 f604 	lsr.w	r6, r1, r4
 8000670:	eb42 0106 	adc.w	r1, r2, r6
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f1c4 040c 	rsb	r4, r4, #12
 8000684:	f1c4 0520 	rsb	r5, r4, #32
 8000688:	fa00 f304 	lsl.w	r3, r0, r4
 800068c:	fa20 f005 	lsr.w	r0, r0, r5
 8000690:	fa01 f204 	lsl.w	r2, r1, r4
 8000694:	ea40 0002 	orr.w	r0, r0, r2
 8000698:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	f141 0100 	adc.w	r1, r1, #0
 80006a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a8:	bf08      	it	eq
 80006aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ae:	bd70      	pop	{r4, r5, r6, pc}
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f205 	lsl.w	r2, r0, r5
 80006b8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006bc:	fa20 f304 	lsr.w	r3, r0, r4
 80006c0:	fa01 f205 	lsl.w	r2, r1, r5
 80006c4:	ea43 0302 	orr.w	r3, r3, r2
 80006c8:	fa21 f004 	lsr.w	r0, r1, r4
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	fa21 f204 	lsr.w	r2, r1, r4
 80006d4:	ea20 0002 	bic.w	r0, r0, r2
 80006d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e0:	bf08      	it	eq
 80006e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e6:	bd70      	pop	{r4, r5, r6, pc}
 80006e8:	f094 0f00 	teq	r4, #0
 80006ec:	d10f      	bne.n	800070e <__aeabi_dmul+0x1c2>
 80006ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f2:	0040      	lsls	r0, r0, #1
 80006f4:	eb41 0101 	adc.w	r1, r1, r1
 80006f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006fc:	bf08      	it	eq
 80006fe:	3c01      	subeq	r4, #1
 8000700:	d0f7      	beq.n	80006f2 <__aeabi_dmul+0x1a6>
 8000702:	ea41 0106 	orr.w	r1, r1, r6
 8000706:	f095 0f00 	teq	r5, #0
 800070a:	bf18      	it	ne
 800070c:	4770      	bxne	lr
 800070e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000712:	0052      	lsls	r2, r2, #1
 8000714:	eb43 0303 	adc.w	r3, r3, r3
 8000718:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800071c:	bf08      	it	eq
 800071e:	3d01      	subeq	r5, #1
 8000720:	d0f7      	beq.n	8000712 <__aeabi_dmul+0x1c6>
 8000722:	ea43 0306 	orr.w	r3, r3, r6
 8000726:	4770      	bx	lr
 8000728:	ea94 0f0c 	teq	r4, ip
 800072c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000730:	bf18      	it	ne
 8000732:	ea95 0f0c 	teqne	r5, ip
 8000736:	d00c      	beq.n	8000752 <__aeabi_dmul+0x206>
 8000738:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800073c:	bf18      	it	ne
 800073e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000742:	d1d1      	bne.n	80006e8 <__aeabi_dmul+0x19c>
 8000744:	ea81 0103 	eor.w	r1, r1, r3
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000756:	bf06      	itte	eq
 8000758:	4610      	moveq	r0, r2
 800075a:	4619      	moveq	r1, r3
 800075c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000760:	d019      	beq.n	8000796 <__aeabi_dmul+0x24a>
 8000762:	ea94 0f0c 	teq	r4, ip
 8000766:	d102      	bne.n	800076e <__aeabi_dmul+0x222>
 8000768:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800076c:	d113      	bne.n	8000796 <__aeabi_dmul+0x24a>
 800076e:	ea95 0f0c 	teq	r5, ip
 8000772:	d105      	bne.n	8000780 <__aeabi_dmul+0x234>
 8000774:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000778:	bf1c      	itt	ne
 800077a:	4610      	movne	r0, r2
 800077c:	4619      	movne	r1, r3
 800077e:	d10a      	bne.n	8000796 <__aeabi_dmul+0x24a>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079e:	bd70      	pop	{r4, r5, r6, pc}

080007a0 <__aeabi_ddiv>:
 80007a0:	b570      	push	{r4, r5, r6, lr}
 80007a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ae:	bf1d      	ittte	ne
 80007b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b4:	ea94 0f0c 	teqne	r4, ip
 80007b8:	ea95 0f0c 	teqne	r5, ip
 80007bc:	f000 f8a7 	bleq	800090e <__aeabi_ddiv+0x16e>
 80007c0:	eba4 0405 	sub.w	r4, r4, r5
 80007c4:	ea81 0e03 	eor.w	lr, r1, r3
 80007c8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d0:	f000 8088 	beq.w	80008e4 <__aeabi_ddiv+0x144>
 80007d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007dc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007ec:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f8:	429d      	cmp	r5, r3
 80007fa:	bf08      	it	eq
 80007fc:	4296      	cmpeq	r6, r2
 80007fe:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000802:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000806:	d202      	bcs.n	800080e <__aeabi_ddiv+0x6e>
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	1ab6      	subs	r6, r6, r2
 8000810:	eb65 0503 	sbc.w	r5, r5, r3
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 000c 	orrcs.w	r0, r0, ip
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800087c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000880:	d018      	beq.n	80008b4 <__aeabi_ddiv+0x114>
 8000882:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000886:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000892:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000896:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089e:	d1c0      	bne.n	8000822 <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	d10b      	bne.n	80008be <__aeabi_ddiv+0x11e>
 80008a6:	ea41 0100 	orr.w	r1, r1, r0
 80008aa:	f04f 0000 	mov.w	r0, #0
 80008ae:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b2:	e7b6      	b.n	8000822 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	bf04      	itt	eq
 80008ba:	4301      	orreq	r1, r0
 80008bc:	2000      	moveq	r0, #0
 80008be:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c2:	bf88      	it	hi
 80008c4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c8:	f63f aeaf 	bhi.w	800062a <__aeabi_dmul+0xde>
 80008cc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d0:	bf04      	itt	eq
 80008d2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008da:	f150 0000 	adcs.w	r0, r0, #0
 80008de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008ec:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f0:	bfc2      	ittt	gt
 80008f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	popgt	{r4, r5, r6, pc}
 80008fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000900:	f04f 0e00 	mov.w	lr, #0
 8000904:	3c01      	subs	r4, #1
 8000906:	e690      	b.n	800062a <__aeabi_dmul+0xde>
 8000908:	ea45 0e06 	orr.w	lr, r5, r6
 800090c:	e68d      	b.n	800062a <__aeabi_dmul+0xde>
 800090e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000912:	ea94 0f0c 	teq	r4, ip
 8000916:	bf08      	it	eq
 8000918:	ea95 0f0c 	teqeq	r5, ip
 800091c:	f43f af3b 	beq.w	8000796 <__aeabi_dmul+0x24a>
 8000920:	ea94 0f0c 	teq	r4, ip
 8000924:	d10a      	bne.n	800093c <__aeabi_ddiv+0x19c>
 8000926:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092a:	f47f af34 	bne.w	8000796 <__aeabi_dmul+0x24a>
 800092e:	ea95 0f0c 	teq	r5, ip
 8000932:	f47f af25 	bne.w	8000780 <__aeabi_dmul+0x234>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e72c      	b.n	8000796 <__aeabi_dmul+0x24a>
 800093c:	ea95 0f0c 	teq	r5, ip
 8000940:	d106      	bne.n	8000950 <__aeabi_ddiv+0x1b0>
 8000942:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000946:	f43f aefd 	beq.w	8000744 <__aeabi_dmul+0x1f8>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e722      	b.n	8000796 <__aeabi_dmul+0x24a>
 8000950:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000954:	bf18      	it	ne
 8000956:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095a:	f47f aec5 	bne.w	80006e8 <__aeabi_dmul+0x19c>
 800095e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000962:	f47f af0d 	bne.w	8000780 <__aeabi_dmul+0x234>
 8000966:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096a:	f47f aeeb 	bne.w	8000744 <__aeabi_dmul+0x1f8>
 800096e:	e712      	b.n	8000796 <__aeabi_dmul+0x24a>

08000970 <__aeabi_d2f>:
 8000970:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000974:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000978:	bf24      	itt	cs
 800097a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800097e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000982:	d90d      	bls.n	80009a0 <__aeabi_d2f+0x30>
 8000984:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000988:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800098c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000990:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000994:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000998:	bf08      	it	eq
 800099a:	f020 0001 	biceq.w	r0, r0, #1
 800099e:	4770      	bx	lr
 80009a0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a4:	d121      	bne.n	80009ea <__aeabi_d2f+0x7a>
 80009a6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009aa:	bfbc      	itt	lt
 80009ac:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b0:	4770      	bxlt	lr
 80009b2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ba:	f1c2 0218 	rsb	r2, r2, #24
 80009be:	f1c2 0c20 	rsb	ip, r2, #32
 80009c2:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c6:	fa20 f002 	lsr.w	r0, r0, r2
 80009ca:	bf18      	it	ne
 80009cc:	f040 0001 	orrne.w	r0, r0, #1
 80009d0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009dc:	ea40 000c 	orr.w	r0, r0, ip
 80009e0:	fa23 f302 	lsr.w	r3, r3, r2
 80009e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e8:	e7cc      	b.n	8000984 <__aeabi_d2f+0x14>
 80009ea:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ee:	d107      	bne.n	8000a00 <__aeabi_d2f+0x90>
 80009f0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f4:	bf1e      	ittt	ne
 80009f6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009fe:	4770      	bxne	lr
 8000a00:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_uldivmod>:
 8000a10:	b953      	cbnz	r3, 8000a28 <__aeabi_uldivmod+0x18>
 8000a12:	b94a      	cbnz	r2, 8000a28 <__aeabi_uldivmod+0x18>
 8000a14:	2900      	cmp	r1, #0
 8000a16:	bf08      	it	eq
 8000a18:	2800      	cmpeq	r0, #0
 8000a1a:	bf1c      	itt	ne
 8000a1c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a20:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a24:	f000 b96e 	b.w	8000d04 <__aeabi_idiv0>
 8000a28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a30:	f000 f806 	bl	8000a40 <__udivmoddi4>
 8000a34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a3c:	b004      	add	sp, #16
 8000a3e:	4770      	bx	lr

08000a40 <__udivmoddi4>:
 8000a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a44:	9d08      	ldr	r5, [sp, #32]
 8000a46:	4604      	mov	r4, r0
 8000a48:	468c      	mov	ip, r1
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	f040 8083 	bne.w	8000b56 <__udivmoddi4+0x116>
 8000a50:	428a      	cmp	r2, r1
 8000a52:	4617      	mov	r7, r2
 8000a54:	d947      	bls.n	8000ae6 <__udivmoddi4+0xa6>
 8000a56:	fab2 f282 	clz	r2, r2
 8000a5a:	b142      	cbz	r2, 8000a6e <__udivmoddi4+0x2e>
 8000a5c:	f1c2 0020 	rsb	r0, r2, #32
 8000a60:	fa24 f000 	lsr.w	r0, r4, r0
 8000a64:	4091      	lsls	r1, r2
 8000a66:	4097      	lsls	r7, r2
 8000a68:	ea40 0c01 	orr.w	ip, r0, r1
 8000a6c:	4094      	lsls	r4, r2
 8000a6e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a72:	0c23      	lsrs	r3, r4, #16
 8000a74:	fbbc f6f8 	udiv	r6, ip, r8
 8000a78:	fa1f fe87 	uxth.w	lr, r7
 8000a7c:	fb08 c116 	mls	r1, r8, r6, ip
 8000a80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a84:	fb06 f10e 	mul.w	r1, r6, lr
 8000a88:	4299      	cmp	r1, r3
 8000a8a:	d909      	bls.n	8000aa0 <__udivmoddi4+0x60>
 8000a8c:	18fb      	adds	r3, r7, r3
 8000a8e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000a92:	f080 8119 	bcs.w	8000cc8 <__udivmoddi4+0x288>
 8000a96:	4299      	cmp	r1, r3
 8000a98:	f240 8116 	bls.w	8000cc8 <__udivmoddi4+0x288>
 8000a9c:	3e02      	subs	r6, #2
 8000a9e:	443b      	add	r3, r7
 8000aa0:	1a5b      	subs	r3, r3, r1
 8000aa2:	b2a4      	uxth	r4, r4
 8000aa4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000aa8:	fb08 3310 	mls	r3, r8, r0, r3
 8000aac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ab0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ab4:	45a6      	cmp	lr, r4
 8000ab6:	d909      	bls.n	8000acc <__udivmoddi4+0x8c>
 8000ab8:	193c      	adds	r4, r7, r4
 8000aba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000abe:	f080 8105 	bcs.w	8000ccc <__udivmoddi4+0x28c>
 8000ac2:	45a6      	cmp	lr, r4
 8000ac4:	f240 8102 	bls.w	8000ccc <__udivmoddi4+0x28c>
 8000ac8:	3802      	subs	r0, #2
 8000aca:	443c      	add	r4, r7
 8000acc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ad0:	eba4 040e 	sub.w	r4, r4, lr
 8000ad4:	2600      	movs	r6, #0
 8000ad6:	b11d      	cbz	r5, 8000ae0 <__udivmoddi4+0xa0>
 8000ad8:	40d4      	lsrs	r4, r2
 8000ada:	2300      	movs	r3, #0
 8000adc:	e9c5 4300 	strd	r4, r3, [r5]
 8000ae0:	4631      	mov	r1, r6
 8000ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae6:	b902      	cbnz	r2, 8000aea <__udivmoddi4+0xaa>
 8000ae8:	deff      	udf	#255	; 0xff
 8000aea:	fab2 f282 	clz	r2, r2
 8000aee:	2a00      	cmp	r2, #0
 8000af0:	d150      	bne.n	8000b94 <__udivmoddi4+0x154>
 8000af2:	1bcb      	subs	r3, r1, r7
 8000af4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af8:	fa1f f887 	uxth.w	r8, r7
 8000afc:	2601      	movs	r6, #1
 8000afe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b02:	0c21      	lsrs	r1, r4, #16
 8000b04:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b08:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b0c:	fb08 f30c 	mul.w	r3, r8, ip
 8000b10:	428b      	cmp	r3, r1
 8000b12:	d907      	bls.n	8000b24 <__udivmoddi4+0xe4>
 8000b14:	1879      	adds	r1, r7, r1
 8000b16:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000b1a:	d202      	bcs.n	8000b22 <__udivmoddi4+0xe2>
 8000b1c:	428b      	cmp	r3, r1
 8000b1e:	f200 80e9 	bhi.w	8000cf4 <__udivmoddi4+0x2b4>
 8000b22:	4684      	mov	ip, r0
 8000b24:	1ac9      	subs	r1, r1, r3
 8000b26:	b2a3      	uxth	r3, r4
 8000b28:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b2c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b30:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b34:	fb08 f800 	mul.w	r8, r8, r0
 8000b38:	45a0      	cmp	r8, r4
 8000b3a:	d907      	bls.n	8000b4c <__udivmoddi4+0x10c>
 8000b3c:	193c      	adds	r4, r7, r4
 8000b3e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b42:	d202      	bcs.n	8000b4a <__udivmoddi4+0x10a>
 8000b44:	45a0      	cmp	r8, r4
 8000b46:	f200 80d9 	bhi.w	8000cfc <__udivmoddi4+0x2bc>
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	eba4 0408 	sub.w	r4, r4, r8
 8000b50:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b54:	e7bf      	b.n	8000ad6 <__udivmoddi4+0x96>
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0x12e>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80b1 	beq.w	8000cc2 <__udivmoddi4+0x282>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x1cc>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0x140>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80b8 	bhi.w	8000cf0 <__udivmoddi4+0x2b0>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0103 	sbc.w	r1, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	468c      	mov	ip, r1
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0a8      	beq.n	8000ae0 <__udivmoddi4+0xa0>
 8000b8e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b92:	e7a5      	b.n	8000ae0 <__udivmoddi4+0xa0>
 8000b94:	f1c2 0320 	rsb	r3, r2, #32
 8000b98:	fa20 f603 	lsr.w	r6, r0, r3
 8000b9c:	4097      	lsls	r7, r2
 8000b9e:	fa01 f002 	lsl.w	r0, r1, r2
 8000ba2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba6:	40d9      	lsrs	r1, r3
 8000ba8:	4330      	orrs	r0, r6
 8000baa:	0c03      	lsrs	r3, r0, #16
 8000bac:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bb0:	fa1f f887 	uxth.w	r8, r7
 8000bb4:	fb0e 1116 	mls	r1, lr, r6, r1
 8000bb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bbc:	fb06 f108 	mul.w	r1, r6, r8
 8000bc0:	4299      	cmp	r1, r3
 8000bc2:	fa04 f402 	lsl.w	r4, r4, r2
 8000bc6:	d909      	bls.n	8000bdc <__udivmoddi4+0x19c>
 8000bc8:	18fb      	adds	r3, r7, r3
 8000bca:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000bce:	f080 808d 	bcs.w	8000cec <__udivmoddi4+0x2ac>
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	f240 808a 	bls.w	8000cec <__udivmoddi4+0x2ac>
 8000bd8:	3e02      	subs	r6, #2
 8000bda:	443b      	add	r3, r7
 8000bdc:	1a5b      	subs	r3, r3, r1
 8000bde:	b281      	uxth	r1, r0
 8000be0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000be4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000be8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bec:	fb00 f308 	mul.w	r3, r0, r8
 8000bf0:	428b      	cmp	r3, r1
 8000bf2:	d907      	bls.n	8000c04 <__udivmoddi4+0x1c4>
 8000bf4:	1879      	adds	r1, r7, r1
 8000bf6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000bfa:	d273      	bcs.n	8000ce4 <__udivmoddi4+0x2a4>
 8000bfc:	428b      	cmp	r3, r1
 8000bfe:	d971      	bls.n	8000ce4 <__udivmoddi4+0x2a4>
 8000c00:	3802      	subs	r0, #2
 8000c02:	4439      	add	r1, r7
 8000c04:	1acb      	subs	r3, r1, r3
 8000c06:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c0a:	e778      	b.n	8000afe <__udivmoddi4+0xbe>
 8000c0c:	f1c6 0c20 	rsb	ip, r6, #32
 8000c10:	fa03 f406 	lsl.w	r4, r3, r6
 8000c14:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c18:	431c      	orrs	r4, r3
 8000c1a:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c26:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c2a:	431f      	orrs	r7, r3
 8000c2c:	0c3b      	lsrs	r3, r7, #16
 8000c2e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c32:	fa1f f884 	uxth.w	r8, r4
 8000c36:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c3a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c3e:	fb09 fa08 	mul.w	sl, r9, r8
 8000c42:	458a      	cmp	sl, r1
 8000c44:	fa02 f206 	lsl.w	r2, r2, r6
 8000c48:	fa00 f306 	lsl.w	r3, r0, r6
 8000c4c:	d908      	bls.n	8000c60 <__udivmoddi4+0x220>
 8000c4e:	1861      	adds	r1, r4, r1
 8000c50:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000c54:	d248      	bcs.n	8000ce8 <__udivmoddi4+0x2a8>
 8000c56:	458a      	cmp	sl, r1
 8000c58:	d946      	bls.n	8000ce8 <__udivmoddi4+0x2a8>
 8000c5a:	f1a9 0902 	sub.w	r9, r9, #2
 8000c5e:	4421      	add	r1, r4
 8000c60:	eba1 010a 	sub.w	r1, r1, sl
 8000c64:	b2bf      	uxth	r7, r7
 8000c66:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c6a:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c6e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c72:	fb00 f808 	mul.w	r8, r0, r8
 8000c76:	45b8      	cmp	r8, r7
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x24a>
 8000c7a:	19e7      	adds	r7, r4, r7
 8000c7c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000c80:	d22e      	bcs.n	8000ce0 <__udivmoddi4+0x2a0>
 8000c82:	45b8      	cmp	r8, r7
 8000c84:	d92c      	bls.n	8000ce0 <__udivmoddi4+0x2a0>
 8000c86:	3802      	subs	r0, #2
 8000c88:	4427      	add	r7, r4
 8000c8a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c8e:	eba7 0708 	sub.w	r7, r7, r8
 8000c92:	fba0 8902 	umull	r8, r9, r0, r2
 8000c96:	454f      	cmp	r7, r9
 8000c98:	46c6      	mov	lr, r8
 8000c9a:	4649      	mov	r1, r9
 8000c9c:	d31a      	bcc.n	8000cd4 <__udivmoddi4+0x294>
 8000c9e:	d017      	beq.n	8000cd0 <__udivmoddi4+0x290>
 8000ca0:	b15d      	cbz	r5, 8000cba <__udivmoddi4+0x27a>
 8000ca2:	ebb3 020e 	subs.w	r2, r3, lr
 8000ca6:	eb67 0701 	sbc.w	r7, r7, r1
 8000caa:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000cae:	40f2      	lsrs	r2, r6
 8000cb0:	ea4c 0202 	orr.w	r2, ip, r2
 8000cb4:	40f7      	lsrs	r7, r6
 8000cb6:	e9c5 2700 	strd	r2, r7, [r5]
 8000cba:	2600      	movs	r6, #0
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	462e      	mov	r6, r5
 8000cc4:	4628      	mov	r0, r5
 8000cc6:	e70b      	b.n	8000ae0 <__udivmoddi4+0xa0>
 8000cc8:	4606      	mov	r6, r0
 8000cca:	e6e9      	b.n	8000aa0 <__udivmoddi4+0x60>
 8000ccc:	4618      	mov	r0, r3
 8000cce:	e6fd      	b.n	8000acc <__udivmoddi4+0x8c>
 8000cd0:	4543      	cmp	r3, r8
 8000cd2:	d2e5      	bcs.n	8000ca0 <__udivmoddi4+0x260>
 8000cd4:	ebb8 0e02 	subs.w	lr, r8, r2
 8000cd8:	eb69 0104 	sbc.w	r1, r9, r4
 8000cdc:	3801      	subs	r0, #1
 8000cde:	e7df      	b.n	8000ca0 <__udivmoddi4+0x260>
 8000ce0:	4608      	mov	r0, r1
 8000ce2:	e7d2      	b.n	8000c8a <__udivmoddi4+0x24a>
 8000ce4:	4660      	mov	r0, ip
 8000ce6:	e78d      	b.n	8000c04 <__udivmoddi4+0x1c4>
 8000ce8:	4681      	mov	r9, r0
 8000cea:	e7b9      	b.n	8000c60 <__udivmoddi4+0x220>
 8000cec:	4666      	mov	r6, ip
 8000cee:	e775      	b.n	8000bdc <__udivmoddi4+0x19c>
 8000cf0:	4630      	mov	r0, r6
 8000cf2:	e74a      	b.n	8000b8a <__udivmoddi4+0x14a>
 8000cf4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cf8:	4439      	add	r1, r7
 8000cfa:	e713      	b.n	8000b24 <__udivmoddi4+0xe4>
 8000cfc:	3802      	subs	r0, #2
 8000cfe:	443c      	add	r4, r7
 8000d00:	e724      	b.n	8000b4c <__udivmoddi4+0x10c>
 8000d02:	bf00      	nop

08000d04 <__aeabi_idiv0>:
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <init>:

// 3rd Movement Phase: Return to home
// Robot moves until it finds red perpendicular line (double red)
// Stop motors at red

void init(TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim3, TIM_HandleTypeDef *htim2, TIM_HandleTypeDef *htim4) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
 8000d14:	603b      	str	r3, [r7, #0]
	  initMotors(htim1, htim3);
 8000d16:	68b9      	ldr	r1, [r7, #8]
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f001 fa4f 	bl	80021bc <initMotors>
	  initServo(htim2);
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f001 fc20 	bl	8002564 <initServo>
	  initColourSensors(htim4);
 8000d24:	6838      	ldr	r0, [r7, #0]
 8000d26:	f000 fb4d 	bl	80013c4 <initColourSensors>
}
 8000d2a:	bf00      	nop
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <movement>:

volatile Colour leftColour = NO_COLOUR;
volatile Colour rightColour = NO_COLOUR;

void movement(Colour stopColour) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
	// need to test if condition will break at any unintended time
	// need to test if params (left/right color, left/right slowed) carry over (pass as copy or pass with address thing)

	bool condition = true;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	73fb      	strb	r3, [r7, #15]
	bool turn = false;
 8000d42:	2300      	movs	r3, #0
 8000d44:	73bb      	strb	r3, [r7, #14]
	while (condition) {
 8000d46:	e076      	b.n	8000e36 <movement+0x102>
		// turn speedleft/right and regleft/right into one function
		//



		leftColour = getLeftColour();
 8000d48:	f000 fdc4 	bl	80018d4 <getLeftColour>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	461a      	mov	r2, r3
 8000d50:	4b3d      	ldr	r3, [pc, #244]	; (8000e48 <movement+0x114>)
 8000d52:	701a      	strb	r2, [r3, #0]
		rightColour = getRightColour();
 8000d54:	f000 fd7e 	bl	8001854 <getRightColour>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	4b3b      	ldr	r3, [pc, #236]	; (8000e4c <movement+0x118>)
 8000d5e:	701a      	strb	r2, [r3, #0]

		// turning conditions
		if (leftColour == RED || rightColour == RED)	{
 8000d60:	4b39      	ldr	r3, [pc, #228]	; (8000e48 <movement+0x114>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d004      	beq.n	8000d74 <movement+0x40>
 8000d6a:	4b38      	ldr	r3, [pc, #224]	; (8000e4c <movement+0x118>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d126      	bne.n	8000dc2 <movement+0x8e>
			// only stop motors if it hasnt started turn yet
			// room for error with this - not sure how fast it can switch from turning left to turning right or from turn to straight
			// valid option to stop after each micro-turn - initial implementation is to stop, turn a bit, stop, turn a bit until turn is complete
			// optimistic goal is to not stop after each micro-turn - turn, turn again, turn again, etc. until turn complete

			if (!turn) {
 8000d74:	7bbb      	ldrb	r3, [r7, #14]
 8000d76:	f083 0301 	eor.w	r3, r3, #1
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d008      	beq.n	8000d92 <movement+0x5e>
				stopMotors();
 8000d80:	f001 fb30 	bl	80023e4 <stopMotors>
				speedLeftMotors();
 8000d84:	f001 fbc0 	bl	8002508 <speedLeftMotors>
				speedRightMotors();
 8000d88:	f001 fbd6 	bl	8002538 <speedRightMotors>
				HAL_Delay(50);
 8000d8c:	2032      	movs	r0, #50	; 0x32
 8000d8e:	f001 ffd1 	bl	8002d34 <HAL_Delay>
			}
			if (leftColour == RED) {
 8000d92:	4b2d      	ldr	r3, [pc, #180]	; (8000e48 <movement+0x114>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d105      	bne.n	8000da8 <movement+0x74>
				turnLeft();
 8000d9c:	f001 faec 	bl	8002378 <turnLeft>
				HAL_Delay(50);
 8000da0:	2032      	movs	r0, #50	; 0x32
 8000da2:	f001 ffc7 	bl	8002d34 <HAL_Delay>
 8000da6:	e009      	b.n	8000dbc <movement+0x88>
			}
			else if (rightColour == RED) {
 8000da8:	4b28      	ldr	r3, [pc, #160]	; (8000e4c <movement+0x118>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d104      	bne.n	8000dbc <movement+0x88>
				turnRight();
 8000db2:	f001 faab 	bl	800230c <turnRight>
				HAL_Delay(50);
 8000db6:	2032      	movs	r0, #50	; 0x32
 8000db8:	f001 ffbc 	bl	8002d34 <HAL_Delay>
			}
			turn = true;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	73bb      	strb	r3, [r7, #14]
 8000dc0:	e00d      	b.n	8000dde <movement+0xaa>
		}
		// coming out of turn - reset motors to regular speed, change bool to false to signify that turn its not in turn
		else {
			if (turn) {
 8000dc2:	7bbb      	ldrb	r3, [r7, #14]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d00a      	beq.n	8000dde <movement+0xaa>
				regularLeftMotors();
 8000dc8:	f001 fb70 	bl	80024ac <regularLeftMotors>
				regularRightMotors();
 8000dcc:	f001 fb86 	bl	80024dc <regularRightMotors>
				moveForwards();
 8000dd0:	f001 fa30 	bl	8002234 <moveForwards>
				HAL_Delay(50);
 8000dd4:	2032      	movs	r0, #50	; 0x32
 8000dd6:	f001 ffad 	bl	8002d34 <HAL_Delay>
				turn = false;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	73bb      	strb	r3, [r7, #14]
			}
		}

		if (stopColour == GREEN) condition = leftColour != stopColour || rightColour != stopColour;
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	2b03      	cmp	r3, #3
 8000de2:	d114      	bne.n	8000e0e <movement+0xda>
 8000de4:	4b18      	ldr	r3, [pc, #96]	; (8000e48 <movement+0x114>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	79fa      	ldrb	r2, [r7, #7]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d105      	bne.n	8000dfc <movement+0xc8>
 8000df0:	4b16      	ldr	r3, [pc, #88]	; (8000e4c <movement+0x118>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	79fa      	ldrb	r2, [r7, #7]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d001      	beq.n	8000e00 <movement+0xcc>
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	e000      	b.n	8000e02 <movement+0xce>
 8000e00:	2300      	movs	r3, #0
 8000e02:	73fb      	strb	r3, [r7, #15]
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	73fb      	strb	r3, [r7, #15]
 8000e0c:	e013      	b.n	8000e36 <movement+0x102>
		else condition = leftColour != stopColour && rightColour != stopColour;
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <movement+0x114>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	79fa      	ldrb	r2, [r7, #7]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d007      	beq.n	8000e2a <movement+0xf6>
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <movement+0x118>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	79fa      	ldrb	r2, [r7, #7]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d001      	beq.n	8000e2a <movement+0xf6>
 8000e26:	2301      	movs	r3, #1
 8000e28:	e000      	b.n	8000e2c <movement+0xf8>
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	73fb      	strb	r3, [r7, #15]
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
 8000e30:	f003 0301 	and.w	r3, r3, #1
 8000e34:	73fb      	strb	r3, [r7, #15]
	while (condition) {
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d185      	bne.n	8000d48 <movement+0x14>

	}
}
 8000e3c:	bf00      	nop
 8000e3e:	bf00      	nop
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000000 	.word	0x20000000
 8000e4c:	20000001 	.word	0x20000001

08000e50 <pickup>:

void pickup() {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
	stopMotors();
 8000e56:	f001 fac5 	bl	80023e4 <stopMotors>
	openServo();
 8000e5a:	f001 fb99 	bl	8002590 <openServo>
	HAL_Delay(50);
 8000e5e:	2032      	movs	r0, #50	; 0x32
 8000e60:	f001 ff68 	bl	8002d34 <HAL_Delay>

	regularRightMotors();
 8000e64:	f001 fb3a 	bl	80024dc <regularRightMotors>
	regularLeftMotors();
 8000e68:	f001 fb20 	bl	80024ac <regularLeftMotors>
	HAL_Delay(50);
 8000e6c:	2032      	movs	r0, #50	; 0x32
 8000e6e:	f001 ff61 	bl	8002d34 <HAL_Delay>

	moveForwards();
 8000e72:	f001 f9df 	bl	8002234 <moveForwards>
	HAL_Delay(50);
 8000e76:	2032      	movs	r0, #50	; 0x32
 8000e78:	f001 ff5c 	bl	8002d34 <HAL_Delay>

	bool bothRed = false;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	71fb      	strb	r3, [r7, #7]
	// Follow line until both sensors see red
	while (!bothRed) {
 8000e80:	e04c      	b.n	8000f1c <pickup+0xcc>
		leftColour = getLeftColour();
 8000e82:	f000 fd27 	bl	80018d4 <getLeftColour>
 8000e86:	4603      	mov	r3, r0
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4b38      	ldr	r3, [pc, #224]	; (8000f6c <pickup+0x11c>)
 8000e8c:	701a      	strb	r2, [r3, #0]
		rightColour = getRightColour();
 8000e8e:	f000 fce1 	bl	8001854 <getRightColour>
 8000e92:	4603      	mov	r3, r0
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b36      	ldr	r3, [pc, #216]	; (8000f70 <pickup+0x120>)
 8000e98:	701a      	strb	r2, [r3, #0]

		if (leftColour == RED && rightColour != RED) {
 8000e9a:	4b34      	ldr	r3, [pc, #208]	; (8000f6c <pickup+0x11c>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d10f      	bne.n	8000ec4 <pickup+0x74>
 8000ea4:	4b32      	ldr	r3, [pc, #200]	; (8000f70 <pickup+0x120>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d00a      	beq.n	8000ec4 <pickup+0x74>
			stopMotors();
 8000eae:	f001 fa99 	bl	80023e4 <stopMotors>
			HAL_Delay(50);
 8000eb2:	2032      	movs	r0, #50	; 0x32
 8000eb4:	f001 ff3e 	bl	8002d34 <HAL_Delay>
			turnLeft();
 8000eb8:	f001 fa5e 	bl	8002378 <turnLeft>
			HAL_Delay(50);
 8000ebc:	2032      	movs	r0, #50	; 0x32
 8000ebe:	f001 ff39 	bl	8002d34 <HAL_Delay>
 8000ec2:	e02b      	b.n	8000f1c <pickup+0xcc>
		} else if (leftColour != RED && rightColour == RED) {
 8000ec4:	4b29      	ldr	r3, [pc, #164]	; (8000f6c <pickup+0x11c>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d00f      	beq.n	8000eee <pickup+0x9e>
 8000ece:	4b28      	ldr	r3, [pc, #160]	; (8000f70 <pickup+0x120>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d10a      	bne.n	8000eee <pickup+0x9e>
			stopMotors();
 8000ed8:	f001 fa84 	bl	80023e4 <stopMotors>
			HAL_Delay(50);
 8000edc:	2032      	movs	r0, #50	; 0x32
 8000ede:	f001 ff29 	bl	8002d34 <HAL_Delay>
			turnRight();
 8000ee2:	f001 fa13 	bl	800230c <turnRight>
			HAL_Delay(50);
 8000ee6:	2032      	movs	r0, #50	; 0x32
 8000ee8:	f001 ff24 	bl	8002d34 <HAL_Delay>
 8000eec:	e016      	b.n	8000f1c <pickup+0xcc>
		} else if (leftColour == RED && rightColour == RED) {
 8000eee:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <pickup+0x11c>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d107      	bne.n	8000f08 <pickup+0xb8>
 8000ef8:	4b1d      	ldr	r3, [pc, #116]	; (8000f70 <pickup+0x120>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d102      	bne.n	8000f08 <pickup+0xb8>
			bothRed = true;
 8000f02:	2301      	movs	r3, #1
 8000f04:	71fb      	strb	r3, [r7, #7]
 8000f06:	e009      	b.n	8000f1c <pickup+0xcc>
		} else {
			stopMotors();
 8000f08:	f001 fa6c 	bl	80023e4 <stopMotors>
			HAL_Delay(50);
 8000f0c:	2032      	movs	r0, #50	; 0x32
 8000f0e:	f001 ff11 	bl	8002d34 <HAL_Delay>
			moveForwards();
 8000f12:	f001 f98f 	bl	8002234 <moveForwards>
			HAL_Delay(50);
 8000f16:	2032      	movs	r0, #50	; 0x32
 8000f18:	f001 ff0c 	bl	8002d34 <HAL_Delay>
	while (!bothRed) {
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	f083 0301 	eor.w	r3, r3, #1
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d1ac      	bne.n	8000e82 <pickup+0x32>
		}
	}
	// once they both see red, move forwards very slowly, close servo
	stopMotors();
 8000f28:	f001 fa5c 	bl	80023e4 <stopMotors>
	HAL_Delay(50);
 8000f2c:	2032      	movs	r0, #50	; 0x32
 8000f2e:	f001 ff01 	bl	8002d34 <HAL_Delay>
	slowRightMotors();
 8000f32:	f001 faa5 	bl	8002480 <slowRightMotors>
	slowLeftMotors();
 8000f36:	f001 fa8b 	bl	8002450 <slowLeftMotors>
	HAL_Delay(50);
 8000f3a:	2032      	movs	r0, #50	; 0x32
 8000f3c:	f001 fefa 	bl	8002d34 <HAL_Delay>
	moveForwards();
 8000f40:	f001 f978 	bl	8002234 <moveForwards>
	HAL_Delay(500);
 8000f44:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f48:	f001 fef4 	bl	8002d34 <HAL_Delay>
	stopMotors();
 8000f4c:	f001 fa4a 	bl	80023e4 <stopMotors>
	HAL_Delay(50);
 8000f50:	2032      	movs	r0, #50	; 0x32
 8000f52:	f001 feef 	bl	8002d34 <HAL_Delay>
	closeServo();
 8000f56:	f001 fb2b 	bl	80025b0 <closeServo>
	HAL_Delay(300);
 8000f5a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f5e:	f001 fee9 	bl	8002d34 <HAL_Delay>
}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	20000001 	.word	0x20000001

08000f74 <turnAround>:

void turnAround() {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
	regularRightMotors();
 8000f78:	f001 fab0 	bl	80024dc <regularRightMotors>
	regularLeftMotors();
 8000f7c:	f001 fa96 	bl	80024ac <regularLeftMotors>
	HAL_Delay(50);
 8000f80:	2032      	movs	r0, #50	; 0x32
 8000f82:	f001 fed7 	bl	8002d34 <HAL_Delay>
	moveBackwards();
 8000f86:	f001 f98b 	bl	80022a0 <moveBackwards>
	HAL_Delay(1000);
 8000f8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f8e:	f001 fed1 	bl	8002d34 <HAL_Delay>

	stopMotors();
 8000f92:	f001 fa27 	bl	80023e4 <stopMotors>
	HAL_Delay(50);
 8000f96:	2032      	movs	r0, #50	; 0x32
 8000f98:	f001 fecc 	bl	8002d34 <HAL_Delay>
	turnRight();
 8000f9c:	f001 f9b6 	bl	800230c <turnRight>

	while (getRightColour() != RED) {}
 8000fa0:	bf00      	nop
 8000fa2:	f000 fc57 	bl	8001854 <getRightColour>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d1fa      	bne.n	8000fa2 <turnAround+0x2e>
	while (getLeftColour() != RED) {}
 8000fac:	bf00      	nop
 8000fae:	f000 fc91 	bl	80018d4 <getLeftColour>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d1fa      	bne.n	8000fae <turnAround+0x3a>
	stopMotors();
 8000fb8:	f001 fa14 	bl	80023e4 <stopMotors>
	HAL_Delay(50);
 8000fbc:	2032      	movs	r0, #50	; 0x32
 8000fbe:	f001 feb9 	bl	8002d34 <HAL_Delay>
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <goHome>:

void goHome(Colour stopColour) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
	// need to test if condition will break at any unintended time
	// need to test if params (left/right color, left/right slowed) carry over (pass as copy or pass with address thing)

	bool condition = true;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	73fb      	strb	r3, [r7, #15]
	bool turn = false;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	73bb      	strb	r3, [r7, #14]
	while (condition) {
 8000fda:	e080      	b.n	80010de <goHome+0x116>
		// turn speedleft/right and regleft/right into one function
		//



		leftColour = getLeftColour();
 8000fdc:	f000 fc7a 	bl	80018d4 <getLeftColour>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4b42      	ldr	r3, [pc, #264]	; (80010f0 <goHome+0x128>)
 8000fe6:	701a      	strb	r2, [r3, #0]
		rightColour = getRightColour();
 8000fe8:	f000 fc34 	bl	8001854 <getRightColour>
 8000fec:	4603      	mov	r3, r0
 8000fee:	461a      	mov	r2, r3
 8000ff0:	4b40      	ldr	r3, [pc, #256]	; (80010f4 <goHome+0x12c>)
 8000ff2:	701a      	strb	r2, [r3, #0]

		// turning conditions
		if ((leftColour == RED  && rightColour != RED ) || (rightColour == RED && leftColour != RED))	{
 8000ff4:	4b3e      	ldr	r3, [pc, #248]	; (80010f0 <goHome+0x128>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d104      	bne.n	8001008 <goHome+0x40>
 8000ffe:	4b3d      	ldr	r3, [pc, #244]	; (80010f4 <goHome+0x12c>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	b2db      	uxtb	r3, r3
 8001004:	2b00      	cmp	r3, #0
 8001006:	d109      	bne.n	800101c <goHome+0x54>
 8001008:	4b3a      	ldr	r3, [pc, #232]	; (80010f4 <goHome+0x12c>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	2b00      	cmp	r3, #0
 8001010:	d12b      	bne.n	800106a <goHome+0xa2>
 8001012:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <goHome+0x128>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b2db      	uxtb	r3, r3
 8001018:	2b00      	cmp	r3, #0
 800101a:	d026      	beq.n	800106a <goHome+0xa2>
			// only stop motors if it hasnt started turn yet
			// room for error with this - not sure how fast it can switch from turning left to turning right or from turn to straight
			// valid option to stop after each micro-turn - initial implementation is to stop, turn a bit, stop, turn a bit until turn is complete
			// optimistic goal is to not stop after each micro-turn - turn, turn again, turn again, etc. until turn complete

			if (!turn) {
 800101c:	7bbb      	ldrb	r3, [r7, #14]
 800101e:	f083 0301 	eor.w	r3, r3, #1
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b00      	cmp	r3, #0
 8001026:	d008      	beq.n	800103a <goHome+0x72>
				stopMotors();
 8001028:	f001 f9dc 	bl	80023e4 <stopMotors>
				speedLeftMotors();
 800102c:	f001 fa6c 	bl	8002508 <speedLeftMotors>
				speedRightMotors();
 8001030:	f001 fa82 	bl	8002538 <speedRightMotors>
				HAL_Delay(50);
 8001034:	2032      	movs	r0, #50	; 0x32
 8001036:	f001 fe7d 	bl	8002d34 <HAL_Delay>
			}
			if (leftColour == RED) {
 800103a:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <goHome+0x128>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	d105      	bne.n	8001050 <goHome+0x88>
				turnLeft();
 8001044:	f001 f998 	bl	8002378 <turnLeft>
				HAL_Delay(50);
 8001048:	2032      	movs	r0, #50	; 0x32
 800104a:	f001 fe73 	bl	8002d34 <HAL_Delay>
 800104e:	e009      	b.n	8001064 <goHome+0x9c>
			}
			else if (rightColour == RED) {
 8001050:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <goHome+0x12c>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b00      	cmp	r3, #0
 8001058:	d104      	bne.n	8001064 <goHome+0x9c>
				turnRight();
 800105a:	f001 f957 	bl	800230c <turnRight>
				HAL_Delay(50);
 800105e:	2032      	movs	r0, #50	; 0x32
 8001060:	f001 fe68 	bl	8002d34 <HAL_Delay>
			}
			turn = true;
 8001064:	2301      	movs	r3, #1
 8001066:	73bb      	strb	r3, [r7, #14]
 8001068:	e00d      	b.n	8001086 <goHome+0xbe>
		}
		// coming out of turn - reset motors to regular speed, change bool to false to signify that turn its not in turn
		else {
			if (turn) {
 800106a:	7bbb      	ldrb	r3, [r7, #14]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00a      	beq.n	8001086 <goHome+0xbe>
				regularLeftMotors();
 8001070:	f001 fa1c 	bl	80024ac <regularLeftMotors>
				regularRightMotors();
 8001074:	f001 fa32 	bl	80024dc <regularRightMotors>
				moveForwards();
 8001078:	f001 f8dc 	bl	8002234 <moveForwards>
				HAL_Delay(50);
 800107c:	2032      	movs	r0, #50	; 0x32
 800107e:	f001 fe59 	bl	8002d34 <HAL_Delay>
				turn = false;
 8001082:	2300      	movs	r3, #0
 8001084:	73bb      	strb	r3, [r7, #14]
			}
		}

		if (stopColour == GREEN) condition = leftColour != stopColour || rightColour != stopColour;
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2b03      	cmp	r3, #3
 800108a:	d114      	bne.n	80010b6 <goHome+0xee>
 800108c:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <goHome+0x128>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b2db      	uxtb	r3, r3
 8001092:	79fa      	ldrb	r2, [r7, #7]
 8001094:	429a      	cmp	r2, r3
 8001096:	d105      	bne.n	80010a4 <goHome+0xdc>
 8001098:	4b16      	ldr	r3, [pc, #88]	; (80010f4 <goHome+0x12c>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b2db      	uxtb	r3, r3
 800109e:	79fa      	ldrb	r2, [r7, #7]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d001      	beq.n	80010a8 <goHome+0xe0>
 80010a4:	2301      	movs	r3, #1
 80010a6:	e000      	b.n	80010aa <goHome+0xe2>
 80010a8:	2300      	movs	r3, #0
 80010aa:	73fb      	strb	r3, [r7, #15]
 80010ac:	7bfb      	ldrb	r3, [r7, #15]
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	73fb      	strb	r3, [r7, #15]
 80010b4:	e013      	b.n	80010de <goHome+0x116>
		else condition = leftColour != stopColour && rightColour != stopColour;
 80010b6:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <goHome+0x128>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	79fa      	ldrb	r2, [r7, #7]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d007      	beq.n	80010d2 <goHome+0x10a>
 80010c2:	4b0c      	ldr	r3, [pc, #48]	; (80010f4 <goHome+0x12c>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	79fa      	ldrb	r2, [r7, #7]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d001      	beq.n	80010d2 <goHome+0x10a>
 80010ce:	2301      	movs	r3, #1
 80010d0:	e000      	b.n	80010d4 <goHome+0x10c>
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
	while (condition) {
 80010de:	7bfb      	ldrb	r3, [r7, #15]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	f47f af7b 	bne.w	8000fdc <goHome+0x14>

	}
}
 80010e6:	bf00      	nop
 80010e8:	bf00      	nop
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000000 	.word	0x20000000
 80010f4:	20000001 	.word	0x20000001

080010f8 <searchAndRescue>:

void searchAndRescue()	{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
//		leftColour = getLeftColour();
//		rightColour = getRightColour();
//	}


	moveForwards();
 80010fc:	f001 f89a 	bl	8002234 <moveForwards>
	movement(BLUE);
 8001100:	2001      	movs	r0, #1
 8001102:	f7ff fe17 	bl	8000d34 <movement>

	pickup();
 8001106:	f7ff fea3 	bl	8000e50 <pickup>
	turnAround();
 800110a:	f7ff ff33 	bl	8000f74 <turnAround>
	goHome(RED);
 800110e:	2000      	movs	r0, #0
 8001110:	f7ff ff5a 	bl	8000fc8 <goHome>
	stopMotors();
 8001114:	f001 f966 	bl	80023e4 <stopMotors>
	HAL_Delay(50);
 8001118:	2032      	movs	r0, #50	; 0x32
 800111a:	f001 fe0b 	bl	8002d34 <HAL_Delay>
	openServo();
 800111e:	f001 fa37 	bl	8002590 <openServo>
	HAL_Delay(300);
 8001122:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001126:	f001 fe05 	bl	8002d34 <HAL_Delay>
//
//	// move to home
//	moveForwards();
//	movement(RED);
//	stopMotors();
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <HAL_TIM_IC_CaptureCallback>:
volatile float frequencyLeft = 0;

volatile bool whiteBalance = false;
volatile bool darkColour = false;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001130:	b5b0      	push	{r4, r5, r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	if (htim->Instance == tim4->Instance && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2 && startCaptureRight) {
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b7d      	ldr	r3, [pc, #500]	; (8001334 <HAL_TIM_IC_CaptureCallback+0x204>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	429a      	cmp	r2, r3
 8001144:	d175      	bne.n	8001232 <HAL_TIM_IC_CaptureCallback+0x102>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	7f1b      	ldrb	r3, [r3, #28]
 800114a:	2b02      	cmp	r3, #2
 800114c:	d171      	bne.n	8001232 <HAL_TIM_IC_CaptureCallback+0x102>
 800114e:	4b7a      	ldr	r3, [pc, #488]	; (8001338 <HAL_TIM_IC_CaptureCallback+0x208>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d06d      	beq.n	8001232 <HAL_TIM_IC_CaptureCallback+0x102>
		if (!isFirstCapturedRight) {
 8001156:	4b79      	ldr	r3, [pc, #484]	; (800133c <HAL_TIM_IC_CaptureCallback+0x20c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d10a      	bne.n	8001174 <HAL_TIM_IC_CaptureCallback+0x44>
			capturesRight[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800115e:	2104      	movs	r1, #4
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f003 ff5b 	bl	800501c <HAL_TIM_ReadCapturedValue>
 8001166:	4603      	mov	r3, r0
 8001168:	4a75      	ldr	r2, [pc, #468]	; (8001340 <HAL_TIM_IC_CaptureCallback+0x210>)
 800116a:	6013      	str	r3, [r2, #0]
			isFirstCapturedRight = true;
 800116c:	4b73      	ldr	r3, [pc, #460]	; (800133c <HAL_TIM_IC_CaptureCallback+0x20c>)
 800116e:	2201      	movs	r2, #1
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	e05e      	b.n	8001232 <HAL_TIM_IC_CaptureCallback+0x102>
		} else {
			capturesRight[1] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001174:	2104      	movs	r1, #4
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f003 ff50 	bl	800501c <HAL_TIM_ReadCapturedValue>
 800117c:	4603      	mov	r3, r0
 800117e:	4a70      	ldr	r2, [pc, #448]	; (8001340 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001180:	6053      	str	r3, [r2, #4]

			if (capturesRight[1] >= capturesRight[0]) {
 8001182:	4b6f      	ldr	r3, [pc, #444]	; (8001340 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	4b6e      	ldr	r3, [pc, #440]	; (8001340 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	429a      	cmp	r2, r3
 800118c:	d307      	bcc.n	800119e <HAL_TIM_IC_CaptureCallback+0x6e>
				diffCaptureRight = capturesRight[1] - capturesRight[0];
 800118e:	4b6c      	ldr	r3, [pc, #432]	; (8001340 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	4b6b      	ldr	r3, [pc, #428]	; (8001340 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	4a6a      	ldr	r2, [pc, #424]	; (8001344 <HAL_TIM_IC_CaptureCallback+0x214>)
 800119a:	6013      	str	r3, [r2, #0]
 800119c:	e00b      	b.n	80011b6 <HAL_TIM_IC_CaptureCallback+0x86>
			} else {
				diffCaptureRight = (htim->Instance->ARR - capturesRight[0]) + capturesRight[1] + 1;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011a4:	4b66      	ldr	r3, [pc, #408]	; (8001340 <HAL_TIM_IC_CaptureCallback+0x210>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	1ad2      	subs	r2, r2, r3
 80011aa:	4b65      	ldr	r3, [pc, #404]	; (8001340 <HAL_TIM_IC_CaptureCallback+0x210>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	4413      	add	r3, r2
 80011b0:	3301      	adds	r3, #1
 80011b2:	4a64      	ldr	r2, [pc, #400]	; (8001344 <HAL_TIM_IC_CaptureCallback+0x214>)
 80011b4:	6013      	str	r3, [r2, #0]
			}

			frequencyRight = HAL_RCC_GetPCLK1Freq() / (tim4->Instance->PSC + 1.0);
 80011b6:	f003 f923 	bl	8004400 <HAL_RCC_GetPCLK1Freq>
 80011ba:	4603      	mov	r3, r0
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff f94b 	bl	8000458 <__aeabi_ui2d>
 80011c2:	4604      	mov	r4, r0
 80011c4:	460d      	mov	r5, r1
 80011c6:	4b5b      	ldr	r3, [pc, #364]	; (8001334 <HAL_TIM_IC_CaptureCallback+0x204>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f942 	bl	8000458 <__aeabi_ui2d>
 80011d4:	f04f 0200 	mov.w	r2, #0
 80011d8:	4b5b      	ldr	r3, [pc, #364]	; (8001348 <HAL_TIM_IC_CaptureCallback+0x218>)
 80011da:	f7ff f801 	bl	80001e0 <__adddf3>
 80011de:	4602      	mov	r2, r0
 80011e0:	460b      	mov	r3, r1
 80011e2:	4620      	mov	r0, r4
 80011e4:	4629      	mov	r1, r5
 80011e6:	f7ff fadb 	bl	80007a0 <__aeabi_ddiv>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	4610      	mov	r0, r2
 80011f0:	4619      	mov	r1, r3
 80011f2:	f7ff fbbd 	bl	8000970 <__aeabi_d2f>
 80011f6:	4603      	mov	r3, r0
 80011f8:	4a54      	ldr	r2, [pc, #336]	; (800134c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80011fa:	6013      	str	r3, [r2, #0]
			frequencyRight = (float) frequencyRight / (float) diffCaptureRight;
 80011fc:	4b53      	ldr	r3, [pc, #332]	; (800134c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80011fe:	edd3 6a00 	vldr	s13, [r3]
 8001202:	4b50      	ldr	r3, [pc, #320]	; (8001344 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	ee07 3a90 	vmov	s15, r3
 800120a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800120e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001212:	4b4e      	ldr	r3, [pc, #312]	; (800134c <HAL_TIM_IC_CaptureCallback+0x21c>)
 8001214:	edc3 7a00 	vstr	s15, [r3]

			__HAL_TIM_SET_COUNTER(htim, 0);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2200      	movs	r2, #0
 800121e:	625a      	str	r2, [r3, #36]	; 0x24

			startCaptureRight = false;
 8001220:	4b45      	ldr	r3, [pc, #276]	; (8001338 <HAL_TIM_IC_CaptureCallback+0x208>)
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
			isFirstCapturedRight = false;
 8001226:	4b45      	ldr	r3, [pc, #276]	; (800133c <HAL_TIM_IC_CaptureCallback+0x20c>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
			captureDoneRight = true;
 800122c:	4b48      	ldr	r3, [pc, #288]	; (8001350 <HAL_TIM_IC_CaptureCallback+0x220>)
 800122e:	2201      	movs	r2, #1
 8001230:	601a      	str	r2, [r3, #0]

		}
	}
	if (htim->Instance == tim4->Instance && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && startCaptureLeft) {
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	4b3f      	ldr	r3, [pc, #252]	; (8001334 <HAL_TIM_IC_CaptureCallback+0x204>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	d175      	bne.n	800132c <HAL_TIM_IC_CaptureCallback+0x1fc>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	7f1b      	ldrb	r3, [r3, #28]
 8001244:	2b08      	cmp	r3, #8
 8001246:	d171      	bne.n	800132c <HAL_TIM_IC_CaptureCallback+0x1fc>
 8001248:	4b42      	ldr	r3, [pc, #264]	; (8001354 <HAL_TIM_IC_CaptureCallback+0x224>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d06d      	beq.n	800132c <HAL_TIM_IC_CaptureCallback+0x1fc>
		if (!isFirstCapturedLeft) {
 8001250:	4b41      	ldr	r3, [pc, #260]	; (8001358 <HAL_TIM_IC_CaptureCallback+0x228>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d10a      	bne.n	800126e <HAL_TIM_IC_CaptureCallback+0x13e>
			capturesLeft[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8001258:	210c      	movs	r1, #12
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f003 fede 	bl	800501c <HAL_TIM_ReadCapturedValue>
 8001260:	4603      	mov	r3, r0
 8001262:	4a3e      	ldr	r2, [pc, #248]	; (800135c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001264:	6013      	str	r3, [r2, #0]
			isFirstCapturedLeft = true;
 8001266:	4b3c      	ldr	r3, [pc, #240]	; (8001358 <HAL_TIM_IC_CaptureCallback+0x228>)
 8001268:	2201      	movs	r2, #1
 800126a:	601a      	str	r2, [r3, #0]
			isFirstCapturedLeft = false;
			captureDoneLeft = true;

		}
	}
}
 800126c:	e05e      	b.n	800132c <HAL_TIM_IC_CaptureCallback+0x1fc>
			capturesLeft[1] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 800126e:	210c      	movs	r1, #12
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f003 fed3 	bl	800501c <HAL_TIM_ReadCapturedValue>
 8001276:	4603      	mov	r3, r0
 8001278:	4a38      	ldr	r2, [pc, #224]	; (800135c <HAL_TIM_IC_CaptureCallback+0x22c>)
 800127a:	6053      	str	r3, [r2, #4]
			if (capturesLeft[1] >= capturesLeft[0]) {
 800127c:	4b37      	ldr	r3, [pc, #220]	; (800135c <HAL_TIM_IC_CaptureCallback+0x22c>)
 800127e:	685a      	ldr	r2, [r3, #4]
 8001280:	4b36      	ldr	r3, [pc, #216]	; (800135c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	429a      	cmp	r2, r3
 8001286:	d307      	bcc.n	8001298 <HAL_TIM_IC_CaptureCallback+0x168>
				diffCaptureLeft = capturesLeft[1] - capturesLeft[0];
 8001288:	4b34      	ldr	r3, [pc, #208]	; (800135c <HAL_TIM_IC_CaptureCallback+0x22c>)
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	4b33      	ldr	r3, [pc, #204]	; (800135c <HAL_TIM_IC_CaptureCallback+0x22c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	4a33      	ldr	r2, [pc, #204]	; (8001360 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	e00b      	b.n	80012b0 <HAL_TIM_IC_CaptureCallback+0x180>
				diffCaptureLeft = (htim->Instance->ARR - capturesLeft[0]) + capturesLeft[1] + 1;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800129e:	4b2f      	ldr	r3, [pc, #188]	; (800135c <HAL_TIM_IC_CaptureCallback+0x22c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	1ad2      	subs	r2, r2, r3
 80012a4:	4b2d      	ldr	r3, [pc, #180]	; (800135c <HAL_TIM_IC_CaptureCallback+0x22c>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	4413      	add	r3, r2
 80012aa:	3301      	adds	r3, #1
 80012ac:	4a2c      	ldr	r2, [pc, #176]	; (8001360 <HAL_TIM_IC_CaptureCallback+0x230>)
 80012ae:	6013      	str	r3, [r2, #0]
			frequencyLeft = HAL_RCC_GetPCLK1Freq() / (tim4->Instance->PSC + 1.0);
 80012b0:	f003 f8a6 	bl	8004400 <HAL_RCC_GetPCLK1Freq>
 80012b4:	4603      	mov	r3, r0
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f8ce 	bl	8000458 <__aeabi_ui2d>
 80012bc:	4604      	mov	r4, r0
 80012be:	460d      	mov	r5, r1
 80012c0:	4b1c      	ldr	r3, [pc, #112]	; (8001334 <HAL_TIM_IC_CaptureCallback+0x204>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f8c5 	bl	8000458 <__aeabi_ui2d>
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	4b1d      	ldr	r3, [pc, #116]	; (8001348 <HAL_TIM_IC_CaptureCallback+0x218>)
 80012d4:	f7fe ff84 	bl	80001e0 <__adddf3>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4620      	mov	r0, r4
 80012de:	4629      	mov	r1, r5
 80012e0:	f7ff fa5e 	bl	80007a0 <__aeabi_ddiv>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4610      	mov	r0, r2
 80012ea:	4619      	mov	r1, r3
 80012ec:	f7ff fb40 	bl	8000970 <__aeabi_d2f>
 80012f0:	4603      	mov	r3, r0
 80012f2:	4a1c      	ldr	r2, [pc, #112]	; (8001364 <HAL_TIM_IC_CaptureCallback+0x234>)
 80012f4:	6013      	str	r3, [r2, #0]
			frequencyLeft = (float) frequencyLeft / (float) diffCaptureLeft;
 80012f6:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <HAL_TIM_IC_CaptureCallback+0x234>)
 80012f8:	edd3 6a00 	vldr	s13, [r3]
 80012fc:	4b18      	ldr	r3, [pc, #96]	; (8001360 <HAL_TIM_IC_CaptureCallback+0x230>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	ee07 3a90 	vmov	s15, r3
 8001304:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800130c:	4b15      	ldr	r3, [pc, #84]	; (8001364 <HAL_TIM_IC_CaptureCallback+0x234>)
 800130e:	edc3 7a00 	vstr	s15, [r3]
			__HAL_TIM_SET_COUNTER(htim, 0);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2200      	movs	r2, #0
 8001318:	625a      	str	r2, [r3, #36]	; 0x24
			startCaptureLeft = false;
 800131a:	4b0e      	ldr	r3, [pc, #56]	; (8001354 <HAL_TIM_IC_CaptureCallback+0x224>)
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
			isFirstCapturedLeft = false;
 8001320:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <HAL_TIM_IC_CaptureCallback+0x228>)
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
			captureDoneLeft = true;
 8001326:	4b10      	ldr	r3, [pc, #64]	; (8001368 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001328:	2201      	movs	r2, #1
 800132a:	601a      	str	r2, [r3, #0]
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bdb0      	pop	{r4, r5, r7, pc}
 8001334:	200000a8 	.word	0x200000a8
 8001338:	2000002c 	.word	0x2000002c
 800133c:	20000030 	.word	0x20000030
 8001340:	20000038 	.word	0x20000038
 8001344:	20000040 	.word	0x20000040
 8001348:	3ff00000 	.word	0x3ff00000
 800134c:	20000044 	.word	0x20000044
 8001350:	20000034 	.word	0x20000034
 8001354:	20000048 	.word	0x20000048
 8001358:	2000004c 	.word	0x2000004c
 800135c:	20000054 	.word	0x20000054
 8001360:	2000005c 	.word	0x2000005c
 8001364:	20000060 	.word	0x20000060
 8001368:	20000050 	.word	0x20000050

0800136c <HAL_GPIO_EXTI_Callback>:

volatile uint8_t numButtonPresses = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {
 8001376:	88fb      	ldrh	r3, [r7, #6]
 8001378:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800137c:	d119      	bne.n	80013b2 <HAL_GPIO_EXTI_Callback+0x46>
		if (numButtonPresses == 0) {
 800137e:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x54>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	b2db      	uxtb	r3, r3
 8001384:	2b00      	cmp	r3, #0
 8001386:	d103      	bne.n	8001390 <HAL_GPIO_EXTI_Callback+0x24>
			numButtonPresses = 1;
 8001388:	4b0d      	ldr	r3, [pc, #52]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x54>)
 800138a:	2201      	movs	r2, #1
 800138c:	701a      	strb	r2, [r3, #0]

		} else if (numButtonPresses == 2) {
			numButtonPresses = 3;
		}
	}
}
 800138e:	e010      	b.n	80013b2 <HAL_GPIO_EXTI_Callback+0x46>
		} else if (numButtonPresses == 1) {
 8001390:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x54>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	b2db      	uxtb	r3, r3
 8001396:	2b01      	cmp	r3, #1
 8001398:	d103      	bne.n	80013a2 <HAL_GPIO_EXTI_Callback+0x36>
			numButtonPresses = 2;
 800139a:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x54>)
 800139c:	2202      	movs	r2, #2
 800139e:	701a      	strb	r2, [r3, #0]
}
 80013a0:	e007      	b.n	80013b2 <HAL_GPIO_EXTI_Callback+0x46>
		} else if (numButtonPresses == 2) {
 80013a2:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x54>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d102      	bne.n	80013b2 <HAL_GPIO_EXTI_Callback+0x46>
			numButtonPresses = 3;
 80013ac:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x54>)
 80013ae:	2203      	movs	r2, #3
 80013b0:	701a      	strb	r2, [r3, #0]
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	20000066 	.word	0x20000066

080013c4 <initColourSensors>:

// Initialize and calibrate colour sensors
void initColourSensors(TIM_HandleTypeDef* htim4) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	tim4 = htim4;
 80013cc:	4a21      	ldr	r2, [pc, #132]	; (8001454 <initColourSensors+0x90>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6013      	str	r3, [r2, #0]
	HAL_TIM_IC_Start_IT(tim4, TIM_CHANNEL_2);
 80013d2:	4b20      	ldr	r3, [pc, #128]	; (8001454 <initColourSensors+0x90>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2104      	movs	r1, #4
 80013d8:	4618      	mov	r0, r3
 80013da:	f003 f9d7 	bl	800478c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(tim4, TIM_CHANNEL_4);
 80013de:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <initColourSensors+0x90>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	210c      	movs	r1, #12
 80013e4:	4618      	mov	r0, r3
 80013e6:	f003 f9d1 	bl	800478c <HAL_TIM_IC_Start_IT>

	while (numButtonPresses == 0) {
 80013ea:	e002      	b.n	80013f2 <initColourSensors+0x2e>
		HAL_Delay(50);
 80013ec:	2032      	movs	r0, #50	; 0x32
 80013ee:	f001 fca1 	bl	8002d34 <HAL_Delay>
	while (numButtonPresses == 0) {
 80013f2:	4b19      	ldr	r3, [pc, #100]	; (8001458 <initColourSensors+0x94>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d0f7      	beq.n	80013ec <initColourSensors+0x28>
	}
	getRightColourIntensities(&freqWBRight);
 80013fc:	4817      	ldr	r0, [pc, #92]	; (800145c <initColourSensors+0x98>)
 80013fe:	f000 f87d 	bl	80014fc <getRightColourIntensities>
	getLeftColourIntensities(&freqWBLeft);
 8001402:	4817      	ldr	r0, [pc, #92]	; (8001460 <initColourSensors+0x9c>)
 8001404:	f000 f8aa 	bl	800155c <getLeftColourIntensities>
	whiteBalance = true;
 8001408:	4b16      	ldr	r3, [pc, #88]	; (8001464 <initColourSensors+0xa0>)
 800140a:	2201      	movs	r2, #1
 800140c:	701a      	strb	r2, [r3, #0]

	while (numButtonPresses == 1) {
 800140e:	e002      	b.n	8001416 <initColourSensors+0x52>
		HAL_Delay(50);
 8001410:	2032      	movs	r0, #50	; 0x32
 8001412:	f001 fc8f 	bl	8002d34 <HAL_Delay>
	while (numButtonPresses == 1) {
 8001416:	4b10      	ldr	r3, [pc, #64]	; (8001458 <initColourSensors+0x94>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	b2db      	uxtb	r3, r3
 800141c:	2b01      	cmp	r3, #1
 800141e:	d0f7      	beq.n	8001410 <initColourSensors+0x4c>
	}
	getRightColourIntensities(&freqDCRight);
 8001420:	4811      	ldr	r0, [pc, #68]	; (8001468 <initColourSensors+0xa4>)
 8001422:	f000 f86b 	bl	80014fc <getRightColourIntensities>
	getLeftColourIntensities(&freqDCLeft);
 8001426:	4811      	ldr	r0, [pc, #68]	; (800146c <initColourSensors+0xa8>)
 8001428:	f000 f898 	bl	800155c <getLeftColourIntensities>
	darkColour = true;
 800142c:	4b10      	ldr	r3, [pc, #64]	; (8001470 <initColourSensors+0xac>)
 800142e:	2201      	movs	r2, #1
 8001430:	701a      	strb	r2, [r3, #0]

	while (numButtonPresses == 2) {
 8001432:	e002      	b.n	800143a <initColourSensors+0x76>
		HAL_Delay(50);
 8001434:	2032      	movs	r0, #50	; 0x32
 8001436:	f001 fc7d 	bl	8002d34 <HAL_Delay>
	while (numButtonPresses == 2) {
 800143a:	4b07      	ldr	r3, [pc, #28]	; (8001458 <initColourSensors+0x94>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d0f7      	beq.n	8001434 <initColourSensors+0x70>
	}

	HAL_Delay(500);
 8001444:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001448:	f001 fc74 	bl	8002d34 <HAL_Delay>

}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	200000a8 	.word	0x200000a8
 8001458:	20000066 	.word	0x20000066
 800145c:	20000088 	.word	0x20000088
 8001460:	20000068 	.word	0x20000068
 8001464:	20000064 	.word	0x20000064
 8001468:	20000098 	.word	0x20000098
 800146c:	20000078 	.word	0x20000078
 8001470:	20000065 	.word	0x20000065

08001474 <getRightColourFrequency>:

float getRightColourFrequency() {
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
	captureDoneRight = false;
 8001478:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <getRightColourFrequency+0x34>)
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
	startCaptureRight = true;
 800147e:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <getRightColourFrequency+0x38>)
 8001480:	2201      	movs	r2, #1
 8001482:	601a      	str	r2, [r3, #0]
	isFirstCapturedRight = false;
 8001484:	4b0a      	ldr	r3, [pc, #40]	; (80014b0 <getRightColourFrequency+0x3c>)
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
	while (!captureDoneRight) {}
 800148a:	bf00      	nop
 800148c:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <getRightColourFrequency+0x34>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0fb      	beq.n	800148c <getRightColourFrequency+0x18>
	return frequencyRight;
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <getRightColourFrequency+0x40>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	ee07 3a90 	vmov	s15, r3
}
 800149c:	eeb0 0a67 	vmov.f32	s0, s15
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	20000034 	.word	0x20000034
 80014ac:	2000002c 	.word	0x2000002c
 80014b0:	20000030 	.word	0x20000030
 80014b4:	20000044 	.word	0x20000044

080014b8 <getLeftColourFrequency>:

float getLeftColourFrequency() {
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
	captureDoneLeft = false;
 80014bc:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <getLeftColourFrequency+0x34>)
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
	startCaptureLeft = true;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <getLeftColourFrequency+0x38>)
 80014c4:	2201      	movs	r2, #1
 80014c6:	601a      	str	r2, [r3, #0]
	isFirstCapturedLeft = false;
 80014c8:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <getLeftColourFrequency+0x3c>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
	while (!captureDoneLeft) {}
 80014ce:	bf00      	nop
 80014d0:	4b06      	ldr	r3, [pc, #24]	; (80014ec <getLeftColourFrequency+0x34>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d0fb      	beq.n	80014d0 <getLeftColourFrequency+0x18>
	return frequencyLeft;
 80014d8:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <getLeftColourFrequency+0x40>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	ee07 3a90 	vmov	s15, r3
}
 80014e0:	eeb0 0a67 	vmov.f32	s0, s15
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	20000050 	.word	0x20000050
 80014f0:	20000048 	.word	0x20000048
 80014f4:	2000004c 	.word	0x2000004c
 80014f8:	20000060 	.word	0x20000060

080014fc <getRightColourIntensities>:

void getRightColourIntensities(Frequency *freq) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	setRightColour(RED);
 8001504:	2000      	movs	r0, #0
 8001506:	f000 fa25 	bl	8001954 <setRightColour>
	freq->red = getRightColourFrequency();
 800150a:	f7ff ffb3 	bl	8001474 <getRightColourFrequency>
 800150e:	eef0 7a40 	vmov.f32	s15, s0
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	edc3 7a00 	vstr	s15, [r3]
	setRightColour(GREEN);
 8001518:	2003      	movs	r0, #3
 800151a:	f000 fa1b 	bl	8001954 <setRightColour>
	freq->green = getRightColourFrequency();
 800151e:	f7ff ffa9 	bl	8001474 <getRightColourFrequency>
 8001522:	eef0 7a40 	vmov.f32	s15, s0
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	edc3 7a01 	vstr	s15, [r3, #4]
	setRightColour(BLUE);
 800152c:	2001      	movs	r0, #1
 800152e:	f000 fa11 	bl	8001954 <setRightColour>
	freq->blue = getRightColourFrequency();
 8001532:	f7ff ff9f 	bl	8001474 <getRightColourFrequency>
 8001536:	eef0 7a40 	vmov.f32	s15, s0
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	edc3 7a02 	vstr	s15, [r3, #8]
	setRightColour(CLEAR);
 8001540:	2002      	movs	r0, #2
 8001542:	f000 fa07 	bl	8001954 <setRightColour>
	freq->clear = getRightColourFrequency();
 8001546:	f7ff ff95 	bl	8001474 <getRightColourFrequency>
 800154a:	eef0 7a40 	vmov.f32	s15, s0
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001554:	bf00      	nop
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <getLeftColourIntensities>:

void getLeftColourIntensities(Frequency *freq) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	setLeftColour(RED);
 8001564:	2000      	movs	r0, #0
 8001566:	f000 fa3b 	bl	80019e0 <setLeftColour>
	freq->red = getLeftColourFrequency();
 800156a:	f7ff ffa5 	bl	80014b8 <getLeftColourFrequency>
 800156e:	eef0 7a40 	vmov.f32	s15, s0
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edc3 7a00 	vstr	s15, [r3]
	setLeftColour(GREEN);
 8001578:	2003      	movs	r0, #3
 800157a:	f000 fa31 	bl	80019e0 <setLeftColour>
	freq->green = getLeftColourFrequency();
 800157e:	f7ff ff9b 	bl	80014b8 <getLeftColourFrequency>
 8001582:	eef0 7a40 	vmov.f32	s15, s0
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	edc3 7a01 	vstr	s15, [r3, #4]
	setLeftColour(BLUE);
 800158c:	2001      	movs	r0, #1
 800158e:	f000 fa27 	bl	80019e0 <setLeftColour>
	freq->blue = getLeftColourFrequency();
 8001592:	f7ff ff91 	bl	80014b8 <getLeftColourFrequency>
 8001596:	eef0 7a40 	vmov.f32	s15, s0
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	edc3 7a02 	vstr	s15, [r3, #8]
	setLeftColour(CLEAR);
 80015a0:	2002      	movs	r0, #2
 80015a2:	f000 fa1d 	bl	80019e0 <setLeftColour>
	freq->clear = getLeftColourFrequency();
 80015a6:	f7ff ff87 	bl	80014b8 <getLeftColourFrequency>
 80015aa:	eef0 7a40 	vmov.f32	s15, s0
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <getRightRGB>:

void getRightRGB(RGB *rgb) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08a      	sub	sp, #40	; 0x28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	Frequency freq;
	getRightColourIntensities(&freq);
 80015c4:	f107 0308 	add.w	r3, r7, #8
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff ff97 	bl	80014fc <getRightColourIntensities>

	float ared = (freq.red - freqDCRight.red) / (freqWBRight.red - freqDCRight.red);
 80015ce:	ed97 7a02 	vldr	s14, [r7, #8]
 80015d2:	4b4a      	ldr	r3, [pc, #296]	; (80016fc <getRightRGB+0x140>)
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015dc:	4b48      	ldr	r3, [pc, #288]	; (8001700 <getRightRGB+0x144>)
 80015de:	ed93 7a00 	vldr	s14, [r3]
 80015e2:	4b46      	ldr	r3, [pc, #280]	; (80016fc <getRightRGB+0x140>)
 80015e4:	edd3 7a00 	vldr	s15, [r3]
 80015e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015f0:	edc7 7a08 	vstr	s15, [r7, #32]
	float agreen = (freq.green - freqDCRight.green) / (freqWBRight.green - freqDCRight.green);
 80015f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80015f8:	4b40      	ldr	r3, [pc, #256]	; (80016fc <getRightRGB+0x140>)
 80015fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80015fe:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001602:	4b3f      	ldr	r3, [pc, #252]	; (8001700 <getRightRGB+0x144>)
 8001604:	ed93 7a01 	vldr	s14, [r3, #4]
 8001608:	4b3c      	ldr	r3, [pc, #240]	; (80016fc <getRightRGB+0x140>)
 800160a:	edd3 7a01 	vldr	s15, [r3, #4]
 800160e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001612:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001616:	edc7 7a07 	vstr	s15, [r7, #28]
	float ablue = (freq.blue - freqDCRight.blue) / (freqWBRight.blue - freqDCRight.blue);
 800161a:	ed97 7a04 	vldr	s14, [r7, #16]
 800161e:	4b37      	ldr	r3, [pc, #220]	; (80016fc <getRightRGB+0x140>)
 8001620:	edd3 7a02 	vldr	s15, [r3, #8]
 8001624:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001628:	4b35      	ldr	r3, [pc, #212]	; (8001700 <getRightRGB+0x144>)
 800162a:	ed93 7a02 	vldr	s14, [r3, #8]
 800162e:	4b33      	ldr	r3, [pc, #204]	; (80016fc <getRightRGB+0x140>)
 8001630:	edd3 7a02 	vldr	s15, [r3, #8]
 8001634:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800163c:	edc7 7a06 	vstr	s15, [r7, #24]

	float amax = ared;
 8001640:	6a3b      	ldr	r3, [r7, #32]
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
	if (agreen > amax) {
 8001644:	ed97 7a07 	vldr	s14, [r7, #28]
 8001648:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800164c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001654:	dd01      	ble.n	800165a <getRightRGB+0x9e>
		amax = agreen;
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (ablue > amax) {
 800165a:	ed97 7a06 	vldr	s14, [r7, #24]
 800165e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001662:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166a:	dd01      	ble.n	8001670 <getRightRGB+0xb4>
		amax = ablue;
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (amax < 1.0) {
 8001670:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001674:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001678:	eef4 7ac7 	vcmpe.f32	s15, s14
 800167c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001680:	d502      	bpl.n	8001688 <getRightRGB+0xcc>
		amax = 1.0;
 8001682:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
	}

	rgb->red = (uint8_t) (255 * ared / amax);
 8001688:	edd7 7a08 	vldr	s15, [r7, #32]
 800168c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001704 <getRightRGB+0x148>
 8001690:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001694:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800169c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016a0:	edc7 7a00 	vstr	s15, [r7]
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	701a      	strb	r2, [r3, #0]
	rgb->green = (uint8_t) (255 * agreen / amax);
 80016ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80016b0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001704 <getRightRGB+0x148>
 80016b4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016b8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80016bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016c4:	edc7 7a00 	vstr	s15, [r7]
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	705a      	strb	r2, [r3, #1]
	rgb->blue = (uint8_t) (255 * ablue / amax);
 80016d0:	edd7 7a06 	vldr	s15, [r7, #24]
 80016d4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001704 <getRightRGB+0x148>
 80016d8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016dc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80016e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016e8:	edc7 7a00 	vstr	s15, [r7]
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	709a      	strb	r2, [r3, #2]
}
 80016f4:	bf00      	nop
 80016f6:	3728      	adds	r7, #40	; 0x28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000098 	.word	0x20000098
 8001700:	20000088 	.word	0x20000088
 8001704:	437f0000 	.word	0x437f0000

08001708 <getLeftRGB>:

void getLeftRGB(RGB *rgb) {
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	; 0x28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
	Frequency freq;
	getLeftColourIntensities(&freq);
 8001710:	f107 0308 	add.w	r3, r7, #8
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff21 	bl	800155c <getLeftColourIntensities>

	float ared = (freq.red - freqDCLeft.red) / (freqWBLeft.red - freqDCLeft.red);
 800171a:	ed97 7a02 	vldr	s14, [r7, #8]
 800171e:	4b4a      	ldr	r3, [pc, #296]	; (8001848 <getLeftRGB+0x140>)
 8001720:	edd3 7a00 	vldr	s15, [r3]
 8001724:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001728:	4b48      	ldr	r3, [pc, #288]	; (800184c <getLeftRGB+0x144>)
 800172a:	ed93 7a00 	vldr	s14, [r3]
 800172e:	4b46      	ldr	r3, [pc, #280]	; (8001848 <getLeftRGB+0x140>)
 8001730:	edd3 7a00 	vldr	s15, [r3]
 8001734:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173c:	edc7 7a08 	vstr	s15, [r7, #32]
	float agreen = (freq.green - freqDCLeft.green) / (freqWBLeft.green - freqDCLeft.green);
 8001740:	ed97 7a03 	vldr	s14, [r7, #12]
 8001744:	4b40      	ldr	r3, [pc, #256]	; (8001848 <getLeftRGB+0x140>)
 8001746:	edd3 7a01 	vldr	s15, [r3, #4]
 800174a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800174e:	4b3f      	ldr	r3, [pc, #252]	; (800184c <getLeftRGB+0x144>)
 8001750:	ed93 7a01 	vldr	s14, [r3, #4]
 8001754:	4b3c      	ldr	r3, [pc, #240]	; (8001848 <getLeftRGB+0x140>)
 8001756:	edd3 7a01 	vldr	s15, [r3, #4]
 800175a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800175e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001762:	edc7 7a07 	vstr	s15, [r7, #28]
	float ablue = (freq.blue - freqDCLeft.blue) / (freqWBLeft.blue - freqDCLeft.blue);
 8001766:	ed97 7a04 	vldr	s14, [r7, #16]
 800176a:	4b37      	ldr	r3, [pc, #220]	; (8001848 <getLeftRGB+0x140>)
 800176c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001770:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001774:	4b35      	ldr	r3, [pc, #212]	; (800184c <getLeftRGB+0x144>)
 8001776:	ed93 7a02 	vldr	s14, [r3, #8]
 800177a:	4b33      	ldr	r3, [pc, #204]	; (8001848 <getLeftRGB+0x140>)
 800177c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001780:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001784:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001788:	edc7 7a06 	vstr	s15, [r7, #24]

	float amax = ared;
 800178c:	6a3b      	ldr	r3, [r7, #32]
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
	if (agreen > amax) {
 8001790:	ed97 7a07 	vldr	s14, [r7, #28]
 8001794:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001798:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800179c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a0:	dd01      	ble.n	80017a6 <getLeftRGB+0x9e>
		amax = agreen;
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (ablue > amax) {
 80017a6:	ed97 7a06 	vldr	s14, [r7, #24]
 80017aa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80017ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b6:	dd01      	ble.n	80017bc <getLeftRGB+0xb4>
		amax = ablue;
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (amax < 1.0) {
 80017bc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80017c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	d502      	bpl.n	80017d4 <getLeftRGB+0xcc>
		amax = 1.0;
 80017ce:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80017d2:	627b      	str	r3, [r7, #36]	; 0x24
	}

	rgb->red = (uint8_t) (255 * ared / amax);
 80017d4:	edd7 7a08 	vldr	s15, [r7, #32]
 80017d8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001850 <getLeftRGB+0x148>
 80017dc:	ee67 6a87 	vmul.f32	s13, s15, s14
 80017e0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80017e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017ec:	edc7 7a00 	vstr	s15, [r7]
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	701a      	strb	r2, [r3, #0]
	rgb->green = (uint8_t) (255 * agreen / amax);
 80017f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80017fc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001850 <getLeftRGB+0x148>
 8001800:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001804:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001808:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800180c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001810:	edc7 7a00 	vstr	s15, [r7]
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	b2da      	uxtb	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	705a      	strb	r2, [r3, #1]
	rgb->blue = (uint8_t) (255 * ablue / amax);
 800181c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001820:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001850 <getLeftRGB+0x148>
 8001824:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001828:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800182c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001834:	edc7 7a00 	vstr	s15, [r7]
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	b2da      	uxtb	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	709a      	strb	r2, [r3, #2]
}
 8001840:	bf00      	nop
 8001842:	3728      	adds	r7, #40	; 0x28
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000078 	.word	0x20000078
 800184c:	20000068 	.word	0x20000068
 8001850:	437f0000 	.word	0x437f0000

08001854 <getRightColour>:

Colour getRightColour() {
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
	RGB rgb;
	getRightRGB(&rgb);
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff fead 	bl	80015bc <getRightRGB>
	if (rgb.red >= 200 && rgb.green >= 200 && rgb.blue >= 200) {
 8001862:	793b      	ldrb	r3, [r7, #4]
 8001864:	2bc7      	cmp	r3, #199	; 0xc7
 8001866:	d907      	bls.n	8001878 <getRightColour+0x24>
 8001868:	797b      	ldrb	r3, [r7, #5]
 800186a:	2bc7      	cmp	r3, #199	; 0xc7
 800186c:	d904      	bls.n	8001878 <getRightColour+0x24>
 800186e:	79bb      	ldrb	r3, [r7, #6]
 8001870:	2bc7      	cmp	r3, #199	; 0xc7
 8001872:	d901      	bls.n	8001878 <getRightColour+0x24>
		return NO_COLOUR;
 8001874:	2305      	movs	r3, #5
 8001876:	e029      	b.n	80018cc <getRightColour+0x78>
	} else if (rgb.red <= 20 && rgb.green <= 20 && rgb.blue <= 20) {
 8001878:	793b      	ldrb	r3, [r7, #4]
 800187a:	2b14      	cmp	r3, #20
 800187c:	d807      	bhi.n	800188e <getRightColour+0x3a>
 800187e:	797b      	ldrb	r3, [r7, #5]
 8001880:	2b14      	cmp	r3, #20
 8001882:	d804      	bhi.n	800188e <getRightColour+0x3a>
 8001884:	79bb      	ldrb	r3, [r7, #6]
 8001886:	2b14      	cmp	r3, #20
 8001888:	d801      	bhi.n	800188e <getRightColour+0x3a>
		return BLACK;
 800188a:	2304      	movs	r3, #4
 800188c:	e01e      	b.n	80018cc <getRightColour+0x78>
	} else if (rgb.red >= rgb.green && rgb.red >= rgb.blue) {
 800188e:	793a      	ldrb	r2, [r7, #4]
 8001890:	797b      	ldrb	r3, [r7, #5]
 8001892:	429a      	cmp	r2, r3
 8001894:	d305      	bcc.n	80018a2 <getRightColour+0x4e>
 8001896:	793a      	ldrb	r2, [r7, #4]
 8001898:	79bb      	ldrb	r3, [r7, #6]
 800189a:	429a      	cmp	r2, r3
 800189c:	d301      	bcc.n	80018a2 <getRightColour+0x4e>
		return RED;
 800189e:	2300      	movs	r3, #0
 80018a0:	e014      	b.n	80018cc <getRightColour+0x78>
	} else if (rgb.green >= rgb.red && rgb.green >= rgb.blue) {
 80018a2:	797a      	ldrb	r2, [r7, #5]
 80018a4:	793b      	ldrb	r3, [r7, #4]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d305      	bcc.n	80018b6 <getRightColour+0x62>
 80018aa:	797a      	ldrb	r2, [r7, #5]
 80018ac:	79bb      	ldrb	r3, [r7, #6]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d301      	bcc.n	80018b6 <getRightColour+0x62>
		return GREEN;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e00a      	b.n	80018cc <getRightColour+0x78>
	} else if (rgb.blue >= rgb.red && rgb.blue >= rgb.green) {
 80018b6:	79ba      	ldrb	r2, [r7, #6]
 80018b8:	793b      	ldrb	r3, [r7, #4]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d305      	bcc.n	80018ca <getRightColour+0x76>
 80018be:	79ba      	ldrb	r2, [r7, #6]
 80018c0:	797b      	ldrb	r3, [r7, #5]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d301      	bcc.n	80018ca <getRightColour+0x76>
		return BLUE;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e000      	b.n	80018cc <getRightColour+0x78>
	}
	return NO_COLOUR;
 80018ca:	2305      	movs	r3, #5
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <getLeftColour>:


Colour getLeftColour() {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
	RGB rgb;
	getLeftRGB(&rgb);
 80018da:	1d3b      	adds	r3, r7, #4
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff13 	bl	8001708 <getLeftRGB>
	if (rgb.red >= 200 && rgb.green >= 200 && rgb.blue >= 200) {
 80018e2:	793b      	ldrb	r3, [r7, #4]
 80018e4:	2bc7      	cmp	r3, #199	; 0xc7
 80018e6:	d907      	bls.n	80018f8 <getLeftColour+0x24>
 80018e8:	797b      	ldrb	r3, [r7, #5]
 80018ea:	2bc7      	cmp	r3, #199	; 0xc7
 80018ec:	d904      	bls.n	80018f8 <getLeftColour+0x24>
 80018ee:	79bb      	ldrb	r3, [r7, #6]
 80018f0:	2bc7      	cmp	r3, #199	; 0xc7
 80018f2:	d901      	bls.n	80018f8 <getLeftColour+0x24>
		return NO_COLOUR;
 80018f4:	2305      	movs	r3, #5
 80018f6:	e029      	b.n	800194c <getLeftColour+0x78>
	} else if (rgb.red <= 20 && rgb.green <= 20 && rgb.blue <= 20) {
 80018f8:	793b      	ldrb	r3, [r7, #4]
 80018fa:	2b14      	cmp	r3, #20
 80018fc:	d807      	bhi.n	800190e <getLeftColour+0x3a>
 80018fe:	797b      	ldrb	r3, [r7, #5]
 8001900:	2b14      	cmp	r3, #20
 8001902:	d804      	bhi.n	800190e <getLeftColour+0x3a>
 8001904:	79bb      	ldrb	r3, [r7, #6]
 8001906:	2b14      	cmp	r3, #20
 8001908:	d801      	bhi.n	800190e <getLeftColour+0x3a>
		return BLACK;
 800190a:	2304      	movs	r3, #4
 800190c:	e01e      	b.n	800194c <getLeftColour+0x78>
	} else if (rgb.red >= rgb.green && rgb.red >= rgb.blue) {
 800190e:	793a      	ldrb	r2, [r7, #4]
 8001910:	797b      	ldrb	r3, [r7, #5]
 8001912:	429a      	cmp	r2, r3
 8001914:	d305      	bcc.n	8001922 <getLeftColour+0x4e>
 8001916:	793a      	ldrb	r2, [r7, #4]
 8001918:	79bb      	ldrb	r3, [r7, #6]
 800191a:	429a      	cmp	r2, r3
 800191c:	d301      	bcc.n	8001922 <getLeftColour+0x4e>
		return RED;
 800191e:	2300      	movs	r3, #0
 8001920:	e014      	b.n	800194c <getLeftColour+0x78>
	} else if (rgb.green >= rgb.red && rgb.green >= rgb.blue) {
 8001922:	797a      	ldrb	r2, [r7, #5]
 8001924:	793b      	ldrb	r3, [r7, #4]
 8001926:	429a      	cmp	r2, r3
 8001928:	d305      	bcc.n	8001936 <getLeftColour+0x62>
 800192a:	797a      	ldrb	r2, [r7, #5]
 800192c:	79bb      	ldrb	r3, [r7, #6]
 800192e:	429a      	cmp	r2, r3
 8001930:	d301      	bcc.n	8001936 <getLeftColour+0x62>
		return GREEN;
 8001932:	2303      	movs	r3, #3
 8001934:	e00a      	b.n	800194c <getLeftColour+0x78>
	} else if (rgb.blue >= rgb.red && rgb.blue >= rgb.green) {
 8001936:	79ba      	ldrb	r2, [r7, #6]
 8001938:	793b      	ldrb	r3, [r7, #4]
 800193a:	429a      	cmp	r2, r3
 800193c:	d305      	bcc.n	800194a <getLeftColour+0x76>
 800193e:	79ba      	ldrb	r2, [r7, #6]
 8001940:	797b      	ldrb	r3, [r7, #5]
 8001942:	429a      	cmp	r2, r3
 8001944:	d301      	bcc.n	800194a <getLeftColour+0x76>
		return BLUE;
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <getLeftColour+0x78>
	}
	return NO_COLOUR;
 800194a:	2305      	movs	r3, #5
}
 800194c:	4618      	mov	r0, r3
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <setRightColour>:

void setRightColour(Colour colour) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
	if (colour == RED) {
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d10a      	bne.n	800197a <setRightColour+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001964:	2200      	movs	r2, #0
 8001966:	2101      	movs	r1, #1
 8001968:	481c      	ldr	r0, [pc, #112]	; (80019dc <setRightColour+0x88>)
 800196a:	f001 ff87 	bl	800387c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800196e:	2200      	movs	r2, #0
 8001970:	2102      	movs	r1, #2
 8001972:	481a      	ldr	r0, [pc, #104]	; (80019dc <setRightColour+0x88>)
 8001974:	f001 ff82 	bl	800387c <HAL_GPIO_WritePin>
 8001978:	e028      	b.n	80019cc <setRightColour+0x78>
	} else if (colour == BLUE) {
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d10a      	bne.n	8001996 <setRightColour+0x42>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	2101      	movs	r1, #1
 8001984:	4815      	ldr	r0, [pc, #84]	; (80019dc <setRightColour+0x88>)
 8001986:	f001 ff79 	bl	800387c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800198a:	2201      	movs	r2, #1
 800198c:	2102      	movs	r1, #2
 800198e:	4813      	ldr	r0, [pc, #76]	; (80019dc <setRightColour+0x88>)
 8001990:	f001 ff74 	bl	800387c <HAL_GPIO_WritePin>
 8001994:	e01a      	b.n	80019cc <setRightColour+0x78>
	} else if (colour == CLEAR) {
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	2b02      	cmp	r3, #2
 800199a:	d10a      	bne.n	80019b2 <setRightColour+0x5e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800199c:	2201      	movs	r2, #1
 800199e:	2101      	movs	r1, #1
 80019a0:	480e      	ldr	r0, [pc, #56]	; (80019dc <setRightColour+0x88>)
 80019a2:	f001 ff6b 	bl	800387c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2102      	movs	r1, #2
 80019aa:	480c      	ldr	r0, [pc, #48]	; (80019dc <setRightColour+0x88>)
 80019ac:	f001 ff66 	bl	800387c <HAL_GPIO_WritePin>
 80019b0:	e00c      	b.n	80019cc <setRightColour+0x78>
	} else if (colour == GREEN) {
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	2b03      	cmp	r3, #3
 80019b6:	d109      	bne.n	80019cc <setRightColour+0x78>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80019b8:	2201      	movs	r2, #1
 80019ba:	2101      	movs	r1, #1
 80019bc:	4807      	ldr	r0, [pc, #28]	; (80019dc <setRightColour+0x88>)
 80019be:	f001 ff5d 	bl	800387c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80019c2:	2201      	movs	r2, #1
 80019c4:	2102      	movs	r1, #2
 80019c6:	4805      	ldr	r0, [pc, #20]	; (80019dc <setRightColour+0x88>)
 80019c8:	f001 ff58 	bl	800387c <HAL_GPIO_WritePin>
	}
	HAL_Delay(3);
 80019cc:	2003      	movs	r0, #3
 80019ce:	f001 f9b1 	bl	8002d34 <HAL_Delay>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40020800 	.word	0x40020800

080019e0 <setLeftColour>:

void setLeftColour(Colour colour) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
	if (colour == RED) {
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d10a      	bne.n	8001a06 <setLeftColour+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80019f0:	2200      	movs	r2, #0
 80019f2:	2108      	movs	r1, #8
 80019f4:	481c      	ldr	r0, [pc, #112]	; (8001a68 <setLeftColour+0x88>)
 80019f6:	f001 ff41 	bl	800387c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	2101      	movs	r1, #1
 80019fe:	481b      	ldr	r0, [pc, #108]	; (8001a6c <setLeftColour+0x8c>)
 8001a00:	f001 ff3c 	bl	800387c <HAL_GPIO_WritePin>
 8001a04:	e028      	b.n	8001a58 <setLeftColour+0x78>
	} else if (colour == BLUE) {
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d10a      	bne.n	8001a22 <setLeftColour+0x42>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2108      	movs	r1, #8
 8001a10:	4815      	ldr	r0, [pc, #84]	; (8001a68 <setLeftColour+0x88>)
 8001a12:	f001 ff33 	bl	800387c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	2101      	movs	r1, #1
 8001a1a:	4814      	ldr	r0, [pc, #80]	; (8001a6c <setLeftColour+0x8c>)
 8001a1c:	f001 ff2e 	bl	800387c <HAL_GPIO_WritePin>
 8001a20:	e01a      	b.n	8001a58 <setLeftColour+0x78>
	} else if (colour == CLEAR) {
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d10a      	bne.n	8001a3e <setLeftColour+0x5e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	2108      	movs	r1, #8
 8001a2c:	480e      	ldr	r0, [pc, #56]	; (8001a68 <setLeftColour+0x88>)
 8001a2e:	f001 ff25 	bl	800387c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2101      	movs	r1, #1
 8001a36:	480d      	ldr	r0, [pc, #52]	; (8001a6c <setLeftColour+0x8c>)
 8001a38:	f001 ff20 	bl	800387c <HAL_GPIO_WritePin>
 8001a3c:	e00c      	b.n	8001a58 <setLeftColour+0x78>
	} else if (colour == GREEN) {
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	2b03      	cmp	r3, #3
 8001a42:	d109      	bne.n	8001a58 <setLeftColour+0x78>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8001a44:	2201      	movs	r2, #1
 8001a46:	2108      	movs	r1, #8
 8001a48:	4807      	ldr	r0, [pc, #28]	; (8001a68 <setLeftColour+0x88>)
 8001a4a:	f001 ff17 	bl	800387c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	2101      	movs	r1, #1
 8001a52:	4806      	ldr	r0, [pc, #24]	; (8001a6c <setLeftColour+0x8c>)
 8001a54:	f001 ff12 	bl	800387c <HAL_GPIO_WritePin>
	}
	HAL_Delay(3);
 8001a58:	2003      	movs	r0, #3
 8001a5a:	f001 f96b 	bl	8002d34 <HAL_Delay>
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40020800 	.word	0x40020800
 8001a6c:	40020400 	.word	0x40020400

08001a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a74:	f001 f8ec 	bl	8002c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a78:	f000 f824 	bl	8001ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a7c:	f000 faf6 	bl	800206c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001a80:	f000 fa80 	bl	8001f84 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001a84:	f000 f93a 	bl	8001cfc <MX_TIM2_Init>
  MX_TIM1_Init();
 8001a88:	f000 f8b4 	bl	8001bf4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001a8c:	f000 f9ac 	bl	8001de8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a90:	f000 fa1a 	bl	8001ec8 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 8001a94:	f000 faa0 	bl	8001fd8 <MX_USART6_UART_Init>
  MX_DMA_Init();
 8001a98:	f000 fac8 	bl	800202c <MX_DMA_Init>
  MX_I2C2_Init();
 8001a9c:	f000 f87c 	bl	8001b98 <MX_I2C2_Init>

//  initMotors(&htim1, &htim3);
//  initServo(&htim2);
//  initColourSensors(&htim4);
//  HAL_Delay(3000);
  init(&htim1, &htim3, &htim2, &htim4);
 8001aa0:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <main+0x44>)
 8001aa2:	4a05      	ldr	r2, [pc, #20]	; (8001ab8 <main+0x48>)
 8001aa4:	4905      	ldr	r1, [pc, #20]	; (8001abc <main+0x4c>)
 8001aa6:	4806      	ldr	r0, [pc, #24]	; (8001ac0 <main+0x50>)
 8001aa8:	f7ff f92e 	bl	8000d08 <init>
  searchAndRescue();
 8001aac:	f7ff fb24 	bl	80010f8 <searchAndRescue>

  while (1)
 8001ab0:	e7fe      	b.n	8001ab0 <main+0x40>
 8001ab2:	bf00      	nop
 8001ab4:	2000010c 	.word	0x2000010c
 8001ab8:	2000027c 	.word	0x2000027c
 8001abc:	200001a8 	.word	0x200001a8
 8001ac0:	200001f0 	.word	0x200001f0

08001ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b094      	sub	sp, #80	; 0x50
 8001ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aca:	f107 0320 	add.w	r3, r7, #32
 8001ace:	2230      	movs	r2, #48	; 0x30
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f004 fa06 	bl	8005ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ad8:	f107 030c 	add.w	r3, r7, #12
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	4b28      	ldr	r3, [pc, #160]	; (8001b90 <SystemClock_Config+0xcc>)
 8001aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af0:	4a27      	ldr	r2, [pc, #156]	; (8001b90 <SystemClock_Config+0xcc>)
 8001af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af6:	6413      	str	r3, [r2, #64]	; 0x40
 8001af8:	4b25      	ldr	r3, [pc, #148]	; (8001b90 <SystemClock_Config+0xcc>)
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b04:	2300      	movs	r3, #0
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	4b22      	ldr	r3, [pc, #136]	; (8001b94 <SystemClock_Config+0xd0>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b10:	4a20      	ldr	r2, [pc, #128]	; (8001b94 <SystemClock_Config+0xd0>)
 8001b12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b16:	6013      	str	r3, [r2, #0]
 8001b18:	4b1e      	ldr	r3, [pc, #120]	; (8001b94 <SystemClock_Config+0xd0>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b24:	2302      	movs	r3, #2
 8001b26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b2c:	2310      	movs	r3, #16
 8001b2e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b30:	2302      	movs	r3, #2
 8001b32:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b34:	2300      	movs	r3, #0
 8001b36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b38:	2308      	movs	r3, #8
 8001b3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001b3c:	2354      	movs	r3, #84	; 0x54
 8001b3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b40:	2302      	movs	r3, #2
 8001b42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b44:	2307      	movs	r3, #7
 8001b46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b48:	f107 0320 	add.w	r3, r7, #32
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f002 f80b 	bl	8003b68 <HAL_RCC_OscConfig>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b58:	f000 fb2a 	bl	80021b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b5c:	230f      	movs	r3, #15
 8001b5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b60:	2302      	movs	r3, #2
 8001b62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b64:	2300      	movs	r3, #0
 8001b66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b6c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b72:	f107 030c 	add.w	r3, r7, #12
 8001b76:	2102      	movs	r1, #2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f002 fa6d 	bl	8004058 <HAL_RCC_ClockConfig>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001b84:	f000 fb14 	bl	80021b0 <Error_Handler>
  }
}
 8001b88:	bf00      	nop
 8001b8a:	3750      	adds	r7, #80	; 0x50
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40007000 	.word	0x40007000

08001b98 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b9c:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001b9e:	4a13      	ldr	r2, [pc, #76]	; (8001bec <MX_I2C2_Init+0x54>)
 8001ba0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001ba2:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001ba4:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <MX_I2C2_Init+0x58>)
 8001ba6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001bb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bbc:	4b0a      	ldr	r3, [pc, #40]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bc8:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bce:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001bd4:	4804      	ldr	r0, [pc, #16]	; (8001be8 <MX_I2C2_Init+0x50>)
 8001bd6:	f001 fe83 	bl	80038e0 <HAL_I2C_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001be0:	f000 fae6 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000154 	.word	0x20000154
 8001bec:	40005800 	.word	0x40005800
 8001bf0:	000186a0 	.word	0x000186a0

08001bf4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b092      	sub	sp, #72	; 0x48
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
 8001c14:	615a      	str	r2, [r3, #20]
 8001c16:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f004 f960 	bl	8005ee4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c24:	4b33      	ldr	r3, [pc, #204]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c26:	4a34      	ldr	r2, [pc, #208]	; (8001cf8 <MX_TIM1_Init+0x104>)
 8001c28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000;
 8001c2a:	4b32      	ldr	r3, [pc, #200]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c30:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c32:	4b30      	ldr	r3, [pc, #192]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1680;
 8001c38:	4b2e      	ldr	r3, [pc, #184]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c3a:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8001c3e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c40:	4b2c      	ldr	r3, [pc, #176]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c46:	4b2b      	ldr	r3, [pc, #172]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c4c:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c4e:	2280      	movs	r2, #128	; 0x80
 8001c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c52:	4828      	ldr	r0, [pc, #160]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c54:	f002 fc4b 	bl	80044ee <HAL_TIM_PWM_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001c5e:	f000 faa7 	bl	80021b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c62:	2300      	movs	r3, #0
 8001c64:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c66:	2300      	movs	r3, #0
 8001c68:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c6a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4820      	ldr	r0, [pc, #128]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001c72:	f003 fe29 	bl	80058c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8001c7c:	f000 fa98 	bl	80021b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c80:	2360      	movs	r3, #96	; 0x60
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c90:	2300      	movs	r3, #0
 8001c92:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c94:	2300      	movs	r3, #0
 8001c96:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ca0:	2204      	movs	r2, #4
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4813      	ldr	r0, [pc, #76]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001ca6:	f003 f82f 	bl	8004d08 <HAL_TIM_PWM_ConfigChannel>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001cb0:	f000 fa7e 	bl	80021b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ccc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cd2:	1d3b      	adds	r3, r7, #4
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4807      	ldr	r0, [pc, #28]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001cd8:	f003 fe64 	bl	80059a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8001ce2:	f000 fa65 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ce6:	4803      	ldr	r0, [pc, #12]	; (8001cf4 <MX_TIM1_Init+0x100>)
 8001ce8:	f000 fdda 	bl	80028a0 <HAL_TIM_MspPostInit>

}
 8001cec:	bf00      	nop
 8001cee:	3748      	adds	r7, #72	; 0x48
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	200001f0 	.word	0x200001f0
 8001cf8:	40010000 	.word	0x40010000

08001cfc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08e      	sub	sp, #56	; 0x38
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d10:	f107 0320 	add.w	r3, r7, #32
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
 8001d28:	615a      	str	r2, [r3, #20]
 8001d2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d2c:	4b2d      	ldr	r3, [pc, #180]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680;
 8001d34:	4b2b      	ldr	r3, [pc, #172]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d36:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8001d3a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3c:	4b29      	ldr	r3, [pc, #164]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001d42:	4b28      	ldr	r3, [pc, #160]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d48:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d4a:	4b26      	ldr	r3, [pc, #152]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d50:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d52:	2280      	movs	r2, #128	; 0x80
 8001d54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d56:	4823      	ldr	r0, [pc, #140]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d58:	f002 fb7a 	bl	8004450 <HAL_TIM_Base_Init>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001d62:	f000 fa25 	bl	80021b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d70:	4619      	mov	r1, r3
 8001d72:	481c      	ldr	r0, [pc, #112]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d74:	f003 f88a 	bl	8004e8c <HAL_TIM_ConfigClockSource>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001d7e:	f000 fa17 	bl	80021b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d82:	4818      	ldr	r0, [pc, #96]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001d84:	f002 fbb3 	bl	80044ee <HAL_TIM_PWM_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001d8e:	f000 fa0f 	bl	80021b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d92:	2300      	movs	r3, #0
 8001d94:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d9a:	f107 0320 	add.w	r3, r7, #32
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4810      	ldr	r0, [pc, #64]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001da2:	f003 fd91 	bl	80058c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001dac:	f000 fa00 	bl	80021b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db0:	2360      	movs	r3, #96	; 0x60
 8001db2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dc0:	1d3b      	adds	r3, r7, #4
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4807      	ldr	r0, [pc, #28]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001dc8:	f002 ff9e 	bl	8004d08 <HAL_TIM_PWM_ConfigChannel>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001dd2:	f000 f9ed 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001dd6:	4803      	ldr	r0, [pc, #12]	; (8001de4 <MX_TIM2_Init+0xe8>)
 8001dd8:	f000 fd62 	bl	80028a0 <HAL_TIM_MspPostInit>

}
 8001ddc:	bf00      	nop
 8001dde:	3738      	adds	r7, #56	; 0x38
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	2000027c 	.word	0x2000027c

08001de8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	; 0x28
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dee:	f107 0320 	add.w	r3, r7, #32
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
 8001e04:	611a      	str	r2, [r3, #16]
 8001e06:	615a      	str	r2, [r3, #20]
 8001e08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e0a:	4b2d      	ldr	r3, [pc, #180]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e0c:	4a2d      	ldr	r2, [pc, #180]	; (8001ec4 <MX_TIM3_Init+0xdc>)
 8001e0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000;
 8001e10:	4b2b      	ldr	r3, [pc, #172]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e16:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e18:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1680;
 8001e1e:	4b28      	ldr	r3, [pc, #160]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e20:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8001e24:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e26:	4b26      	ldr	r3, [pc, #152]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e2c:	4b24      	ldr	r3, [pc, #144]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e2e:	2280      	movs	r2, #128	; 0x80
 8001e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e32:	4823      	ldr	r0, [pc, #140]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e34:	f002 fb5b 	bl	80044ee <HAL_TIM_PWM_Init>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001e3e:	f000 f9b7 	bl	80021b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e4a:	f107 0320 	add.w	r3, r7, #32
 8001e4e:	4619      	mov	r1, r3
 8001e50:	481b      	ldr	r0, [pc, #108]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e52:	f003 fd39 	bl	80058c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001e5c:	f000 f9a8 	bl	80021b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e60:	2360      	movs	r3, #96	; 0x60
 8001e62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	2200      	movs	r2, #0
 8001e74:	4619      	mov	r1, r3
 8001e76:	4812      	ldr	r0, [pc, #72]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e78:	f002 ff46 	bl	8004d08 <HAL_TIM_PWM_ConfigChannel>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001e82:	f000 f995 	bl	80021b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	2204      	movs	r2, #4
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	480c      	ldr	r0, [pc, #48]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001e8e:	f002 ff3b 	bl	8004d08 <HAL_TIM_PWM_ConfigChannel>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001e98:	f000 f98a 	bl	80021b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e9c:	1d3b      	adds	r3, r7, #4
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4807      	ldr	r0, [pc, #28]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001ea4:	f002 ff30 	bl	8004d08 <HAL_TIM_PWM_ConfigChannel>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8001eae:	f000 f97f 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001eb2:	4803      	ldr	r0, [pc, #12]	; (8001ec0 <MX_TIM3_Init+0xd8>)
 8001eb4:	f000 fcf4 	bl	80028a0 <HAL_TIM_MspPostInit>

}
 8001eb8:	bf00      	nop
 8001eba:	3728      	adds	r7, #40	; 0x28
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	200001a8 	.word	0x200001a8
 8001ec4:	40000400 	.word	0x40000400

08001ec8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ece:	f107 0310 	add.w	r3, r7, #16
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ed8:	463b      	mov	r3, r7
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	605a      	str	r2, [r3, #4]
 8001ee0:	609a      	str	r2, [r3, #8]
 8001ee2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ee4:	4b25      	ldr	r3, [pc, #148]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001ee6:	4a26      	ldr	r2, [pc, #152]	; (8001f80 <MX_TIM4_Init+0xb8>)
 8001ee8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001eea:	4b24      	ldr	r3, [pc, #144]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef0:	4b22      	ldr	r3, [pc, #136]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff;
 8001ef6:	4b21      	ldr	r3, [pc, #132]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001ef8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001efc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001efe:	4b1f      	ldr	r3, [pc, #124]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f04:	4b1d      	ldr	r3, [pc, #116]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001f0a:	481c      	ldr	r0, [pc, #112]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001f0c:	f002 fbee 	bl	80046ec <HAL_TIM_IC_Init>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001f16:	f000 f94b 	bl	80021b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f22:	f107 0310 	add.w	r3, r7, #16
 8001f26:	4619      	mov	r1, r3
 8001f28:	4814      	ldr	r0, [pc, #80]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001f2a:	f003 fccd 	bl	80058c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001f34:	f000 f93c 	bl	80021b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f40:	2300      	movs	r3, #0
 8001f42:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001f48:	463b      	mov	r3, r7
 8001f4a:	2204      	movs	r2, #4
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	480b      	ldr	r0, [pc, #44]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001f50:	f002 fe3e 	bl	8004bd0 <HAL_TIM_IC_ConfigChannel>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001f5a:	f000 f929 	bl	80021b0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001f5e:	463b      	mov	r3, r7
 8001f60:	220c      	movs	r2, #12
 8001f62:	4619      	mov	r1, r3
 8001f64:	4805      	ldr	r0, [pc, #20]	; (8001f7c <MX_TIM4_Init+0xb4>)
 8001f66:	f002 fe33 	bl	8004bd0 <HAL_TIM_IC_ConfigChannel>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8001f70:	f000 f91e 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f74:	bf00      	nop
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	2000010c 	.word	0x2000010c
 8001f80:	40000800 	.word	0x40000800

08001f84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f88:	4b11      	ldr	r3, [pc, #68]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001f8a:	4a12      	ldr	r2, [pc, #72]	; (8001fd4 <MX_USART2_UART_Init+0x50>)
 8001f8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f8e:	4b10      	ldr	r3, [pc, #64]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001f90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f96:	4b0e      	ldr	r3, [pc, #56]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f9c:	4b0c      	ldr	r3, [pc, #48]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fa2:	4b0b      	ldr	r3, [pc, #44]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fa8:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001faa:	220c      	movs	r2, #12
 8001fac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fae:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fb4:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fba:	4805      	ldr	r0, [pc, #20]	; (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001fbc:	f003 fd58 	bl	8005a70 <HAL_UART_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fc6:	f000 f8f3 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200002c4 	.word	0x200002c4
 8001fd4:	40004400 	.word	0x40004400

08001fd8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001fdc:	4b11      	ldr	r3, [pc, #68]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 8001fde:	4a12      	ldr	r2, [pc, #72]	; (8002028 <MX_USART6_UART_Init+0x50>)
 8001fe0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001fe2:	4b10      	ldr	r3, [pc, #64]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 8001fe4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fe8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001fea:	4b0e      	ldr	r3, [pc, #56]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ff0:	4b0c      	ldr	r3, [pc, #48]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001ff6:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ffc:	4b09      	ldr	r3, [pc, #36]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 8001ffe:	220c      	movs	r2, #12
 8002000:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002002:	4b08      	ldr	r3, [pc, #32]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002008:	4b06      	ldr	r3, [pc, #24]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 800200a:	2200      	movs	r2, #0
 800200c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800200e:	4805      	ldr	r0, [pc, #20]	; (8002024 <MX_USART6_UART_Init+0x4c>)
 8002010:	f003 fd2e 	bl	8005a70 <HAL_UART_Init>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800201a:	f000 f8c9 	bl	80021b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000238 	.word	0x20000238
 8002028:	40011400 	.word	0x40011400

0800202c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	4b0c      	ldr	r3, [pc, #48]	; (8002068 <MX_DMA_Init+0x3c>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	4a0b      	ldr	r2, [pc, #44]	; (8002068 <MX_DMA_Init+0x3c>)
 800203c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002040:	6313      	str	r3, [r2, #48]	; 0x30
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <MX_DMA_Init+0x3c>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800204e:	2200      	movs	r2, #0
 8002050:	2100      	movs	r1, #0
 8002052:	200e      	movs	r0, #14
 8002054:	f000 ff6d 	bl	8002f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002058:	200e      	movs	r0, #14
 800205a:	f000 ff86 	bl	8002f6a <HAL_NVIC_EnableIRQ>

}
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	40023800 	.word	0x40023800

0800206c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08a      	sub	sp, #40	; 0x28
 8002070:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	605a      	str	r2, [r3, #4]
 800207c:	609a      	str	r2, [r3, #8]
 800207e:	60da      	str	r2, [r3, #12]
 8002080:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	4b46      	ldr	r3, [pc, #280]	; (80021a0 <MX_GPIO_Init+0x134>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a45      	ldr	r2, [pc, #276]	; (80021a0 <MX_GPIO_Init+0x134>)
 800208c:	f043 0304 	orr.w	r3, r3, #4
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b43      	ldr	r3, [pc, #268]	; (80021a0 <MX_GPIO_Init+0x134>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b3f      	ldr	r3, [pc, #252]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	4a3e      	ldr	r2, [pc, #248]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020ac:	6313      	str	r3, [r2, #48]	; 0x30
 80020ae:	4b3c      	ldr	r3, [pc, #240]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	4b38      	ldr	r3, [pc, #224]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	4a37      	ldr	r2, [pc, #220]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ca:	4b35      	ldr	r3, [pc, #212]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	60bb      	str	r3, [r7, #8]
 80020d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	4b31      	ldr	r3, [pc, #196]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	4a30      	ldr	r2, [pc, #192]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020e0:	f043 0302 	orr.w	r3, r3, #2
 80020e4:	6313      	str	r3, [r2, #48]	; 0x30
 80020e6:	4b2e      	ldr	r3, [pc, #184]	; (80021a0 <MX_GPIO_Init+0x134>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80020f2:	2200      	movs	r2, #0
 80020f4:	211b      	movs	r1, #27
 80020f6:	482b      	ldr	r0, [pc, #172]	; (80021a4 <MX_GPIO_Init+0x138>)
 80020f8:	f001 fbc0 	bl	800387c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80020fc:	2200      	movs	r2, #0
 80020fe:	f44f 7190 	mov.w	r1, #288	; 0x120
 8002102:	4829      	ldr	r0, [pc, #164]	; (80021a8 <MX_GPIO_Init+0x13c>)
 8002104:	f001 fbba 	bl	800387c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14
 8002108:	2200      	movs	r2, #0
 800210a:	f24e 0133 	movw	r1, #57395	; 0xe033
 800210e:	4827      	ldr	r0, [pc, #156]	; (80021ac <MX_GPIO_Init+0x140>)
 8002110:	f001 fbb4 	bl	800387c <HAL_GPIO_WritePin>
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002114:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002118:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800211a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800211e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002124:	f107 0314 	add.w	r3, r7, #20
 8002128:	4619      	mov	r1, r3
 800212a:	481e      	ldr	r0, [pc, #120]	; (80021a4 <MX_GPIO_Init+0x138>)
 800212c:	f001 fa22 	bl	8003574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC3 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8002130:	231b      	movs	r3, #27
 8002132:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002134:	2301      	movs	r3, #1
 8002136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213c:	2300      	movs	r3, #0
 800213e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002140:	f107 0314 	add.w	r3, r7, #20
 8002144:	4619      	mov	r1, r3
 8002146:	4817      	ldr	r0, [pc, #92]	; (80021a4 <MX_GPIO_Init+0x138>)
 8002148:	f001 fa14 	bl	8003574 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 800214c:	f44f 7390 	mov.w	r3, #288	; 0x120
 8002150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002152:	2301      	movs	r3, #1
 8002154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215a:	2300      	movs	r3, #0
 800215c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800215e:	f107 0314 	add.w	r3, r7, #20
 8002162:	4619      	mov	r1, r3
 8002164:	4810      	ldr	r0, [pc, #64]	; (80021a8 <MX_GPIO_Init+0x13c>)
 8002166:	f001 fa05 	bl	8003574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB13 PB14
                           PB15 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14
 800216a:	f24e 0333 	movw	r3, #57395	; 0xe033
 800216e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002170:	2301      	movs	r3, #1
 8002172:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002178:	2300      	movs	r3, #0
 800217a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217c:	f107 0314 	add.w	r3, r7, #20
 8002180:	4619      	mov	r1, r3
 8002182:	480a      	ldr	r0, [pc, #40]	; (80021ac <MX_GPIO_Init+0x140>)
 8002184:	f001 f9f6 	bl	8003574 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002188:	2200      	movs	r2, #0
 800218a:	2100      	movs	r1, #0
 800218c:	2028      	movs	r0, #40	; 0x28
 800218e:	f000 fed0 	bl	8002f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002192:	2028      	movs	r0, #40	; 0x28
 8002194:	f000 fee9 	bl	8002f6a <HAL_NVIC_EnableIRQ>

}
 8002198:	bf00      	nop
 800219a:	3728      	adds	r7, #40	; 0x28
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40023800 	.word	0x40023800
 80021a4:	40020800 	.word	0x40020800
 80021a8:	40020000 	.word	0x40020000
 80021ac:	40020400 	.word	0x40020400

080021b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b4:	b672      	cpsid	i
}
 80021b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021b8:	e7fe      	b.n	80021b8 <Error_Handler+0x8>
	...

080021bc <initMotors>:
#include <main.h>

TIM_HandleTypeDef *tim1;
TIM_HandleTypeDef *tim3;

void initMotors(TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim3) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
	  HAL_TIM_PWM_Start(htim1, TIM_CHANNEL_2);
 80021c6:	2104      	movs	r1, #4
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f002 f9df 	bl	800458c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_2);
 80021ce:	2104      	movs	r1, #4
 80021d0:	6838      	ldr	r0, [r7, #0]
 80021d2:	f002 f9db 	bl	800458c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_4);
 80021d6:	210c      	movs	r1, #12
 80021d8:	6838      	ldr	r0, [r7, #0]
 80021da:	f002 f9d7 	bl	800458c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_1);
 80021de:	2100      	movs	r1, #0
 80021e0:	6838      	ldr	r0, [r7, #0]
 80021e2:	f002 f9d3 	bl	800458c <HAL_TIM_PWM_Start>
	  tim1 = htim1;
 80021e6:	4a11      	ldr	r2, [pc, #68]	; (800222c <initMotors+0x70>)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6013      	str	r3, [r2, #0]
	  tim3 = htim3;
 80021ec:	4a10      	ldr	r2, [pc, #64]	; (8002230 <initMotors+0x74>)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	6013      	str	r3, [r2, #0]
	  htim1->Instance->CCR2 = 600;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f44f 7216 	mov.w	r2, #600	; 0x258
 80021fa:	639a      	str	r2, [r3, #56]	; 0x38
	  htim3->Instance->CCR2 = 600;
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002204:	639a      	str	r2, [r3, #56]	; 0x38
	  htim3->Instance->CCR4 = 600;
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800220e:	641a      	str	r2, [r3, #64]	; 0x40
	  htim3->Instance->CCR1 = 600;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002218:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(1000);
 800221a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800221e:	f000 fd89 	bl	8002d34 <HAL_Delay>
}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	2000030c 	.word	0x2000030c
 8002230:	20000308 	.word	0x20000308

08002234 <moveForwards>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);

	HAL_Delay(500);
}

void moveForwards() {
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
	// Motor 1
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002238:	2200      	movs	r2, #0
 800223a:	2120      	movs	r1, #32
 800223c:	4815      	ldr	r0, [pc, #84]	; (8002294 <moveForwards+0x60>)
 800223e:	f001 fb1d 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8002242:	2201      	movs	r2, #1
 8002244:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002248:	4812      	ldr	r0, [pc, #72]	; (8002294 <moveForwards+0x60>)
 800224a:	f001 fb17 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 2
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800224e:	2200      	movs	r2, #0
 8002250:	2110      	movs	r1, #16
 8002252:	4810      	ldr	r0, [pc, #64]	; (8002294 <moveForwards+0x60>)
 8002254:	f001 fb12 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8002258:	2201      	movs	r2, #1
 800225a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800225e:	480d      	ldr	r0, [pc, #52]	; (8002294 <moveForwards+0x60>)
 8002260:	f001 fb0c 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 3
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8002264:	2200      	movs	r2, #0
 8002266:	2110      	movs	r1, #16
 8002268:	480b      	ldr	r0, [pc, #44]	; (8002298 <moveForwards+0x64>)
 800226a:	f001 fb07 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 800226e:	2201      	movs	r2, #1
 8002270:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002274:	4807      	ldr	r0, [pc, #28]	; (8002294 <moveForwards+0x60>)
 8002276:	f001 fb01 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 4
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800227a:	2200      	movs	r2, #0
 800227c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002280:	4806      	ldr	r0, [pc, #24]	; (800229c <moveForwards+0x68>)
 8002282:	f001 fafb 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8002286:	2201      	movs	r2, #1
 8002288:	2102      	movs	r1, #2
 800228a:	4802      	ldr	r0, [pc, #8]	; (8002294 <moveForwards+0x60>)
 800228c:	f001 faf6 	bl	800387c <HAL_GPIO_WritePin>

	//HAL_Delay(1000);
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40020400 	.word	0x40020400
 8002298:	40020800 	.word	0x40020800
 800229c:	40020000 	.word	0x40020000

080022a0 <moveBackwards>:

void moveBackwards() {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	// Motor 1
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80022a4:	2201      	movs	r2, #1
 80022a6:	2120      	movs	r1, #32
 80022a8:	4815      	ldr	r0, [pc, #84]	; (8002300 <moveBackwards+0x60>)
 80022aa:	f001 fae7 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80022ae:	2200      	movs	r2, #0
 80022b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022b4:	4812      	ldr	r0, [pc, #72]	; (8002300 <moveBackwards+0x60>)
 80022b6:	f001 fae1 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 2
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80022ba:	2201      	movs	r2, #1
 80022bc:	2110      	movs	r1, #16
 80022be:	4810      	ldr	r0, [pc, #64]	; (8002300 <moveBackwards+0x60>)
 80022c0:	f001 fadc 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80022c4:	2200      	movs	r2, #0
 80022c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022ca:	480d      	ldr	r0, [pc, #52]	; (8002300 <moveBackwards+0x60>)
 80022cc:	f001 fad6 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 3
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80022d0:	2201      	movs	r2, #1
 80022d2:	2110      	movs	r1, #16
 80022d4:	480b      	ldr	r0, [pc, #44]	; (8002304 <moveBackwards+0x64>)
 80022d6:	f001 fad1 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80022da:	2200      	movs	r2, #0
 80022dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022e0:	4807      	ldr	r0, [pc, #28]	; (8002300 <moveBackwards+0x60>)
 80022e2:	f001 facb 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 4
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80022e6:	2201      	movs	r2, #1
 80022e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022ec:	4806      	ldr	r0, [pc, #24]	; (8002308 <moveBackwards+0x68>)
 80022ee:	f001 fac5 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2102      	movs	r1, #2
 80022f6:	4802      	ldr	r0, [pc, #8]	; (8002300 <moveBackwards+0x60>)
 80022f8:	f001 fac0 	bl	800387c <HAL_GPIO_WritePin>

	//HAL_Delay(1000);
}
 80022fc:	bf00      	nop
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40020400 	.word	0x40020400
 8002304:	40020800 	.word	0x40020800
 8002308:	40020000 	.word	0x40020000

0800230c <turnRight>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
}



void turnRight() {
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
	// Motor 1
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002310:	2200      	movs	r2, #0
 8002312:	2120      	movs	r1, #32
 8002314:	4815      	ldr	r0, [pc, #84]	; (800236c <turnRight+0x60>)
 8002316:	f001 fab1 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800231a:	2201      	movs	r2, #1
 800231c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002320:	4812      	ldr	r0, [pc, #72]	; (800236c <turnRight+0x60>)
 8002322:	f001 faab 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 2
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002326:	2200      	movs	r2, #0
 8002328:	2110      	movs	r1, #16
 800232a:	4810      	ldr	r0, [pc, #64]	; (800236c <turnRight+0x60>)
 800232c:	f001 faa6 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8002330:	2201      	movs	r2, #1
 8002332:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002336:	480d      	ldr	r0, [pc, #52]	; (800236c <turnRight+0x60>)
 8002338:	f001 faa0 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 3
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 800233c:	2201      	movs	r2, #1
 800233e:	2110      	movs	r1, #16
 8002340:	480b      	ldr	r0, [pc, #44]	; (8002370 <turnRight+0x64>)
 8002342:	f001 fa9b 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8002346:	2200      	movs	r2, #0
 8002348:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800234c:	4807      	ldr	r0, [pc, #28]	; (800236c <turnRight+0x60>)
 800234e:	f001 fa95 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 4
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002352:	2201      	movs	r2, #1
 8002354:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002358:	4806      	ldr	r0, [pc, #24]	; (8002374 <turnRight+0x68>)
 800235a:	f001 fa8f 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800235e:	2200      	movs	r2, #0
 8002360:	2102      	movs	r1, #2
 8002362:	4802      	ldr	r0, [pc, #8]	; (800236c <turnRight+0x60>)
 8002364:	f001 fa8a 	bl	800387c <HAL_GPIO_WritePin>
}
 8002368:	bf00      	nop
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40020400 	.word	0x40020400
 8002370:	40020800 	.word	0x40020800
 8002374:	40020000 	.word	0x40020000

08002378 <turnLeft>:

void turnLeft() {
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
	// Motor 1
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800237c:	2201      	movs	r2, #1
 800237e:	2120      	movs	r1, #32
 8002380:	4815      	ldr	r0, [pc, #84]	; (80023d8 <turnLeft+0x60>)
 8002382:	f001 fa7b 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8002386:	2200      	movs	r2, #0
 8002388:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800238c:	4812      	ldr	r0, [pc, #72]	; (80023d8 <turnLeft+0x60>)
 800238e:	f001 fa75 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 2
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8002392:	2201      	movs	r2, #1
 8002394:	2110      	movs	r1, #16
 8002396:	4810      	ldr	r0, [pc, #64]	; (80023d8 <turnLeft+0x60>)
 8002398:	f001 fa70 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800239c:	2200      	movs	r2, #0
 800239e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023a2:	480d      	ldr	r0, [pc, #52]	; (80023d8 <turnLeft+0x60>)
 80023a4:	f001 fa6a 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 3
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2110      	movs	r1, #16
 80023ac:	480b      	ldr	r0, [pc, #44]	; (80023dc <turnLeft+0x64>)
 80023ae:	f001 fa65 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80023b2:	2201      	movs	r2, #1
 80023b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023b8:	4807      	ldr	r0, [pc, #28]	; (80023d8 <turnLeft+0x60>)
 80023ba:	f001 fa5f 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 4
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80023be:	2200      	movs	r2, #0
 80023c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023c4:	4806      	ldr	r0, [pc, #24]	; (80023e0 <turnLeft+0x68>)
 80023c6:	f001 fa59 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80023ca:	2201      	movs	r2, #1
 80023cc:	2102      	movs	r1, #2
 80023ce:	4802      	ldr	r0, [pc, #8]	; (80023d8 <turnLeft+0x60>)
 80023d0:	f001 fa54 	bl	800387c <HAL_GPIO_WritePin>
}
 80023d4:	bf00      	nop
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40020400 	.word	0x40020400
 80023dc:	40020800 	.word	0x40020800
 80023e0:	40020000 	.word	0x40020000

080023e4 <stopMotors>:

void stopMotors() {
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
	// Motor 1
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80023e8:	2200      	movs	r2, #0
 80023ea:	2120      	movs	r1, #32
 80023ec:	4815      	ldr	r0, [pc, #84]	; (8002444 <stopMotors+0x60>)
 80023ee:	f001 fa45 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80023f2:	2200      	movs	r2, #0
 80023f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023f8:	4812      	ldr	r0, [pc, #72]	; (8002444 <stopMotors+0x60>)
 80023fa:	f001 fa3f 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 2
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80023fe:	2200      	movs	r2, #0
 8002400:	2110      	movs	r1, #16
 8002402:	4810      	ldr	r0, [pc, #64]	; (8002444 <stopMotors+0x60>)
 8002404:	f001 fa3a 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8002408:	2200      	movs	r2, #0
 800240a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800240e:	480d      	ldr	r0, [pc, #52]	; (8002444 <stopMotors+0x60>)
 8002410:	f001 fa34 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 3
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8002414:	2200      	movs	r2, #0
 8002416:	2110      	movs	r1, #16
 8002418:	480b      	ldr	r0, [pc, #44]	; (8002448 <stopMotors+0x64>)
 800241a:	f001 fa2f 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800241e:	2200      	movs	r2, #0
 8002420:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002424:	4807      	ldr	r0, [pc, #28]	; (8002444 <stopMotors+0x60>)
 8002426:	f001 fa29 	bl	800387c <HAL_GPIO_WritePin>

	// Motor 4
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800242a:	2200      	movs	r2, #0
 800242c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002430:	4806      	ldr	r0, [pc, #24]	; (800244c <stopMotors+0x68>)
 8002432:	f001 fa23 	bl	800387c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002436:	2200      	movs	r2, #0
 8002438:	2102      	movs	r1, #2
 800243a:	4802      	ldr	r0, [pc, #8]	; (8002444 <stopMotors+0x60>)
 800243c:	f001 fa1e 	bl	800387c <HAL_GPIO_WritePin>
	//HAL_Delay(1000);
}
 8002440:	bf00      	nop
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40020400 	.word	0x40020400
 8002448:	40020800 	.word	0x40020800
 800244c:	40020000 	.word	0x40020000

08002450 <slowLeftMotors>:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
	//HAL_Delay(1000);
}

void slowLeftMotors() {
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
	// Motor 1
	tim1->Instance->CCR2 = 500;
 8002454:	4b08      	ldr	r3, [pc, #32]	; (8002478 <slowLeftMotors+0x28>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800245e:	639a      	str	r2, [r3, #56]	; 0x38

	// Motor 2
	tim3->Instance->CCR2 = 500;
 8002460:	4b06      	ldr	r3, [pc, #24]	; (800247c <slowLeftMotors+0x2c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800246a:	639a      	str	r2, [r3, #56]	; 0x38
	//HAL_Delay(1000);
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	2000030c 	.word	0x2000030c
 800247c:	20000308 	.word	0x20000308

08002480 <slowRightMotors>:

void slowRightMotors() {
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
	// Motor 3
	tim3->Instance->CCR4 = 500;
 8002484:	4b08      	ldr	r3, [pc, #32]	; (80024a8 <slowRightMotors+0x28>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800248e:	641a      	str	r2, [r3, #64]	; 0x40

	// Motor 4
	tim3->Instance->CCR1 = 500;
 8002490:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <slowRightMotors+0x28>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800249a:	635a      	str	r2, [r3, #52]	; 0x34
	//HAL_Delay(1000);
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000308 	.word	0x20000308

080024ac <regularLeftMotors>:

void regularLeftMotors() {
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
	// Motor 1
	tim1->Instance->CCR2 = 600;
 80024b0:	4b08      	ldr	r3, [pc, #32]	; (80024d4 <regularLeftMotors+0x28>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f44f 7216 	mov.w	r2, #600	; 0x258
 80024ba:	639a      	str	r2, [r3, #56]	; 0x38

	// Motor 2
	tim3->Instance->CCR2 = 600;
 80024bc:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <regularLeftMotors+0x2c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80024c6:	639a      	str	r2, [r3, #56]	; 0x38
	//HAL_Delay(1000);
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	2000030c 	.word	0x2000030c
 80024d8:	20000308 	.word	0x20000308

080024dc <regularRightMotors>:

void regularRightMotors() {
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
	// Motor 3
	tim3->Instance->CCR4 = 600;
 80024e0:	4b08      	ldr	r3, [pc, #32]	; (8002504 <regularRightMotors+0x28>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f44f 7216 	mov.w	r2, #600	; 0x258
 80024ea:	641a      	str	r2, [r3, #64]	; 0x40

	// Motor 4
	tim3->Instance->CCR1 = 600;
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <regularRightMotors+0x28>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80024f6:	635a      	str	r2, [r3, #52]	; 0x34
	//HAL_Delay(1000);
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	20000308 	.word	0x20000308

08002508 <speedLeftMotors>:

void speedLeftMotors() {
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
	// Motor 1
	tim1->Instance->CCR2 = 1000;
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <speedLeftMotors+0x28>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002516:	639a      	str	r2, [r3, #56]	; 0x38

	// Motor 2
	tim3->Instance->CCR2 = 1000;
 8002518:	4b06      	ldr	r3, [pc, #24]	; (8002534 <speedLeftMotors+0x2c>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002522:	639a      	str	r2, [r3, #56]	; 0x38
	//HAL_Delay(1000);
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	2000030c 	.word	0x2000030c
 8002534:	20000308 	.word	0x20000308

08002538 <speedRightMotors>:

void speedRightMotors() {
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
	// Motor 3
	tim3->Instance->CCR4 = 1000;
 800253c:	4b08      	ldr	r3, [pc, #32]	; (8002560 <speedRightMotors+0x28>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002546:	641a      	str	r2, [r3, #64]	; 0x40

	// Motor 4
	tim3->Instance->CCR1 = 1000;
 8002548:	4b05      	ldr	r3, [pc, #20]	; (8002560 <speedRightMotors+0x28>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002552:	635a      	str	r2, [r3, #52]	; 0x34
	//HAL_Delay(1000);
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	20000308 	.word	0x20000308

08002564 <initServo>:
#include <main.h>
#include <servo.h>

TIM_HandleTypeDef *tim2;

void initServo(TIM_HandleTypeDef *htim2) {
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
	tim2 = htim2;
 800256c:	4a07      	ldr	r2, [pc, #28]	; (800258c <initServo+0x28>)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6013      	str	r3, [r2, #0]
	HAL_TIM_PWM_Start(htim2, TIM_CHANNEL_1);
 8002572:	2100      	movs	r1, #0
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f002 f809 	bl	800458c <HAL_TIM_PWM_Start>
	tim2->Instance->CCR1 = 125;
 800257a:	4b04      	ldr	r3, [pc, #16]	; (800258c <initServo+0x28>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	227d      	movs	r2, #125	; 0x7d
 8002582:	635a      	str	r2, [r3, #52]	; 0x34

}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	20000310 	.word	0x20000310

08002590 <openServo>:

	tim2->Instance->CCR1 = 150;
	HAL_Delay(2000);
}

void openServo() {
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
	tim2->Instance->CCR1 = 75;
 8002594:	4b05      	ldr	r3, [pc, #20]	; (80025ac <openServo+0x1c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	224b      	movs	r2, #75	; 0x4b
 800259c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(1000);
 800259e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025a2:	f000 fbc7 	bl	8002d34 <HAL_Delay>
}
 80025a6:	bf00      	nop
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20000310 	.word	0x20000310

080025b0 <closeServo>:

void closeServo() {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
	tim2->Instance->CCR1 = 150;
 80025b4:	4b05      	ldr	r3, [pc, #20]	; (80025cc <closeServo+0x1c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2296      	movs	r2, #150	; 0x96
 80025bc:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(1000);
 80025be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025c2:	f000 fbb7 	bl	8002d34 <HAL_Delay>
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	20000310 	.word	0x20000310

080025d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	607b      	str	r3, [r7, #4]
 80025da:	4b10      	ldr	r3, [pc, #64]	; (800261c <HAL_MspInit+0x4c>)
 80025dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025de:	4a0f      	ldr	r2, [pc, #60]	; (800261c <HAL_MspInit+0x4c>)
 80025e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025e4:	6453      	str	r3, [r2, #68]	; 0x44
 80025e6:	4b0d      	ldr	r3, [pc, #52]	; (800261c <HAL_MspInit+0x4c>)
 80025e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025ee:	607b      	str	r3, [r7, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	603b      	str	r3, [r7, #0]
 80025f6:	4b09      	ldr	r3, [pc, #36]	; (800261c <HAL_MspInit+0x4c>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	4a08      	ldr	r2, [pc, #32]	; (800261c <HAL_MspInit+0x4c>)
 80025fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002600:	6413      	str	r3, [r2, #64]	; 0x40
 8002602:	4b06      	ldr	r3, [pc, #24]	; (800261c <HAL_MspInit+0x4c>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260a:	603b      	str	r3, [r7, #0]
 800260c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800260e:	2007      	movs	r0, #7
 8002610:	f000 fc84 	bl	8002f1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002614:	bf00      	nop
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40023800 	.word	0x40023800

08002620 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b08a      	sub	sp, #40	; 0x28
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002628:	f107 0314 	add.w	r3, r7, #20
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	605a      	str	r2, [r3, #4]
 8002632:	609a      	str	r2, [r3, #8]
 8002634:	60da      	str	r2, [r3, #12]
 8002636:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a21      	ldr	r2, [pc, #132]	; (80026c4 <HAL_I2C_MspInit+0xa4>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d13c      	bne.n	80026bc <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	4b20      	ldr	r3, [pc, #128]	; (80026c8 <HAL_I2C_MspInit+0xa8>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264a:	4a1f      	ldr	r2, [pc, #124]	; (80026c8 <HAL_I2C_MspInit+0xa8>)
 800264c:	f043 0302 	orr.w	r3, r3, #2
 8002650:	6313      	str	r3, [r2, #48]	; 0x30
 8002652:	4b1d      	ldr	r3, [pc, #116]	; (80026c8 <HAL_I2C_MspInit+0xa8>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800265e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002664:	2312      	movs	r3, #18
 8002666:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002668:	2300      	movs	r3, #0
 800266a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800266c:	2303      	movs	r3, #3
 800266e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002670:	2304      	movs	r3, #4
 8002672:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	4619      	mov	r1, r3
 800267a:	4814      	ldr	r0, [pc, #80]	; (80026cc <HAL_I2C_MspInit+0xac>)
 800267c:	f000 ff7a 	bl	8003574 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002680:	2308      	movs	r3, #8
 8002682:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002684:	2312      	movs	r3, #18
 8002686:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002688:	2300      	movs	r3, #0
 800268a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800268c:	2303      	movs	r3, #3
 800268e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002690:	2309      	movs	r3, #9
 8002692:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002694:	f107 0314 	add.w	r3, r7, #20
 8002698:	4619      	mov	r1, r3
 800269a:	480c      	ldr	r0, [pc, #48]	; (80026cc <HAL_I2C_MspInit+0xac>)
 800269c:	f000 ff6a 	bl	8003574 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80026a0:	2300      	movs	r3, #0
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	4b08      	ldr	r3, [pc, #32]	; (80026c8 <HAL_I2C_MspInit+0xa8>)
 80026a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a8:	4a07      	ldr	r2, [pc, #28]	; (80026c8 <HAL_I2C_MspInit+0xa8>)
 80026aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026ae:	6413      	str	r3, [r2, #64]	; 0x40
 80026b0:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <HAL_I2C_MspInit+0xa8>)
 80026b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026b8:	60fb      	str	r3, [r7, #12]
 80026ba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80026bc:	bf00      	nop
 80026be:	3728      	adds	r7, #40	; 0x28
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40005800 	.word	0x40005800
 80026c8:	40023800 	.word	0x40023800
 80026cc:	40020400 	.word	0x40020400

080026d0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a18      	ldr	r2, [pc, #96]	; (8002740 <HAL_TIM_PWM_MspInit+0x70>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d10e      	bne.n	8002700 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	4b17      	ldr	r3, [pc, #92]	; (8002744 <HAL_TIM_PWM_MspInit+0x74>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ea:	4a16      	ldr	r2, [pc, #88]	; (8002744 <HAL_TIM_PWM_MspInit+0x74>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	6453      	str	r3, [r2, #68]	; 0x44
 80026f2:	4b14      	ldr	r3, [pc, #80]	; (8002744 <HAL_TIM_PWM_MspInit+0x74>)
 80026f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80026fe:	e01a      	b.n	8002736 <HAL_TIM_PWM_MspInit+0x66>
  else if(htim_pwm->Instance==TIM3)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a10      	ldr	r2, [pc, #64]	; (8002748 <HAL_TIM_PWM_MspInit+0x78>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d115      	bne.n	8002736 <HAL_TIM_PWM_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	4b0d      	ldr	r3, [pc, #52]	; (8002744 <HAL_TIM_PWM_MspInit+0x74>)
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	4a0c      	ldr	r2, [pc, #48]	; (8002744 <HAL_TIM_PWM_MspInit+0x74>)
 8002714:	f043 0302 	orr.w	r3, r3, #2
 8002718:	6413      	str	r3, [r2, #64]	; 0x40
 800271a:	4b0a      	ldr	r3, [pc, #40]	; (8002744 <HAL_TIM_PWM_MspInit+0x74>)
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	60bb      	str	r3, [r7, #8]
 8002724:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002726:	2200      	movs	r2, #0
 8002728:	2100      	movs	r1, #0
 800272a:	201d      	movs	r0, #29
 800272c:	f000 fc01 	bl	8002f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002730:	201d      	movs	r0, #29
 8002732:	f000 fc1a 	bl	8002f6a <HAL_NVIC_EnableIRQ>
}
 8002736:	bf00      	nop
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40010000 	.word	0x40010000
 8002744:	40023800 	.word	0x40023800
 8002748:	40000400 	.word	0x40000400

0800274c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275c:	d115      	bne.n	800278a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	4b0c      	ldr	r3, [pc, #48]	; (8002794 <HAL_TIM_Base_MspInit+0x48>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002766:	4a0b      	ldr	r2, [pc, #44]	; (8002794 <HAL_TIM_Base_MspInit+0x48>)
 8002768:	f043 0301 	orr.w	r3, r3, #1
 800276c:	6413      	str	r3, [r2, #64]	; 0x40
 800276e:	4b09      	ldr	r3, [pc, #36]	; (8002794 <HAL_TIM_Base_MspInit+0x48>)
 8002770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	60fb      	str	r3, [r7, #12]
 8002778:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800277a:	2200      	movs	r2, #0
 800277c:	2100      	movs	r1, #0
 800277e:	201c      	movs	r0, #28
 8002780:	f000 fbd7 	bl	8002f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002784:	201c      	movs	r0, #28
 8002786:	f000 fbf0 	bl	8002f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40023800 	.word	0x40023800

08002798 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b08a      	sub	sp, #40	; 0x28
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a0:	f107 0314 	add.w	r3, r7, #20
 80027a4:	2200      	movs	r2, #0
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	605a      	str	r2, [r3, #4]
 80027aa:	609a      	str	r2, [r3, #8]
 80027ac:	60da      	str	r2, [r3, #12]
 80027ae:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a35      	ldr	r2, [pc, #212]	; (800288c <HAL_TIM_IC_MspInit+0xf4>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d164      	bne.n	8002884 <HAL_TIM_IC_MspInit+0xec>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	4b34      	ldr	r3, [pc, #208]	; (8002890 <HAL_TIM_IC_MspInit+0xf8>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	4a33      	ldr	r2, [pc, #204]	; (8002890 <HAL_TIM_IC_MspInit+0xf8>)
 80027c4:	f043 0304 	orr.w	r3, r3, #4
 80027c8:	6413      	str	r3, [r2, #64]	; 0x40
 80027ca:	4b31      	ldr	r3, [pc, #196]	; (8002890 <HAL_TIM_IC_MspInit+0xf8>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	f003 0304 	and.w	r3, r3, #4
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	4b2d      	ldr	r3, [pc, #180]	; (8002890 <HAL_TIM_IC_MspInit+0xf8>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	4a2c      	ldr	r2, [pc, #176]	; (8002890 <HAL_TIM_IC_MspInit+0xf8>)
 80027e0:	f043 0302 	orr.w	r3, r3, #2
 80027e4:	6313      	str	r3, [r2, #48]	; 0x30
 80027e6:	4b2a      	ldr	r3, [pc, #168]	; (8002890 <HAL_TIM_IC_MspInit+0xf8>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80027f2:	f44f 7320 	mov.w	r3, #640	; 0x280
 80027f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f8:	2302      	movs	r3, #2
 80027fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fc:	2300      	movs	r3, #0
 80027fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002800:	2300      	movs	r3, #0
 8002802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002804:	2302      	movs	r3, #2
 8002806:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002808:	f107 0314 	add.w	r3, r7, #20
 800280c:	4619      	mov	r1, r3
 800280e:	4821      	ldr	r0, [pc, #132]	; (8002894 <HAL_TIM_IC_MspInit+0xfc>)
 8002810:	f000 feb0 	bl	8003574 <HAL_GPIO_Init>

    /* TIM4 DMA Init */
    /* TIM4_CH2 Init */
    hdma_tim4_ch2.Instance = DMA1_Stream3;
 8002814:	4b20      	ldr	r3, [pc, #128]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 8002816:	4a21      	ldr	r2, [pc, #132]	; (800289c <HAL_TIM_IC_MspInit+0x104>)
 8002818:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Channel = DMA_CHANNEL_2;
 800281a:	4b1f      	ldr	r3, [pc, #124]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 800281c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002820:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002822:	4b1d      	ldr	r3, [pc, #116]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 8002824:	2200      	movs	r2, #0
 8002826:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002828:	4b1b      	ldr	r3, [pc, #108]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 800282a:	2200      	movs	r2, #0
 800282c:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800282e:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 8002830:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002834:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002836:	4b18      	ldr	r3, [pc, #96]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 8002838:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800283c:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800283e:	4b16      	ldr	r3, [pc, #88]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 8002840:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002844:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Mode = DMA_NORMAL;
 8002846:	4b14      	ldr	r3, [pc, #80]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 8002848:	2200      	movs	r2, #0
 800284a:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800284c:	4b12      	ldr	r3, [pc, #72]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 800284e:	2200      	movs	r2, #0
 8002850:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002852:	4b11      	ldr	r3, [pc, #68]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 8002854:	2200      	movs	r2, #0
 8002856:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 8002858:	480f      	ldr	r0, [pc, #60]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 800285a:	f000 fba1 	bl	8002fa0 <HAL_DMA_Init>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_TIM_IC_MspInit+0xd0>
    {
      Error_Handler();
 8002864:	f7ff fca4 	bl	80021b0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_ic,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a0b      	ldr	r2, [pc, #44]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 800286c:	629a      	str	r2, [r3, #40]	; 0x28
 800286e:	4a0a      	ldr	r2, [pc, #40]	; (8002898 <HAL_TIM_IC_MspInit+0x100>)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002874:	2200      	movs	r2, #0
 8002876:	2100      	movs	r1, #0
 8002878:	201e      	movs	r0, #30
 800287a:	f000 fb5a 	bl	8002f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800287e:	201e      	movs	r0, #30
 8002880:	f000 fb73 	bl	8002f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002884:	bf00      	nop
 8002886:	3728      	adds	r7, #40	; 0x28
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40000800 	.word	0x40000800
 8002890:	40023800 	.word	0x40023800
 8002894:	40020400 	.word	0x40020400
 8002898:	200000ac 	.word	0x200000ac
 800289c:	40026058 	.word	0x40026058

080028a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08c      	sub	sp, #48	; 0x30
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 031c 	add.w	r3, r7, #28
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a46      	ldr	r2, [pc, #280]	; (80029d8 <HAL_TIM_MspPostInit+0x138>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d11f      	bne.n	8002902 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	61bb      	str	r3, [r7, #24]
 80028c6:	4b45      	ldr	r3, [pc, #276]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	4a44      	ldr	r2, [pc, #272]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	6313      	str	r3, [r2, #48]	; 0x30
 80028d2:	4b42      	ldr	r3, [pc, #264]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	61bb      	str	r3, [r7, #24]
 80028dc:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80028de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e4:	2302      	movs	r3, #2
 80028e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ec:	2300      	movs	r3, #0
 80028ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028f0:	2301      	movs	r3, #1
 80028f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f4:	f107 031c 	add.w	r3, r7, #28
 80028f8:	4619      	mov	r1, r3
 80028fa:	4839      	ldr	r0, [pc, #228]	; (80029e0 <HAL_TIM_MspPostInit+0x140>)
 80028fc:	f000 fe3a 	bl	8003574 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002900:	e066      	b.n	80029d0 <HAL_TIM_MspPostInit+0x130>
  else if(htim->Instance==TIM2)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800290a:	d11f      	bne.n	800294c <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	4b32      	ldr	r3, [pc, #200]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 8002912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002914:	4a31      	ldr	r2, [pc, #196]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	6313      	str	r3, [r2, #48]	; 0x30
 800291c:	4b2f      	ldr	r3, [pc, #188]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 800291e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002928:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800292c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800292e:	2302      	movs	r3, #2
 8002930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002932:	2300      	movs	r3, #0
 8002934:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002936:	2300      	movs	r3, #0
 8002938:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800293a:	2301      	movs	r3, #1
 800293c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293e:	f107 031c 	add.w	r3, r7, #28
 8002942:	4619      	mov	r1, r3
 8002944:	4826      	ldr	r0, [pc, #152]	; (80029e0 <HAL_TIM_MspPostInit+0x140>)
 8002946:	f000 fe15 	bl	8003574 <HAL_GPIO_Init>
}
 800294a:	e041      	b.n	80029d0 <HAL_TIM_MspPostInit+0x130>
  else if(htim->Instance==TIM3)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a24      	ldr	r2, [pc, #144]	; (80029e4 <HAL_TIM_MspPostInit+0x144>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d13c      	bne.n	80029d0 <HAL_TIM_MspPostInit+0x130>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	613b      	str	r3, [r7, #16]
 800295a:	4b20      	ldr	r3, [pc, #128]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	4a1f      	ldr	r2, [pc, #124]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6313      	str	r3, [r2, #48]	; 0x30
 8002966:	4b1d      	ldr	r3, [pc, #116]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	613b      	str	r3, [r7, #16]
 8002970:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	4b19      	ldr	r3, [pc, #100]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	4a18      	ldr	r2, [pc, #96]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 800297c:	f043 0304 	orr.w	r3, r3, #4
 8002980:	6313      	str	r3, [r2, #48]	; 0x30
 8002982:	4b16      	ldr	r3, [pc, #88]	; (80029dc <HAL_TIM_MspPostInit+0x13c>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002986:	f003 0304 	and.w	r3, r3, #4
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800298e:	2340      	movs	r3, #64	; 0x40
 8002990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002992:	2302      	movs	r3, #2
 8002994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299a:	2300      	movs	r3, #0
 800299c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800299e:	2302      	movs	r3, #2
 80029a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a2:	f107 031c 	add.w	r3, r7, #28
 80029a6:	4619      	mov	r1, r3
 80029a8:	480d      	ldr	r0, [pc, #52]	; (80029e0 <HAL_TIM_MspPostInit+0x140>)
 80029aa:	f000 fde3 	bl	8003574 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80029ae:	f44f 7320 	mov.w	r3, #640	; 0x280
 80029b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b4:	2302      	movs	r3, #2
 80029b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029bc:	2300      	movs	r3, #0
 80029be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029c0:	2302      	movs	r3, #2
 80029c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029c4:	f107 031c 	add.w	r3, r7, #28
 80029c8:	4619      	mov	r1, r3
 80029ca:	4807      	ldr	r0, [pc, #28]	; (80029e8 <HAL_TIM_MspPostInit+0x148>)
 80029cc:	f000 fdd2 	bl	8003574 <HAL_GPIO_Init>
}
 80029d0:	bf00      	nop
 80029d2:	3730      	adds	r7, #48	; 0x30
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40010000 	.word	0x40010000
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020000 	.word	0x40020000
 80029e4:	40000400 	.word	0x40000400
 80029e8:	40020800 	.word	0x40020800

080029ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b08c      	sub	sp, #48	; 0x30
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f4:	f107 031c 	add.w	r3, r7, #28
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	60da      	str	r2, [r3, #12]
 8002a02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a41      	ldr	r2, [pc, #260]	; (8002b10 <HAL_UART_MspInit+0x124>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d12c      	bne.n	8002a68 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61bb      	str	r3, [r7, #24]
 8002a12:	4b40      	ldr	r3, [pc, #256]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	4a3f      	ldr	r2, [pc, #252]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a1e:	4b3d      	ldr	r3, [pc, #244]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a26:	61bb      	str	r3, [r7, #24]
 8002a28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]
 8002a2e:	4b39      	ldr	r3, [pc, #228]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a32:	4a38      	ldr	r2, [pc, #224]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a34:	f043 0301 	orr.w	r3, r3, #1
 8002a38:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3a:	4b36      	ldr	r3, [pc, #216]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	617b      	str	r3, [r7, #20]
 8002a44:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a46:	230c      	movs	r3, #12
 8002a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a52:	2303      	movs	r3, #3
 8002a54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a56:	2307      	movs	r3, #7
 8002a58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a5a:	f107 031c 	add.w	r3, r7, #28
 8002a5e:	4619      	mov	r1, r3
 8002a60:	482d      	ldr	r0, [pc, #180]	; (8002b18 <HAL_UART_MspInit+0x12c>)
 8002a62:	f000 fd87 	bl	8003574 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a66:	e04f      	b.n	8002b08 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART6)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a2b      	ldr	r2, [pc, #172]	; (8002b1c <HAL_UART_MspInit+0x130>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d14a      	bne.n	8002b08 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	4b27      	ldr	r3, [pc, #156]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7a:	4a26      	ldr	r2, [pc, #152]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a7c:	f043 0320 	orr.w	r3, r3, #32
 8002a80:	6453      	str	r3, [r2, #68]	; 0x44
 8002a82:	4b24      	ldr	r3, [pc, #144]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a86:	f003 0320 	and.w	r3, r3, #32
 8002a8a:	613b      	str	r3, [r7, #16]
 8002a8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	4b20      	ldr	r3, [pc, #128]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	4a1f      	ldr	r2, [pc, #124]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002a98:	f043 0304 	orr.w	r3, r3, #4
 8002a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a9e:	4b1d      	ldr	r3, [pc, #116]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	f003 0304 	and.w	r3, r3, #4
 8002aa6:	60fb      	str	r3, [r7, #12]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60bb      	str	r3, [r7, #8]
 8002aae:	4b19      	ldr	r3, [pc, #100]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	4a18      	ldr	r2, [pc, #96]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aba:	4b16      	ldr	r3, [pc, #88]	; (8002b14 <HAL_UART_MspInit+0x128>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	60bb      	str	r3, [r7, #8]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ac6:	2340      	movs	r3, #64	; 0x40
 8002ac8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aca:	2302      	movs	r3, #2
 8002acc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ad6:	2308      	movs	r3, #8
 8002ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ada:	f107 031c 	add.w	r3, r7, #28
 8002ade:	4619      	mov	r1, r3
 8002ae0:	480f      	ldr	r0, [pc, #60]	; (8002b20 <HAL_UART_MspInit+0x134>)
 8002ae2:	f000 fd47 	bl	8003574 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ae6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aec:	2302      	movs	r3, #2
 8002aee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af4:	2303      	movs	r3, #3
 8002af6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002af8:	2308      	movs	r3, #8
 8002afa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afc:	f107 031c 	add.w	r3, r7, #28
 8002b00:	4619      	mov	r1, r3
 8002b02:	4805      	ldr	r0, [pc, #20]	; (8002b18 <HAL_UART_MspInit+0x12c>)
 8002b04:	f000 fd36 	bl	8003574 <HAL_GPIO_Init>
}
 8002b08:	bf00      	nop
 8002b0a:	3730      	adds	r7, #48	; 0x30
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40004400 	.word	0x40004400
 8002b14:	40023800 	.word	0x40023800
 8002b18:	40020000 	.word	0x40020000
 8002b1c:	40011400 	.word	0x40011400
 8002b20:	40020800 	.word	0x40020800

08002b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b28:	e7fe      	b.n	8002b28 <NMI_Handler+0x4>

08002b2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b2e:	e7fe      	b.n	8002b2e <HardFault_Handler+0x4>

08002b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b34:	e7fe      	b.n	8002b34 <MemManage_Handler+0x4>

08002b36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b36:	b480      	push	{r7}
 8002b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b3a:	e7fe      	b.n	8002b3a <BusFault_Handler+0x4>

08002b3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b40:	e7fe      	b.n	8002b40 <UsageFault_Handler+0x4>

08002b42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b42:	b480      	push	{r7}
 8002b44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b46:	bf00      	nop
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b70:	f000 f8c0 	bl	8002cf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b74:	bf00      	nop
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 8002b7c:	4802      	ldr	r0, [pc, #8]	; (8002b88 <DMA1_Stream3_IRQHandler+0x10>)
 8002b7e:	f000 fabd 	bl	80030fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200000ac 	.word	0x200000ac

08002b8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b90:	4802      	ldr	r0, [pc, #8]	; (8002b9c <TIM2_IRQHandler+0x10>)
 8002b92:	f001 ff15 	bl	80049c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	2000027c 	.word	0x2000027c

08002ba0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ba4:	4802      	ldr	r0, [pc, #8]	; (8002bb0 <TIM3_IRQHandler+0x10>)
 8002ba6:	f001 ff0b 	bl	80049c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002baa:	bf00      	nop
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	200001a8 	.word	0x200001a8

08002bb4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002bb8:	4802      	ldr	r0, [pc, #8]	; (8002bc4 <TIM4_IRQHandler+0x10>)
 8002bba:	f001 ff01 	bl	80049c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	2000010c 	.word	0x2000010c

08002bc8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002bcc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002bd0:	f000 fe6e 	bl	80038b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002bd4:	bf00      	nop
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bdc:	4b06      	ldr	r3, [pc, #24]	; (8002bf8 <SystemInit+0x20>)
 8002bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002be2:	4a05      	ldr	r2, [pc, #20]	; (8002bf8 <SystemInit+0x20>)
 8002be4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002be8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c34 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c00:	480d      	ldr	r0, [pc, #52]	; (8002c38 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c02:	490e      	ldr	r1, [pc, #56]	; (8002c3c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c04:	4a0e      	ldr	r2, [pc, #56]	; (8002c40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c08:	e002      	b.n	8002c10 <LoopCopyDataInit>

08002c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c0e:	3304      	adds	r3, #4

08002c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c14:	d3f9      	bcc.n	8002c0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c16:	4a0b      	ldr	r2, [pc, #44]	; (8002c44 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c18:	4c0b      	ldr	r4, [pc, #44]	; (8002c48 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c1c:	e001      	b.n	8002c22 <LoopFillZerobss>

08002c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c20:	3204      	adds	r2, #4

08002c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c24:	d3fb      	bcc.n	8002c1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002c26:	f7ff ffd7 	bl	8002bd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c2a:	f003 f937 	bl	8005e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c2e:	f7fe ff1f 	bl	8001a70 <main>
  bx  lr    
 8002c32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c34:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c3c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002c40:	08005f3c 	.word	0x08005f3c
  ldr r2, =_sbss
 8002c44:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002c48:	20000318 	.word	0x20000318

08002c4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c4c:	e7fe      	b.n	8002c4c <ADC_IRQHandler>
	...

08002c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c54:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <HAL_Init+0x40>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a0d      	ldr	r2, [pc, #52]	; (8002c90 <HAL_Init+0x40>)
 8002c5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c60:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <HAL_Init+0x40>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a0a      	ldr	r2, [pc, #40]	; (8002c90 <HAL_Init+0x40>)
 8002c66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c6c:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <HAL_Init+0x40>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a07      	ldr	r2, [pc, #28]	; (8002c90 <HAL_Init+0x40>)
 8002c72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c78:	2003      	movs	r0, #3
 8002c7a:	f000 f94f 	bl	8002f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c7e:	2000      	movs	r0, #0
 8002c80:	f000 f808 	bl	8002c94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c84:	f7ff fca4 	bl	80025d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40023c00 	.word	0x40023c00

08002c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c9c:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <HAL_InitTick+0x54>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	4b12      	ldr	r3, [pc, #72]	; (8002cec <HAL_InitTick+0x58>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 f967 	bl	8002f86 <HAL_SYSTICK_Config>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e00e      	b.n	8002ce0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b0f      	cmp	r3, #15
 8002cc6:	d80a      	bhi.n	8002cde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cc8:	2200      	movs	r2, #0
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cd0:	f000 f92f 	bl	8002f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cd4:	4a06      	ldr	r2, [pc, #24]	; (8002cf0 <HAL_InitTick+0x5c>)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	e000      	b.n	8002ce0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20000004 	.word	0x20000004
 8002cec:	2000000c 	.word	0x2000000c
 8002cf0:	20000008 	.word	0x20000008

08002cf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cf8:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <HAL_IncTick+0x20>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <HAL_IncTick+0x24>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4413      	add	r3, r2
 8002d04:	4a04      	ldr	r2, [pc, #16]	; (8002d18 <HAL_IncTick+0x24>)
 8002d06:	6013      	str	r3, [r2, #0]
}
 8002d08:	bf00      	nop
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	2000000c 	.word	0x2000000c
 8002d18:	20000314 	.word	0x20000314

08002d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d20:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <HAL_GetTick+0x14>)
 8002d22:	681b      	ldr	r3, [r3, #0]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	20000314 	.word	0x20000314

08002d34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d3c:	f7ff ffee 	bl	8002d1c <HAL_GetTick>
 8002d40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d4c:	d005      	beq.n	8002d5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <HAL_Delay+0x44>)
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	461a      	mov	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4413      	add	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d5a:	bf00      	nop
 8002d5c:	f7ff ffde 	bl	8002d1c <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d8f7      	bhi.n	8002d5c <HAL_Delay+0x28>
  {
  }
}
 8002d6c:	bf00      	nop
 8002d6e:	bf00      	nop
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	2000000c 	.word	0x2000000c

08002d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	; (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d98:	4013      	ands	r3, r2
 8002d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002da4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dae:	4a04      	ldr	r2, [pc, #16]	; (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	60d3      	str	r3, [r2, #12]
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc8:	4b04      	ldr	r3, [pc, #16]	; (8002ddc <__NVIC_GetPriorityGrouping+0x18>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	0a1b      	lsrs	r3, r3, #8
 8002dce:	f003 0307 	and.w	r3, r3, #7
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	db0b      	blt.n	8002e0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	f003 021f 	and.w	r2, r3, #31
 8002df8:	4907      	ldr	r1, [pc, #28]	; (8002e18 <__NVIC_EnableIRQ+0x38>)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	2001      	movs	r0, #1
 8002e02:	fa00 f202 	lsl.w	r2, r0, r2
 8002e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	e000e100 	.word	0xe000e100

08002e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	6039      	str	r1, [r7, #0]
 8002e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	db0a      	blt.n	8002e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	490c      	ldr	r1, [pc, #48]	; (8002e68 <__NVIC_SetPriority+0x4c>)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	0112      	lsls	r2, r2, #4
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	440b      	add	r3, r1
 8002e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e44:	e00a      	b.n	8002e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	4908      	ldr	r1, [pc, #32]	; (8002e6c <__NVIC_SetPriority+0x50>)
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	3b04      	subs	r3, #4
 8002e54:	0112      	lsls	r2, r2, #4
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	440b      	add	r3, r1
 8002e5a:	761a      	strb	r2, [r3, #24]
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000e100 	.word	0xe000e100
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b089      	sub	sp, #36	; 0x24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f1c3 0307 	rsb	r3, r3, #7
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	bf28      	it	cs
 8002e8e:	2304      	movcs	r3, #4
 8002e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3304      	adds	r3, #4
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d902      	bls.n	8002ea0 <NVIC_EncodePriority+0x30>
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3b03      	subs	r3, #3
 8002e9e:	e000      	b.n	8002ea2 <NVIC_EncodePriority+0x32>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43da      	mvns	r2, r3
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec2:	43d9      	mvns	r1, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	4313      	orrs	r3, r2
         );
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3724      	adds	r7, #36	; 0x24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ee8:	d301      	bcc.n	8002eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eea:	2301      	movs	r3, #1
 8002eec:	e00f      	b.n	8002f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eee:	4a0a      	ldr	r2, [pc, #40]	; (8002f18 <SysTick_Config+0x40>)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ef6:	210f      	movs	r1, #15
 8002ef8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002efc:	f7ff ff8e 	bl	8002e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <SysTick_Config+0x40>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f06:	4b04      	ldr	r3, [pc, #16]	; (8002f18 <SysTick_Config+0x40>)
 8002f08:	2207      	movs	r2, #7
 8002f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	e000e010 	.word	0xe000e010

08002f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f7ff ff29 	bl	8002d7c <__NVIC_SetPriorityGrouping>
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b086      	sub	sp, #24
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	4603      	mov	r3, r0
 8002f3a:	60b9      	str	r1, [r7, #8]
 8002f3c:	607a      	str	r2, [r7, #4]
 8002f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f44:	f7ff ff3e 	bl	8002dc4 <__NVIC_GetPriorityGrouping>
 8002f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	68b9      	ldr	r1, [r7, #8]
 8002f4e:	6978      	ldr	r0, [r7, #20]
 8002f50:	f7ff ff8e 	bl	8002e70 <NVIC_EncodePriority>
 8002f54:	4602      	mov	r2, r0
 8002f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f5a:	4611      	mov	r1, r2
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff ff5d 	bl	8002e1c <__NVIC_SetPriority>
}
 8002f62:	bf00      	nop
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b082      	sub	sp, #8
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	4603      	mov	r3, r0
 8002f72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff ff31 	bl	8002de0 <__NVIC_EnableIRQ>
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b082      	sub	sp, #8
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7ff ffa2 	bl	8002ed8 <SysTick_Config>
 8002f94:	4603      	mov	r3, r0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fac:	f7ff feb6 	bl	8002d1c <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e099      	b.n	80030f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0201 	bic.w	r2, r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fdc:	e00f      	b.n	8002ffe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fde:	f7ff fe9d 	bl	8002d1c <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b05      	cmp	r3, #5
 8002fea:	d908      	bls.n	8002ffe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e078      	b.n	80030f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1e8      	bne.n	8002fde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	4b38      	ldr	r3, [pc, #224]	; (80030f8 <HAL_DMA_Init+0x158>)
 8003018:	4013      	ands	r3, r2
 800301a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800302a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003036:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003042:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003054:	2b04      	cmp	r3, #4
 8003056:	d107      	bne.n	8003068 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003060:	4313      	orrs	r3, r2
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	4313      	orrs	r3, r2
 8003066:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f023 0307 	bic.w	r3, r3, #7
 800307e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4313      	orrs	r3, r2
 8003088:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308e:	2b04      	cmp	r3, #4
 8003090:	d117      	bne.n	80030c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	4313      	orrs	r3, r2
 800309a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00e      	beq.n	80030c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f000 f9e9 	bl	800347c <DMA_CheckFifoParam>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d008      	beq.n	80030c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2240      	movs	r2, #64	; 0x40
 80030b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80030be:	2301      	movs	r3, #1
 80030c0:	e016      	b.n	80030f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 f9a0 	bl	8003410 <DMA_CalcBaseAndBitshift>
 80030d0:	4603      	mov	r3, r0
 80030d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d8:	223f      	movs	r2, #63	; 0x3f
 80030da:	409a      	lsls	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	f010803f 	.word	0xf010803f

080030fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003108:	4b92      	ldr	r3, [pc, #584]	; (8003354 <HAL_DMA_IRQHandler+0x258>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a92      	ldr	r2, [pc, #584]	; (8003358 <HAL_DMA_IRQHandler+0x25c>)
 800310e:	fba2 2303 	umull	r2, r3, r2, r3
 8003112:	0a9b      	lsrs	r3, r3, #10
 8003114:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800311a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003126:	2208      	movs	r2, #8
 8003128:	409a      	lsls	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	4013      	ands	r3, r2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d01a      	beq.n	8003168 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b00      	cmp	r3, #0
 800313e:	d013      	beq.n	8003168 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 0204 	bic.w	r2, r2, #4
 800314e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003154:	2208      	movs	r2, #8
 8003156:	409a      	lsls	r2, r3
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003160:	f043 0201 	orr.w	r2, r3, #1
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316c:	2201      	movs	r2, #1
 800316e:	409a      	lsls	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4013      	ands	r3, r2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d012      	beq.n	800319e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00b      	beq.n	800319e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800318a:	2201      	movs	r2, #1
 800318c:	409a      	lsls	r2, r3
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003196:	f043 0202 	orr.w	r2, r3, #2
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a2:	2204      	movs	r2, #4
 80031a4:	409a      	lsls	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d012      	beq.n	80031d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d00b      	beq.n	80031d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c0:	2204      	movs	r2, #4
 80031c2:	409a      	lsls	r2, r3
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031cc:	f043 0204 	orr.w	r2, r3, #4
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d8:	2210      	movs	r2, #16
 80031da:	409a      	lsls	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	4013      	ands	r3, r2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d043      	beq.n	800326c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0308 	and.w	r3, r3, #8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d03c      	beq.n	800326c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f6:	2210      	movs	r2, #16
 80031f8:	409a      	lsls	r2, r3
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d018      	beq.n	800323e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d108      	bne.n	800322c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321e:	2b00      	cmp	r3, #0
 8003220:	d024      	beq.n	800326c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	4798      	blx	r3
 800322a:	e01f      	b.n	800326c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003230:	2b00      	cmp	r3, #0
 8003232:	d01b      	beq.n	800326c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	4798      	blx	r3
 800323c:	e016      	b.n	800326c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003248:	2b00      	cmp	r3, #0
 800324a:	d107      	bne.n	800325c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 0208 	bic.w	r2, r2, #8
 800325a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	2b00      	cmp	r3, #0
 8003262:	d003      	beq.n	800326c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003270:	2220      	movs	r2, #32
 8003272:	409a      	lsls	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4013      	ands	r3, r2
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 808e 	beq.w	800339a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0310 	and.w	r3, r3, #16
 8003288:	2b00      	cmp	r3, #0
 800328a:	f000 8086 	beq.w	800339a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003292:	2220      	movs	r2, #32
 8003294:	409a      	lsls	r2, r3
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b05      	cmp	r3, #5
 80032a4:	d136      	bne.n	8003314 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0216 	bic.w	r2, r2, #22
 80032b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695a      	ldr	r2, [r3, #20]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d103      	bne.n	80032d6 <HAL_DMA_IRQHandler+0x1da>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d007      	beq.n	80032e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0208 	bic.w	r2, r2, #8
 80032e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ea:	223f      	movs	r2, #63	; 0x3f
 80032ec:	409a      	lsls	r2, r3
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003306:	2b00      	cmp	r3, #0
 8003308:	d07d      	beq.n	8003406 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	4798      	blx	r3
        }
        return;
 8003312:	e078      	b.n	8003406 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d01c      	beq.n	800335c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d108      	bne.n	8003342 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003334:	2b00      	cmp	r3, #0
 8003336:	d030      	beq.n	800339a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	4798      	blx	r3
 8003340:	e02b      	b.n	800339a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003346:	2b00      	cmp	r3, #0
 8003348:	d027      	beq.n	800339a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	4798      	blx	r3
 8003352:	e022      	b.n	800339a <HAL_DMA_IRQHandler+0x29e>
 8003354:	20000004 	.word	0x20000004
 8003358:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10f      	bne.n	800338a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 0210 	bic.w	r2, r2, #16
 8003378:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d032      	beq.n	8003408 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d022      	beq.n	80033f4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2205      	movs	r2, #5
 80033b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0201 	bic.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	3301      	adds	r3, #1
 80033ca:	60bb      	str	r3, [r7, #8]
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d307      	bcc.n	80033e2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0301 	and.w	r3, r3, #1
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1f2      	bne.n	80033c6 <HAL_DMA_IRQHandler+0x2ca>
 80033e0:	e000      	b.n	80033e4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80033e2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d005      	beq.n	8003408 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	4798      	blx	r3
 8003404:	e000      	b.n	8003408 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003406:	bf00      	nop
    }
  }
}
 8003408:	3718      	adds	r7, #24
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop

08003410 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	b2db      	uxtb	r3, r3
 800341e:	3b10      	subs	r3, #16
 8003420:	4a14      	ldr	r2, [pc, #80]	; (8003474 <DMA_CalcBaseAndBitshift+0x64>)
 8003422:	fba2 2303 	umull	r2, r3, r2, r3
 8003426:	091b      	lsrs	r3, r3, #4
 8003428:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800342a:	4a13      	ldr	r2, [pc, #76]	; (8003478 <DMA_CalcBaseAndBitshift+0x68>)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4413      	add	r3, r2
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	461a      	mov	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2b03      	cmp	r3, #3
 800343c:	d909      	bls.n	8003452 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003446:	f023 0303 	bic.w	r3, r3, #3
 800344a:	1d1a      	adds	r2, r3, #4
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	659a      	str	r2, [r3, #88]	; 0x58
 8003450:	e007      	b.n	8003462 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800345a:	f023 0303 	bic.w	r3, r3, #3
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003466:	4618      	mov	r0, r3
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	aaaaaaab 	.word	0xaaaaaaab
 8003478:	08005f24 	.word	0x08005f24

0800347c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003484:	2300      	movs	r3, #0
 8003486:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800348c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d11f      	bne.n	80034d6 <DMA_CheckFifoParam+0x5a>
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b03      	cmp	r3, #3
 800349a:	d856      	bhi.n	800354a <DMA_CheckFifoParam+0xce>
 800349c:	a201      	add	r2, pc, #4	; (adr r2, 80034a4 <DMA_CheckFifoParam+0x28>)
 800349e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a2:	bf00      	nop
 80034a4:	080034b5 	.word	0x080034b5
 80034a8:	080034c7 	.word	0x080034c7
 80034ac:	080034b5 	.word	0x080034b5
 80034b0:	0800354b 	.word	0x0800354b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d046      	beq.n	800354e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034c4:	e043      	b.n	800354e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034ce:	d140      	bne.n	8003552 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034d4:	e03d      	b.n	8003552 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034de:	d121      	bne.n	8003524 <DMA_CheckFifoParam+0xa8>
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	2b03      	cmp	r3, #3
 80034e4:	d837      	bhi.n	8003556 <DMA_CheckFifoParam+0xda>
 80034e6:	a201      	add	r2, pc, #4	; (adr r2, 80034ec <DMA_CheckFifoParam+0x70>)
 80034e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ec:	080034fd 	.word	0x080034fd
 80034f0:	08003503 	.word	0x08003503
 80034f4:	080034fd 	.word	0x080034fd
 80034f8:	08003515 	.word	0x08003515
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003500:	e030      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003506:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d025      	beq.n	800355a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003512:	e022      	b.n	800355a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003518:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800351c:	d11f      	bne.n	800355e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003522:	e01c      	b.n	800355e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2b02      	cmp	r3, #2
 8003528:	d903      	bls.n	8003532 <DMA_CheckFifoParam+0xb6>
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	2b03      	cmp	r3, #3
 800352e:	d003      	beq.n	8003538 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003530:	e018      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	73fb      	strb	r3, [r7, #15]
      break;
 8003536:	e015      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00e      	beq.n	8003562 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	73fb      	strb	r3, [r7, #15]
      break;
 8003548:	e00b      	b.n	8003562 <DMA_CheckFifoParam+0xe6>
      break;
 800354a:	bf00      	nop
 800354c:	e00a      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
      break;
 800354e:	bf00      	nop
 8003550:	e008      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
      break;
 8003552:	bf00      	nop
 8003554:	e006      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
      break;
 8003556:	bf00      	nop
 8003558:	e004      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
      break;
 800355a:	bf00      	nop
 800355c:	e002      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
      break;   
 800355e:	bf00      	nop
 8003560:	e000      	b.n	8003564 <DMA_CheckFifoParam+0xe8>
      break;
 8003562:	bf00      	nop
    }
  } 
  
  return status; 
 8003564:	7bfb      	ldrb	r3, [r7, #15]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3714      	adds	r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop

08003574 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003574:	b480      	push	{r7}
 8003576:	b089      	sub	sp, #36	; 0x24
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800357e:	2300      	movs	r3, #0
 8003580:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003582:	2300      	movs	r3, #0
 8003584:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003586:	2300      	movs	r3, #0
 8003588:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800358a:	2300      	movs	r3, #0
 800358c:	61fb      	str	r3, [r7, #28]
 800358e:	e159      	b.n	8003844 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003590:	2201      	movs	r2, #1
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	4013      	ands	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	f040 8148 	bne.w	800383e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d005      	beq.n	80035c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d130      	bne.n	8003628 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	2203      	movs	r2, #3
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43db      	mvns	r3, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4013      	ands	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	68da      	ldr	r2, [r3, #12]
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035fc:	2201      	movs	r2, #1
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	43db      	mvns	r3, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4013      	ands	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	091b      	lsrs	r3, r3, #4
 8003612:	f003 0201 	and.w	r2, r3, #1
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4313      	orrs	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f003 0303 	and.w	r3, r3, #3
 8003630:	2b03      	cmp	r3, #3
 8003632:	d017      	beq.n	8003664 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	2203      	movs	r2, #3
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	43db      	mvns	r3, r3
 8003646:	69ba      	ldr	r2, [r7, #24]
 8003648:	4013      	ands	r3, r2
 800364a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4313      	orrs	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d123      	bne.n	80036b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	08da      	lsrs	r2, r3, #3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3208      	adds	r2, #8
 8003678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800367c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f003 0307 	and.w	r3, r3, #7
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	220f      	movs	r2, #15
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	43db      	mvns	r3, r3
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	4013      	ands	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	08da      	lsrs	r2, r3, #3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	3208      	adds	r2, #8
 80036b2:	69b9      	ldr	r1, [r7, #24]
 80036b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	2203      	movs	r2, #3
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f003 0203 	and.w	r2, r3, #3
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f000 80a2 	beq.w	800383e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036fa:	2300      	movs	r3, #0
 80036fc:	60fb      	str	r3, [r7, #12]
 80036fe:	4b57      	ldr	r3, [pc, #348]	; (800385c <HAL_GPIO_Init+0x2e8>)
 8003700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003702:	4a56      	ldr	r2, [pc, #344]	; (800385c <HAL_GPIO_Init+0x2e8>)
 8003704:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003708:	6453      	str	r3, [r2, #68]	; 0x44
 800370a:	4b54      	ldr	r3, [pc, #336]	; (800385c <HAL_GPIO_Init+0x2e8>)
 800370c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003716:	4a52      	ldr	r2, [pc, #328]	; (8003860 <HAL_GPIO_Init+0x2ec>)
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	089b      	lsrs	r3, r3, #2
 800371c:	3302      	adds	r3, #2
 800371e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003722:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f003 0303 	and.w	r3, r3, #3
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	220f      	movs	r2, #15
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4013      	ands	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a49      	ldr	r2, [pc, #292]	; (8003864 <HAL_GPIO_Init+0x2f0>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d019      	beq.n	8003776 <HAL_GPIO_Init+0x202>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a48      	ldr	r2, [pc, #288]	; (8003868 <HAL_GPIO_Init+0x2f4>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d013      	beq.n	8003772 <HAL_GPIO_Init+0x1fe>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a47      	ldr	r2, [pc, #284]	; (800386c <HAL_GPIO_Init+0x2f8>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00d      	beq.n	800376e <HAL_GPIO_Init+0x1fa>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a46      	ldr	r2, [pc, #280]	; (8003870 <HAL_GPIO_Init+0x2fc>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d007      	beq.n	800376a <HAL_GPIO_Init+0x1f6>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a45      	ldr	r2, [pc, #276]	; (8003874 <HAL_GPIO_Init+0x300>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d101      	bne.n	8003766 <HAL_GPIO_Init+0x1f2>
 8003762:	2304      	movs	r3, #4
 8003764:	e008      	b.n	8003778 <HAL_GPIO_Init+0x204>
 8003766:	2307      	movs	r3, #7
 8003768:	e006      	b.n	8003778 <HAL_GPIO_Init+0x204>
 800376a:	2303      	movs	r3, #3
 800376c:	e004      	b.n	8003778 <HAL_GPIO_Init+0x204>
 800376e:	2302      	movs	r3, #2
 8003770:	e002      	b.n	8003778 <HAL_GPIO_Init+0x204>
 8003772:	2301      	movs	r3, #1
 8003774:	e000      	b.n	8003778 <HAL_GPIO_Init+0x204>
 8003776:	2300      	movs	r3, #0
 8003778:	69fa      	ldr	r2, [r7, #28]
 800377a:	f002 0203 	and.w	r2, r2, #3
 800377e:	0092      	lsls	r2, r2, #2
 8003780:	4093      	lsls	r3, r2
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4313      	orrs	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003788:	4935      	ldr	r1, [pc, #212]	; (8003860 <HAL_GPIO_Init+0x2ec>)
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	089b      	lsrs	r3, r3, #2
 800378e:	3302      	adds	r3, #2
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003796:	4b38      	ldr	r3, [pc, #224]	; (8003878 <HAL_GPIO_Init+0x304>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	43db      	mvns	r3, r3
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4013      	ands	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037ba:	4a2f      	ldr	r2, [pc, #188]	; (8003878 <HAL_GPIO_Init+0x304>)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80037c0:	4b2d      	ldr	r3, [pc, #180]	; (8003878 <HAL_GPIO_Init+0x304>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037e4:	4a24      	ldr	r2, [pc, #144]	; (8003878 <HAL_GPIO_Init+0x304>)
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037ea:	4b23      	ldr	r3, [pc, #140]	; (8003878 <HAL_GPIO_Init+0x304>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	43db      	mvns	r3, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4013      	ands	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d003      	beq.n	800380e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	4313      	orrs	r3, r2
 800380c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800380e:	4a1a      	ldr	r2, [pc, #104]	; (8003878 <HAL_GPIO_Init+0x304>)
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003814:	4b18      	ldr	r3, [pc, #96]	; (8003878 <HAL_GPIO_Init+0x304>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	43db      	mvns	r3, r3
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003838:	4a0f      	ldr	r2, [pc, #60]	; (8003878 <HAL_GPIO_Init+0x304>)
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	3301      	adds	r3, #1
 8003842:	61fb      	str	r3, [r7, #28]
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	2b0f      	cmp	r3, #15
 8003848:	f67f aea2 	bls.w	8003590 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800384c:	bf00      	nop
 800384e:	bf00      	nop
 8003850:	3724      	adds	r7, #36	; 0x24
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	40023800 	.word	0x40023800
 8003860:	40013800 	.word	0x40013800
 8003864:	40020000 	.word	0x40020000
 8003868:	40020400 	.word	0x40020400
 800386c:	40020800 	.word	0x40020800
 8003870:	40020c00 	.word	0x40020c00
 8003874:	40021000 	.word	0x40021000
 8003878:	40013c00 	.word	0x40013c00

0800387c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	460b      	mov	r3, r1
 8003886:	807b      	strh	r3, [r7, #2]
 8003888:	4613      	mov	r3, r2
 800388a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800388c:	787b      	ldrb	r3, [r7, #1]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003892:	887a      	ldrh	r2, [r7, #2]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003898:	e003      	b.n	80038a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800389a:	887b      	ldrh	r3, [r7, #2]
 800389c:	041a      	lsls	r2, r3, #16
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	619a      	str	r2, [r3, #24]
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
	...

080038b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	4603      	mov	r3, r0
 80038b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038ba:	4b08      	ldr	r3, [pc, #32]	; (80038dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038bc:	695a      	ldr	r2, [r3, #20]
 80038be:	88fb      	ldrh	r3, [r7, #6]
 80038c0:	4013      	ands	r3, r2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d006      	beq.n	80038d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038c6:	4a05      	ldr	r2, [pc, #20]	; (80038dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038c8:	88fb      	ldrh	r3, [r7, #6]
 80038ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038cc:	88fb      	ldrh	r3, [r7, #6]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fd fd4c 	bl	800136c <HAL_GPIO_EXTI_Callback>
  }
}
 80038d4:	bf00      	nop
 80038d6:	3708      	adds	r7, #8
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40013c00 	.word	0x40013c00

080038e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e12b      	b.n	8003b4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d106      	bne.n	800390c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7fe fe8a 	bl	8002620 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2224      	movs	r2, #36	; 0x24
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 0201 	bic.w	r2, r2, #1
 8003922:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003932:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003942:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003944:	f000 fd5c 	bl	8004400 <HAL_RCC_GetPCLK1Freq>
 8003948:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	4a81      	ldr	r2, [pc, #516]	; (8003b54 <HAL_I2C_Init+0x274>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d807      	bhi.n	8003964 <HAL_I2C_Init+0x84>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4a80      	ldr	r2, [pc, #512]	; (8003b58 <HAL_I2C_Init+0x278>)
 8003958:	4293      	cmp	r3, r2
 800395a:	bf94      	ite	ls
 800395c:	2301      	movls	r3, #1
 800395e:	2300      	movhi	r3, #0
 8003960:	b2db      	uxtb	r3, r3
 8003962:	e006      	b.n	8003972 <HAL_I2C_Init+0x92>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	4a7d      	ldr	r2, [pc, #500]	; (8003b5c <HAL_I2C_Init+0x27c>)
 8003968:	4293      	cmp	r3, r2
 800396a:	bf94      	ite	ls
 800396c:	2301      	movls	r3, #1
 800396e:	2300      	movhi	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e0e7      	b.n	8003b4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	4a78      	ldr	r2, [pc, #480]	; (8003b60 <HAL_I2C_Init+0x280>)
 800397e:	fba2 2303 	umull	r2, r3, r2, r3
 8003982:	0c9b      	lsrs	r3, r3, #18
 8003984:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	430a      	orrs	r2, r1
 8003998:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	4a6a      	ldr	r2, [pc, #424]	; (8003b54 <HAL_I2C_Init+0x274>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d802      	bhi.n	80039b4 <HAL_I2C_Init+0xd4>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	3301      	adds	r3, #1
 80039b2:	e009      	b.n	80039c8 <HAL_I2C_Init+0xe8>
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80039ba:	fb02 f303 	mul.w	r3, r2, r3
 80039be:	4a69      	ldr	r2, [pc, #420]	; (8003b64 <HAL_I2C_Init+0x284>)
 80039c0:	fba2 2303 	umull	r2, r3, r2, r3
 80039c4:	099b      	lsrs	r3, r3, #6
 80039c6:	3301      	adds	r3, #1
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6812      	ldr	r2, [r2, #0]
 80039cc:	430b      	orrs	r3, r1
 80039ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80039da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	495c      	ldr	r1, [pc, #368]	; (8003b54 <HAL_I2C_Init+0x274>)
 80039e4:	428b      	cmp	r3, r1
 80039e6:	d819      	bhi.n	8003a1c <HAL_I2C_Init+0x13c>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	1e59      	subs	r1, r3, #1
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80039f6:	1c59      	adds	r1, r3, #1
 80039f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80039fc:	400b      	ands	r3, r1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00a      	beq.n	8003a18 <HAL_I2C_Init+0x138>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	1e59      	subs	r1, r3, #1
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a10:	3301      	adds	r3, #1
 8003a12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a16:	e051      	b.n	8003abc <HAL_I2C_Init+0x1dc>
 8003a18:	2304      	movs	r3, #4
 8003a1a:	e04f      	b.n	8003abc <HAL_I2C_Init+0x1dc>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d111      	bne.n	8003a48 <HAL_I2C_Init+0x168>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	1e58      	subs	r0, r3, #1
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6859      	ldr	r1, [r3, #4]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	440b      	add	r3, r1
 8003a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a36:	3301      	adds	r3, #1
 8003a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	bf0c      	ite	eq
 8003a40:	2301      	moveq	r3, #1
 8003a42:	2300      	movne	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	e012      	b.n	8003a6e <HAL_I2C_Init+0x18e>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	1e58      	subs	r0, r3, #1
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6859      	ldr	r1, [r3, #4]
 8003a50:	460b      	mov	r3, r1
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	0099      	lsls	r1, r3, #2
 8003a58:	440b      	add	r3, r1
 8003a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a5e:	3301      	adds	r3, #1
 8003a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	bf0c      	ite	eq
 8003a68:	2301      	moveq	r3, #1
 8003a6a:	2300      	movne	r3, #0
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_I2C_Init+0x196>
 8003a72:	2301      	movs	r3, #1
 8003a74:	e022      	b.n	8003abc <HAL_I2C_Init+0x1dc>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10e      	bne.n	8003a9c <HAL_I2C_Init+0x1bc>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	1e58      	subs	r0, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6859      	ldr	r1, [r3, #4]
 8003a86:	460b      	mov	r3, r1
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	440b      	add	r3, r1
 8003a8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a90:	3301      	adds	r3, #1
 8003a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a9a:	e00f      	b.n	8003abc <HAL_I2C_Init+0x1dc>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	1e58      	subs	r0, r3, #1
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6859      	ldr	r1, [r3, #4]
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	440b      	add	r3, r1
 8003aaa:	0099      	lsls	r1, r3, #2
 8003aac:	440b      	add	r3, r1
 8003aae:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ab8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	6809      	ldr	r1, [r1, #0]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	69da      	ldr	r2, [r3, #28]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003aea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6911      	ldr	r1, [r2, #16]
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	68d2      	ldr	r2, [r2, #12]
 8003af6:	4311      	orrs	r1, r2
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	430b      	orrs	r3, r1
 8003afe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	695a      	ldr	r2, [r3, #20]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	431a      	orrs	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f042 0201 	orr.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2220      	movs	r2, #32
 8003b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	000186a0 	.word	0x000186a0
 8003b58:	001e847f 	.word	0x001e847f
 8003b5c:	003d08ff 	.word	0x003d08ff
 8003b60:	431bde83 	.word	0x431bde83
 8003b64:	10624dd3 	.word	0x10624dd3

08003b68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e264      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d075      	beq.n	8003c72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b86:	4ba3      	ldr	r3, [pc, #652]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f003 030c 	and.w	r3, r3, #12
 8003b8e:	2b04      	cmp	r3, #4
 8003b90:	d00c      	beq.n	8003bac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b92:	4ba0      	ldr	r3, [pc, #640]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b9a:	2b08      	cmp	r3, #8
 8003b9c:	d112      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b9e:	4b9d      	ldr	r3, [pc, #628]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ba6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003baa:	d10b      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bac:	4b99      	ldr	r3, [pc, #612]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d05b      	beq.n	8003c70 <HAL_RCC_OscConfig+0x108>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d157      	bne.n	8003c70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e23f      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bcc:	d106      	bne.n	8003bdc <HAL_RCC_OscConfig+0x74>
 8003bce:	4b91      	ldr	r3, [pc, #580]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a90      	ldr	r2, [pc, #576]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	e01d      	b.n	8003c18 <HAL_RCC_OscConfig+0xb0>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003be4:	d10c      	bne.n	8003c00 <HAL_RCC_OscConfig+0x98>
 8003be6:	4b8b      	ldr	r3, [pc, #556]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a8a      	ldr	r2, [pc, #552]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003bec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	4b88      	ldr	r3, [pc, #544]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a87      	ldr	r2, [pc, #540]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfc:	6013      	str	r3, [r2, #0]
 8003bfe:	e00b      	b.n	8003c18 <HAL_RCC_OscConfig+0xb0>
 8003c00:	4b84      	ldr	r3, [pc, #528]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a83      	ldr	r2, [pc, #524]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c0a:	6013      	str	r3, [r2, #0]
 8003c0c:	4b81      	ldr	r3, [pc, #516]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a80      	ldr	r2, [pc, #512]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d013      	beq.n	8003c48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c20:	f7ff f87c 	bl	8002d1c <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c28:	f7ff f878 	bl	8002d1c <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b64      	cmp	r3, #100	; 0x64
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e204      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3a:	4b76      	ldr	r3, [pc, #472]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d0f0      	beq.n	8003c28 <HAL_RCC_OscConfig+0xc0>
 8003c46:	e014      	b.n	8003c72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7ff f868 	bl	8002d1c <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c50:	f7ff f864 	bl	8002d1c <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b64      	cmp	r3, #100	; 0x64
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e1f0      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c62:	4b6c      	ldr	r3, [pc, #432]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0xe8>
 8003c6e:	e000      	b.n	8003c72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d063      	beq.n	8003d46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c7e:	4b65      	ldr	r3, [pc, #404]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 030c 	and.w	r3, r3, #12
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00b      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c8a:	4b62      	ldr	r3, [pc, #392]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c92:	2b08      	cmp	r3, #8
 8003c94:	d11c      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c96:	4b5f      	ldr	r3, [pc, #380]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d116      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ca2:	4b5c      	ldr	r3, [pc, #368]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d005      	beq.n	8003cba <HAL_RCC_OscConfig+0x152>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d001      	beq.n	8003cba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e1c4      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cba:	4b56      	ldr	r3, [pc, #344]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	4952      	ldr	r1, [pc, #328]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cce:	e03a      	b.n	8003d46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d020      	beq.n	8003d1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cd8:	4b4f      	ldr	r3, [pc, #316]	; (8003e18 <HAL_RCC_OscConfig+0x2b0>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cde:	f7ff f81d 	bl	8002d1c <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce4:	e008      	b.n	8003cf8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ce6:	f7ff f819 	bl	8002d1c <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e1a5      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf8:	4b46      	ldr	r3, [pc, #280]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0f0      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d04:	4b43      	ldr	r3, [pc, #268]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	00db      	lsls	r3, r3, #3
 8003d12:	4940      	ldr	r1, [pc, #256]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	600b      	str	r3, [r1, #0]
 8003d18:	e015      	b.n	8003d46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d1a:	4b3f      	ldr	r3, [pc, #252]	; (8003e18 <HAL_RCC_OscConfig+0x2b0>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d20:	f7fe fffc 	bl	8002d1c <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d28:	f7fe fff8 	bl	8002d1c <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e184      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3a:	4b36      	ldr	r3, [pc, #216]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1f0      	bne.n	8003d28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0308 	and.w	r3, r3, #8
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d030      	beq.n	8003db4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d016      	beq.n	8003d88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d5a:	4b30      	ldr	r3, [pc, #192]	; (8003e1c <HAL_RCC_OscConfig+0x2b4>)
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d60:	f7fe ffdc 	bl	8002d1c <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d68:	f7fe ffd8 	bl	8002d1c <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e164      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7a:	4b26      	ldr	r3, [pc, #152]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003d7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0f0      	beq.n	8003d68 <HAL_RCC_OscConfig+0x200>
 8003d86:	e015      	b.n	8003db4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d88:	4b24      	ldr	r3, [pc, #144]	; (8003e1c <HAL_RCC_OscConfig+0x2b4>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d8e:	f7fe ffc5 	bl	8002d1c <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d96:	f7fe ffc1 	bl	8002d1c <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e14d      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003da8:	4b1a      	ldr	r3, [pc, #104]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003daa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1f0      	bne.n	8003d96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 80a0 	beq.w	8003f02 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dc6:	4b13      	ldr	r3, [pc, #76]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10f      	bne.n	8003df2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60bb      	str	r3, [r7, #8]
 8003dd6:	4b0f      	ldr	r3, [pc, #60]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dda:	4a0e      	ldr	r2, [pc, #56]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003de0:	6413      	str	r3, [r2, #64]	; 0x40
 8003de2:	4b0c      	ldr	r3, [pc, #48]	; (8003e14 <HAL_RCC_OscConfig+0x2ac>)
 8003de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dea:	60bb      	str	r3, [r7, #8]
 8003dec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dee:	2301      	movs	r3, #1
 8003df0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003df2:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <HAL_RCC_OscConfig+0x2b8>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d121      	bne.n	8003e42 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dfe:	4b08      	ldr	r3, [pc, #32]	; (8003e20 <HAL_RCC_OscConfig+0x2b8>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a07      	ldr	r2, [pc, #28]	; (8003e20 <HAL_RCC_OscConfig+0x2b8>)
 8003e04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e0a:	f7fe ff87 	bl	8002d1c <HAL_GetTick>
 8003e0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e10:	e011      	b.n	8003e36 <HAL_RCC_OscConfig+0x2ce>
 8003e12:	bf00      	nop
 8003e14:	40023800 	.word	0x40023800
 8003e18:	42470000 	.word	0x42470000
 8003e1c:	42470e80 	.word	0x42470e80
 8003e20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e24:	f7fe ff7a 	bl	8002d1c <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e106      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e36:	4b85      	ldr	r3, [pc, #532]	; (800404c <HAL_RCC_OscConfig+0x4e4>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0f0      	beq.n	8003e24 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d106      	bne.n	8003e58 <HAL_RCC_OscConfig+0x2f0>
 8003e4a:	4b81      	ldr	r3, [pc, #516]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4e:	4a80      	ldr	r2, [pc, #512]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e50:	f043 0301 	orr.w	r3, r3, #1
 8003e54:	6713      	str	r3, [r2, #112]	; 0x70
 8003e56:	e01c      	b.n	8003e92 <HAL_RCC_OscConfig+0x32a>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	2b05      	cmp	r3, #5
 8003e5e:	d10c      	bne.n	8003e7a <HAL_RCC_OscConfig+0x312>
 8003e60:	4b7b      	ldr	r3, [pc, #492]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e64:	4a7a      	ldr	r2, [pc, #488]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e66:	f043 0304 	orr.w	r3, r3, #4
 8003e6a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e6c:	4b78      	ldr	r3, [pc, #480]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e70:	4a77      	ldr	r2, [pc, #476]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e72:	f043 0301 	orr.w	r3, r3, #1
 8003e76:	6713      	str	r3, [r2, #112]	; 0x70
 8003e78:	e00b      	b.n	8003e92 <HAL_RCC_OscConfig+0x32a>
 8003e7a:	4b75      	ldr	r3, [pc, #468]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e7e:	4a74      	ldr	r2, [pc, #464]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e80:	f023 0301 	bic.w	r3, r3, #1
 8003e84:	6713      	str	r3, [r2, #112]	; 0x70
 8003e86:	4b72      	ldr	r3, [pc, #456]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e8a:	4a71      	ldr	r2, [pc, #452]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003e8c:	f023 0304 	bic.w	r3, r3, #4
 8003e90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d015      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e9a:	f7fe ff3f 	bl	8002d1c <HAL_GetTick>
 8003e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea0:	e00a      	b.n	8003eb8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ea2:	f7fe ff3b 	bl	8002d1c <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e0c5      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb8:	4b65      	ldr	r3, [pc, #404]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0ee      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x33a>
 8003ec4:	e014      	b.n	8003ef0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ec6:	f7fe ff29 	bl	8002d1c <HAL_GetTick>
 8003eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ecc:	e00a      	b.n	8003ee4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ece:	f7fe ff25 	bl	8002d1c <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e0af      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ee4:	4b5a      	ldr	r3, [pc, #360]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1ee      	bne.n	8003ece <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ef0:	7dfb      	ldrb	r3, [r7, #23]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d105      	bne.n	8003f02 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef6:	4b56      	ldr	r3, [pc, #344]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efa:	4a55      	ldr	r2, [pc, #340]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003efc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 809b 	beq.w	8004042 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f0c:	4b50      	ldr	r3, [pc, #320]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f003 030c 	and.w	r3, r3, #12
 8003f14:	2b08      	cmp	r3, #8
 8003f16:	d05c      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d141      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f20:	4b4c      	ldr	r3, [pc, #304]	; (8004054 <HAL_RCC_OscConfig+0x4ec>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f26:	f7fe fef9 	bl	8002d1c <HAL_GetTick>
 8003f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f2c:	e008      	b.n	8003f40 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f2e:	f7fe fef5 	bl	8002d1c <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e081      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f40:	4b43      	ldr	r3, [pc, #268]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1f0      	bne.n	8003f2e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69da      	ldr	r2, [r3, #28]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a1b      	ldr	r3, [r3, #32]
 8003f54:	431a      	orrs	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5a:	019b      	lsls	r3, r3, #6
 8003f5c:	431a      	orrs	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f62:	085b      	lsrs	r3, r3, #1
 8003f64:	3b01      	subs	r3, #1
 8003f66:	041b      	lsls	r3, r3, #16
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6e:	061b      	lsls	r3, r3, #24
 8003f70:	4937      	ldr	r1, [pc, #220]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f76:	4b37      	ldr	r3, [pc, #220]	; (8004054 <HAL_RCC_OscConfig+0x4ec>)
 8003f78:	2201      	movs	r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7c:	f7fe fece 	bl	8002d1c <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f84:	f7fe feca 	bl	8002d1c <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e056      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f96:	4b2e      	ldr	r3, [pc, #184]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0f0      	beq.n	8003f84 <HAL_RCC_OscConfig+0x41c>
 8003fa2:	e04e      	b.n	8004042 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fa4:	4b2b      	ldr	r3, [pc, #172]	; (8004054 <HAL_RCC_OscConfig+0x4ec>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003faa:	f7fe feb7 	bl	8002d1c <HAL_GetTick>
 8003fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fb0:	e008      	b.n	8003fc4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fb2:	f7fe feb3 	bl	8002d1c <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e03f      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc4:	4b22      	ldr	r3, [pc, #136]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1f0      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x44a>
 8003fd0:	e037      	b.n	8004042 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d101      	bne.n	8003fde <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e032      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fde:	4b1c      	ldr	r3, [pc, #112]	; (8004050 <HAL_RCC_OscConfig+0x4e8>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d028      	beq.n	800403e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d121      	bne.n	800403e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004004:	429a      	cmp	r2, r3
 8004006:	d11a      	bne.n	800403e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800400e:	4013      	ands	r3, r2
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004014:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004016:	4293      	cmp	r3, r2
 8004018:	d111      	bne.n	800403e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004024:	085b      	lsrs	r3, r3, #1
 8004026:	3b01      	subs	r3, #1
 8004028:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800402a:	429a      	cmp	r2, r3
 800402c:	d107      	bne.n	800403e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004038:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800403a:	429a      	cmp	r2, r3
 800403c:	d001      	beq.n	8004042 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e000      	b.n	8004044 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3718      	adds	r7, #24
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40007000 	.word	0x40007000
 8004050:	40023800 	.word	0x40023800
 8004054:	42470060 	.word	0x42470060

08004058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0cc      	b.n	8004206 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800406c:	4b68      	ldr	r3, [pc, #416]	; (8004210 <HAL_RCC_ClockConfig+0x1b8>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d90c      	bls.n	8004094 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407a:	4b65      	ldr	r3, [pc, #404]	; (8004210 <HAL_RCC_ClockConfig+0x1b8>)
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	b2d2      	uxtb	r2, r2
 8004080:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004082:	4b63      	ldr	r3, [pc, #396]	; (8004210 <HAL_RCC_ClockConfig+0x1b8>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0307 	and.w	r3, r3, #7
 800408a:	683a      	ldr	r2, [r7, #0]
 800408c:	429a      	cmp	r2, r3
 800408e:	d001      	beq.n	8004094 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e0b8      	b.n	8004206 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d020      	beq.n	80040e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0304 	and.w	r3, r3, #4
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d005      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040ac:	4b59      	ldr	r3, [pc, #356]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	4a58      	ldr	r2, [pc, #352]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0308 	and.w	r3, r3, #8
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d005      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040c4:	4b53      	ldr	r3, [pc, #332]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	4a52      	ldr	r2, [pc, #328]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80040ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040d0:	4b50      	ldr	r3, [pc, #320]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	494d      	ldr	r1, [pc, #308]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d044      	beq.n	8004178 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d107      	bne.n	8004106 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f6:	4b47      	ldr	r3, [pc, #284]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d119      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e07f      	b.n	8004206 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	2b02      	cmp	r3, #2
 800410c:	d003      	beq.n	8004116 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004112:	2b03      	cmp	r3, #3
 8004114:	d107      	bne.n	8004126 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004116:	4b3f      	ldr	r3, [pc, #252]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d109      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e06f      	b.n	8004206 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004126:	4b3b      	ldr	r3, [pc, #236]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e067      	b.n	8004206 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004136:	4b37      	ldr	r3, [pc, #220]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f023 0203 	bic.w	r2, r3, #3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	4934      	ldr	r1, [pc, #208]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 8004144:	4313      	orrs	r3, r2
 8004146:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004148:	f7fe fde8 	bl	8002d1c <HAL_GetTick>
 800414c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414e:	e00a      	b.n	8004166 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004150:	f7fe fde4 	bl	8002d1c <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	f241 3288 	movw	r2, #5000	; 0x1388
 800415e:	4293      	cmp	r3, r2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e04f      	b.n	8004206 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004166:	4b2b      	ldr	r3, [pc, #172]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 020c 	and.w	r2, r3, #12
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	429a      	cmp	r2, r3
 8004176:	d1eb      	bne.n	8004150 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004178:	4b25      	ldr	r3, [pc, #148]	; (8004210 <HAL_RCC_ClockConfig+0x1b8>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	429a      	cmp	r2, r3
 8004184:	d20c      	bcs.n	80041a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004186:	4b22      	ldr	r3, [pc, #136]	; (8004210 <HAL_RCC_ClockConfig+0x1b8>)
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	b2d2      	uxtb	r2, r2
 800418c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800418e:	4b20      	ldr	r3, [pc, #128]	; (8004210 <HAL_RCC_ClockConfig+0x1b8>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	429a      	cmp	r2, r3
 800419a:	d001      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e032      	b.n	8004206 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0304 	and.w	r3, r3, #4
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d008      	beq.n	80041be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041ac:	4b19      	ldr	r3, [pc, #100]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	4916      	ldr	r1, [pc, #88]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0308 	and.w	r3, r3, #8
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d009      	beq.n	80041de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041ca:	4b12      	ldr	r3, [pc, #72]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	490e      	ldr	r1, [pc, #56]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041de:	f000 f821 	bl	8004224 <HAL_RCC_GetSysClockFreq>
 80041e2:	4602      	mov	r2, r0
 80041e4:	4b0b      	ldr	r3, [pc, #44]	; (8004214 <HAL_RCC_ClockConfig+0x1bc>)
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	091b      	lsrs	r3, r3, #4
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	490a      	ldr	r1, [pc, #40]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 80041f0:	5ccb      	ldrb	r3, [r1, r3]
 80041f2:	fa22 f303 	lsr.w	r3, r2, r3
 80041f6:	4a09      	ldr	r2, [pc, #36]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041fa:	4b09      	ldr	r3, [pc, #36]	; (8004220 <HAL_RCC_ClockConfig+0x1c8>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7fe fd48 	bl	8002c94 <HAL_InitTick>

  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	40023c00 	.word	0x40023c00
 8004214:	40023800 	.word	0x40023800
 8004218:	08005f0c 	.word	0x08005f0c
 800421c:	20000004 	.word	0x20000004
 8004220:	20000008 	.word	0x20000008

08004224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004224:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004228:	b084      	sub	sp, #16
 800422a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800422c:	2300      	movs	r3, #0
 800422e:	607b      	str	r3, [r7, #4]
 8004230:	2300      	movs	r3, #0
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	2300      	movs	r3, #0
 8004236:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800423c:	4b67      	ldr	r3, [pc, #412]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	f003 030c 	and.w	r3, r3, #12
 8004244:	2b08      	cmp	r3, #8
 8004246:	d00d      	beq.n	8004264 <HAL_RCC_GetSysClockFreq+0x40>
 8004248:	2b08      	cmp	r3, #8
 800424a:	f200 80bd 	bhi.w	80043c8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <HAL_RCC_GetSysClockFreq+0x34>
 8004252:	2b04      	cmp	r3, #4
 8004254:	d003      	beq.n	800425e <HAL_RCC_GetSysClockFreq+0x3a>
 8004256:	e0b7      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004258:	4b61      	ldr	r3, [pc, #388]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800425a:	60bb      	str	r3, [r7, #8]
       break;
 800425c:	e0b7      	b.n	80043ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800425e:	4b61      	ldr	r3, [pc, #388]	; (80043e4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004260:	60bb      	str	r3, [r7, #8]
      break;
 8004262:	e0b4      	b.n	80043ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004264:	4b5d      	ldr	r3, [pc, #372]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800426c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800426e:	4b5b      	ldr	r3, [pc, #364]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d04d      	beq.n	8004316 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800427a:	4b58      	ldr	r3, [pc, #352]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	099b      	lsrs	r3, r3, #6
 8004280:	461a      	mov	r2, r3
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	f240 10ff 	movw	r0, #511	; 0x1ff
 800428a:	f04f 0100 	mov.w	r1, #0
 800428e:	ea02 0800 	and.w	r8, r2, r0
 8004292:	ea03 0901 	and.w	r9, r3, r1
 8004296:	4640      	mov	r0, r8
 8004298:	4649      	mov	r1, r9
 800429a:	f04f 0200 	mov.w	r2, #0
 800429e:	f04f 0300 	mov.w	r3, #0
 80042a2:	014b      	lsls	r3, r1, #5
 80042a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042a8:	0142      	lsls	r2, r0, #5
 80042aa:	4610      	mov	r0, r2
 80042ac:	4619      	mov	r1, r3
 80042ae:	ebb0 0008 	subs.w	r0, r0, r8
 80042b2:	eb61 0109 	sbc.w	r1, r1, r9
 80042b6:	f04f 0200 	mov.w	r2, #0
 80042ba:	f04f 0300 	mov.w	r3, #0
 80042be:	018b      	lsls	r3, r1, #6
 80042c0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042c4:	0182      	lsls	r2, r0, #6
 80042c6:	1a12      	subs	r2, r2, r0
 80042c8:	eb63 0301 	sbc.w	r3, r3, r1
 80042cc:	f04f 0000 	mov.w	r0, #0
 80042d0:	f04f 0100 	mov.w	r1, #0
 80042d4:	00d9      	lsls	r1, r3, #3
 80042d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042da:	00d0      	lsls	r0, r2, #3
 80042dc:	4602      	mov	r2, r0
 80042de:	460b      	mov	r3, r1
 80042e0:	eb12 0208 	adds.w	r2, r2, r8
 80042e4:	eb43 0309 	adc.w	r3, r3, r9
 80042e8:	f04f 0000 	mov.w	r0, #0
 80042ec:	f04f 0100 	mov.w	r1, #0
 80042f0:	0259      	lsls	r1, r3, #9
 80042f2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80042f6:	0250      	lsls	r0, r2, #9
 80042f8:	4602      	mov	r2, r0
 80042fa:	460b      	mov	r3, r1
 80042fc:	4610      	mov	r0, r2
 80042fe:	4619      	mov	r1, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	461a      	mov	r2, r3
 8004304:	f04f 0300 	mov.w	r3, #0
 8004308:	f7fc fb82 	bl	8000a10 <__aeabi_uldivmod>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4613      	mov	r3, r2
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	e04a      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004316:	4b31      	ldr	r3, [pc, #196]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	099b      	lsrs	r3, r3, #6
 800431c:	461a      	mov	r2, r3
 800431e:	f04f 0300 	mov.w	r3, #0
 8004322:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004326:	f04f 0100 	mov.w	r1, #0
 800432a:	ea02 0400 	and.w	r4, r2, r0
 800432e:	ea03 0501 	and.w	r5, r3, r1
 8004332:	4620      	mov	r0, r4
 8004334:	4629      	mov	r1, r5
 8004336:	f04f 0200 	mov.w	r2, #0
 800433a:	f04f 0300 	mov.w	r3, #0
 800433e:	014b      	lsls	r3, r1, #5
 8004340:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004344:	0142      	lsls	r2, r0, #5
 8004346:	4610      	mov	r0, r2
 8004348:	4619      	mov	r1, r3
 800434a:	1b00      	subs	r0, r0, r4
 800434c:	eb61 0105 	sbc.w	r1, r1, r5
 8004350:	f04f 0200 	mov.w	r2, #0
 8004354:	f04f 0300 	mov.w	r3, #0
 8004358:	018b      	lsls	r3, r1, #6
 800435a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800435e:	0182      	lsls	r2, r0, #6
 8004360:	1a12      	subs	r2, r2, r0
 8004362:	eb63 0301 	sbc.w	r3, r3, r1
 8004366:	f04f 0000 	mov.w	r0, #0
 800436a:	f04f 0100 	mov.w	r1, #0
 800436e:	00d9      	lsls	r1, r3, #3
 8004370:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004374:	00d0      	lsls	r0, r2, #3
 8004376:	4602      	mov	r2, r0
 8004378:	460b      	mov	r3, r1
 800437a:	1912      	adds	r2, r2, r4
 800437c:	eb45 0303 	adc.w	r3, r5, r3
 8004380:	f04f 0000 	mov.w	r0, #0
 8004384:	f04f 0100 	mov.w	r1, #0
 8004388:	0299      	lsls	r1, r3, #10
 800438a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800438e:	0290      	lsls	r0, r2, #10
 8004390:	4602      	mov	r2, r0
 8004392:	460b      	mov	r3, r1
 8004394:	4610      	mov	r0, r2
 8004396:	4619      	mov	r1, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	461a      	mov	r2, r3
 800439c:	f04f 0300 	mov.w	r3, #0
 80043a0:	f7fc fb36 	bl	8000a10 <__aeabi_uldivmod>
 80043a4:	4602      	mov	r2, r0
 80043a6:	460b      	mov	r3, r1
 80043a8:	4613      	mov	r3, r2
 80043aa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043ac:	4b0b      	ldr	r3, [pc, #44]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	0c1b      	lsrs	r3, r3, #16
 80043b2:	f003 0303 	and.w	r3, r3, #3
 80043b6:	3301      	adds	r3, #1
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c4:	60bb      	str	r3, [r7, #8]
      break;
 80043c6:	e002      	b.n	80043ce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043c8:	4b05      	ldr	r3, [pc, #20]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80043ca:	60bb      	str	r3, [r7, #8]
      break;
 80043cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043ce:	68bb      	ldr	r3, [r7, #8]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80043da:	bf00      	nop
 80043dc:	40023800 	.word	0x40023800
 80043e0:	00f42400 	.word	0x00f42400
 80043e4:	007a1200 	.word	0x007a1200

080043e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043e8:	b480      	push	{r7}
 80043ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043ec:	4b03      	ldr	r3, [pc, #12]	; (80043fc <HAL_RCC_GetHCLKFreq+0x14>)
 80043ee:	681b      	ldr	r3, [r3, #0]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	20000004 	.word	0x20000004

08004400 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004404:	f7ff fff0 	bl	80043e8 <HAL_RCC_GetHCLKFreq>
 8004408:	4602      	mov	r2, r0
 800440a:	4b05      	ldr	r3, [pc, #20]	; (8004420 <HAL_RCC_GetPCLK1Freq+0x20>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	0a9b      	lsrs	r3, r3, #10
 8004410:	f003 0307 	and.w	r3, r3, #7
 8004414:	4903      	ldr	r1, [pc, #12]	; (8004424 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004416:	5ccb      	ldrb	r3, [r1, r3]
 8004418:	fa22 f303 	lsr.w	r3, r2, r3
}
 800441c:	4618      	mov	r0, r3
 800441e:	bd80      	pop	{r7, pc}
 8004420:	40023800 	.word	0x40023800
 8004424:	08005f1c 	.word	0x08005f1c

08004428 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800442c:	f7ff ffdc 	bl	80043e8 <HAL_RCC_GetHCLKFreq>
 8004430:	4602      	mov	r2, r0
 8004432:	4b05      	ldr	r3, [pc, #20]	; (8004448 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	0b5b      	lsrs	r3, r3, #13
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	4903      	ldr	r1, [pc, #12]	; (800444c <HAL_RCC_GetPCLK2Freq+0x24>)
 800443e:	5ccb      	ldrb	r3, [r1, r3]
 8004440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004444:	4618      	mov	r0, r3
 8004446:	bd80      	pop	{r7, pc}
 8004448:	40023800 	.word	0x40023800
 800444c:	08005f1c 	.word	0x08005f1c

08004450 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e041      	b.n	80044e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d106      	bne.n	800447c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7fe f968 	bl	800274c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3304      	adds	r3, #4
 800448c:	4619      	mov	r1, r3
 800448e:	4610      	mov	r0, r2
 8004490:	f000 fe30 	bl	80050f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b082      	sub	sp, #8
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d101      	bne.n	8004500 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e041      	b.n	8004584 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b00      	cmp	r3, #0
 800450a:	d106      	bne.n	800451a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f7fe f8db 	bl	80026d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2202      	movs	r2, #2
 800451e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3304      	adds	r3, #4
 800452a:	4619      	mov	r1, r3
 800452c:	4610      	mov	r0, r2
 800452e:	f000 fde1 	bl	80050f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2201      	movs	r2, #1
 8004546:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2201      	movs	r2, #1
 8004576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3708      	adds	r7, #8
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d109      	bne.n	80045b0 <HAL_TIM_PWM_Start+0x24>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	bf14      	ite	ne
 80045a8:	2301      	movne	r3, #1
 80045aa:	2300      	moveq	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	e022      	b.n	80045f6 <HAL_TIM_PWM_Start+0x6a>
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	2b04      	cmp	r3, #4
 80045b4:	d109      	bne.n	80045ca <HAL_TIM_PWM_Start+0x3e>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b01      	cmp	r3, #1
 80045c0:	bf14      	ite	ne
 80045c2:	2301      	movne	r3, #1
 80045c4:	2300      	moveq	r3, #0
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	e015      	b.n	80045f6 <HAL_TIM_PWM_Start+0x6a>
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	2b08      	cmp	r3, #8
 80045ce:	d109      	bne.n	80045e4 <HAL_TIM_PWM_Start+0x58>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	bf14      	ite	ne
 80045dc:	2301      	movne	r3, #1
 80045de:	2300      	moveq	r3, #0
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	e008      	b.n	80045f6 <HAL_TIM_PWM_Start+0x6a>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	bf14      	ite	ne
 80045f0:	2301      	movne	r3, #1
 80045f2:	2300      	moveq	r3, #0
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e068      	b.n	80046d0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d104      	bne.n	800460e <HAL_TIM_PWM_Start+0x82>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800460c:	e013      	b.n	8004636 <HAL_TIM_PWM_Start+0xaa>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b04      	cmp	r3, #4
 8004612:	d104      	bne.n	800461e <HAL_TIM_PWM_Start+0x92>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800461c:	e00b      	b.n	8004636 <HAL_TIM_PWM_Start+0xaa>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b08      	cmp	r3, #8
 8004622:	d104      	bne.n	800462e <HAL_TIM_PWM_Start+0xa2>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800462c:	e003      	b.n	8004636 <HAL_TIM_PWM_Start+0xaa>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2202      	movs	r2, #2
 8004632:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2201      	movs	r2, #1
 800463c:	6839      	ldr	r1, [r7, #0]
 800463e:	4618      	mov	r0, r3
 8004640:	f001 f91c 	bl	800587c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a23      	ldr	r2, [pc, #140]	; (80046d8 <HAL_TIM_PWM_Start+0x14c>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d107      	bne.n	800465e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800465c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a1d      	ldr	r2, [pc, #116]	; (80046d8 <HAL_TIM_PWM_Start+0x14c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d018      	beq.n	800469a <HAL_TIM_PWM_Start+0x10e>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004670:	d013      	beq.n	800469a <HAL_TIM_PWM_Start+0x10e>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a19      	ldr	r2, [pc, #100]	; (80046dc <HAL_TIM_PWM_Start+0x150>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d00e      	beq.n	800469a <HAL_TIM_PWM_Start+0x10e>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a17      	ldr	r2, [pc, #92]	; (80046e0 <HAL_TIM_PWM_Start+0x154>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d009      	beq.n	800469a <HAL_TIM_PWM_Start+0x10e>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a16      	ldr	r2, [pc, #88]	; (80046e4 <HAL_TIM_PWM_Start+0x158>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d004      	beq.n	800469a <HAL_TIM_PWM_Start+0x10e>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a14      	ldr	r2, [pc, #80]	; (80046e8 <HAL_TIM_PWM_Start+0x15c>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d111      	bne.n	80046be <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2b06      	cmp	r3, #6
 80046aa:	d010      	beq.n	80046ce <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0201 	orr.w	r2, r2, #1
 80046ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046bc:	e007      	b.n	80046ce <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f042 0201 	orr.w	r2, r2, #1
 80046cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40010000 	.word	0x40010000
 80046dc:	40000400 	.word	0x40000400
 80046e0:	40000800 	.word	0x40000800
 80046e4:	40000c00 	.word	0x40000c00
 80046e8:	40014000 	.word	0x40014000

080046ec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e041      	b.n	8004782 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fe f840 	bl	8002798 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3304      	adds	r3, #4
 8004728:	4619      	mov	r1, r3
 800472a:	4610      	mov	r0, r2
 800472c:	f000 fce2 	bl	80050f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
	...

0800478c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004796:	2300      	movs	r3, #0
 8004798:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d104      	bne.n	80047aa <HAL_TIM_IC_Start_IT+0x1e>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	e013      	b.n	80047d2 <HAL_TIM_IC_Start_IT+0x46>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d104      	bne.n	80047ba <HAL_TIM_IC_Start_IT+0x2e>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	e00b      	b.n	80047d2 <HAL_TIM_IC_Start_IT+0x46>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d104      	bne.n	80047ca <HAL_TIM_IC_Start_IT+0x3e>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	e003      	b.n	80047d2 <HAL_TIM_IC_Start_IT+0x46>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d104      	bne.n	80047e4 <HAL_TIM_IC_Start_IT+0x58>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	e013      	b.n	800480c <HAL_TIM_IC_Start_IT+0x80>
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	2b04      	cmp	r3, #4
 80047e8:	d104      	bne.n	80047f4 <HAL_TIM_IC_Start_IT+0x68>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	e00b      	b.n	800480c <HAL_TIM_IC_Start_IT+0x80>
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	2b08      	cmp	r3, #8
 80047f8:	d104      	bne.n	8004804 <HAL_TIM_IC_Start_IT+0x78>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004800:	b2db      	uxtb	r3, r3
 8004802:	e003      	b.n	800480c <HAL_TIM_IC_Start_IT+0x80>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800480a:	b2db      	uxtb	r3, r3
 800480c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800480e:	7bbb      	ldrb	r3, [r7, #14]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d102      	bne.n	800481a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004814:	7b7b      	ldrb	r3, [r7, #13]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d001      	beq.n	800481e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e0c2      	b.n	80049a4 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d104      	bne.n	800482e <HAL_TIM_IC_Start_IT+0xa2>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800482c:	e013      	b.n	8004856 <HAL_TIM_IC_Start_IT+0xca>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b04      	cmp	r3, #4
 8004832:	d104      	bne.n	800483e <HAL_TIM_IC_Start_IT+0xb2>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2202      	movs	r2, #2
 8004838:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800483c:	e00b      	b.n	8004856 <HAL_TIM_IC_Start_IT+0xca>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b08      	cmp	r3, #8
 8004842:	d104      	bne.n	800484e <HAL_TIM_IC_Start_IT+0xc2>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2202      	movs	r2, #2
 8004848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800484c:	e003      	b.n	8004856 <HAL_TIM_IC_Start_IT+0xca>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2202      	movs	r2, #2
 8004852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d104      	bne.n	8004866 <HAL_TIM_IC_Start_IT+0xda>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004864:	e013      	b.n	800488e <HAL_TIM_IC_Start_IT+0x102>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b04      	cmp	r3, #4
 800486a:	d104      	bne.n	8004876 <HAL_TIM_IC_Start_IT+0xea>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004874:	e00b      	b.n	800488e <HAL_TIM_IC_Start_IT+0x102>
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	2b08      	cmp	r3, #8
 800487a:	d104      	bne.n	8004886 <HAL_TIM_IC_Start_IT+0xfa>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004884:	e003      	b.n	800488e <HAL_TIM_IC_Start_IT+0x102>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2202      	movs	r2, #2
 800488a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b0c      	cmp	r3, #12
 8004892:	d841      	bhi.n	8004918 <HAL_TIM_IC_Start_IT+0x18c>
 8004894:	a201      	add	r2, pc, #4	; (adr r2, 800489c <HAL_TIM_IC_Start_IT+0x110>)
 8004896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489a:	bf00      	nop
 800489c:	080048d1 	.word	0x080048d1
 80048a0:	08004919 	.word	0x08004919
 80048a4:	08004919 	.word	0x08004919
 80048a8:	08004919 	.word	0x08004919
 80048ac:	080048e3 	.word	0x080048e3
 80048b0:	08004919 	.word	0x08004919
 80048b4:	08004919 	.word	0x08004919
 80048b8:	08004919 	.word	0x08004919
 80048bc:	080048f5 	.word	0x080048f5
 80048c0:	08004919 	.word	0x08004919
 80048c4:	08004919 	.word	0x08004919
 80048c8:	08004919 	.word	0x08004919
 80048cc:	08004907 	.word	0x08004907
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f042 0202 	orr.w	r2, r2, #2
 80048de:	60da      	str	r2, [r3, #12]
      break;
 80048e0:	e01d      	b.n	800491e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68da      	ldr	r2, [r3, #12]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f042 0204 	orr.w	r2, r2, #4
 80048f0:	60da      	str	r2, [r3, #12]
      break;
 80048f2:	e014      	b.n	800491e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68da      	ldr	r2, [r3, #12]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0208 	orr.w	r2, r2, #8
 8004902:	60da      	str	r2, [r3, #12]
      break;
 8004904:	e00b      	b.n	800491e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 0210 	orr.w	r2, r2, #16
 8004914:	60da      	str	r2, [r3, #12]
      break;
 8004916:	e002      	b.n	800491e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	73fb      	strb	r3, [r7, #15]
      break;
 800491c:	bf00      	nop
  }

  if (status == HAL_OK)
 800491e:	7bfb      	ldrb	r3, [r7, #15]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d13e      	bne.n	80049a2 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2201      	movs	r2, #1
 800492a:	6839      	ldr	r1, [r7, #0]
 800492c:	4618      	mov	r0, r3
 800492e:	f000 ffa5 	bl	800587c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a1d      	ldr	r2, [pc, #116]	; (80049ac <HAL_TIM_IC_Start_IT+0x220>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d018      	beq.n	800496e <HAL_TIM_IC_Start_IT+0x1e2>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004944:	d013      	beq.n	800496e <HAL_TIM_IC_Start_IT+0x1e2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a19      	ldr	r2, [pc, #100]	; (80049b0 <HAL_TIM_IC_Start_IT+0x224>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d00e      	beq.n	800496e <HAL_TIM_IC_Start_IT+0x1e2>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a17      	ldr	r2, [pc, #92]	; (80049b4 <HAL_TIM_IC_Start_IT+0x228>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d009      	beq.n	800496e <HAL_TIM_IC_Start_IT+0x1e2>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a16      	ldr	r2, [pc, #88]	; (80049b8 <HAL_TIM_IC_Start_IT+0x22c>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d004      	beq.n	800496e <HAL_TIM_IC_Start_IT+0x1e2>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a14      	ldr	r2, [pc, #80]	; (80049bc <HAL_TIM_IC_Start_IT+0x230>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d111      	bne.n	8004992 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2b06      	cmp	r3, #6
 800497e:	d010      	beq.n	80049a2 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0201 	orr.w	r2, r2, #1
 800498e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004990:	e007      	b.n	80049a2 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 0201 	orr.w	r2, r2, #1
 80049a0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80049a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40010000 	.word	0x40010000
 80049b0:	40000400 	.word	0x40000400
 80049b4:	40000800 	.word	0x40000800
 80049b8:	40000c00 	.word	0x40000c00
 80049bc:	40014000 	.word	0x40014000

080049c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d122      	bne.n	8004a1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d11b      	bne.n	8004a1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f06f 0202 	mvn.w	r2, #2
 80049ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2201      	movs	r2, #1
 80049f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7fc fb94 	bl	8001130 <HAL_TIM_IC_CaptureCallback>
 8004a08:	e005      	b.n	8004a16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 fb54 	bl	80050b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 fb5b 	bl	80050cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	f003 0304 	and.w	r3, r3, #4
 8004a26:	2b04      	cmp	r3, #4
 8004a28:	d122      	bne.n	8004a70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	f003 0304 	and.w	r3, r3, #4
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d11b      	bne.n	8004a70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f06f 0204 	mvn.w	r2, #4
 8004a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2202      	movs	r2, #2
 8004a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7fc fb6a 	bl	8001130 <HAL_TIM_IC_CaptureCallback>
 8004a5c:	e005      	b.n	8004a6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 fb2a 	bl	80050b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f000 fb31 	bl	80050cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	f003 0308 	and.w	r3, r3, #8
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d122      	bne.n	8004ac4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	f003 0308 	and.w	r3, r3, #8
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d11b      	bne.n	8004ac4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f06f 0208 	mvn.w	r2, #8
 8004a94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2204      	movs	r2, #4
 8004a9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	f003 0303 	and.w	r3, r3, #3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fc fb40 	bl	8001130 <HAL_TIM_IC_CaptureCallback>
 8004ab0:	e005      	b.n	8004abe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 fb00 	bl	80050b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 fb07 	bl	80050cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	f003 0310 	and.w	r3, r3, #16
 8004ace:	2b10      	cmp	r3, #16
 8004ad0:	d122      	bne.n	8004b18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	f003 0310 	and.w	r3, r3, #16
 8004adc:	2b10      	cmp	r3, #16
 8004ade:	d11b      	bne.n	8004b18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f06f 0210 	mvn.w	r2, #16
 8004ae8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2208      	movs	r2, #8
 8004aee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	69db      	ldr	r3, [r3, #28]
 8004af6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d003      	beq.n	8004b06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f7fc fb16 	bl	8001130 <HAL_TIM_IC_CaptureCallback>
 8004b04:	e005      	b.n	8004b12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 fad6 	bl	80050b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 fadd 	bl	80050cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d10e      	bne.n	8004b44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d107      	bne.n	8004b44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f06f 0201 	mvn.w	r2, #1
 8004b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 fab0 	bl	80050a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b4e:	2b80      	cmp	r3, #128	; 0x80
 8004b50:	d10e      	bne.n	8004b70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b5c:	2b80      	cmp	r3, #128	; 0x80
 8004b5e:	d107      	bne.n	8004b70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 ff76 	bl	8005a5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b7a:	2b40      	cmp	r3, #64	; 0x40
 8004b7c:	d10e      	bne.n	8004b9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b88:	2b40      	cmp	r3, #64	; 0x40
 8004b8a:	d107      	bne.n	8004b9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 faa2 	bl	80050e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	f003 0320 	and.w	r3, r3, #32
 8004ba6:	2b20      	cmp	r3, #32
 8004ba8:	d10e      	bne.n	8004bc8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	f003 0320 	and.w	r3, r3, #32
 8004bb4:	2b20      	cmp	r3, #32
 8004bb6:	d107      	bne.n	8004bc8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f06f 0220 	mvn.w	r2, #32
 8004bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 ff40 	bl	8005a48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bc8:	bf00      	nop
 8004bca:	3708      	adds	r7, #8
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d101      	bne.n	8004bee <HAL_TIM_IC_ConfigChannel+0x1e>
 8004bea:	2302      	movs	r3, #2
 8004bec:	e088      	b.n	8004d00 <HAL_TIM_IC_ConfigChannel+0x130>
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d11b      	bne.n	8004c34 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6818      	ldr	r0, [r3, #0]
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	6819      	ldr	r1, [r3, #0]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f000 fc7e 	bl	800550c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	699a      	ldr	r2, [r3, #24]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f022 020c 	bic.w	r2, r2, #12
 8004c1e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6999      	ldr	r1, [r3, #24]
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	689a      	ldr	r2, [r3, #8]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	619a      	str	r2, [r3, #24]
 8004c32:	e060      	b.n	8004cf6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b04      	cmp	r3, #4
 8004c38:	d11c      	bne.n	8004c74 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6818      	ldr	r0, [r3, #0]
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	6819      	ldr	r1, [r3, #0]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f000 fcf6 	bl	800563a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	699a      	ldr	r2, [r3, #24]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004c5c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6999      	ldr	r1, [r3, #24]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	021a      	lsls	r2, r3, #8
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	619a      	str	r2, [r3, #24]
 8004c72:	e040      	b.n	8004cf6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b08      	cmp	r3, #8
 8004c78:	d11b      	bne.n	8004cb2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6818      	ldr	r0, [r3, #0]
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	6819      	ldr	r1, [r3, #0]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	685a      	ldr	r2, [r3, #4]
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	f000 fd43 	bl	8005714 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	69da      	ldr	r2, [r3, #28]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 020c 	bic.w	r2, r2, #12
 8004c9c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	69d9      	ldr	r1, [r3, #28]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	61da      	str	r2, [r3, #28]
 8004cb0:	e021      	b.n	8004cf6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2b0c      	cmp	r3, #12
 8004cb6:	d11c      	bne.n	8004cf2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6818      	ldr	r0, [r3, #0]
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	6819      	ldr	r1, [r3, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	f000 fd60 	bl	800578c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	69da      	ldr	r2, [r3, #28]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004cda:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	69d9      	ldr	r1, [r3, #28]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	021a      	lsls	r2, r3, #8
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	430a      	orrs	r2, r1
 8004cee:	61da      	str	r2, [r3, #28]
 8004cf0:	e001      	b.n	8004cf6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d14:	2300      	movs	r3, #0
 8004d16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d101      	bne.n	8004d26 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d22:	2302      	movs	r3, #2
 8004d24:	e0ae      	b.n	8004e84 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2b0c      	cmp	r3, #12
 8004d32:	f200 809f 	bhi.w	8004e74 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d36:	a201      	add	r2, pc, #4	; (adr r2, 8004d3c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3c:	08004d71 	.word	0x08004d71
 8004d40:	08004e75 	.word	0x08004e75
 8004d44:	08004e75 	.word	0x08004e75
 8004d48:	08004e75 	.word	0x08004e75
 8004d4c:	08004db1 	.word	0x08004db1
 8004d50:	08004e75 	.word	0x08004e75
 8004d54:	08004e75 	.word	0x08004e75
 8004d58:	08004e75 	.word	0x08004e75
 8004d5c:	08004df3 	.word	0x08004df3
 8004d60:	08004e75 	.word	0x08004e75
 8004d64:	08004e75 	.word	0x08004e75
 8004d68:	08004e75 	.word	0x08004e75
 8004d6c:	08004e33 	.word	0x08004e33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68b9      	ldr	r1, [r7, #8]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 fa3c 	bl	80051f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	699a      	ldr	r2, [r3, #24]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0208 	orr.w	r2, r2, #8
 8004d8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	699a      	ldr	r2, [r3, #24]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f022 0204 	bic.w	r2, r2, #4
 8004d9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6999      	ldr	r1, [r3, #24]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	691a      	ldr	r2, [r3, #16]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	619a      	str	r2, [r3, #24]
      break;
 8004dae:	e064      	b.n	8004e7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68b9      	ldr	r1, [r7, #8]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 fa82 	bl	80052c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699a      	ldr	r2, [r3, #24]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	699a      	ldr	r2, [r3, #24]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6999      	ldr	r1, [r3, #24]
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	021a      	lsls	r2, r3, #8
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	430a      	orrs	r2, r1
 8004dee:	619a      	str	r2, [r3, #24]
      break;
 8004df0:	e043      	b.n	8004e7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68b9      	ldr	r1, [r7, #8]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f000 facd 	bl	8005398 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	69da      	ldr	r2, [r3, #28]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f042 0208 	orr.w	r2, r2, #8
 8004e0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	69da      	ldr	r2, [r3, #28]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f022 0204 	bic.w	r2, r2, #4
 8004e1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	69d9      	ldr	r1, [r3, #28]
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	691a      	ldr	r2, [r3, #16]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	61da      	str	r2, [r3, #28]
      break;
 8004e30:	e023      	b.n	8004e7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68b9      	ldr	r1, [r7, #8]
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f000 fb17 	bl	800546c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	69da      	ldr	r2, [r3, #28]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	69da      	ldr	r2, [r3, #28]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	69d9      	ldr	r1, [r3, #28]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	021a      	lsls	r2, r3, #8
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	61da      	str	r2, [r3, #28]
      break;
 8004e72:	e002      	b.n	8004e7a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	75fb      	strb	r3, [r7, #23]
      break;
 8004e78:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3718      	adds	r7, #24
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e96:	2300      	movs	r3, #0
 8004e98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d101      	bne.n	8004ea8 <HAL_TIM_ConfigClockSource+0x1c>
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	e0b4      	b.n	8005012 <HAL_TIM_ConfigClockSource+0x186>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ec6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ece:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ee0:	d03e      	beq.n	8004f60 <HAL_TIM_ConfigClockSource+0xd4>
 8004ee2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ee6:	f200 8087 	bhi.w	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8004eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eee:	f000 8086 	beq.w	8004ffe <HAL_TIM_ConfigClockSource+0x172>
 8004ef2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ef6:	d87f      	bhi.n	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef8:	2b70      	cmp	r3, #112	; 0x70
 8004efa:	d01a      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0xa6>
 8004efc:	2b70      	cmp	r3, #112	; 0x70
 8004efe:	d87b      	bhi.n	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8004f00:	2b60      	cmp	r3, #96	; 0x60
 8004f02:	d050      	beq.n	8004fa6 <HAL_TIM_ConfigClockSource+0x11a>
 8004f04:	2b60      	cmp	r3, #96	; 0x60
 8004f06:	d877      	bhi.n	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8004f08:	2b50      	cmp	r3, #80	; 0x50
 8004f0a:	d03c      	beq.n	8004f86 <HAL_TIM_ConfigClockSource+0xfa>
 8004f0c:	2b50      	cmp	r3, #80	; 0x50
 8004f0e:	d873      	bhi.n	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8004f10:	2b40      	cmp	r3, #64	; 0x40
 8004f12:	d058      	beq.n	8004fc6 <HAL_TIM_ConfigClockSource+0x13a>
 8004f14:	2b40      	cmp	r3, #64	; 0x40
 8004f16:	d86f      	bhi.n	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8004f18:	2b30      	cmp	r3, #48	; 0x30
 8004f1a:	d064      	beq.n	8004fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f1c:	2b30      	cmp	r3, #48	; 0x30
 8004f1e:	d86b      	bhi.n	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8004f20:	2b20      	cmp	r3, #32
 8004f22:	d060      	beq.n	8004fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f24:	2b20      	cmp	r3, #32
 8004f26:	d867      	bhi.n	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d05c      	beq.n	8004fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f2c:	2b10      	cmp	r3, #16
 8004f2e:	d05a      	beq.n	8004fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f30:	e062      	b.n	8004ff8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6818      	ldr	r0, [r3, #0]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	6899      	ldr	r1, [r3, #8]
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	f000 fc7b 	bl	800583c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	609a      	str	r2, [r3, #8]
      break;
 8004f5e:	e04f      	b.n	8005000 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6818      	ldr	r0, [r3, #0]
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	6899      	ldr	r1, [r3, #8]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f000 fc64 	bl	800583c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689a      	ldr	r2, [r3, #8]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f82:	609a      	str	r2, [r3, #8]
      break;
 8004f84:	e03c      	b.n	8005000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6818      	ldr	r0, [r3, #0]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	6859      	ldr	r1, [r3, #4]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	461a      	mov	r2, r3
 8004f94:	f000 fb22 	bl	80055dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2150      	movs	r1, #80	; 0x50
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 fc31 	bl	8005806 <TIM_ITRx_SetConfig>
      break;
 8004fa4:	e02c      	b.n	8005000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	6859      	ldr	r1, [r3, #4]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	f000 fb7e 	bl	80056b4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2160      	movs	r1, #96	; 0x60
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 fc21 	bl	8005806 <TIM_ITRx_SetConfig>
      break;
 8004fc4:	e01c      	b.n	8005000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6818      	ldr	r0, [r3, #0]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	6859      	ldr	r1, [r3, #4]
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	f000 fb02 	bl	80055dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2140      	movs	r1, #64	; 0x40
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f000 fc11 	bl	8005806 <TIM_ITRx_SetConfig>
      break;
 8004fe4:	e00c      	b.n	8005000 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4619      	mov	r1, r3
 8004ff0:	4610      	mov	r0, r2
 8004ff2:	f000 fc08 	bl	8005806 <TIM_ITRx_SetConfig>
      break;
 8004ff6:	e003      	b.n	8005000 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8004ffc:	e000      	b.n	8005000 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ffe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005010:	7bfb      	ldrb	r3, [r7, #15]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
	...

0800501c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005026:	2300      	movs	r3, #0
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	2b0c      	cmp	r3, #12
 800502e:	d831      	bhi.n	8005094 <HAL_TIM_ReadCapturedValue+0x78>
 8005030:	a201      	add	r2, pc, #4	; (adr r2, 8005038 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005036:	bf00      	nop
 8005038:	0800506d 	.word	0x0800506d
 800503c:	08005095 	.word	0x08005095
 8005040:	08005095 	.word	0x08005095
 8005044:	08005095 	.word	0x08005095
 8005048:	08005077 	.word	0x08005077
 800504c:	08005095 	.word	0x08005095
 8005050:	08005095 	.word	0x08005095
 8005054:	08005095 	.word	0x08005095
 8005058:	08005081 	.word	0x08005081
 800505c:	08005095 	.word	0x08005095
 8005060:	08005095 	.word	0x08005095
 8005064:	08005095 	.word	0x08005095
 8005068:	0800508b 	.word	0x0800508b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005072:	60fb      	str	r3, [r7, #12]

      break;
 8005074:	e00f      	b.n	8005096 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507c:	60fb      	str	r3, [r7, #12]

      break;
 800507e:	e00a      	b.n	8005096 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005086:	60fb      	str	r3, [r7, #12]

      break;
 8005088:	e005      	b.n	8005096 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005090:	60fb      	str	r3, [r7, #12]

      break;
 8005092:	e000      	b.n	8005096 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005094:	bf00      	nop
  }

  return tmpreg;
 8005096:	68fb      	ldr	r3, [r7, #12]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050c0:	bf00      	nop
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a34      	ldr	r2, [pc, #208]	; (80051d8 <TIM_Base_SetConfig+0xe4>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d00f      	beq.n	800512c <TIM_Base_SetConfig+0x38>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005112:	d00b      	beq.n	800512c <TIM_Base_SetConfig+0x38>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a31      	ldr	r2, [pc, #196]	; (80051dc <TIM_Base_SetConfig+0xe8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d007      	beq.n	800512c <TIM_Base_SetConfig+0x38>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a30      	ldr	r2, [pc, #192]	; (80051e0 <TIM_Base_SetConfig+0xec>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d003      	beq.n	800512c <TIM_Base_SetConfig+0x38>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a2f      	ldr	r2, [pc, #188]	; (80051e4 <TIM_Base_SetConfig+0xf0>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d108      	bne.n	800513e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005132:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a25      	ldr	r2, [pc, #148]	; (80051d8 <TIM_Base_SetConfig+0xe4>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d01b      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800514c:	d017      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a22      	ldr	r2, [pc, #136]	; (80051dc <TIM_Base_SetConfig+0xe8>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d013      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a21      	ldr	r2, [pc, #132]	; (80051e0 <TIM_Base_SetConfig+0xec>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d00f      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a20      	ldr	r2, [pc, #128]	; (80051e4 <TIM_Base_SetConfig+0xf0>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d00b      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a1f      	ldr	r2, [pc, #124]	; (80051e8 <TIM_Base_SetConfig+0xf4>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d007      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a1e      	ldr	r2, [pc, #120]	; (80051ec <TIM_Base_SetConfig+0xf8>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d003      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a1d      	ldr	r2, [pc, #116]	; (80051f0 <TIM_Base_SetConfig+0xfc>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d108      	bne.n	8005190 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	4313      	orrs	r3, r2
 800518e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	4313      	orrs	r3, r2
 800519c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	689a      	ldr	r2, [r3, #8]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a08      	ldr	r2, [pc, #32]	; (80051d8 <TIM_Base_SetConfig+0xe4>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d103      	bne.n	80051c4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	691a      	ldr	r2, [r3, #16]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	615a      	str	r2, [r3, #20]
}
 80051ca:	bf00      	nop
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	40010000 	.word	0x40010000
 80051dc:	40000400 	.word	0x40000400
 80051e0:	40000800 	.word	0x40000800
 80051e4:	40000c00 	.word	0x40000c00
 80051e8:	40014000 	.word	0x40014000
 80051ec:	40014400 	.word	0x40014400
 80051f0:	40014800 	.word	0x40014800

080051f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b087      	sub	sp, #28
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a1b      	ldr	r3, [r3, #32]
 8005202:	f023 0201 	bic.w	r2, r3, #1
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f023 0303 	bic.w	r3, r3, #3
 800522a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	4313      	orrs	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f023 0302 	bic.w	r3, r3, #2
 800523c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	4313      	orrs	r3, r2
 8005246:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a1c      	ldr	r2, [pc, #112]	; (80052bc <TIM_OC1_SetConfig+0xc8>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d10c      	bne.n	800526a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f023 0308 	bic.w	r3, r3, #8
 8005256:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	4313      	orrs	r3, r2
 8005260:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	f023 0304 	bic.w	r3, r3, #4
 8005268:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a13      	ldr	r2, [pc, #76]	; (80052bc <TIM_OC1_SetConfig+0xc8>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d111      	bne.n	8005296 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005278:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005280:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	4313      	orrs	r3, r2
 800528a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	4313      	orrs	r3, r2
 8005294:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	621a      	str	r2, [r3, #32]
}
 80052b0:	bf00      	nop
 80052b2:	371c      	adds	r7, #28
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr
 80052bc:	40010000 	.word	0x40010000

080052c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	f023 0210 	bic.w	r2, r3, #16
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	021b      	lsls	r3, r3, #8
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f023 0320 	bic.w	r3, r3, #32
 800530a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a1e      	ldr	r2, [pc, #120]	; (8005394 <TIM_OC2_SetConfig+0xd4>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d10d      	bne.n	800533c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	011b      	lsls	r3, r3, #4
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	4313      	orrs	r3, r2
 8005332:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800533a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a15      	ldr	r2, [pc, #84]	; (8005394 <TIM_OC2_SetConfig+0xd4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d113      	bne.n	800536c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800534a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005352:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	695b      	ldr	r3, [r3, #20]
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	4313      	orrs	r3, r2
 800535e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	685a      	ldr	r2, [r3, #4]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	621a      	str	r2, [r3, #32]
}
 8005386:	bf00      	nop
 8005388:	371c      	adds	r7, #28
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	40010000 	.word	0x40010000

08005398 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005398:	b480      	push	{r7}
 800539a:	b087      	sub	sp, #28
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a1b      	ldr	r3, [r3, #32]
 80053b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	69db      	ldr	r3, [r3, #28]
 80053be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f023 0303 	bic.w	r3, r3, #3
 80053ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	021b      	lsls	r3, r3, #8
 80053e8:	697a      	ldr	r2, [r7, #20]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a1d      	ldr	r2, [pc, #116]	; (8005468 <TIM_OC3_SetConfig+0xd0>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d10d      	bne.n	8005412 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	021b      	lsls	r3, r3, #8
 8005404:	697a      	ldr	r2, [r7, #20]
 8005406:	4313      	orrs	r3, r2
 8005408:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005410:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a14      	ldr	r2, [pc, #80]	; (8005468 <TIM_OC3_SetConfig+0xd0>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d113      	bne.n	8005442 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005420:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005428:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	011b      	lsls	r3, r3, #4
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	4313      	orrs	r3, r2
 8005434:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	011b      	lsls	r3, r3, #4
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	4313      	orrs	r3, r2
 8005440:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	621a      	str	r2, [r3, #32]
}
 800545c:	bf00      	nop
 800545e:	371c      	adds	r7, #28
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr
 8005468:	40010000 	.word	0x40010000

0800546c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800546c:	b480      	push	{r7}
 800546e:	b087      	sub	sp, #28
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a1b      	ldr	r3, [r3, #32]
 800547a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	69db      	ldr	r3, [r3, #28]
 8005492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800549a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	021b      	lsls	r3, r3, #8
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	031b      	lsls	r3, r3, #12
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a10      	ldr	r2, [pc, #64]	; (8005508 <TIM_OC4_SetConfig+0x9c>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d109      	bne.n	80054e0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	695b      	ldr	r3, [r3, #20]
 80054d8:	019b      	lsls	r3, r3, #6
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	4313      	orrs	r3, r2
 80054de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	621a      	str	r2, [r3, #32]
}
 80054fa:	bf00      	nop
 80054fc:	371c      	adds	r7, #28
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	40010000 	.word	0x40010000

0800550c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800550c:	b480      	push	{r7}
 800550e:	b087      	sub	sp, #28
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
 8005518:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	f023 0201 	bic.w	r2, r3, #1
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	4a24      	ldr	r2, [pc, #144]	; (80055c8 <TIM_TI1_SetConfig+0xbc>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d013      	beq.n	8005562 <TIM_TI1_SetConfig+0x56>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005540:	d00f      	beq.n	8005562 <TIM_TI1_SetConfig+0x56>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	4a21      	ldr	r2, [pc, #132]	; (80055cc <TIM_TI1_SetConfig+0xc0>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d00b      	beq.n	8005562 <TIM_TI1_SetConfig+0x56>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	4a20      	ldr	r2, [pc, #128]	; (80055d0 <TIM_TI1_SetConfig+0xc4>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d007      	beq.n	8005562 <TIM_TI1_SetConfig+0x56>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	4a1f      	ldr	r2, [pc, #124]	; (80055d4 <TIM_TI1_SetConfig+0xc8>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d003      	beq.n	8005562 <TIM_TI1_SetConfig+0x56>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	4a1e      	ldr	r2, [pc, #120]	; (80055d8 <TIM_TI1_SetConfig+0xcc>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d101      	bne.n	8005566 <TIM_TI1_SetConfig+0x5a>
 8005562:	2301      	movs	r3, #1
 8005564:	e000      	b.n	8005568 <TIM_TI1_SetConfig+0x5c>
 8005566:	2300      	movs	r3, #0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d008      	beq.n	800557e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f023 0303 	bic.w	r3, r3, #3
 8005572:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4313      	orrs	r3, r2
 800557a:	617b      	str	r3, [r7, #20]
 800557c:	e003      	b.n	8005586 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f043 0301 	orr.w	r3, r3, #1
 8005584:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800558c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	011b      	lsls	r3, r3, #4
 8005592:	b2db      	uxtb	r3, r3
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	f023 030a 	bic.w	r3, r3, #10
 80055a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	f003 030a 	and.w	r3, r3, #10
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	621a      	str	r2, [r3, #32]
}
 80055ba:	bf00      	nop
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	40010000 	.word	0x40010000
 80055cc:	40000400 	.word	0x40000400
 80055d0:	40000800 	.word	0x40000800
 80055d4:	40000c00 	.word	0x40000c00
 80055d8:	40014000 	.word	0x40014000

080055dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055dc:	b480      	push	{r7}
 80055de:	b087      	sub	sp, #28
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6a1b      	ldr	r3, [r3, #32]
 80055f2:	f023 0201 	bic.w	r2, r3, #1
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	011b      	lsls	r3, r3, #4
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	4313      	orrs	r3, r2
 8005610:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f023 030a 	bic.w	r3, r3, #10
 8005618:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	4313      	orrs	r3, r2
 8005620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	621a      	str	r2, [r3, #32]
}
 800562e:	bf00      	nop
 8005630:	371c      	adds	r7, #28
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800563a:	b480      	push	{r7}
 800563c:	b087      	sub	sp, #28
 800563e:	af00      	add	r7, sp, #0
 8005640:	60f8      	str	r0, [r7, #12]
 8005642:	60b9      	str	r1, [r7, #8]
 8005644:	607a      	str	r2, [r7, #4]
 8005646:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a1b      	ldr	r3, [r3, #32]
 800564c:	f023 0210 	bic.w	r2, r3, #16
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a1b      	ldr	r3, [r3, #32]
 800565e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005666:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	021b      	lsls	r3, r3, #8
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	4313      	orrs	r3, r2
 8005670:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005678:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	031b      	lsls	r3, r3, #12
 800567e:	b29b      	uxth	r3, r3
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	4313      	orrs	r3, r2
 8005684:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800568c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005696:	693a      	ldr	r2, [r7, #16]
 8005698:	4313      	orrs	r3, r2
 800569a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	621a      	str	r2, [r3, #32]
}
 80056a8:	bf00      	nop
 80056aa:	371c      	adds	r7, #28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	f023 0210 	bic.w	r2, r3, #16
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	031b      	lsls	r3, r3, #12
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	011b      	lsls	r3, r3, #4
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	693a      	ldr	r2, [r7, #16]
 8005706:	621a      	str	r2, [r3, #32]
}
 8005708:	bf00      	nop
 800570a:	371c      	adds	r7, #28
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005714:	b480      	push	{r7}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	69db      	ldr	r3, [r3, #28]
 8005732:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6a1b      	ldr	r3, [r3, #32]
 8005738:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f023 0303 	bic.w	r3, r3, #3
 8005740:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4313      	orrs	r3, r2
 8005748:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005750:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	011b      	lsls	r3, r3, #4
 8005756:	b2db      	uxtb	r3, r3
 8005758:	697a      	ldr	r2, [r7, #20]
 800575a:	4313      	orrs	r3, r2
 800575c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005764:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	021b      	lsls	r3, r3, #8
 800576a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	4313      	orrs	r3, r2
 8005772:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	621a      	str	r2, [r3, #32]
}
 8005780:	bf00      	nop
 8005782:	371c      	adds	r7, #28
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800578c:	b480      	push	{r7}
 800578e:	b087      	sub	sp, #28
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
 8005798:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	021b      	lsls	r3, r3, #8
 80057be:	697a      	ldr	r2, [r7, #20]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	031b      	lsls	r3, r3, #12
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80057de:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	031b      	lsls	r3, r3, #12
 80057e4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	621a      	str	r2, [r3, #32]
}
 80057fa:	bf00      	nop
 80057fc:	371c      	adds	r7, #28
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr

08005806 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005806:	b480      	push	{r7}
 8005808:	b085      	sub	sp, #20
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
 800580e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800581c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800581e:	683a      	ldr	r2, [r7, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	4313      	orrs	r3, r2
 8005824:	f043 0307 	orr.w	r3, r3, #7
 8005828:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68fa      	ldr	r2, [r7, #12]
 800582e:	609a      	str	r2, [r3, #8]
}
 8005830:	bf00      	nop
 8005832:	3714      	adds	r7, #20
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
 8005848:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005856:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	021a      	lsls	r2, r3, #8
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	431a      	orrs	r2, r3
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	4313      	orrs	r3, r2
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	4313      	orrs	r3, r2
 8005868:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	609a      	str	r2, [r3, #8]
}
 8005870:	bf00      	nop
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800587c:	b480      	push	{r7}
 800587e:	b087      	sub	sp, #28
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	60b9      	str	r1, [r7, #8]
 8005886:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f003 031f 	and.w	r3, r3, #31
 800588e:	2201      	movs	r2, #1
 8005890:	fa02 f303 	lsl.w	r3, r2, r3
 8005894:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6a1a      	ldr	r2, [r3, #32]
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	43db      	mvns	r3, r3
 800589e:	401a      	ands	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6a1a      	ldr	r2, [r3, #32]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	f003 031f 	and.w	r3, r3, #31
 80058ae:	6879      	ldr	r1, [r7, #4]
 80058b0:	fa01 f303 	lsl.w	r3, r1, r3
 80058b4:	431a      	orrs	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	621a      	str	r2, [r3, #32]
}
 80058ba:	bf00      	nop
 80058bc:	371c      	adds	r7, #28
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
	...

080058c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d101      	bne.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058dc:	2302      	movs	r3, #2
 80058de:	e050      	b.n	8005982 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2202      	movs	r2, #2
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005906:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	4313      	orrs	r3, r2
 8005910:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a1c      	ldr	r2, [pc, #112]	; (8005990 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d018      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800592c:	d013      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a18      	ldr	r2, [pc, #96]	; (8005994 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d00e      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a16      	ldr	r2, [pc, #88]	; (8005998 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d009      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a15      	ldr	r2, [pc, #84]	; (800599c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d004      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a13      	ldr	r2, [pc, #76]	; (80059a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d10c      	bne.n	8005970 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800595c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	4313      	orrs	r3, r2
 8005966:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3714      	adds	r7, #20
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	40010000 	.word	0x40010000
 8005994:	40000400 	.word	0x40000400
 8005998:	40000800 	.word	0x40000800
 800599c:	40000c00 	.word	0x40000c00
 80059a0:	40014000 	.word	0x40014000

080059a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d101      	bne.n	80059c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80059bc:	2302      	movs	r3, #2
 80059be:	e03d      	b.n	8005a3c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	695b      	ldr	r3, [r3, #20]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e03f      	b.n	8005b02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d106      	bne.n	8005a9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7fc ffa8 	bl	80029ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2224      	movs	r2, #36	; 0x24
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68da      	ldr	r2, [r3, #12]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ab2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 f829 	bl	8005b0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	691a      	ldr	r2, [r3, #16]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ac8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	695a      	ldr	r2, [r3, #20]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ad8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68da      	ldr	r2, [r3, #12]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ae8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2220      	movs	r2, #32
 8005afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3708      	adds	r7, #8
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
	...

08005b0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b10:	b09f      	sub	sp, #124	; 0x7c
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005b20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b22:	68d9      	ldr	r1, [r3, #12]
 8005b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	ea40 0301 	orr.w	r3, r0, r1
 8005b2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	431a      	orrs	r2, r3
 8005b38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	431a      	orrs	r2, r3
 8005b3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b40:	69db      	ldr	r3, [r3, #28]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005b50:	f021 010c 	bic.w	r1, r1, #12
 8005b54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b5a:	430b      	orrs	r3, r1
 8005b5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005b68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b6a:	6999      	ldr	r1, [r3, #24]
 8005b6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	ea40 0301 	orr.w	r3, r0, r1
 8005b74:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	4bc5      	ldr	r3, [pc, #788]	; (8005e90 <UART_SetConfig+0x384>)
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d004      	beq.n	8005b8a <UART_SetConfig+0x7e>
 8005b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	4bc3      	ldr	r3, [pc, #780]	; (8005e94 <UART_SetConfig+0x388>)
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d103      	bne.n	8005b92 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b8a:	f7fe fc4d 	bl	8004428 <HAL_RCC_GetPCLK2Freq>
 8005b8e:	6778      	str	r0, [r7, #116]	; 0x74
 8005b90:	e002      	b.n	8005b98 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b92:	f7fe fc35 	bl	8004400 <HAL_RCC_GetPCLK1Freq>
 8005b96:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ba0:	f040 80b6 	bne.w	8005d10 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ba4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ba6:	461c      	mov	r4, r3
 8005ba8:	f04f 0500 	mov.w	r5, #0
 8005bac:	4622      	mov	r2, r4
 8005bae:	462b      	mov	r3, r5
 8005bb0:	1891      	adds	r1, r2, r2
 8005bb2:	6439      	str	r1, [r7, #64]	; 0x40
 8005bb4:	415b      	adcs	r3, r3
 8005bb6:	647b      	str	r3, [r7, #68]	; 0x44
 8005bb8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bbc:	1912      	adds	r2, r2, r4
 8005bbe:	eb45 0303 	adc.w	r3, r5, r3
 8005bc2:	f04f 0000 	mov.w	r0, #0
 8005bc6:	f04f 0100 	mov.w	r1, #0
 8005bca:	00d9      	lsls	r1, r3, #3
 8005bcc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bd0:	00d0      	lsls	r0, r2, #3
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	1911      	adds	r1, r2, r4
 8005bd8:	6639      	str	r1, [r7, #96]	; 0x60
 8005bda:	416b      	adcs	r3, r5
 8005bdc:	667b      	str	r3, [r7, #100]	; 0x64
 8005bde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	461a      	mov	r2, r3
 8005be4:	f04f 0300 	mov.w	r3, #0
 8005be8:	1891      	adds	r1, r2, r2
 8005bea:	63b9      	str	r1, [r7, #56]	; 0x38
 8005bec:	415b      	adcs	r3, r3
 8005bee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bf0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005bf4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005bf8:	f7fa ff0a 	bl	8000a10 <__aeabi_uldivmod>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	460b      	mov	r3, r1
 8005c00:	4ba5      	ldr	r3, [pc, #660]	; (8005e98 <UART_SetConfig+0x38c>)
 8005c02:	fba3 2302 	umull	r2, r3, r3, r2
 8005c06:	095b      	lsrs	r3, r3, #5
 8005c08:	011e      	lsls	r6, r3, #4
 8005c0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c0c:	461c      	mov	r4, r3
 8005c0e:	f04f 0500 	mov.w	r5, #0
 8005c12:	4622      	mov	r2, r4
 8005c14:	462b      	mov	r3, r5
 8005c16:	1891      	adds	r1, r2, r2
 8005c18:	6339      	str	r1, [r7, #48]	; 0x30
 8005c1a:	415b      	adcs	r3, r3
 8005c1c:	637b      	str	r3, [r7, #52]	; 0x34
 8005c1e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005c22:	1912      	adds	r2, r2, r4
 8005c24:	eb45 0303 	adc.w	r3, r5, r3
 8005c28:	f04f 0000 	mov.w	r0, #0
 8005c2c:	f04f 0100 	mov.w	r1, #0
 8005c30:	00d9      	lsls	r1, r3, #3
 8005c32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c36:	00d0      	lsls	r0, r2, #3
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	1911      	adds	r1, r2, r4
 8005c3e:	65b9      	str	r1, [r7, #88]	; 0x58
 8005c40:	416b      	adcs	r3, r5
 8005c42:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	461a      	mov	r2, r3
 8005c4a:	f04f 0300 	mov.w	r3, #0
 8005c4e:	1891      	adds	r1, r2, r2
 8005c50:	62b9      	str	r1, [r7, #40]	; 0x28
 8005c52:	415b      	adcs	r3, r3
 8005c54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c5a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005c5e:	f7fa fed7 	bl	8000a10 <__aeabi_uldivmod>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	4b8c      	ldr	r3, [pc, #560]	; (8005e98 <UART_SetConfig+0x38c>)
 8005c68:	fba3 1302 	umull	r1, r3, r3, r2
 8005c6c:	095b      	lsrs	r3, r3, #5
 8005c6e:	2164      	movs	r1, #100	; 0x64
 8005c70:	fb01 f303 	mul.w	r3, r1, r3
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	00db      	lsls	r3, r3, #3
 8005c78:	3332      	adds	r3, #50	; 0x32
 8005c7a:	4a87      	ldr	r2, [pc, #540]	; (8005e98 <UART_SetConfig+0x38c>)
 8005c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c80:	095b      	lsrs	r3, r3, #5
 8005c82:	005b      	lsls	r3, r3, #1
 8005c84:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c88:	441e      	add	r6, r3
 8005c8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f04f 0100 	mov.w	r1, #0
 8005c92:	4602      	mov	r2, r0
 8005c94:	460b      	mov	r3, r1
 8005c96:	1894      	adds	r4, r2, r2
 8005c98:	623c      	str	r4, [r7, #32]
 8005c9a:	415b      	adcs	r3, r3
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ca2:	1812      	adds	r2, r2, r0
 8005ca4:	eb41 0303 	adc.w	r3, r1, r3
 8005ca8:	f04f 0400 	mov.w	r4, #0
 8005cac:	f04f 0500 	mov.w	r5, #0
 8005cb0:	00dd      	lsls	r5, r3, #3
 8005cb2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005cb6:	00d4      	lsls	r4, r2, #3
 8005cb8:	4622      	mov	r2, r4
 8005cba:	462b      	mov	r3, r5
 8005cbc:	1814      	adds	r4, r2, r0
 8005cbe:	653c      	str	r4, [r7, #80]	; 0x50
 8005cc0:	414b      	adcs	r3, r1
 8005cc2:	657b      	str	r3, [r7, #84]	; 0x54
 8005cc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	461a      	mov	r2, r3
 8005cca:	f04f 0300 	mov.w	r3, #0
 8005cce:	1891      	adds	r1, r2, r2
 8005cd0:	61b9      	str	r1, [r7, #24]
 8005cd2:	415b      	adcs	r3, r3
 8005cd4:	61fb      	str	r3, [r7, #28]
 8005cd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cda:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005cde:	f7fa fe97 	bl	8000a10 <__aeabi_uldivmod>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	4b6c      	ldr	r3, [pc, #432]	; (8005e98 <UART_SetConfig+0x38c>)
 8005ce8:	fba3 1302 	umull	r1, r3, r3, r2
 8005cec:	095b      	lsrs	r3, r3, #5
 8005cee:	2164      	movs	r1, #100	; 0x64
 8005cf0:	fb01 f303 	mul.w	r3, r1, r3
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	00db      	lsls	r3, r3, #3
 8005cf8:	3332      	adds	r3, #50	; 0x32
 8005cfa:	4a67      	ldr	r2, [pc, #412]	; (8005e98 <UART_SetConfig+0x38c>)
 8005cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	f003 0207 	and.w	r2, r3, #7
 8005d06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4432      	add	r2, r6
 8005d0c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d0e:	e0b9      	b.n	8005e84 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d12:	461c      	mov	r4, r3
 8005d14:	f04f 0500 	mov.w	r5, #0
 8005d18:	4622      	mov	r2, r4
 8005d1a:	462b      	mov	r3, r5
 8005d1c:	1891      	adds	r1, r2, r2
 8005d1e:	6139      	str	r1, [r7, #16]
 8005d20:	415b      	adcs	r3, r3
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005d28:	1912      	adds	r2, r2, r4
 8005d2a:	eb45 0303 	adc.w	r3, r5, r3
 8005d2e:	f04f 0000 	mov.w	r0, #0
 8005d32:	f04f 0100 	mov.w	r1, #0
 8005d36:	00d9      	lsls	r1, r3, #3
 8005d38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d3c:	00d0      	lsls	r0, r2, #3
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	eb12 0804 	adds.w	r8, r2, r4
 8005d46:	eb43 0905 	adc.w	r9, r3, r5
 8005d4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f04f 0100 	mov.w	r1, #0
 8005d54:	f04f 0200 	mov.w	r2, #0
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	008b      	lsls	r3, r1, #2
 8005d5e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005d62:	0082      	lsls	r2, r0, #2
 8005d64:	4640      	mov	r0, r8
 8005d66:	4649      	mov	r1, r9
 8005d68:	f7fa fe52 	bl	8000a10 <__aeabi_uldivmod>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4b49      	ldr	r3, [pc, #292]	; (8005e98 <UART_SetConfig+0x38c>)
 8005d72:	fba3 2302 	umull	r2, r3, r3, r2
 8005d76:	095b      	lsrs	r3, r3, #5
 8005d78:	011e      	lsls	r6, r3, #4
 8005d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f04f 0100 	mov.w	r1, #0
 8005d82:	4602      	mov	r2, r0
 8005d84:	460b      	mov	r3, r1
 8005d86:	1894      	adds	r4, r2, r2
 8005d88:	60bc      	str	r4, [r7, #8]
 8005d8a:	415b      	adcs	r3, r3
 8005d8c:	60fb      	str	r3, [r7, #12]
 8005d8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d92:	1812      	adds	r2, r2, r0
 8005d94:	eb41 0303 	adc.w	r3, r1, r3
 8005d98:	f04f 0400 	mov.w	r4, #0
 8005d9c:	f04f 0500 	mov.w	r5, #0
 8005da0:	00dd      	lsls	r5, r3, #3
 8005da2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005da6:	00d4      	lsls	r4, r2, #3
 8005da8:	4622      	mov	r2, r4
 8005daa:	462b      	mov	r3, r5
 8005dac:	1814      	adds	r4, r2, r0
 8005dae:	64bc      	str	r4, [r7, #72]	; 0x48
 8005db0:	414b      	adcs	r3, r1
 8005db2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	4618      	mov	r0, r3
 8005dba:	f04f 0100 	mov.w	r1, #0
 8005dbe:	f04f 0200 	mov.w	r2, #0
 8005dc2:	f04f 0300 	mov.w	r3, #0
 8005dc6:	008b      	lsls	r3, r1, #2
 8005dc8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005dcc:	0082      	lsls	r2, r0, #2
 8005dce:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005dd2:	f7fa fe1d 	bl	8000a10 <__aeabi_uldivmod>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4b2f      	ldr	r3, [pc, #188]	; (8005e98 <UART_SetConfig+0x38c>)
 8005ddc:	fba3 1302 	umull	r1, r3, r3, r2
 8005de0:	095b      	lsrs	r3, r3, #5
 8005de2:	2164      	movs	r1, #100	; 0x64
 8005de4:	fb01 f303 	mul.w	r3, r1, r3
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	011b      	lsls	r3, r3, #4
 8005dec:	3332      	adds	r3, #50	; 0x32
 8005dee:	4a2a      	ldr	r2, [pc, #168]	; (8005e98 <UART_SetConfig+0x38c>)
 8005df0:	fba2 2303 	umull	r2, r3, r2, r3
 8005df4:	095b      	lsrs	r3, r3, #5
 8005df6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005dfa:	441e      	add	r6, r3
 8005dfc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f04f 0100 	mov.w	r1, #0
 8005e04:	4602      	mov	r2, r0
 8005e06:	460b      	mov	r3, r1
 8005e08:	1894      	adds	r4, r2, r2
 8005e0a:	603c      	str	r4, [r7, #0]
 8005e0c:	415b      	adcs	r3, r3
 8005e0e:	607b      	str	r3, [r7, #4]
 8005e10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e14:	1812      	adds	r2, r2, r0
 8005e16:	eb41 0303 	adc.w	r3, r1, r3
 8005e1a:	f04f 0400 	mov.w	r4, #0
 8005e1e:	f04f 0500 	mov.w	r5, #0
 8005e22:	00dd      	lsls	r5, r3, #3
 8005e24:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e28:	00d4      	lsls	r4, r2, #3
 8005e2a:	4622      	mov	r2, r4
 8005e2c:	462b      	mov	r3, r5
 8005e2e:	eb12 0a00 	adds.w	sl, r2, r0
 8005e32:	eb43 0b01 	adc.w	fp, r3, r1
 8005e36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f04f 0100 	mov.w	r1, #0
 8005e40:	f04f 0200 	mov.w	r2, #0
 8005e44:	f04f 0300 	mov.w	r3, #0
 8005e48:	008b      	lsls	r3, r1, #2
 8005e4a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005e4e:	0082      	lsls	r2, r0, #2
 8005e50:	4650      	mov	r0, sl
 8005e52:	4659      	mov	r1, fp
 8005e54:	f7fa fddc 	bl	8000a10 <__aeabi_uldivmod>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	4b0e      	ldr	r3, [pc, #56]	; (8005e98 <UART_SetConfig+0x38c>)
 8005e5e:	fba3 1302 	umull	r1, r3, r3, r2
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	2164      	movs	r1, #100	; 0x64
 8005e66:	fb01 f303 	mul.w	r3, r1, r3
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	011b      	lsls	r3, r3, #4
 8005e6e:	3332      	adds	r3, #50	; 0x32
 8005e70:	4a09      	ldr	r2, [pc, #36]	; (8005e98 <UART_SetConfig+0x38c>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	f003 020f 	and.w	r2, r3, #15
 8005e7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4432      	add	r2, r6
 8005e82:	609a      	str	r2, [r3, #8]
}
 8005e84:	bf00      	nop
 8005e86:	377c      	adds	r7, #124	; 0x7c
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e8e:	bf00      	nop
 8005e90:	40011000 	.word	0x40011000
 8005e94:	40011400 	.word	0x40011400
 8005e98:	51eb851f 	.word	0x51eb851f

08005e9c <__libc_init_array>:
 8005e9c:	b570      	push	{r4, r5, r6, lr}
 8005e9e:	4d0d      	ldr	r5, [pc, #52]	; (8005ed4 <__libc_init_array+0x38>)
 8005ea0:	4c0d      	ldr	r4, [pc, #52]	; (8005ed8 <__libc_init_array+0x3c>)
 8005ea2:	1b64      	subs	r4, r4, r5
 8005ea4:	10a4      	asrs	r4, r4, #2
 8005ea6:	2600      	movs	r6, #0
 8005ea8:	42a6      	cmp	r6, r4
 8005eaa:	d109      	bne.n	8005ec0 <__libc_init_array+0x24>
 8005eac:	4d0b      	ldr	r5, [pc, #44]	; (8005edc <__libc_init_array+0x40>)
 8005eae:	4c0c      	ldr	r4, [pc, #48]	; (8005ee0 <__libc_init_array+0x44>)
 8005eb0:	f000 f820 	bl	8005ef4 <_init>
 8005eb4:	1b64      	subs	r4, r4, r5
 8005eb6:	10a4      	asrs	r4, r4, #2
 8005eb8:	2600      	movs	r6, #0
 8005eba:	42a6      	cmp	r6, r4
 8005ebc:	d105      	bne.n	8005eca <__libc_init_array+0x2e>
 8005ebe:	bd70      	pop	{r4, r5, r6, pc}
 8005ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ec4:	4798      	blx	r3
 8005ec6:	3601      	adds	r6, #1
 8005ec8:	e7ee      	b.n	8005ea8 <__libc_init_array+0xc>
 8005eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ece:	4798      	blx	r3
 8005ed0:	3601      	adds	r6, #1
 8005ed2:	e7f2      	b.n	8005eba <__libc_init_array+0x1e>
 8005ed4:	08005f34 	.word	0x08005f34
 8005ed8:	08005f34 	.word	0x08005f34
 8005edc:	08005f34 	.word	0x08005f34
 8005ee0:	08005f38 	.word	0x08005f38

08005ee4 <memset>:
 8005ee4:	4402      	add	r2, r0
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d100      	bne.n	8005eee <memset+0xa>
 8005eec:	4770      	bx	lr
 8005eee:	f803 1b01 	strb.w	r1, [r3], #1
 8005ef2:	e7f9      	b.n	8005ee8 <memset+0x4>

08005ef4 <_init>:
 8005ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef6:	bf00      	nop
 8005ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005efa:	bc08      	pop	{r3}
 8005efc:	469e      	mov	lr, r3
 8005efe:	4770      	bx	lr

08005f00 <_fini>:
 8005f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f02:	bf00      	nop
 8005f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f06:	bc08      	pop	{r3}
 8005f08:	469e      	mov	lr, r3
 8005f0a:	4770      	bx	lr
