* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Sep 28 2024 16:23:13

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U1.Sync_data_counter_inst.un1_data_cnt_cry_3
T_5_18_wire_logic_cluster/lc_3/cout
T_5_18_wire_logic_cluster/lc_4/in_3

End 

Net : U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNOZ0
T_5_17_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g1_1
T_5_18_input_2_0
T_5_18_wire_logic_cluster/lc_0/in_2

End 

Net : Empty_c
T_6_18_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g0_5
T_6_17_wire_logic_cluster/lc_4/in_3

T_6_18_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_0/in_1

T_6_18_wire_logic_cluster/lc_5/out
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_3/in_3

T_6_18_wire_logic_cluster/lc_5/out
T_0_18_span12_horz_6
T_0_18_lc_trk_g1_6
T_0_18_wire_io_cluster/io_1/D_OUT_0

End 

Net : U1.valid_read
T_6_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g2_4
T_5_17_wire_logic_cluster/lc_1/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g2_4
T_5_17_input_2_2
T_5_17_wire_logic_cluster/lc_2/in_2

T_6_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g2_4
T_5_17_wire_logic_cluster/lc_3/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_6_16_lc_trk_g1_4
T_6_16_wire_logic_cluster/lc_2/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_5/in_0

T_6_17_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_3/in_0

T_6_17_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_7/in_0

T_6_17_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_0/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_4/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_0/in_0

T_6_17_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_1/in_0

T_6_17_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_4/in_1

T_6_17_wire_logic_cluster/lc_4/out
T_6_16_lc_trk_g1_4
T_6_16_wire_logic_cluster/lc_0/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_5/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_4/in_3

End 

Net : U1.Sync_data_counter_inst.un1_data_cnt_cry_2_maZ0
T_5_17_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g0_2
T_5_18_input_2_2
T_5_18_wire_logic_cluster/lc_2/in_2

End 

Net : U1.Sync_data_counter_inst.un1_data_cnt_cry_2
T_5_18_wire_logic_cluster/lc_2/cout
T_5_18_wire_logic_cluster/lc_3/in_3

Net : U1.Sync_data_counter_inst.un1_data_cnt_cry_3_maZ0
T_5_17_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g0_3
T_5_18_input_2_3
T_5_18_wire_logic_cluster/lc_3/in_2

End 

Net : U1.Sync_data_counter_inst.un1_data_cnt_cry_1
T_5_18_wire_logic_cluster/lc_1/cout
T_5_18_wire_logic_cluster/lc_2/in_3

Net : U1.Sync_data_counter_inst.un1_data_cnt_cry_0
T_5_18_wire_logic_cluster/lc_0/cout
T_5_18_wire_logic_cluster/lc_1/in_3

Net : U1.fifo_mem_inst.mem_7
T_8_16_wire_bram/ram/RDATA_7
T_8_16_sp4_h_l_5
T_7_12_sp4_v_t_40
T_6_15_lc_trk_g3_0
T_6_15_wire_logic_cluster/lc_0/in_3

End 

Net : U1.fifo_mem_inst.mem_5
T_8_16_wire_bram/ram/RDATA_5
T_8_15_sp4_v_t_36
T_5_15_sp4_h_l_7
T_5_15_lc_trk_g1_2
T_5_15_wire_logic_cluster/lc_4/in_3

End 

Net : Full_c
T_6_18_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g2_2
T_7_17_wire_logic_cluster/lc_1/in_3

T_6_18_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g3_2
T_5_17_wire_logic_cluster/lc_0/in_3

T_6_18_wire_logic_cluster/lc_2/out
T_6_18_lc_trk_g2_2
T_6_18_wire_logic_cluster/lc_3/in_1

T_6_18_wire_logic_cluster/lc_2/out
T_6_18_lc_trk_g2_2
T_6_18_wire_logic_cluster/lc_6/in_0

T_6_18_wire_logic_cluster/lc_2/out
T_0_18_span12_horz_0
T_0_18_lc_trk_g0_0
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : U1.N_22_mux_i
T_7_17_wire_logic_cluster/lc_1/out
T_6_17_sp4_h_l_10
T_10_17_sp4_h_l_1
T_9_13_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_bram/ram/WCLKE

End 

Net : U1.N_7_0_cascade_
T_5_17_wire_logic_cluster/lc_0/ltout
T_5_17_wire_logic_cluster/lc_1/in_2

End 

Net : U1.Sync_data_counter_inst.un1_data_cnt_cry_1_maZ0
T_6_17_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g0_5
T_5_18_input_2_1
T_5_18_wire_logic_cluster/lc_1/in_2

End 

Net : U1.valid_read_cascade_
T_6_17_wire_logic_cluster/lc_4/ltout
T_6_17_wire_logic_cluster/lc_5/in_2

End 

Net : U1.fifo_mem_inst.mem_10
T_8_15_wire_bram/ram/RDATA_10
T_7_15_sp4_h_l_2
T_6_15_lc_trk_g1_2
T_6_15_wire_logic_cluster/lc_5/in_0

End 

Net : U1.fifo_mem_inst.un1_rd_en_0_i_0
T_6_16_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_0/cen

T_6_16_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_0/cen

T_6_16_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_0/cen

T_6_16_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g2_2
T_5_15_wire_logic_cluster/lc_0/cen

T_6_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_6_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_6_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_6_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_6_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_6_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

T_6_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

End 

Net : U1.count_RNI8V4J1_1
T_7_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1

End 

Net : U1.count_RNIHM0I2_3
T_7_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3

End 

Net : U1.count_RNICQI22_2
T_7_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g2_3
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2

End 

Net : U1.fifo_mem_inst.mem_8
T_8_15_wire_bram/ram/RDATA_8
T_7_15_sp4_h_l_6
T_6_15_lc_trk_g0_6
T_6_15_wire_logic_cluster/lc_1/in_3

End 

Net : U1.count_RNI55N31_0
T_7_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g3_0
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0

End 

Net : U1.Sync_wr_ctrl_inst.N_10
T_6_18_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g3_4
T_6_18_wire_logic_cluster/lc_2/in_3

End 

Net : U1.fifo_mem_inst.mem_1
T_8_16_wire_bram/ram/RDATA_1
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_1/in_0

End 

Net : U1.fifo_mem_inst.mem_2
T_8_16_wire_bram/ram/RDATA_2
T_7_15_lc_trk_g3_5
T_7_15_wire_logic_cluster/lc_3/in_3

End 

Net : U1.fifo_mem_inst.mem_3
T_8_16_wire_bram/ram/RDATA_3
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_4/in_3

End 

Net : U1.fifo_mem_inst.mem_4
T_8_16_wire_bram/ram/RDATA_4
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_5/in_3

End 

Net : U1.fifo_mem_inst.mem_6
T_8_16_wire_bram/ram/RDATA_6
T_7_15_lc_trk_g2_1
T_7_15_wire_logic_cluster/lc_2/in_3

End 

Net : U1.fifo_mem_inst.mem_9
T_8_15_wire_bram/ram/RDATA_9
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_7/in_3

End 

Net : U1.fifo_mem_inst.mem_0
T_8_16_wire_bram/ram/RDATA_0
T_7_15_lc_trk_g2_7
T_7_15_wire_logic_cluster/lc_0/in_3

End 

Net : U1.Data_cnt_0
T_6_16_wire_logic_cluster/lc_0/out
T_6_14_sp4_v_t_45
T_3_18_sp4_h_l_8
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_0/in_1

T_6_16_wire_logic_cluster/lc_0/out
T_6_14_sp4_v_t_45
T_6_18_lc_trk_g1_0
T_6_18_wire_logic_cluster/lc_4/in_1

T_6_16_wire_logic_cluster/lc_0/out
T_6_16_lc_trk_g0_0
T_6_16_wire_logic_cluster/lc_0/in_0

T_6_16_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_1/in_0

End 

Net : U1.Sync_wr_ctrl_inst.N_10_cascade_
T_6_18_wire_logic_cluster/lc_4/ltout
T_6_18_wire_logic_cluster/lc_5/in_2

End 

Net : U1.Sync_wr_ctrl_inst.m9_ns_1_cascade_
T_6_18_wire_logic_cluster/lc_3/ltout
T_6_18_wire_logic_cluster/lc_4/in_2

End 

Net : U1.Sync_rd_pointer_inst.rd_pointer_0
T_7_17_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_2/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g0_5
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g3_5
T_7_17_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g3_5
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

End 

Net : U1.Sync_rd_pointer_inst.rd_pointer_2
T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_6/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_3/in_3

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_1/in_3

End 

Net : U1.Sync_rd_pointer_inst.g3_1_cascade_
T_7_16_wire_logic_cluster/lc_6/ltout
T_7_16_wire_logic_cluster/lc_7/in_2

End 

Net : U1.Sync_rd_pointer_inst.g0_0_0_cascade_
T_7_16_wire_logic_cluster/lc_2/ltout
T_7_16_wire_logic_cluster/lc_3/in_2

End 

Net : U1.Sync_rd_pointer_inst.rd_pointer_1
T_7_17_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g0_0
T_7_16_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_0/in_3

End 

Net : U1.Data_cnt_4
T_5_18_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g0_4
T_6_18_wire_logic_cluster/lc_0/in_0

T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g0_4
T_5_18_wire_logic_cluster/lc_4/in_0

End 

Net : U1.Sync_wr_ctrl_inst.N_23
T_6_18_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g2_0
T_6_18_wire_logic_cluster/lc_2/in_0

T_6_18_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g2_0
T_6_18_wire_logic_cluster/lc_5/in_3

End 

Net : U1.N_22_mux
T_6_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g0_6
T_7_18_wire_logic_cluster/lc_0/in_0

T_6_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g0_6
T_7_18_wire_logic_cluster/lc_5/in_3

T_6_18_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g3_6
T_7_17_wire_logic_cluster/lc_2/in_3

T_6_18_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g3_6
T_7_17_wire_logic_cluster/lc_6/in_3

End 

Net : U1.Data_cnt_1
T_5_18_wire_logic_cluster/lc_1/out
T_6_18_lc_trk_g0_1
T_6_18_wire_logic_cluster/lc_0/in_1

T_5_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g3_1
T_5_18_wire_logic_cluster/lc_1/in_1

End 

Net : U1.N_7_0
T_5_17_wire_logic_cluster/lc_0/out
T_6_16_lc_trk_g3_0
T_6_16_wire_logic_cluster/lc_0/in_1

End 

Net : U1.Sync_rd_pointer_inst.g3_1
T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_4/in_1

End 

Net : U1.Sync_rd_pointer_inst.g0_0_0
T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g2_2
T_7_16_wire_logic_cluster/lc_1/in_1

End 

Net : U1.Data_cnt_2
T_5_18_wire_logic_cluster/lc_2/out
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_7/in_3

T_5_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_2/out
T_6_18_lc_trk_g0_2
T_6_18_wire_logic_cluster/lc_1/in_3

End 

Net : U1.Data_cnt_3
T_5_18_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g1_3
T_6_18_wire_logic_cluster/lc_7/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g1_3
T_5_18_wire_logic_cluster/lc_3/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g0_3
T_6_18_wire_logic_cluster/lc_2/in_1

End 

Net : U1.Sync_wr_ctrl_inst.m14_eZ0Z_1
T_6_18_wire_logic_cluster/lc_7/out
T_6_18_lc_trk_g1_7
T_6_18_wire_logic_cluster/lc_5/in_1

End 

Net : U1.Sync_wr_pointer_inst.un1_count_axbxc3_1
T_7_17_wire_logic_cluster/lc_3/out
T_7_18_lc_trk_g0_3
T_7_18_wire_logic_cluster/lc_0/in_3

End 

Net : U1.wr_pointer_0
T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g0_2
T_7_17_wire_logic_cluster/lc_3/in_3

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g0_2
T_7_17_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g0_2
T_7_17_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g0_2
T_7_18_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g3_2
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0

End 

Net : U1.wr_pointer_1
T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g1_6
T_7_18_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g0_6
T_7_17_input_2_6
T_7_17_wire_logic_cluster/lc_6/in_2

T_7_17_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1

End 

Net : U1.Sync_rd_pointer_inst.rd_pointer_3
T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g0_4
T_7_16_wire_logic_cluster/lc_7/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g0_4
T_7_16_wire_logic_cluster/lc_4/in_0

End 

Net : U1.Sync_wr_ctrl_inst.m19_0_cascade_
T_6_18_wire_logic_cluster/lc_1/ltout
T_6_18_wire_logic_cluster/lc_2/in_2

End 

Net : U1.wr_pointer_2
T_7_18_wire_logic_cluster/lc_5/out
T_8_14_sp4_v_t_46
T_8_16_lc_trk_g2_3
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g2_5
T_7_18_wire_logic_cluster/lc_0/in_1

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g2_5
T_7_18_input_2_5
T_7_18_wire_logic_cluster/lc_5/in_2

End 

Net : U1.wr_pointer_3
T_7_18_wire_logic_cluster/lc_0/out
T_8_15_sp4_v_t_41
T_8_16_lc_trk_g3_1
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g0_0
T_7_18_input_2_0
T_7_18_wire_logic_cluster/lc_0/in_2

End 

Net : Read_enable_c
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_8
T_2_22_sp4_h_l_7
T_5_18_sp4_v_t_36
T_5_14_sp4_v_t_36
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_0/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_8
T_2_22_sp4_h_l_7
T_5_18_sp4_v_t_42
T_6_18_sp4_h_l_0
T_6_18_lc_trk_g0_5
T_6_18_input_2_3
T_6_18_wire_logic_cluster/lc_3/in_2

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_8
T_2_22_sp4_h_l_7
T_5_18_sp4_v_t_42
T_6_18_sp4_h_l_0
T_6_18_lc_trk_g0_5
T_6_18_wire_logic_cluster/lc_6/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_8
T_4_22_sp4_h_l_9
T_7_18_sp4_v_t_38
T_7_14_sp4_v_t_46
T_6_17_lc_trk_g3_6
T_6_17_wire_logic_cluster/lc_4/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_8
T_4_22_sp4_h_l_9
T_7_18_sp4_v_t_38
T_7_14_sp4_v_t_46
T_7_17_lc_trk_g1_6
T_7_17_wire_logic_cluster/lc_1/in_0

End 

Net : Reset_c
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_44
T_2_17_sp4_h_l_0
T_5_17_sp4_v_t_37
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_44
T_2_17_sp4_h_l_0
T_5_17_sp4_v_t_37
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_44
T_2_17_sp4_h_l_0
T_5_17_sp4_v_t_37
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span4_horz_44
T_2_17_sp4_h_l_0
T_5_17_sp4_v_t_37
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_7_17_lc_trk_g0_3
T_7_17_wire_logic_cluster/lc_5/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_7_17_lc_trk_g0_3
T_7_17_wire_logic_cluster/lc_0/in_1

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_7_17_lc_trk_g0_3
T_7_17_wire_logic_cluster/lc_2/in_1

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_7_17_lc_trk_g0_3
T_7_17_wire_logic_cluster/lc_6/in_1

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_2_17_sp4_h_l_5
T_5_13_sp4_v_t_40
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_13_sp4_v_t_36
T_6_16_lc_trk_g2_4
T_6_16_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_17_sp4_v_t_37
T_6_18_lc_trk_g2_5
T_6_18_wire_logic_cluster/lc_5/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_17_sp4_v_t_37
T_6_18_lc_trk_g2_5
T_6_18_wire_logic_cluster/lc_1/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_17_sp4_v_t_37
T_6_18_lc_trk_g2_5
T_6_18_wire_logic_cluster/lc_7/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_13_sp4_v_t_36
T_6_16_lc_trk_g2_4
T_6_16_wire_logic_cluster/lc_2/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_6_5_sp12_v_t_23
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_17_sp4_v_t_37
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_17_sp4_v_t_37
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_13_sp4_v_t_36
T_7_16_lc_trk_g1_4
T_7_16_input_2_1
T_7_16_wire_logic_cluster/lc_1/in_2

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_13_sp4_v_t_42
T_7_16_lc_trk_g0_2
T_7_16_input_2_4
T_7_16_wire_logic_cluster/lc_4/in_2

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_13_sp4_v_t_42
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_0/in_0

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_13_sp4_v_t_42
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_5/in_3

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_13_sp4_v_t_42
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_3/in_1

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_4_17_sp4_h_l_7
T_7_13_sp4_v_t_42
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_7/in_1

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_7_13_sp4_v_t_41
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_7_13_sp4_v_t_41
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_7_13_sp4_v_t_41
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_7_13_sp4_v_t_41
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_7_13_sp4_v_t_41
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_7_13_sp4_v_t_41
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_7_13_sp4_v_t_41
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_5/s_r

End 

Net : Dout_c_1
T_7_15_wire_logic_cluster/lc_1/out
T_3_15_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_22_sp4_v_t_38
T_2_26_sp4_v_t_38
T_0_30_span4_horz_32
T_0_30_lc_trk_g1_0
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_9_15_wire_logic_cluster/lc_1/out
T_5_15_sp12_h_l_1
T_9_15_sp4_h_l_4
T_8_15_lc_trk_g0_4
T_8_15_wire_bram/ram/RE

T_9_15_wire_logic_cluster/lc_1/out
T_10_15_sp4_h_l_2
T_9_15_sp4_v_t_45
T_8_16_lc_trk_g3_5
T_8_16_wire_bram/ram/WE

End 

Net : Clock_c_g
T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_6_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_7_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_15_wire_bram/ram/RCLK

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_8_16_wire_bram/ram/WCLK

End 

Net : Din_c_0
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_8_16_lc_trk_g0_0
T_8_16_wire_bram/ram/WDATA_0

End 

Net : Din_c_1
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_8_16_lc_trk_g1_0
T_8_16_wire_bram/ram/WDATA_1

End 

Net : Din_c_10
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span4_horz_4
T_5_12_sp4_h_l_7
T_8_12_sp4_v_t_42
T_8_15_lc_trk_g0_2
T_8_15_wire_bram/ram/WDATA_10

End 

Net : Din_c_2
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_8
T_8_12_sp12_v_t_23
T_8_16_lc_trk_g2_0
T_8_16_wire_bram/ram/WDATA_2

End 

Net : Din_c_3
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_4
T_4_11_sp4_v_t_41
T_5_15_sp4_h_l_10
T_8_15_sp4_v_t_38
T_8_16_lc_trk_g3_6
T_8_16_wire_bram/ram/WDATA_3

End 

Net : Din_c_4
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_8
T_8_11_sp12_v_t_23
T_8_16_lc_trk_g3_7
T_8_16_wire_bram/ram/WDATA_4

End 

Net : Din_c_5
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_4
T_10_6_sp12_v_t_23
T_10_12_sp4_v_t_39
T_7_16_sp4_h_l_7
T_8_16_lc_trk_g2_7
T_8_16_wire_bram/ram/WDATA_5

End 

Net : Din_c_6
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_8_6_sp12_v_t_23
T_8_16_lc_trk_g2_4
T_8_16_wire_bram/ram/WDATA_6

End 

Net : Din_c_7
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span4_horz_4
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_11
T_8_13_sp4_v_t_41
T_8_16_lc_trk_g0_1
T_8_16_wire_bram/ram/WDATA_7

End 

Net : Din_c_8
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_8_5_sp12_v_t_23
T_8_15_lc_trk_g2_4
T_8_15_wire_bram/ram/WDATA_8

End 

Net : Din_c_9
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_horz_4
T_4_4_sp4_v_t_41
T_4_8_sp4_v_t_42
T_5_12_sp4_h_l_1
T_8_12_sp4_v_t_43
T_8_15_lc_trk_g0_3
T_8_15_wire_bram/ram/WDATA_9

End 

Net : Dout_c_0
T_7_15_wire_logic_cluster/lc_0/out
T_4_15_sp12_h_l_0
T_3_15_sp12_v_t_23
T_3_27_sp12_v_t_23
T_3_33_lc_trk_g1_4
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : Dout_c_10
T_6_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_5_15_sp12_v_t_22
T_5_22_sp4_v_t_38
T_5_26_sp4_v_t_38
T_2_30_sp4_h_l_3
T_0_30_span4_horz_43
T_0_30_lc_trk_g1_3
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : Dout_c_2
T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp12_v_t_22
T_7_21_sp4_v_t_38
T_4_25_sp4_h_l_3
T_0_25_span4_horz_19
T_0_25_span4_vert_t_15
T_0_28_lc_trk_g0_7
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : Dout_c_3
T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_7_15_sp12_v_t_23
T_0_27_span12_horz_11
T_0_27_span4_horz_7
T_0_27_span4_vert_t_13
T_0_28_lc_trk_g1_5
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : Dout_c_4
T_7_15_wire_logic_cluster/lc_5/out
T_7_15_sp12_h_l_1
T_6_15_sp12_v_t_22
T_0_27_span12_horz_13
T_0_27_lc_trk_g0_5
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : Dout_c_5
T_5_15_wire_logic_cluster/lc_4/out
T_6_15_sp12_h_l_0
T_5_15_sp12_v_t_23
T_0_27_span12_horz_15
T_0_27_lc_trk_g1_7
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : Dout_c_6
T_7_15_wire_logic_cluster/lc_2/out
T_7_13_sp12_v_t_23
T_0_25_span12_horz_11
T_0_25_lc_trk_g0_3
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : Dout_c_7
T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_2_15_sp12_v_t_23
T_2_21_sp4_v_t_39
T_0_25_span4_horz_26
T_0_25_lc_trk_g0_2
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : Dout_c_8
T_6_15_wire_logic_cluster/lc_1/out
T_2_15_sp12_h_l_1
T_1_15_sp12_v_t_22
T_1_18_sp4_v_t_42
T_0_22_span4_horz_42
T_0_22_lc_trk_g1_2
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : Dout_c_9
T_7_15_wire_logic_cluster/lc_7/out
T_5_15_sp4_h_l_11
T_0_15_span4_horz_7
T_0_15_span4_vert_t_13
T_0_16_lc_trk_g0_5
T_0_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : Write_enable_c
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span4_horz_36
T_2_20_sp4_h_l_1
T_5_16_sp4_v_t_42
T_5_17_lc_trk_g2_2
T_5_17_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_4_20_sp4_h_l_11
T_7_16_sp4_v_t_46
T_6_18_lc_trk_g2_3
T_6_18_wire_logic_cluster/lc_3/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_4_20_sp4_h_l_11
T_7_16_sp4_v_t_46
T_6_18_lc_trk_g2_3
T_6_18_wire_logic_cluster/lc_6/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_4_20_sp4_h_l_11
T_7_16_sp4_v_t_40
T_6_17_lc_trk_g3_0
T_6_17_wire_logic_cluster/lc_0/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_6_8_sp12_v_t_23
T_6_16_lc_trk_g2_0
T_6_16_input_2_0
T_6_16_wire_logic_cluster/lc_0/in_2

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_4_20_sp4_h_l_11
T_7_16_sp4_v_t_40
T_7_17_lc_trk_g3_0
T_7_17_input_2_1
T_7_17_wire_logic_cluster/lc_1/in_2

End 

Net : Write_enable_c_i
T_6_17_wire_logic_cluster/lc_0/out
T_6_17_lc_trk_g1_0
T_6_17_wire_logic_cluster/lc_5/in_0

T_6_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g3_0
T_5_17_wire_logic_cluster/lc_2/in_3

T_6_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g3_0
T_5_17_wire_logic_cluster/lc_3/in_0

T_6_17_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g0_0
T_6_18_wire_logic_cluster/lc_4/in_0

T_6_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g0_0
T_7_17_wire_logic_cluster/lc_1/in_1

T_6_17_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g0_0
T_6_18_input_2_6
T_6_18_wire_logic_cluster/lc_6/in_2

T_6_17_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_input_2_4
T_5_18_wire_logic_cluster/lc_4/in_2

End 

