{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651346744596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651346744597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 13:25:44 2022 " "Processing started: Sat Apr 30 13:25:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651346744597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1651346744597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1651346744597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651346745111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651346745111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxprueba.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxprueba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxprueba " "Found entity 1: muxprueba" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651346754610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651346754610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651346754612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651346754612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651346754614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651346754614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_full_adder " "Found entity 1: nbit_full_adder" {  } { { "nbit_full_adder.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/nbit_full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651346754616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651346754616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mulTb " "Found entity 1: mulTb" {  } { { "mulTb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/mulTb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651346754618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651346754618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_multiplier " "Found entity 1: nbit_multiplier" {  } { { "nbit_multiplier.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/nbit_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651346754619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651346754619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_divider " "Found entity 1: nbit_divider" {  } { { "nbit_divider.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/nbit_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651346754621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651346754621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu_tb " "Elaborating entity \"Alu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1651346754659 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*******resultados para a=0111 y b=0010******* Alu_tb.sv(16) " "Verilog HDL Display System Task info at Alu_tb.sv(16): *******resultados para a=0111 y b=0010*******" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754660 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SUMA: 1001 Alu_tb.sv(21) " "Verilog HDL Display System Task info at Alu_tb.sv(21): resultado correcto en SUMA: 1001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754660 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SUMA Alu_tb.sv(22) " "Verilog HDL Display System Task info at Alu_tb.sv(22): resultado incorrecto en SUMA" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754660 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(23) " "Verilog HDL Display System Task info at Alu_tb.sv(23): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754660 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(24) " "Verilog HDL Display System Task info at Alu_tb.sv(24): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754660 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo correcto: Bajo Alu_tb.sv(25) " "Verilog HDL Display System Task info at Alu_tb.sv(25): acarreo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo incorrecta Alu_tb.sv(26) " "Verilog HDL Display System Task info at Alu_tb.sv(26): acarreo incorrecta" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en MULTIPLICACIÓN: 0001 Alu_tb.sv(32) " "Verilog HDL Display System Task info at Alu_tb.sv(32): resultado correcto en MULTIPLICACIÓN: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en MULTIPLICACIÓN Alu_tb.sv(33) " "Verilog HDL Display System Task info at Alu_tb.sv(33): resultado incorrecto en MULTIPLICACIÓN" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en DIVISION: 0001 Alu_tb.sv(38) " "Verilog HDL Display System Task info at Alu_tb.sv(38): resultado correcto en DIVISION: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en DIVISION Alu_tb.sv(39) " "Verilog HDL Display System Task info at Alu_tb.sv(39): resultado incorrecto en DIVISION" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*******resultados para a=0101 y b=0101******* Alu_tb.sv(47) " "Verilog HDL Display System Task info at Alu_tb.sv(47): *******resultados para a=0101 y b=0101*******" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SUMA: 1010 Alu_tb.sv(51) " "Verilog HDL Display System Task info at Alu_tb.sv(51): resultado correcto en SUMA: 1010" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 51 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SUMA Alu_tb.sv(52) " "Verilog HDL Display System Task info at Alu_tb.sv(52): resultado incorrecto en SUMA" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(53) " "Verilog HDL Display System Task info at Alu_tb.sv(53): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(54) " "Verilog HDL Display System Task info at Alu_tb.sv(54): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo correcto: Bajo Alu_tb.sv(55) " "Verilog HDL Display System Task info at Alu_tb.sv(55): acarreo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo incorrecta Alu_tb.sv(56) " "Verilog HDL Display System Task info at Alu_tb.sv(56): acarreo incorrecta" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 56 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754661 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en MULTIPLICACIÓN: 0001 Alu_tb.sv(61) " "Verilog HDL Display System Task info at Alu_tb.sv(61): resultado correcto en MULTIPLICACIÓN: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 61 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en MULTIPLICACIÓN Alu_tb.sv(62) " "Verilog HDL Display System Task info at Alu_tb.sv(62): resultado incorrecto en MULTIPLICACIÓN" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 62 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en DIVISION: 0001 Alu_tb.sv(67) " "Verilog HDL Display System Task info at Alu_tb.sv(67): resultado correcto en DIVISION: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 67 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en DIVISION Alu_tb.sv(68) " "Verilog HDL Display System Task info at Alu_tb.sv(68): resultado incorrecto en DIVISION" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*******resultados para a=1101 y b=0011******* Alu_tb.sv(76) " "Verilog HDL Display System Task info at Alu_tb.sv(76): *******resultados para a=1101 y b=0011*******" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 76 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SUMA: 10000 Alu_tb.sv(80) " "Verilog HDL Display System Task info at Alu_tb.sv(80): resultado correcto en SUMA: 10000" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SUMA Alu_tb.sv(81) " "Verilog HDL Display System Task info at Alu_tb.sv(81): resultado incorrecto en SUMA" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 81 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(82) " "Verilog HDL Display System Task info at Alu_tb.sv(82): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 82 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(83) " "Verilog HDL Display System Task info at Alu_tb.sv(83): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 83 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo correcto: Bajo Alu_tb.sv(84) " "Verilog HDL Display System Task info at Alu_tb.sv(84): acarreo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo incorrecta Alu_tb.sv(85) " "Verilog HDL Display System Task info at Alu_tb.sv(85): acarreo incorrecta" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 85 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en MULTIPLICACIÓN: 0001 Alu_tb.sv(90) " "Verilog HDL Display System Task info at Alu_tb.sv(90): resultado correcto en MULTIPLICACIÓN: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 90 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en MULTIPLICACIÓN Alu_tb.sv(91) " "Verilog HDL Display System Task info at Alu_tb.sv(91): resultado incorrecto en MULTIPLICACIÓN" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 91 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754662 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en DIVISION: 0001 Alu_tb.sv(96) " "Verilog HDL Display System Task info at Alu_tb.sv(96): resultado correcto en DIVISION: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 96 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en DIVISION Alu_tb.sv(97) " "Verilog HDL Display System Task info at Alu_tb.sv(97): resultado incorrecto en DIVISION" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 97 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*******resultados para a=0001 y b=0010******* Alu_tb.sv(104) " "Verilog HDL Display System Task info at Alu_tb.sv(104): *******resultados para a=0001 y b=0010*******" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SUMA: 0011 Alu_tb.sv(108) " "Verilog HDL Display System Task info at Alu_tb.sv(108): resultado correcto en SUMA: 0011" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 108 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SUMA Alu_tb.sv(109) " "Verilog HDL Display System Task info at Alu_tb.sv(109): resultado incorrecto en SUMA" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(110) " "Verilog HDL Display System Task info at Alu_tb.sv(110): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 110 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(111) " "Verilog HDL Display System Task info at Alu_tb.sv(111): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 111 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo correcto: Bajo Alu_tb.sv(112) " "Verilog HDL Display System Task info at Alu_tb.sv(112): acarreo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 112 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo incorrecta Alu_tb.sv(113) " "Verilog HDL Display System Task info at Alu_tb.sv(113): acarreo incorrecta" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 113 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en MULTIPLICACIÓN: 0001 Alu_tb.sv(118) " "Verilog HDL Display System Task info at Alu_tb.sv(118): resultado correcto en MULTIPLICACIÓN: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en MULTIPLICACIÓN Alu_tb.sv(119) " "Verilog HDL Display System Task info at Alu_tb.sv(119): resultado incorrecto en MULTIPLICACIÓN" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 119 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en DIVISION: 0001 Alu_tb.sv(124) " "Verilog HDL Display System Task info at Alu_tb.sv(124): resultado correcto en DIVISION: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 124 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en DIVISION Alu_tb.sv(125) " "Verilog HDL Display System Task info at Alu_tb.sv(125): resultado incorrecto en DIVISION" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 125 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1651346754663 "|Alu_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxprueba muxprueba:mux_tb " "Elaborating entity \"muxprueba\" for hierarchy \"muxprueba:mux_tb\"" {  } { { "Alu_tb.sv" "mux_tb" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/Alu_tb.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651346754673 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cero muxprueba.sv(28) " "Verilog HDL Always Construct warning at muxprueba.sv(28): inferring latch(es) for variable \"cero\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651346754675 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acarreo muxprueba.sv(28) " "Verilog HDL Always Construct warning at muxprueba.sv(28): inferring latch(es) for variable \"acarreo\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651346754675 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "desbordamiento muxprueba.sv(28) " "Verilog HDL Always Construct warning at muxprueba.sv(28): inferring latch(es) for variable \"desbordamiento\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651346754676 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negativo muxprueba.sv(28) " "Verilog HDL Always Construct warning at muxprueba.sv(28): inferring latch(es) for variable \"negativo\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651346754676 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "co muxprueba.sv(28) " "Verilog HDL Always Construct warning at muxprueba.sv(28): inferring latch(es) for variable \"co\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651346754676 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "co muxprueba.sv(28) " "Inferred latch for \"co\" at muxprueba.sv(28)" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651346754676 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negativo muxprueba.sv(28) " "Inferred latch for \"negativo\" at muxprueba.sv(28)" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651346754677 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desbordamiento muxprueba.sv(28) " "Inferred latch for \"desbordamiento\" at muxprueba.sv(28)" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651346754677 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acarreo muxprueba.sv(28) " "Inferred latch for \"acarreo\" at muxprueba.sv(28)" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651346754677 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cero muxprueba.sv(28) " "Inferred latch for \"cero\" at muxprueba.sv(28)" {  } { { "muxprueba.sv" "" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651346754677 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder muxprueba:mux_tb\|nbit_full_adder:sum_instance " "Elaborating entity \"nbit_full_adder\" for hierarchy \"muxprueba:mux_tb\|nbit_full_adder:sum_instance\"" {  } { { "muxprueba.sv" "sum_instance" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651346754691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder muxprueba:mux_tb\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance " "Elaborating entity \"full_adder\" for hierarchy \"muxprueba:mux_tb\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance\"" {  } { { "nbit_full_adder.sv" "geninstance\[0\].f1_instance" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/nbit_full_adder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651346754707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_multiplier muxprueba:mux_tb\|nbit_multiplier:multInst " "Elaborating entity \"nbit_multiplier\" for hierarchy \"muxprueba:mux_tb\|nbit_multiplier:multInst\"" {  } { { "muxprueba.sv" "multInst" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651346754719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_divider muxprueba:mux_tb\|nbit_divider:divInst " "Elaborating entity \"nbit_divider\" for hierarchy \"muxprueba:mux_tb\|nbit_divider:divInst\"" {  } { { "muxprueba.sv" "divInst" { Text "C:/Users/Pablo/Desktop/Arqui/proyecto2/Proyecto2-Arqui/ALU/muxprueba.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651346754723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651346754861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 13:25:54 2022 " "Processing ended: Sat Apr 30 13:25:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651346754861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651346754861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651346754861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1651346754861 ""}
