Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Dec 14 23:23:04 2016
| Host         : KomputerMarcina running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zordon_wrapper_timing_summary_routed.rpt -rpx zordon_wrapper_timing_summary_routed.rpx
| Design       : zordon_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2216 register/latch pins with no clock driven by root clock pin: TMDS_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3143 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 161 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.172        0.000                      0                 2299        0.045        0.000                      0                 2299        0.264        0.000                       0                  1116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 4.000}        8.000           125.000         
  clk_out1_zordon_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_zordon_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
sys_clk_pin                      {0.000 4.000}        8.000           125.000         
  clk_out1_zordon_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_zordon_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_zordon_clk_wiz_0_0          1.172        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_zordon_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                             2.987        0.000                      0                 1951        0.045        0.000                      0                 1951        4.020        0.000                       0                   948  
sys_clk_pin                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_zordon_clk_wiz_0_0_1        1.173        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_zordon_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zordon_clk_wiz_0_0_1  clk_out1_zordon_clk_wiz_0_0          1.172        0.000                      0                  345        0.057        0.000                      0                  345  
clk_out1_zordon_clk_wiz_0_0    clk_out1_zordon_clk_wiz_0_0_1        1.172        0.000                      0                  345        0.057        0.000                      0                  345  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_zordon_clk_wiz_0_0    clk_out1_zordon_clk_wiz_0_0          3.310        0.000                      0                    3        0.444        0.000                      0                    3  
**async_default**              clk_out1_zordon_clk_wiz_0_0_1  clk_out1_zordon_clk_wiz_0_0          3.310        0.000                      0                    3        0.379        0.000                      0                    3  
**async_default**              clk_out1_zordon_clk_wiz_0_0    clk_out1_zordon_clk_wiz_0_0_1        3.310        0.000                      0                    3        0.379        0.000                      0                    3  
**async_default**              clk_out1_zordon_clk_wiz_0_0_1  clk_out1_zordon_clk_wiz_0_0_1        3.310        0.000                      0                    3        0.444        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zordon_clk_wiz_0_0
  To Clock:  clk_out1_zordon_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.120ns (30.013%)  route 2.612ns (69.987%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.629 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=4, routed)           1.009    -0.620    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[5]
    SLICE_X39Y76         LUT4 (Prop_lut4_I1_O)        0.152    -0.468 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.819     0.351    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326     0.677 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=1, routed)           0.784     1.461    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124     1.585 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.585    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.546     3.196    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.402     2.793    
                         clock uncertainty           -0.065     2.728    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)        0.029     2.757    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.732ns (22.333%)  route 2.546ns (77.667%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 3.195 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.691 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=22, routed)          1.091    -0.599    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.475 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_2/O
                         net (fo=1, routed)           0.829     0.354    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.152     0.506 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.625     1.131    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X39Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.545     3.195    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.402     2.792    
                         clock uncertainty           -0.065     2.727    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)       -0.255     2.472    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          2.472    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.290 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.234    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.075    -0.356    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587    -0.422    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.225    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857    -0.185    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X37Y98         FDPE (Hold_fdpe_C_D)         0.075    -0.347    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.580    -0.429    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.230    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.848    -0.194    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.071    -0.358    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.580    -0.429    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.222    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.848    -0.194    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.075    -0.354    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.141    -0.290 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.224    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
    SLICE_X40Y78         FDPE (Hold_fdpe_C_D)         0.075    -0.356    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDPE (Prop_fdpe_C_Q)         0.164    -0.261 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.425    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.060    -0.365    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y93         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.164    -0.266 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
    SLICE_X42Y70         FDPE (Hold_fdpe_C_D)         0.060    -0.370    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.025%)  route 0.119ns (38.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.573    -0.436    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X37Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.176    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[3]
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.131 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.201    -0.401    
    SLICE_X40Y75         FDRE (Hold_fdre_C_D)         0.091    -0.310    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.574    -0.435    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X37Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.294 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.159    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[6]
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.114 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.841    -0.201    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.221    -0.422    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.121    -0.301    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zordon_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zordon_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y86     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y90     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y90     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zordon_clk_wiz_0_0
  To Clock:  clkfbout_zordon_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zordon_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  zordon_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.907ns (29.122%)  route 4.641ns (70.878%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.081     8.807    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.482     9.621    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.508    12.700    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.907ns (29.122%)  route 4.641ns (70.878%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.081     8.807    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.482     9.621    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.508    12.700    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.907ns (29.122%)  route 4.641ns (70.878%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.081     8.807    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.482     9.621    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.508    12.700    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.907ns (29.122%)  route 4.641ns (70.878%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.081     8.807    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.482     9.621    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.508    12.700    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.907ns (29.122%)  route 4.641ns (70.878%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.081     8.807    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.482     9.621    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.508    12.700    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.907ns (29.122%)  route 4.641ns (70.878%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.081     8.807    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.482     9.621    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.508    12.700    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.907ns (29.122%)  route 4.641ns (70.878%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.081     8.807    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.482     9.621    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.508    12.700    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.907ns (29.122%)  route 4.641ns (70.878%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.081     8.807    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.332     9.139 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.482     9.621    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.508    12.700    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.907ns (29.639%)  route 4.527ns (70.361%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           0.880     8.607    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.332     8.939 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.507    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X15Y46         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.501    12.693    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y46         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.907ns (29.639%)  route 4.527ns (70.361%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.765     3.073    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.240     6.647    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.771 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.839     7.610    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.117     7.727 f  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           0.880     8.607    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.332     8.939 r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.507    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X15Y46         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         1.501    12.693    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y46         FDRE                                         r  zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  3.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.559%)  route 0.222ns (54.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.582     0.923    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.222     1.286    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.331 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.331    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X2Y46          FDRE                                         r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.853     1.223    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y46          FDRE                                         r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.092     1.286    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.566     0.907    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y43         FDRE                                         r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.113     1.161    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X12Y42         SRLC32E                                      r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.833     1.203    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y42         SRLC32E                                      r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.566     0.907    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y43         FDRE                                         r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.056     1.103    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X12Y43         SRLC32E                                      r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.834     1.204    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y43         SRLC32E                                      r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X12Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.764%)  route 0.243ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.584     0.925    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.243     1.308    zordon_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.893     1.263    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    zordon_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.955%)  route 0.251ns (64.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.584     0.925    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.251     1.317    zordon_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.893     1.263    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    zordon_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.223ns (47.135%)  route 0.250ns (52.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.584     0.925    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.250     1.303    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.095     1.398 r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     1.398    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[57]
    SLICE_X1Y50          FDRE                                         r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.851     1.221    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.299    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.472%)  route 0.176ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.567     0.908    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y47          FDRE                                         r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.176     1.225    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X8Y45          SRLC32E                                      r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.834     1.204    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.441%)  route 0.286ns (60.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.582     0.923    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.286     1.349    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.394 r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.394    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X2Y46          FDRE                                         r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.853     1.223    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y46          FDRE                                         r  zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.092     1.286    zordon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.193%)  route 0.284ns (66.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.584     0.925    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.284     1.349    zordon_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.893     1.263    zordon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zordon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    zordon_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.564     0.905    zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y38         FDRE                                         r  zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.101    zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X11Y38         FDRE                                         r  zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zordon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=948, routed)         0.832     1.202    zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y38         FDRE                                         r  zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.905    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.075     0.979    zordon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zordon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  zordon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y41   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y41   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y41   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y47   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y46   zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zordon_clk_wiz_0_0_1
  To Clock:  clk_out1_zordon_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.120ns (30.013%)  route 2.612ns (69.987%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.629 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=4, routed)           1.009    -0.620    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[5]
    SLICE_X39Y76         LUT4 (Prop_lut4_I1_O)        0.152    -0.468 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.819     0.351    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326     0.677 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=1, routed)           0.784     1.461    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124     1.585 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.585    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.546     3.196    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.402     2.793    
                         clock uncertainty           -0.065     2.729    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)        0.029     2.758    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.758    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.732ns (22.333%)  route 2.546ns (77.667%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 3.195 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.691 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=22, routed)          1.091    -0.599    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.475 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_2/O
                         net (fo=1, routed)           0.829     0.354    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.152     0.506 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.625     1.131    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X39Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.545     3.195    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.402     2.792    
                         clock uncertainty           -0.065     2.728    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)       -0.255     2.473    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.702    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.497    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.290 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.234    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.075    -0.356    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587    -0.422    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.225    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857    -0.185    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X37Y98         FDPE (Hold_fdpe_C_D)         0.075    -0.347    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.580    -0.429    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.230    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.848    -0.194    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.071    -0.358    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.580    -0.429    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.222    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.848    -0.194    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.075    -0.354    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.141    -0.290 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.224    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
    SLICE_X40Y78         FDPE (Hold_fdpe_C_D)         0.075    -0.356    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDPE (Prop_fdpe_C_Q)         0.164    -0.261 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.425    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.060    -0.365    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y93         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.164    -0.266 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
    SLICE_X42Y70         FDPE (Hold_fdpe_C_D)         0.060    -0.370    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.025%)  route 0.119ns (38.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.573    -0.436    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X37Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.176    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[3]
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.131 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.201    -0.401    
    SLICE_X40Y75         FDRE (Hold_fdre_C_D)         0.091    -0.310    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.574    -0.435    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X37Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.294 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.159    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[6]
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.114 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.841    -0.201    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.221    -0.422    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.121    -0.301    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zordon_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zordon_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y86     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y90     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y90     zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zordon_clk_wiz_0_0_1
  To Clock:  clkfbout_zordon_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zordon_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  zordon_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zordon_clk_wiz_0_0_1
  To Clock:  clk_out1_zordon_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.120ns (30.013%)  route 2.612ns (69.987%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.629 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=4, routed)           1.009    -0.620    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[5]
    SLICE_X39Y76         LUT4 (Prop_lut4_I1_O)        0.152    -0.468 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.819     0.351    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326     0.677 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=1, routed)           0.784     1.461    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124     1.585 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.585    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.546     3.196    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.402     2.793    
                         clock uncertainty           -0.065     2.728    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)        0.029     2.757    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.732ns (22.333%)  route 2.546ns (77.667%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 3.195 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.691 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=22, routed)          1.091    -0.599    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.475 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_2/O
                         net (fo=1, routed)           0.829     0.354    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.152     0.506 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.625     1.131    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X39Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.545     3.195    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.402     2.792    
                         clock uncertainty           -0.065     2.727    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)       -0.255     2.472    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          2.472    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.290 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.234    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.075    -0.291    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587    -0.422    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.225    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857    -0.185    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.422    
                         clock uncertainty            0.065    -0.357    
    SLICE_X37Y98         FDPE (Hold_fdpe_C_D)         0.075    -0.282    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.580    -0.429    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.230    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.848    -0.194    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
                         clock uncertainty            0.065    -0.364    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.071    -0.293    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.580    -0.429    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.222    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.848    -0.194    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
                         clock uncertainty            0.065    -0.364    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.075    -0.289    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.141    -0.290 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.224    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X40Y78         FDPE (Hold_fdpe_C_D)         0.075    -0.291    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDPE (Prop_fdpe_C_Q)         0.164    -0.261 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.425    
                         clock uncertainty            0.065    -0.360    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.060    -0.300    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y93         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.164    -0.266 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
                         clock uncertainty            0.065    -0.365    
    SLICE_X42Y70         FDPE (Hold_fdpe_C_D)         0.060    -0.305    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.025%)  route 0.119ns (38.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.573    -0.436    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X37Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.176    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[3]
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.131 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.201    -0.401    
                         clock uncertainty            0.065    -0.336    
    SLICE_X40Y75         FDRE (Hold_fdre_C_D)         0.091    -0.245    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.574    -0.435    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X37Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.294 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.159    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[6]
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.114 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.841    -0.201    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.221    -0.422    
                         clock uncertainty            0.065    -0.357    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.121    -0.236    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zordon_clk_wiz_0_0
  To Clock:  clk_out1_zordon_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.120ns (30.013%)  route 2.612ns (69.987%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.518    -1.629 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=4, routed)           1.009    -0.620    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[5]
    SLICE_X39Y76         LUT4 (Prop_lut4_I1_O)        0.152    -0.468 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.819     0.351    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326     0.677 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=1, routed)           0.784     1.461    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124     1.585 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.585    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.546     3.196    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.402     2.793    
                         clock uncertainty           -0.065     2.728    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)        0.029     2.757    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.732ns (22.333%)  route 2.546ns (77.667%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 3.195 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y74         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.691 f  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=22, routed)          1.091    -0.599    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124    -0.475 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_2/O
                         net (fo=1, routed)           0.829     0.354    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.152     0.506 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.625     1.131    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X39Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.545     3.195    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.402     2.792    
                         clock uncertainty           -0.065     2.727    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)       -0.255     2.472    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          2.472    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.501%)  route 2.570ns (78.499%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 3.135 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.659    -2.208    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y91         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.752 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.946    -0.806    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    -0.682 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.868     0.187    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_1
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.311 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.756     1.067    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.485     3.135    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X33Y90         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.766    
                         clock uncertainty           -0.065     2.701    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205     2.496    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.496    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.734    -2.133    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.677 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.725    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[7]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    -0.601 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__4/O
                         net (fo=2, routed)           0.837     0.236    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y89         LUT4 (Prop_lut4_I0_O)        0.124     0.360 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.115    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.290 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.234    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y71         FDRE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.075    -0.291    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587    -0.422    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.281 r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.225    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857    -0.185    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y98         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.422    
                         clock uncertainty            0.065    -0.357    
    SLICE_X37Y98         FDPE (Hold_fdpe_C_D)         0.075    -0.282    zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.580    -0.429    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.230    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.848    -0.194    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
                         clock uncertainty            0.065    -0.364    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.071    -0.293    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.580    -0.429    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.222    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.848    -0.194    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X40Y69         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
                         clock uncertainty            0.065    -0.364    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.075    -0.289    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.141    -0.290 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.224    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X40Y78         FDPE (Hold_fdpe_C_D)         0.075    -0.291    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDPE (Prop_fdpe_C_Q)         0.164    -0.261 r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.425    
                         clock uncertainty            0.065    -0.360    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.060    -0.300    zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y93         FDPE                                         r  zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y93         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.164    -0.266 r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
                         clock uncertainty            0.065    -0.365    
    SLICE_X42Y70         FDPE (Hold_fdpe_C_D)         0.060    -0.305    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.025%)  route 0.119ns (38.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.573    -0.436    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X37Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.176    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[3]
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.131 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y75         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.201    -0.401    
                         clock uncertainty            0.065    -0.336    
    SLICE_X40Y75         FDRE (Hold_fdre_C_D)         0.091    -0.245    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zordon_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.574    -0.435    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X37Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.294 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/Q
                         net (fo=1, routed)           0.135    -0.159    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[6]
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.114 r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.841    -0.201    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y76         FDRE                                         r  zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.221    -0.422    
                         clock uncertainty            0.065    -0.357    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.121    -0.236    zordon_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zordon_clk_wiz_0_0
  To Clock:  clk_out1_zordon_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 3.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.727    -2.140    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.478    -1.662 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.066    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     3.202    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.363     2.838    
                         clock uncertainty           -0.065     2.773    
    SLICE_X43Y70         FDPE (Recov_fdpe_C_PRE)     -0.530     2.243    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.243    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 3.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.727    -2.140    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.478    -1.662 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.066    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     3.202    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.363     2.838    
                         clock uncertainty           -0.065     2.773    
    SLICE_X43Y70         FDPE (Recov_fdpe_C_PRE)     -0.530     2.243    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.243    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 3.201 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.726    -2.141    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.722 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.142    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y78         FDCE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.551     3.201    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y78         FDCE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.363     2.837    
                         clock uncertainty           -0.065     2.772    
    SLICE_X41Y78         FDCE (Recov_fdce_C_CLR)     -0.580     2.192    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.192    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  3.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.128    -0.303 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.120    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y78         FDCE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y78         FDCE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.222    -0.418    
    SLICE_X41Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.564    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.148    -0.282 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.084    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.222    -0.417    
    SLICE_X43Y70         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.565    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.148    -0.282 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.084    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.222    -0.417    
    SLICE_X43Y70         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.565    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zordon_clk_wiz_0_0_1
  To Clock:  clk_out1_zordon_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 3.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.727    -2.140    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.478    -1.662 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.066    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     3.202    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.363     2.838    
                         clock uncertainty           -0.065     2.773    
    SLICE_X43Y70         FDPE (Recov_fdpe_C_PRE)     -0.530     2.243    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.243    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 3.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.727    -2.140    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.478    -1.662 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.066    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     3.202    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.363     2.838    
                         clock uncertainty           -0.065     2.773    
    SLICE_X43Y70         FDPE (Recov_fdpe_C_PRE)     -0.530     2.243    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.243    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 3.201 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.726    -2.141    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.722 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.142    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y78         FDCE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.551     3.201    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y78         FDCE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.363     2.837    
                         clock uncertainty           -0.065     2.772    
    SLICE_X41Y78         FDCE (Recov_fdce_C_CLR)     -0.580     2.192    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.192    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  3.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.128    -0.303 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.120    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y78         FDCE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y78         FDCE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.222    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X41Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.499    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.148    -0.282 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.084    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.222    -0.417    
                         clock uncertainty            0.065    -0.352    
    SLICE_X43Y70         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.500    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.148    -0.282 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.084    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.222    -0.417    
                         clock uncertainty            0.065    -0.352    
    SLICE_X43Y70         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.500    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zordon_clk_wiz_0_0
  To Clock:  clk_out1_zordon_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 3.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.727    -2.140    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.478    -1.662 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.066    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     3.202    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.363     2.838    
                         clock uncertainty           -0.065     2.773    
    SLICE_X43Y70         FDPE (Recov_fdpe_C_PRE)     -0.530     2.243    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.243    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 3.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.727    -2.140    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.478    -1.662 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.066    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     3.202    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.363     2.838    
                         clock uncertainty           -0.065     2.773    
    SLICE_X43Y70         FDPE (Recov_fdpe_C_PRE)     -0.530     2.243    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.243    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 3.201 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.726    -2.141    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.722 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.142    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y78         FDCE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.551     3.201    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y78         FDCE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.363     2.837    
                         clock uncertainty           -0.065     2.772    
    SLICE_X41Y78         FDCE (Recov_fdce_C_CLR)     -0.580     2.192    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.192    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  3.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.128    -0.303 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.120    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y78         FDCE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y78         FDCE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.222    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X41Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.499    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.148    -0.282 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.084    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.222    -0.417    
                         clock uncertainty            0.065    -0.352    
    SLICE_X43Y70         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.500    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.148    -0.282 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.084    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.222    -0.417    
                         clock uncertainty            0.065    -0.352    
    SLICE_X43Y70         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.500    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zordon_clk_wiz_0_0_1
  To Clock:  clk_out1_zordon_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 3.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.727    -2.140    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.478    -1.662 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.066    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     3.202    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.363     2.838    
                         clock uncertainty           -0.065     2.774    
    SLICE_X43Y70         FDPE (Recov_fdpe_C_PRE)     -0.530     2.244    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.244    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 3.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.727    -2.140    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.478    -1.662 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.066    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     3.202    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.363     2.838    
                         clock uncertainty           -0.065     2.774    
    SLICE_X43Y70         FDPE (Recov_fdpe_C_PRE)     -0.530     2.244    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.244    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 3.201 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.726    -2.141    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.722 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.142    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y78         FDCE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -0.035 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.559    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.551     3.201    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y78         FDCE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.363     2.837    
                         clock uncertainty           -0.065     2.773    
    SLICE_X41Y78         FDCE (Recov_fdce_C_CLR)     -0.580     2.193    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.193    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  3.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X40Y78         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDPE (Prop_fdpe_C_Q)         0.128    -0.303 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.120    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y78         FDCE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y78         FDCE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.222    -0.418    
    SLICE_X41Y78         FDCE (Remov_fdce_C_CLR)     -0.146    -0.564    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.148    -0.282 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.084    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.222    -0.417    
    SLICE_X43Y70         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.565    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zordon_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zordon_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.148    -0.282 f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.084    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y70         FDPE                                         f  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zordon_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zordon_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zordon_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zordon_i/clk_wiz_0/inst/clk_in1_zordon_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  zordon_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    zordon_i/clk_wiz_0/inst/clk_out1_zordon_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zordon_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y70         FDPE                                         r  zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.222    -0.417    
    SLICE_X43Y70         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.565    zordon_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.481    





