Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 13 03:24:48 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square25/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  625         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (625)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (625)
5. checking no_input_delay (25)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (625)
--------------------------
 There are 625 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[20]/C
src0_reg[21]/C
src0_reg[22]/C
src0_reg[23]/C
src0_reg[24]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[20]/C
src10_reg[21]/C
src10_reg[22]/C
src10_reg[23]/C
src10_reg[24]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[20]/C
src11_reg[21]/C
src11_reg[22]/C
src11_reg[23]/C
src11_reg[24]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[20]/C
src12_reg[21]/C
src12_reg[22]/C
src12_reg[23]/C
src12_reg[24]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[20]/C
src13_reg[21]/C
src13_reg[22]/C
src13_reg[23]/C
src13_reg[24]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[20]/C
src14_reg[21]/C
src14_reg[22]/C
src14_reg[23]/C
src14_reg[24]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[20]/C
src15_reg[21]/C
src15_reg[22]/C
src15_reg[23]/C
src15_reg[24]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[20]/C
src16_reg[21]/C
src16_reg[22]/C
src16_reg[23]/C
src16_reg[24]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[20]/C
src17_reg[21]/C
src17_reg[22]/C
src17_reg[23]/C
src17_reg[24]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[20]/C
src18_reg[21]/C
src18_reg[22]/C
src18_reg[23]/C
src18_reg[24]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[20]/C
src19_reg[21]/C
src19_reg[22]/C
src19_reg[23]/C
src19_reg[24]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[20]/C
src1_reg[21]/C
src1_reg[22]/C
src1_reg[23]/C
src1_reg[24]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[21]/C
src20_reg[22]/C
src20_reg[23]/C
src20_reg[24]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[22]/C
src21_reg[23]/C
src21_reg[24]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[21]/C
src22_reg[22]/C
src22_reg[23]/C
src22_reg[24]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[20]/C
src23_reg[21]/C
src23_reg[22]/C
src23_reg[23]/C
src23_reg[24]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[19]/C
src24_reg[1]/C
src24_reg[20]/C
src24_reg[21]/C
src24_reg[22]/C
src24_reg[23]/C
src24_reg[24]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[20]/C
src2_reg[21]/C
src2_reg[22]/C
src2_reg[23]/C
src2_reg[24]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[20]/C
src3_reg[21]/C
src3_reg[22]/C
src3_reg[23]/C
src3_reg[24]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[20]/C
src4_reg[21]/C
src4_reg[22]/C
src4_reg[23]/C
src4_reg[24]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[20]/C
src5_reg[21]/C
src5_reg[22]/C
src5_reg[23]/C
src5_reg[24]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[20]/C
src6_reg[21]/C
src6_reg[22]/C
src6_reg[23]/C
src6_reg[24]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[20]/C
src7_reg[21]/C
src7_reg[22]/C
src7_reg[23]/C
src7_reg[24]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[20]/C
src8_reg[21]/C
src8_reg[22]/C
src8_reg[23]/C
src8_reg[24]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[20]/C
src9_reg[21]/C
src9_reg[22]/C
src9_reg[23]/C
src9_reg[24]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (625)
--------------------------------------------------
 There are 625 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[20]/D
src0_reg[21]/D
src0_reg[22]/D
src0_reg[23]/D
src0_reg[24]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[20]/D
src10_reg[21]/D
src10_reg[22]/D
src10_reg[23]/D
src10_reg[24]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[20]/D
src11_reg[21]/D
src11_reg[22]/D
src11_reg[23]/D
src11_reg[24]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[20]/D
src12_reg[21]/D
src12_reg[22]/D
src12_reg[23]/D
src12_reg[24]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[20]/D
src13_reg[21]/D
src13_reg[22]/D
src13_reg[23]/D
src13_reg[24]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[20]/D
src14_reg[21]/D
src14_reg[22]/D
src14_reg[23]/D
src14_reg[24]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[20]/D
src15_reg[21]/D
src15_reg[22]/D
src15_reg[23]/D
src15_reg[24]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[20]/D
src16_reg[21]/D
src16_reg[22]/D
src16_reg[23]/D
src16_reg[24]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[20]/D
src17_reg[21]/D
src17_reg[22]/D
src17_reg[23]/D
src17_reg[24]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[20]/D
src18_reg[21]/D
src18_reg[22]/D
src18_reg[23]/D
src18_reg[24]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[20]/D
src19_reg[21]/D
src19_reg[22]/D
src19_reg[23]/D
src19_reg[24]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[20]/D
src1_reg[21]/D
src1_reg[22]/D
src1_reg[23]/D
src1_reg[24]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[21]/D
src20_reg[22]/D
src20_reg[23]/D
src20_reg[24]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[22]/D
src21_reg[23]/D
src21_reg[24]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[21]/D
src22_reg[22]/D
src22_reg[23]/D
src22_reg[24]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[20]/D
src23_reg[21]/D
src23_reg[22]/D
src23_reg[23]/D
src23_reg[24]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[19]/D
src24_reg[1]/D
src24_reg[20]/D
src24_reg[21]/D
src24_reg[22]/D
src24_reg[23]/D
src24_reg[24]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[20]/D
src2_reg[21]/D
src2_reg[22]/D
src2_reg[23]/D
src2_reg[24]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[20]/D
src3_reg[21]/D
src3_reg[22]/D
src3_reg[23]/D
src3_reg[24]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[20]/D
src4_reg[21]/D
src4_reg[22]/D
src4_reg[23]/D
src4_reg[24]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[20]/D
src5_reg[21]/D
src5_reg[22]/D
src5_reg[23]/D
src5_reg[24]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[20]/D
src6_reg[21]/D
src6_reg[22]/D
src6_reg[23]/D
src6_reg[24]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[20]/D
src7_reg[21]/D
src7_reg[22]/D
src7_reg[23]/D
src7_reg[24]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[20]/D
src8_reg[21]/D
src8_reg[22]/D
src8_reg[23]/D
src8_reg[24]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[20]/D
src9_reg[21]/D
src9_reg[22]/D
src9_reg[23]/D
src9_reg[24]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  655          inf        0.000                      0                  655           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           655 Endpoints
Min Delay           655 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.633ns  (logic 5.692ns (48.932%)  route 5.941ns (51.068%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.408     1.749    compressor/chain0_4/lut6_2_inst6/I5
    SLICE_X2Y73                                                       r  compressor/chain0_4/lut6_2_inst6/LUT6/I5
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.846 r  compressor/chain0_4/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     1.846    compressor/chain0_4/prop[6]
    SLICE_X2Y73                                                       r  compressor/chain0_4/carry4_inst1/S[2]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     2.132 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.132    compressor/chain0_4/carryout[7]
    SLICE_X2Y74                                                       r  compressor/chain0_4/carry4_inst2/CI
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.369 r  compressor/chain0_4/carry4_inst2/O[3]
                         net (fo=4, routed)           0.959     3.329    compressor/chain1_1/dst[3]
    SLICE_X8Y75                                                       r  compressor/chain1_1/lut5_prop11/I0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.222     3.551 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.551    compressor/chain1_1/prop[11]
    SLICE_X8Y75                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.835 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.835    compressor/chain1_1/carryout[11]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.992 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=4, routed)           0.915     4.907    compressor/chain2_1/lut6_2_inst0/I0
    SLICE_X6Y77                                                       r  compressor/chain2_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.209     5.116 r  compressor/chain2_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     5.116    compressor/chain2_1/prop[0]
    SLICE_X6Y77                                                       r  compressor/chain2_1/carry4_inst0/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.495 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.495    compressor/chain2_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.718 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.882     6.599    compressor/chain3_0/lut5_gene24_0[5]
    SLICE_X9Y77                                                       r  compressor/chain3_0/lut2_prop17/I1
    SLICE_X9Y77          LUT2 (Prop_lut2_I1_O)        0.216     6.815 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.815    compressor/chain3_0/prop[17]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.227 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.227    compressor/chain3_0/carryout[19]
    SLICE_X9Y78                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.457 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.776     9.234    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.399    11.633 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.633    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 5.763ns (49.910%)  route 5.784ns (50.090%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.408     1.749    compressor/chain0_4/lut6_2_inst6/I5
    SLICE_X2Y73                                                       r  compressor/chain0_4/lut6_2_inst6/LUT6/I5
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.846 r  compressor/chain0_4/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     1.846    compressor/chain0_4/prop[6]
    SLICE_X2Y73                                                       r  compressor/chain0_4/carry4_inst1/S[2]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     2.132 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.132    compressor/chain0_4/carryout[7]
    SLICE_X2Y74                                                       r  compressor/chain0_4/carry4_inst2/CI
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.369 r  compressor/chain0_4/carry4_inst2/O[3]
                         net (fo=4, routed)           0.959     3.329    compressor/chain1_1/dst[3]
    SLICE_X8Y75                                                       r  compressor/chain1_1/lut5_prop11/I0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.222     3.551 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.551    compressor/chain1_1/prop[11]
    SLICE_X8Y75                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.835 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.835    compressor/chain1_1/carryout[11]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.992 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=4, routed)           0.915     4.907    compressor/chain2_1/lut6_2_inst0/I0
    SLICE_X6Y77                                                       r  compressor/chain2_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.209     5.116 r  compressor/chain2_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     5.116    compressor/chain2_1/prop[0]
    SLICE_X6Y77                                                       r  compressor/chain2_1/carry4_inst0/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.495 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.495    compressor/chain2_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.718 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.882     6.599    compressor/chain3_0/lut5_gene24_0[5]
    SLICE_X9Y77                                                       r  compressor/chain3_0/lut2_prop17/I1
    SLICE_X9Y77          LUT2 (Prop_lut2_I1_O)        0.216     6.815 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.815    compressor/chain3_0/prop[17]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.227 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.227    compressor/chain3_0/carryout[19]
    SLICE_X9Y78                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.316 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.316    compressor/chain3_0/carryout[23]
    SLICE_X9Y79                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.546 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.620     9.166    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.381    11.547 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.547    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.536ns  (logic 5.614ns (48.668%)  route 5.922ns (51.332%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.408     1.749    compressor/chain0_4/lut6_2_inst6/I5
    SLICE_X2Y73                                                       r  compressor/chain0_4/lut6_2_inst6/LUT6/I5
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.846 r  compressor/chain0_4/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     1.846    compressor/chain0_4/prop[6]
    SLICE_X2Y73                                                       r  compressor/chain0_4/carry4_inst1/S[2]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     2.132 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.132    compressor/chain0_4/carryout[7]
    SLICE_X2Y74                                                       r  compressor/chain0_4/carry4_inst2/CI
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.369 r  compressor/chain0_4/carry4_inst2/O[3]
                         net (fo=4, routed)           0.959     3.329    compressor/chain1_1/dst[3]
    SLICE_X8Y75                                                       r  compressor/chain1_1/lut5_prop11/I0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.222     3.551 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.551    compressor/chain1_1/prop[11]
    SLICE_X8Y75                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.835 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.835    compressor/chain1_1/carryout[11]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.992 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=4, routed)           0.915     4.907    compressor/chain2_1/lut6_2_inst0/I0
    SLICE_X6Y77                                                       r  compressor/chain2_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.209     5.116 r  compressor/chain2_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     5.116    compressor/chain2_1/prop[0]
    SLICE_X6Y77                                                       r  compressor/chain2_1/carry4_inst0/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.495 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.495    compressor/chain2_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.718 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.882     6.599    compressor/chain3_0/lut5_gene24_0[5]
    SLICE_X9Y77                                                       r  compressor/chain3_0/lut2_prop17/I1
    SLICE_X9Y77          LUT2 (Prop_lut2_I1_O)        0.216     6.815 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.815    compressor/chain3_0/prop[17]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.227 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.227    compressor/chain3_0/carryout[19]
    SLICE_X9Y78                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.386 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.757     9.144    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.392    11.536 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.536    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.505ns  (logic 5.702ns (49.562%)  route 5.803ns (50.438%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.408     1.749    compressor/chain0_4/lut6_2_inst6/I5
    SLICE_X2Y73                                                       r  compressor/chain0_4/lut6_2_inst6/LUT6/I5
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.846 r  compressor/chain0_4/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     1.846    compressor/chain0_4/prop[6]
    SLICE_X2Y73                                                       r  compressor/chain0_4/carry4_inst1/S[2]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     2.132 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.132    compressor/chain0_4/carryout[7]
    SLICE_X2Y74                                                       r  compressor/chain0_4/carry4_inst2/CI
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.369 r  compressor/chain0_4/carry4_inst2/O[3]
                         net (fo=4, routed)           0.959     3.329    compressor/chain1_1/dst[3]
    SLICE_X8Y75                                                       r  compressor/chain1_1/lut5_prop11/I0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.222     3.551 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.551    compressor/chain1_1/prop[11]
    SLICE_X8Y75                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.835 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.835    compressor/chain1_1/carryout[11]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.992 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=4, routed)           0.915     4.907    compressor/chain2_1/lut6_2_inst0/I0
    SLICE_X6Y77                                                       r  compressor/chain2_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.209     5.116 r  compressor/chain2_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     5.116    compressor/chain2_1/prop[0]
    SLICE_X6Y77                                                       r  compressor/chain2_1/carry4_inst0/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.495 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.495    compressor/chain2_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.718 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.882     6.599    compressor/chain3_0/lut5_gene24_0[5]
    SLICE_X9Y77                                                       r  compressor/chain3_0/lut2_prop17/I1
    SLICE_X9Y77          LUT2 (Prop_lut2_I1_O)        0.216     6.815 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.815    compressor/chain3_0/prop[17]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.227 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.227    compressor/chain3_0/carryout[19]
    SLICE_X9Y78                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.461 r  compressor/chain3_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.638     9.100    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.405    11.505 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.505    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.501ns  (logic 5.737ns (49.882%)  route 5.764ns (50.118%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.408     1.749    compressor/chain0_4/lut6_2_inst6/I5
    SLICE_X2Y73                                                       r  compressor/chain0_4/lut6_2_inst6/LUT6/I5
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.846 r  compressor/chain0_4/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     1.846    compressor/chain0_4/prop[6]
    SLICE_X2Y73                                                       r  compressor/chain0_4/carry4_inst1/S[2]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     2.132 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.132    compressor/chain0_4/carryout[7]
    SLICE_X2Y74                                                       r  compressor/chain0_4/carry4_inst2/CI
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.369 r  compressor/chain0_4/carry4_inst2/O[3]
                         net (fo=4, routed)           0.959     3.329    compressor/chain1_1/dst[3]
    SLICE_X8Y75                                                       r  compressor/chain1_1/lut5_prop11/I0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.222     3.551 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.551    compressor/chain1_1/prop[11]
    SLICE_X8Y75                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.835 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.835    compressor/chain1_1/carryout[11]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.992 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=4, routed)           0.915     4.907    compressor/chain2_1/lut6_2_inst0/I0
    SLICE_X6Y77                                                       r  compressor/chain2_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.209     5.116 r  compressor/chain2_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     5.116    compressor/chain2_1/prop[0]
    SLICE_X6Y77                                                       r  compressor/chain2_1/carry4_inst0/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.495 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.495    compressor/chain2_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.718 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.882     6.599    compressor/chain3_0/lut5_gene24_0[5]
    SLICE_X9Y77                                                       r  compressor/chain3_0/lut2_prop17/I1
    SLICE_X9Y77          LUT2 (Prop_lut2_I1_O)        0.216     6.815 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.815    compressor/chain3_0/prop[17]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.227 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.227    compressor/chain3_0/carryout[19]
    SLICE_X9Y78                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.316 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.316    compressor/chain3_0/carryout[23]
    SLICE_X9Y79                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.497 r  compressor/chain3_0/carry4_inst6/O[2]
                         net (fo=1, routed)           1.599     9.097    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.404    11.501 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.501    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.486ns  (logic 5.587ns (48.643%)  route 5.899ns (51.357%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src0_reg[20]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[20]/Q
                         net (fo=7, routed)           1.173     1.514    compressor/chain0_3/lut6_2_inst2/I1
    SLICE_X7Y70                                                       r  compressor/chain0_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.099     1.613 r  compressor/chain0_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.613    compressor/chain0_3/lut6_2_inst2_n_0
    SLICE_X7Y70                                                       r  compressor/chain0_3/carry4_inst0/DI[2]
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.904 r  compressor/chain0_3/carry4_inst0/O[3]
                         net (fo=4, routed)           1.217     3.122    compressor/chain1_0/src3[1]
    SLICE_X7Y73                                                       r  compressor/chain1_0/lut5_prop4/I2
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.234     3.356 r  compressor/chain1_0/lut5_prop4/O
                         net (fo=1, routed)           0.000     3.356    compressor/chain1_0/prop[4]
    SLICE_X7Y73                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.751 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.751    compressor/chain1_0/carryout[7]
    SLICE_X7Y74                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.985 r  compressor/chain1_0/carry4_inst2/O[3]
                         net (fo=4, routed)           1.029     5.013    compressor/chain2_0/lut6_2_inst22_1[0]
    SLICE_X10Y75                                                      r  compressor/chain2_0/lut4_prop10/I0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.234     5.247 r  compressor/chain2_0/lut4_prop10/O
                         net (fo=1, routed)           0.000     5.247    compressor/chain2_0/prop[10]
    SLICE_X10Y75                                                      r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.533 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.533    compressor/chain2_0/carryout[11]
    SLICE_X10Y76                                                      r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.756 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.603     6.359    compressor/chain3_0/dst[11]
    SLICE_X9Y76                                                       r  compressor/chain3_0/lut2_prop12/I0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.216     6.575 r  compressor/chain3_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     6.575    compressor/chain3_0/prop[12]
    SLICE_X9Y76                                                       r  compressor/chain3_0/carry4_inst3/S[0]
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.970 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.970    compressor/chain3_0/carryout[15]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.200 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.877     9.077    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.409    11.486 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.486    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.482ns  (logic 5.686ns (49.519%)  route 5.796ns (50.481%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.408     1.749    compressor/chain0_4/lut6_2_inst6/I5
    SLICE_X2Y73                                                       r  compressor/chain0_4/lut6_2_inst6/LUT6/I5
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.846 r  compressor/chain0_4/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     1.846    compressor/chain0_4/prop[6]
    SLICE_X2Y73                                                       r  compressor/chain0_4/carry4_inst1/S[2]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     2.132 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.132    compressor/chain0_4/carryout[7]
    SLICE_X2Y74                                                       r  compressor/chain0_4/carry4_inst2/CI
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.369 r  compressor/chain0_4/carry4_inst2/O[3]
                         net (fo=4, routed)           0.959     3.329    compressor/chain1_1/dst[3]
    SLICE_X8Y75                                                       r  compressor/chain1_1/lut5_prop11/I0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.222     3.551 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.551    compressor/chain1_1/prop[11]
    SLICE_X8Y75                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.835 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.835    compressor/chain1_1/carryout[11]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.992 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=4, routed)           0.915     4.907    compressor/chain2_1/lut6_2_inst0/I0
    SLICE_X6Y77                                                       r  compressor/chain2_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.209     5.116 r  compressor/chain2_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     5.116    compressor/chain2_1/prop[0]
    SLICE_X6Y77                                                       r  compressor/chain2_1/carry4_inst0/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.495 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.495    compressor/chain2_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.718 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.882     6.599    compressor/chain3_0/lut5_gene24_0[5]
    SLICE_X9Y77                                                       r  compressor/chain3_0/lut2_prop17/I1
    SLICE_X9Y77          LUT2 (Prop_lut2_I1_O)        0.216     6.815 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.815    compressor/chain3_0/prop[17]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.227 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.227    compressor/chain3_0/carryout[19]
    SLICE_X9Y78                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.316 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.316    compressor/chain3_0/carryout[23]
    SLICE_X9Y79                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.475 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.632     9.107    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.375    11.482 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.482    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.472ns  (logic 5.733ns (49.974%)  route 5.739ns (50.026%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.408     1.749    compressor/chain0_4/lut6_2_inst6/I5
    SLICE_X2Y73                                                       r  compressor/chain0_4/lut6_2_inst6/LUT6/I5
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.846 r  compressor/chain0_4/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     1.846    compressor/chain0_4/prop[6]
    SLICE_X2Y73                                                       r  compressor/chain0_4/carry4_inst1/S[2]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     2.132 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.132    compressor/chain0_4/carryout[7]
    SLICE_X2Y74                                                       r  compressor/chain0_4/carry4_inst2/CI
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.369 r  compressor/chain0_4/carry4_inst2/O[3]
                         net (fo=4, routed)           0.959     3.329    compressor/chain1_1/dst[3]
    SLICE_X8Y75                                                       r  compressor/chain1_1/lut5_prop11/I0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.222     3.551 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.551    compressor/chain1_1/prop[11]
    SLICE_X8Y75                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.835 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.835    compressor/chain1_1/carryout[11]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.992 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=4, routed)           0.915     4.907    compressor/chain2_1/lut6_2_inst0/I0
    SLICE_X6Y77                                                       r  compressor/chain2_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.209     5.116 r  compressor/chain2_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     5.116    compressor/chain2_1/prop[0]
    SLICE_X6Y77                                                       r  compressor/chain2_1/carry4_inst0/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.495 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.495    compressor/chain2_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.718 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.882     6.599    compressor/chain3_0/lut5_gene24_0[5]
    SLICE_X9Y77                                                       r  compressor/chain3_0/lut2_prop17/I1
    SLICE_X9Y77          LUT2 (Prop_lut2_I1_O)        0.216     6.815 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.815    compressor/chain3_0/prop[17]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.227 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.227    compressor/chain3_0/carryout[19]
    SLICE_X9Y78                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.316 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.316    compressor/chain3_0/carryout[23]
    SLICE_X9Y79                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.489 r  compressor/chain3_0/carry4_inst6/CO[2]
                         net (fo=1, routed)           1.575     9.064    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.408    11.472 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.472    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.462ns  (logic 5.641ns (49.213%)  route 5.821ns (50.787%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.408     1.749    compressor/chain0_4/lut6_2_inst6/I5
    SLICE_X2Y73                                                       r  compressor/chain0_4/lut6_2_inst6/LUT6/I5
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.846 r  compressor/chain0_4/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     1.846    compressor/chain0_4/prop[6]
    SLICE_X2Y73                                                       r  compressor/chain0_4/carry4_inst1/S[2]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     2.132 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.132    compressor/chain0_4/carryout[7]
    SLICE_X2Y74                                                       r  compressor/chain0_4/carry4_inst2/CI
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.369 r  compressor/chain0_4/carry4_inst2/O[3]
                         net (fo=4, routed)           0.959     3.329    compressor/chain1_1/dst[3]
    SLICE_X8Y75                                                       r  compressor/chain1_1/lut5_prop11/I0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.222     3.551 r  compressor/chain1_1/lut5_prop11/O
                         net (fo=1, routed)           0.000     3.551    compressor/chain1_1/prop[11]
    SLICE_X8Y75                                                       r  compressor/chain1_1/carry4_inst2/S[3]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.835 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.835    compressor/chain1_1/carryout[11]
    SLICE_X8Y76                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.992 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=4, routed)           0.915     4.907    compressor/chain2_1/lut6_2_inst0/I0
    SLICE_X6Y77                                                       r  compressor/chain2_1/lut6_2_inst0/LUT6/I0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.209     5.116 r  compressor/chain2_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     5.116    compressor/chain2_1/prop[0]
    SLICE_X6Y77                                                       r  compressor/chain2_1/carry4_inst0/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.495 r  compressor/chain2_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.495    compressor/chain2_1/carryout[3]
    SLICE_X6Y78                                                       r  compressor/chain2_1/carry4_inst1/CI
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.718 r  compressor/chain2_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.882     6.599    compressor/chain3_0/lut5_gene24_0[5]
    SLICE_X9Y77                                                       r  compressor/chain3_0/lut2_prop17/I1
    SLICE_X9Y77          LUT2 (Prop_lut2_I1_O)        0.216     6.815 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.815    compressor/chain3_0/prop[17]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.227 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.227    compressor/chain3_0/carryout[19]
    SLICE_X9Y78                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.408 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.657     9.065    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.397    11.462 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.462    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.437ns  (logic 5.529ns (48.341%)  route 5.908ns (51.659%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src0_reg[20]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[20]/Q
                         net (fo=7, routed)           1.173     1.514    compressor/chain0_3/lut6_2_inst2/I1
    SLICE_X7Y70                                                       r  compressor/chain0_3/lut6_2_inst2/LUT5/I1
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.099     1.613 r  compressor/chain0_3/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.613    compressor/chain0_3/lut6_2_inst2_n_0
    SLICE_X7Y70                                                       r  compressor/chain0_3/carry4_inst0/DI[2]
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.904 r  compressor/chain0_3/carry4_inst0/O[3]
                         net (fo=4, routed)           1.217     3.122    compressor/chain1_0/src3[1]
    SLICE_X7Y73                                                       r  compressor/chain1_0/lut5_prop4/I2
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.234     3.356 r  compressor/chain1_0/lut5_prop4/O
                         net (fo=1, routed)           0.000     3.356    compressor/chain1_0/prop[4]
    SLICE_X7Y73                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.751 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.751    compressor/chain1_0/carryout[7]
    SLICE_X7Y74                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.985 r  compressor/chain1_0/carry4_inst2/O[3]
                         net (fo=4, routed)           1.029     5.013    compressor/chain2_0/lut6_2_inst22_1[0]
    SLICE_X10Y75                                                      r  compressor/chain2_0/lut4_prop10/I0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.234     5.247 r  compressor/chain2_0/lut4_prop10/O
                         net (fo=1, routed)           0.000     5.247    compressor/chain2_0/prop[10]
    SLICE_X10Y75                                                      r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.533 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.533    compressor/chain2_0/carryout[11]
    SLICE_X10Y76                                                      r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.756 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.603     6.359    compressor/chain3_0/dst[11]
    SLICE_X9Y76                                                       r  compressor/chain3_0/lut2_prop12/I0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.216     6.575 r  compressor/chain3_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     6.575    compressor/chain3_0/prop[12]
    SLICE_X9Y76                                                       r  compressor/chain3_0/carry4_inst3/S[0]
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.970 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.970    compressor/chain3_0/carryout[15]
    SLICE_X9Y77                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.129 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.886     9.015    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.422    11.437 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.437    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src4_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.819%)  route 0.064ns (31.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  src4_reg[11]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[11]/Q
                         net (fo=5, routed)           0.064     0.205    src4[11]
    SLICE_X5Y72          FDRE                                         r  src4_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE                         0.000     0.000 r  src7_reg[10]/C
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[10]/Q
                         net (fo=5, routed)           0.066     0.207    src7[10]
    SLICE_X8Y72          FDRE                                         r  src7_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.141ns (65.204%)  route 0.075ns (34.796%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[2]/Q
                         net (fo=7, routed)           0.075     0.216    src0[2]
    SLICE_X1Y71          FDRE                                         r  src0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.819%)  route 0.061ns (27.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE                         0.000     0.000 r  src3_reg[20]/C
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src3_reg[20]/Q
                         net (fo=5, routed)           0.061     0.225    src3[20]
    SLICE_X13Y73         FDRE                                         r  src3_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE                         0.000     0.000 r  src15_reg[12]/C
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src15_reg[12]/Q
                         net (fo=2, routed)           0.061     0.225    src15[12]
    SLICE_X15Y75         FDRE                                         r  src15_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.631%)  route 0.111ns (46.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src14_reg[4]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[4]/Q
                         net (fo=5, routed)           0.111     0.239    src14[4]
    SLICE_X2Y74          FDRE                                         r  src14_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.530%)  route 0.111ns (46.470%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  src6_reg[11]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[11]/Q
                         net (fo=5, routed)           0.111     0.239    src6[11]
    SLICE_X7Y74          FDRE                                         r  src6_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.348%)  route 0.112ns (46.652%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  src13_reg[18]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[18]/Q
                         net (fo=2, routed)           0.112     0.240    src13[18]
    SLICE_X13Y77         FDRE                                         r  src13_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.260%)  route 0.112ns (46.740%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src14_reg[2]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[2]/Q
                         net (fo=5, routed)           0.112     0.240    src14[2]
    SLICE_X2Y74          FDRE                                         r  src14_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.063%)  route 0.113ns (46.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  src21_reg[6]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[6]/Q
                         net (fo=2, routed)           0.113     0.241    src21[6]
    SLICE_X3Y76          FDRE                                         r  src21_reg[7]/D
  -------------------------------------------------------------------    -------------------





