// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_cin_V_V_dout,
        fifo_cin_V_V_empty_n,
        fifo_cin_V_V_read,
        fifo_weight_V_V_dout,
        fifo_weight_V_V_empty_n,
        fifo_weight_V_V_read,
        fifo_config_in_V_V_dout,
        fifo_config_in_V_V_empty_n,
        fifo_config_in_V_V_read,
        fifo_cout_V_V_din,
        fifo_cout_V_V_full_n,
        fifo_cout_V_V_write,
        fifo_config_out_V_V_din,
        fifo_config_out_V_V_full_n,
        fifo_config_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage0 = 18'd4096;
parameter    ap_ST_fsm_state15 = 18'd8192;
parameter    ap_ST_fsm_state16 = 18'd16384;
parameter    ap_ST_fsm_state17 = 18'd32768;
parameter    ap_ST_fsm_state18 = 18'd65536;
parameter    ap_ST_fsm_state19 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_cin_V_V_dout;
input   fifo_cin_V_V_empty_n;
output   fifo_cin_V_V_read;
input  [255:0] fifo_weight_V_V_dout;
input   fifo_weight_V_V_empty_n;
output   fifo_weight_V_V_read;
input  [191:0] fifo_config_in_V_V_dout;
input   fifo_config_in_V_V_empty_n;
output   fifo_config_in_V_V_read;
output  [255:0] fifo_cout_V_V_din;
input   fifo_cout_V_V_full_n;
output   fifo_cout_V_V_write;
output  [191:0] fifo_config_out_V_V_din;
input   fifo_config_out_V_V_full_n;
output   fifo_config_out_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_cin_V_V_read;
reg fifo_weight_V_V_read;
reg fifo_config_in_V_V_read;
reg[255:0] fifo_cout_V_V_din;
reg fifo_cout_V_V_write;
reg[191:0] fifo_config_out_V_V_din;
reg fifo_config_out_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_cin_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] done2_reg_236;
reg    fifo_config_in_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond_fu_290_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
reg    fifo_cout_V_V_blk_n;
reg    fifo_config_out_V_V_blk_n;
reg   [31:0] o_reg_201;
reg   [31:0] h_reg_213;
reg   [31:0] w_reg_225;
reg   [31:0] p_Result_s_reg_764;
wire   [0:0] grp_fu_262_p3;
reg   [0:0] tmp_585_reg_769;
wire   [31:0] layer_iter_fu_295_p2;
reg   [31:0] layer_iter_reg_776;
reg    ap_block_state6;
wire   [31:0] LAYER_IN_NUM_V_fu_301_p1;
reg   [31:0] LAYER_IN_NUM_V_reg_781;
reg    ap_block_state7;
reg   [31:0] LAYER_OUT_NUM_V_reg_786;
reg   [31:0] LAYER_IN_H_V_reg_791;
reg   [31:0] LAYER_IN_W_V_reg_796;
reg   [15:0] FILTER_S2_V_reg_801;
reg    ap_block_state8;
reg   [15:0] LAYER_IN_NUM_T_V_reg_806;
reg    ap_block_state9;
reg   [15:0] LAYER_OUT_NUM_T_V_reg_811;
reg   [31:0] LAYER_IN_H_T_V_reg_816;
reg   [31:0] LAYER_IN_W_T_V_reg_822;
wire   [15:0] FILTER_S_fu_365_p3;
reg   [15:0] FILTER_S_reg_828;
reg   [1:0] tmp_reg_833;
reg   [12:0] ret_V_7_reg_838;
reg   [0:0] tmp_588_reg_843;
wire   [32:0] ret_V_fu_406_p2;
reg   [32:0] ret_V_reg_848;
wire    ap_CS_fsm_state10;
wire   [32:0] ret_V_5_fu_415_p2;
reg   [32:0] ret_V_5_reg_853;
wire   [2:0] tmp_374_fu_421_p3;
reg   [2:0] tmp_374_reg_858;
reg    ap_block_state11;
wire   [33:0] ret_V_27_fu_431_p2;
reg   [33:0] ret_V_27_reg_863;
wire   [33:0] ret_V_6_fu_440_p2;
reg   [33:0] ret_V_6_reg_868;
wire   [31:0] tmp_375_fu_446_p1;
reg   [31:0] tmp_375_reg_873;
wire   [31:0] tmp_376_fu_449_p1;
reg   [31:0] tmp_376_reg_878;
wire   [31:0] tmp_377_fu_452_p1;
reg   [31:0] tmp_377_reg_883;
wire   [0:0] or_cond_63_fu_499_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] ap_phi_mux_done1_phi_fu_193_p4;
wire   [0:0] tmp_382_fu_515_p2;
reg   [0:0] tmp_382_reg_892;
wire    ap_block_state13_pp0_stage0_iter0;
reg    ap_block_state14_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_done2_phi_fu_240_p4;
wire  signed [31:0] h_10_fu_520_p2;
reg  signed [31:0] h_10_reg_899;
wire   [31:0] w_1_fu_526_p3;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] o_3_fu_574_p3;
wire   [31:0] h_2_fu_588_p3;
wire   [0:0] done2_3_fu_595_p2;
wire   [31:0] in_num_iter_fu_601_p2;
reg   [31:0] in_num_iter_reg_925;
wire    ap_CS_fsm_state15;
wire   [31:0] out_num_iter_fu_606_p2;
reg   [31:0] out_num_iter_reg_931;
wire   [31:0] in_w_iter_fu_611_p2;
reg   [31:0] in_w_iter_reg_937;
wire   [31:0] in_h_iter_fu_616_p2;
reg   [31:0] in_h_iter_reg_943;
wire   [0:0] tmp_385_fu_621_p2;
reg   [0:0] tmp_385_reg_949;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_386_fu_625_p2;
reg   [0:0] tmp_386_reg_960;
wire   [0:0] tmp_387_fu_629_p2;
reg   [0:0] tmp_387_reg_966;
wire   [0:0] tmp_388_fu_633_p2;
reg   [0:0] tmp_388_reg_971;
wire   [31:0] newSel38_fu_692_p3;
wire    ap_CS_fsm_state17;
wire   [31:0] newSel41_fu_714_p3;
wire   [31:0] newSel44_fu_736_p3;
wire   [31:0] newSel46_fu_750_p3;
wire   [0:0] done1_be_fu_758_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state13;
wire    grp_kernel_fu_248_ap_start;
wire    grp_kernel_fu_248_ap_done;
wire    grp_kernel_fu_248_ap_idle;
wire    grp_kernel_fu_248_ap_ready;
wire    grp_kernel_fu_248_fifo_cin_V_V_read;
wire    grp_kernel_fu_248_fifo_weight_V_V_read;
wire   [255:0] grp_kernel_fu_248_fifo_cout_V_V_din;
wire    grp_kernel_fu_248_fifo_cout_V_V_write;
wire    grp_kernel_fu_248_fifo_config_in_V_V_read;
wire   [191:0] grp_kernel_fu_248_fifo_config_out_V_V_din;
wire    grp_kernel_fu_248_fifo_config_out_V_V_write;
reg   [31:0] i_op_assign_reg_130;
reg   [31:0] in_h_iter2_reg_141;
reg   [31:0] in_w_iter3_reg_153;
reg   [31:0] out_num_iter4_reg_165;
reg   [31:0] in_num_iter5_reg_177;
reg   [0:0] done1_reg_189;
reg   [31:0] ap_phi_mux_h_phi_fu_217_p4;
reg    grp_kernel_fu_248_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_01001;
wire   [32:0] rhs_V_fu_403_p1;
wire   [32:0] lhs_V_fu_400_p1;
wire   [32:0] lhs_V_2_fu_412_p1;
wire   [33:0] lhs_V_11_cast_fu_428_p1;
wire   [33:0] lhs_V_3_cast_fu_437_p1;
wire   [2:0] tmp_589_fu_455_p1;
wire   [28:0] tmp_508_fu_464_p4;
wire   [2:0] tmp_s_fu_459_p2;
wire   [31:0] tmp_379_fu_474_p3;
wire   [0:0] tmp_381_fu_488_p2;
wire   [0:0] tmp_380_fu_482_p2;
wire   [0:0] or_cond4_fu_494_p2;
wire  signed [31:0] w_10_fu_505_p2;
wire  signed [33:0] tmp_428_cast_fu_511_p1;
wire  signed [33:0] tmp_431_cast_fu_534_p1;
wire   [31:0] o_11_fu_542_p2;
wire   [0:0] tmp_384_fu_548_p2;
wire   [0:0] tmp_383_fu_537_p2;
wire   [0:0] sel_tmp_fu_561_p2;
wire   [31:0] p_s_fu_553_p3;
wire   [31:0] sel_tmp1_fu_566_p3;
wire   [31:0] sel_tmp5_fu_581_p3;
wire   [0:0] sel_tmp17_fu_637_p2;
wire   [0:0] sel_tmp22_demorgan_fu_647_p2;
wire   [0:0] sel_tmp22_fu_651_p2;
wire   [0:0] sel_tmp23_fu_657_p2;
wire   [0:0] sel_tmp18_fu_642_p2;
wire   [0:0] or_cond_fu_662_p2;
wire   [31:0] newSel_fu_668_p3;
wire   [0:0] or_cond7_fu_674_p2;
wire   [0:0] or_cond8_fu_686_p2;
wire   [31:0] newSel37_fu_678_p3;
wire   [31:0] newSel39_fu_700_p3;
wire   [31:0] newSel40_fu_707_p3;
wire   [31:0] newSel42_fu_722_p3;
wire   [31:0] newSel43_fu_729_p3;
wire   [31:0] newSel45_fu_744_p3;
reg    ap_block_state19_on_subcall_done;
reg   [17:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 grp_kernel_fu_248_ap_start_reg = 1'b0;
end

kernel grp_kernel_fu_248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_fu_248_ap_start),
    .ap_done(grp_kernel_fu_248_ap_done),
    .ap_idle(grp_kernel_fu_248_ap_idle),
    .ap_ready(grp_kernel_fu_248_ap_ready),
    .fifo_cin_V_V_dout(fifo_cin_V_V_dout),
    .fifo_cin_V_V_empty_n(fifo_cin_V_V_empty_n),
    .fifo_cin_V_V_read(grp_kernel_fu_248_fifo_cin_V_V_read),
    .fifo_weight_V_V_dout(fifo_weight_V_V_dout),
    .fifo_weight_V_V_empty_n(fifo_weight_V_V_empty_n),
    .fifo_weight_V_V_read(grp_kernel_fu_248_fifo_weight_V_V_read),
    .fifo_cout_V_V_din(grp_kernel_fu_248_fifo_cout_V_V_din),
    .fifo_cout_V_V_full_n(fifo_cout_V_V_full_n),
    .fifo_cout_V_V_write(grp_kernel_fu_248_fifo_cout_V_V_write),
    .fifo_config_in_V_V_dout(fifo_config_in_V_V_dout),
    .fifo_config_in_V_V_empty_n(fifo_config_in_V_V_empty_n),
    .fifo_config_in_V_V_read(grp_kernel_fu_248_fifo_config_in_V_V_read),
    .fifo_config_out_V_V_din(grp_kernel_fu_248_fifo_config_out_V_V_din),
    .fifo_config_out_V_V_full_n(fifo_config_out_V_V_full_n),
    .fifo_config_out_V_V_write(grp_kernel_fu_248_fifo_config_out_V_V_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state19_on_subcall_done) & (1'b1 == ap_CS_fsm_state19))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state13))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd0) & (or_cond_63_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state13))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state13);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd0) & (or_cond_63_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_fu_248_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_kernel_fu_248_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_fu_248_ap_ready == 1'b1)) begin
            grp_kernel_fu_248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        done1_reg_189 <= done1_be_fu_758_p2;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        done1_reg_189 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd0) & (or_cond_63_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        done2_reg_236 <= 1'd0;
    end else if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        done2_reg_236 <= done2_3_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd0) & (or_cond_63_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        h_reg_213 <= 32'd0;
    end else if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        h_reg_213 <= h_2_fu_588_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_585_reg_769 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_op_assign_reg_130 <= 32'd0;
    end else if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_op_assign_reg_130 <= layer_iter_reg_776;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        in_h_iter2_reg_141 <= newSel38_fu_692_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        in_h_iter2_reg_141 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        in_num_iter5_reg_177 <= newSel46_fu_750_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        in_num_iter5_reg_177 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        in_w_iter3_reg_153 <= newSel41_fu_714_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        in_w_iter3_reg_153 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd0) & (or_cond_63_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        o_reg_201 <= 32'd0;
    end else if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_reg_201 <= o_3_fu_574_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_num_iter4_reg_165 <= newSel44_fu_736_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        out_num_iter4_reg_165 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd0) & (or_cond_63_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        w_reg_225 <= 32'd0;
    end else if (((ap_phi_mux_done2_phi_fu_240_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        w_reg_225 <= w_1_fu_526_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        FILTER_S2_V_reg_801 <= {{fifo_config_in_V_V_dout[159:144]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        FILTER_S_reg_828 <= FILTER_S_fu_365_p3;
        LAYER_IN_H_T_V_reg_816 <= {{fifo_config_in_V_V_dout[127:96]}};
        LAYER_IN_NUM_T_V_reg_806 <= {{fifo_config_in_V_V_dout[79:64]}};
        LAYER_IN_W_T_V_reg_822 <= {{fifo_config_in_V_V_dout[159:128]}};
        LAYER_OUT_NUM_T_V_reg_811 <= {{fifo_config_in_V_V_dout[95:80]}};
        ret_V_7_reg_838 <= {{fifo_config_in_V_V_dout[79:67]}};
        tmp_588_reg_843 <= fifo_config_in_V_V_dout[32'd6];
        tmp_reg_833 <= {{fifo_config_in_V_V_dout[2:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        LAYER_IN_H_V_reg_791 <= {{fifo_config_in_V_V_dout[95:64]}};
        LAYER_IN_NUM_V_reg_781 <= LAYER_IN_NUM_V_fu_301_p1;
        LAYER_IN_W_V_reg_796 <= {{fifo_config_in_V_V_dout[127:96]}};
        LAYER_OUT_NUM_V_reg_786 <= {{fifo_config_in_V_V_dout[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_done2_phi_fu_240_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        h_10_reg_899 <= h_10_fu_520_p2;
        tmp_382_reg_892 <= tmp_382_fu_515_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        in_h_iter_reg_943 <= in_h_iter_fu_616_p2;
        in_num_iter_reg_925 <= in_num_iter_fu_601_p2;
        in_w_iter_reg_937 <= in_w_iter_fu_611_p2;
        out_num_iter_reg_931 <= out_num_iter_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((exitcond_fu_290_p2 == 1'd0) & (fifo_config_out_V_V_full_n == 1'b0)) | ((exitcond_fu_290_p2 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6))) begin
        layer_iter_reg_776 <= layer_iter_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Result_s_reg_764 <= {{fifo_config_in_V_V_dout[191:160]}};
        tmp_585_reg_769 <= fifo_config_in_V_V_dout[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        ret_V_27_reg_863 <= ret_V_27_fu_431_p2;
        ret_V_6_reg_868 <= ret_V_6_fu_440_p2;
        tmp_374_reg_858[2 : 1] <= tmp_374_fu_421_p3[2 : 1];
        tmp_375_reg_873[12 : 0] <= tmp_375_fu_446_p1[12 : 0];
        tmp_376_reg_878[15 : 0] <= tmp_376_fu_449_p1[15 : 0];
        tmp_377_reg_883[15 : 0] <= tmp_377_fu_452_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ret_V_5_reg_853 <= ret_V_5_fu_415_p2;
        ret_V_reg_848 <= ret_V_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_385_reg_949 <= tmp_385_fu_621_p2;
        tmp_386_reg_960 <= tmp_386_fu_625_p2;
        tmp_387_reg_966 <= tmp_387_fu_629_p2;
        tmp_388_reg_971 <= tmp_388_fu_633_p2;
    end
end

always @ (*) begin
    if ((ap_phi_mux_done2_phi_fu_240_p4 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state19_on_subcall_done) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_done2_phi_fu_240_p4 = done2_3_fu_595_p2;
    end else begin
        ap_phi_mux_done2_phi_fu_240_p4 = done2_reg_236;
    end
end

always @ (*) begin
    if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_h_phi_fu_217_p4 = h_2_fu_588_p3;
    end else begin
        ap_phi_mux_h_phi_fu_217_p4 = h_reg_213;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state19_on_subcall_done) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_cin_V_V_blk_n = fifo_cin_V_V_empty_n;
    end else begin
        fifo_cin_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_cin_V_V_read = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_585_reg_769 == 1'd1))) begin
        fifo_cin_V_V_read = grp_kernel_fu_248_fifo_cin_V_V_read;
    end else begin
        fifo_cin_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_config_in_V_V_blk_n = fifo_config_in_V_V_empty_n;
    end else begin
        fifo_config_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | (~((fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~(((exitcond_fu_290_p2 == 1'd0) & (fifo_config_out_V_V_full_n == 1'b0)) | ((exitcond_fu_290_p2 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b0))) & (exitcond_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        fifo_config_in_V_V_read = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_585_reg_769 == 1'd1))) begin
        fifo_config_in_V_V_read = grp_kernel_fu_248_fifo_config_in_V_V_read;
    end else begin
        fifo_config_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | ((exitcond_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_config_out_V_V_blk_n = fifo_config_out_V_V_full_n;
    end else begin
        fifo_config_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~(((exitcond_fu_290_p2 == 1'd0) & (fifo_config_out_V_V_full_n == 1'b0)) | ((exitcond_fu_290_p2 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b0))) & (exitcond_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_config_out_V_V_din = fifo_config_in_V_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_585_reg_769 == 1'd1))) begin
        fifo_config_out_V_V_din = grp_kernel_fu_248_fifo_config_out_V_V_din;
    end else begin
        fifo_config_out_V_V_din = grp_kernel_fu_248_fifo_config_out_V_V_din;
    end
end

always @ (*) begin
    if (((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~(((exitcond_fu_290_p2 == 1'd0) & (fifo_config_out_V_V_full_n == 1'b0)) | ((exitcond_fu_290_p2 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b0))) & (exitcond_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_config_out_V_V_write = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_585_reg_769 == 1'd1))) begin
        fifo_config_out_V_V_write = grp_kernel_fu_248_fifo_config_out_V_V_write;
    end else begin
        fifo_config_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_cout_V_V_blk_n = fifo_cout_V_V_full_n;
    end else begin
        fifo_cout_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_cout_V_V_din = fifo_cin_V_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_585_reg_769 == 1'd1))) begin
        fifo_cout_V_V_din = grp_kernel_fu_248_fifo_cout_V_V_din;
    end else begin
        fifo_cout_V_V_din = grp_kernel_fu_248_fifo_cout_V_V_din;
    end
end

always @ (*) begin
    if (((done2_reg_236 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_cout_V_V_write = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_585_reg_769 == 1'd1))) begin
        fifo_cout_V_V_write = grp_kernel_fu_248_fifo_cout_V_V_write;
    end else begin
        fifo_cout_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (tmp_585_reg_769 == 1'd1))) begin
        fifo_weight_V_V_read = grp_kernel_fu_248_fifo_weight_V_V_read;
    end else begin
        fifo_weight_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((tmp_585_reg_769 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((fifo_config_in_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5) & (tmp_585_reg_769 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~(((exitcond_fu_290_p2 == 1'd0) & (fifo_config_out_V_V_full_n == 1'b0)) | ((exitcond_fu_290_p2 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (exitcond_fu_290_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if ((~(((exitcond_fu_290_p2 == 1'd0) & (fifo_config_out_V_V_full_n == 1'b0)) | ((exitcond_fu_290_p2 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b0))) & (exitcond_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((ap_phi_mux_done1_phi_fu_193_p4 == 1'd0) & (or_cond_63_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_phi_mux_done2_phi_fu_240_p4 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_phi_mux_done2_phi_fu_240_p4 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b0 == ap_block_state19_on_subcall_done) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FILTER_S_fu_365_p3 = ((grp_fu_262_p3[0:0] === 1'b1) ? FILTER_S2_V_reg_801 : 16'd1);

assign LAYER_IN_NUM_V_fu_301_p1 = fifo_config_in_V_V_dout[31:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((done2_reg_236 == 1'd0) & (fifo_cout_V_V_full_n == 1'b0)) | ((done2_reg_236 == 1'd0) & (fifo_cin_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((done2_reg_236 == 1'd0) & (fifo_cout_V_V_full_n == 1'b0)) | ((done2_reg_236 == 1'd0) & (fifo_cin_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((done2_reg_236 == 1'd0) & (fifo_cout_V_V_full_n == 1'b0)) | ((done2_reg_236 == 1'd0) & (fifo_cin_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state11 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

assign ap_block_state13_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter1 = (((done2_reg_236 == 1'd0) & (fifo_cout_V_V_full_n == 1'b0)) | ((done2_reg_236 == 1'd0) & (fifo_cin_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state19_on_subcall_done = ((grp_kernel_fu_248_ap_done == 1'b0) & (tmp_585_reg_769 == 1'd1));
end

always @ (*) begin
    ap_block_state6 = (((exitcond_fu_290_p2 == 1'd0) & (fifo_config_out_V_V_full_n == 1'b0)) | ((exitcond_fu_290_p2 == 1'd0) & (fifo_config_in_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_done1_phi_fu_193_p4 = done1_reg_189;

assign done1_be_fu_758_p2 = (or_cond8_fu_686_p2 ^ 1'd1);

assign done2_3_fu_595_p2 = (tmp_384_fu_548_p2 & sel_tmp_fu_561_p2);

assign exitcond_fu_290_p2 = ((i_op_assign_reg_130 == p_Result_s_reg_764) ? 1'b1 : 1'b0);

assign grp_fu_262_p3 = fifo_config_in_V_V_dout[32'd2];

assign grp_kernel_fu_248_ap_start = grp_kernel_fu_248_ap_start_reg;

assign h_10_fu_520_p2 = (ap_phi_mux_h_phi_fu_217_p4 + 32'd1);

assign h_2_fu_588_p3 = ((tmp_382_reg_892[0:0] === 1'b1) ? sel_tmp5_fu_581_p3 : h_reg_213);

assign in_h_iter_fu_616_p2 = (in_h_iter2_reg_141 + LAYER_IN_H_T_V_reg_816);

assign in_num_iter_fu_601_p2 = (in_num_iter5_reg_177 + tmp_376_reg_878);

assign in_w_iter_fu_611_p2 = (in_w_iter3_reg_153 + LAYER_IN_W_T_V_reg_822);

assign layer_iter_fu_295_p2 = (i_op_assign_reg_130 + 32'd1);

assign lhs_V_11_cast_fu_428_p1 = ret_V_reg_848;

assign lhs_V_2_fu_412_p1 = LAYER_IN_H_T_V_reg_816;

assign lhs_V_3_cast_fu_437_p1 = ret_V_5_reg_853;

assign lhs_V_fu_400_p1 = LAYER_IN_W_T_V_reg_822;

assign newSel37_fu_678_p3 = ((or_cond_fu_662_p2[0:0] === 1'b1) ? in_h_iter2_reg_141 : newSel_fu_668_p3);

assign newSel38_fu_692_p3 = ((or_cond8_fu_686_p2[0:0] === 1'b1) ? newSel37_fu_678_p3 : 32'd0);

assign newSel39_fu_700_p3 = ((sel_tmp23_fu_657_p2[0:0] === 1'b1) ? in_w_iter_reg_937 : in_w_iter3_reg_153);

assign newSel40_fu_707_p3 = ((tmp_385_reg_949[0:0] === 1'b1) ? in_w_iter3_reg_153 : 32'd0);

assign newSel41_fu_714_p3 = ((or_cond_fu_662_p2[0:0] === 1'b1) ? newSel39_fu_700_p3 : newSel40_fu_707_p3);

assign newSel42_fu_722_p3 = ((sel_tmp23_fu_657_p2[0:0] === 1'b1) ? 32'd0 : out_num_iter_reg_931);

assign newSel43_fu_729_p3 = ((tmp_385_reg_949[0:0] === 1'b1) ? out_num_iter4_reg_165 : 32'd0);

assign newSel44_fu_736_p3 = ((or_cond_fu_662_p2[0:0] === 1'b1) ? newSel42_fu_722_p3 : newSel43_fu_729_p3);

assign newSel45_fu_744_p3 = ((tmp_385_reg_949[0:0] === 1'b1) ? in_num_iter_reg_925 : 32'd0);

assign newSel46_fu_750_p3 = ((or_cond_fu_662_p2[0:0] === 1'b1) ? 32'd0 : newSel45_fu_744_p3);

assign newSel_fu_668_p3 = ((tmp_385_reg_949[0:0] === 1'b1) ? in_h_iter2_reg_141 : in_h_iter_reg_943);

assign o_11_fu_542_p2 = (o_reg_201 + 32'd1);

assign o_3_fu_574_p3 = ((tmp_382_reg_892[0:0] === 1'b1) ? sel_tmp1_fu_566_p3 : o_reg_201);

assign or_cond4_fu_494_p2 = (tmp_588_reg_843 & tmp_381_fu_488_p2);

assign or_cond7_fu_674_p2 = (tmp_388_reg_971 | tmp_385_reg_949);

assign or_cond8_fu_686_p2 = (or_cond_fu_662_p2 | or_cond7_fu_674_p2);

assign or_cond_63_fu_499_p2 = (tmp_380_fu_482_p2 | or_cond4_fu_494_p2);

assign or_cond_fu_662_p2 = (sel_tmp23_fu_657_p2 | sel_tmp18_fu_642_p2);

assign out_num_iter_fu_606_p2 = (out_num_iter4_reg_165 + tmp_377_reg_883);

assign p_s_fu_553_p3 = ((tmp_384_fu_548_p2[0:0] === 1'b1) ? 32'd0 : o_11_fu_542_p2);

assign ret_V_27_fu_431_p2 = ($signed(34'd17179869183) + $signed(lhs_V_11_cast_fu_428_p1));

assign ret_V_5_fu_415_p2 = (rhs_V_fu_403_p1 + lhs_V_2_fu_412_p1);

assign ret_V_6_fu_440_p2 = ($signed(34'd17179869183) + $signed(lhs_V_3_cast_fu_437_p1));

assign ret_V_fu_406_p2 = (rhs_V_fu_403_p1 + lhs_V_fu_400_p1);

assign rhs_V_fu_403_p1 = FILTER_S_reg_828;

assign sel_tmp17_fu_637_p2 = (tmp_385_reg_949 ^ 1'd1);

assign sel_tmp18_fu_642_p2 = (tmp_386_reg_960 & sel_tmp17_fu_637_p2);

assign sel_tmp1_fu_566_p3 = ((sel_tmp_fu_561_p2[0:0] === 1'b1) ? p_s_fu_553_p3 : o_reg_201);

assign sel_tmp22_demorgan_fu_647_p2 = (tmp_386_reg_960 | tmp_385_reg_949);

assign sel_tmp22_fu_651_p2 = (sel_tmp22_demorgan_fu_647_p2 ^ 1'd1);

assign sel_tmp23_fu_657_p2 = (tmp_387_reg_966 & sel_tmp22_fu_651_p2);

assign sel_tmp5_fu_581_p3 = ((sel_tmp_fu_561_p2[0:0] === 1'b1) ? 32'd0 : h_10_reg_899);

assign sel_tmp_fu_561_p2 = (tmp_383_fu_537_p2 & tmp_382_reg_892);

assign tmp_374_fu_421_p3 = {{tmp_reg_833}, {1'd0}};

assign tmp_375_fu_446_p1 = ret_V_7_reg_838;

assign tmp_376_fu_449_p1 = LAYER_IN_NUM_T_V_reg_806;

assign tmp_377_fu_452_p1 = LAYER_OUT_NUM_T_V_reg_811;

assign tmp_379_fu_474_p3 = {{tmp_508_fu_464_p4}, {tmp_s_fu_459_p2}};

assign tmp_380_fu_482_p2 = ((tmp_379_fu_474_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_381_fu_488_p2 = ((out_num_iter4_reg_165 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_382_fu_515_p2 = ((tmp_428_cast_fu_511_p1 == ret_V_27_reg_863) ? 1'b1 : 1'b0);

assign tmp_383_fu_537_p2 = ((tmp_431_cast_fu_534_p1 == ret_V_6_reg_868) ? 1'b1 : 1'b0);

assign tmp_384_fu_548_p2 = ((o_11_fu_542_p2 == tmp_375_reg_873) ? 1'b1 : 1'b0);

assign tmp_385_fu_621_p2 = ((in_num_iter_reg_925 < LAYER_IN_NUM_V_reg_781) ? 1'b1 : 1'b0);

assign tmp_386_fu_625_p2 = ((out_num_iter_reg_931 < LAYER_OUT_NUM_V_reg_786) ? 1'b1 : 1'b0);

assign tmp_387_fu_629_p2 = ((in_w_iter_reg_937 < LAYER_IN_W_V_reg_796) ? 1'b1 : 1'b0);

assign tmp_388_fu_633_p2 = ((in_h_iter_reg_943 < LAYER_IN_H_V_reg_791) ? 1'b1 : 1'b0);

assign tmp_428_cast_fu_511_p1 = w_10_fu_505_p2;

assign tmp_431_cast_fu_534_p1 = h_10_reg_899;

assign tmp_508_fu_464_p4 = {{out_num_iter4_reg_165[31:3]}};

assign tmp_589_fu_455_p1 = out_num_iter4_reg_165[2:0];

assign tmp_s_fu_459_p2 = (tmp_589_fu_455_p1 | tmp_374_reg_858);

assign w_10_fu_505_p2 = (w_reg_225 + 32'd1);

assign w_1_fu_526_p3 = ((tmp_382_fu_515_p2[0:0] === 1'b1) ? 32'd0 : w_10_fu_505_p2);

always @ (posedge ap_clk) begin
    tmp_374_reg_858[0] <= 1'b0;
    tmp_375_reg_873[31:13] <= 19'b0000000000000000000;
    tmp_376_reg_878[31:16] <= 16'b0000000000000000;
    tmp_377_reg_883[31:16] <= 16'b0000000000000000;
end

endmodule //conv
