[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14287       tick       2336477       1059924       1003538       2336477 
      2  14287       tick       4253748       2072139       2047082       4253748 
      3  14287       tick       4249642       2069911       2053375       4249642 
      4  14287       tick       4252241       2071814       2047222       4252241 
      5  14287       tick       4243679       2067741       2052610       4243679 
      6  14287       tick       4238731       2065283       2045190       4238731 
      7  14287       tick       4249842       2070717       2048012       4249842 
      8  14287       tick       4249305       2070684       2050944       4249305 
      9  14287       tick       4250241       2070802       2055791       4250241 
     10  14287       tick       4249263       2069834       2054747       4249263 
     11  14287       tick       4242352       2067504       2049978       4242352 
     12  14287       tick       4249539       2069482       2053979       4249539 
     13  14287       tick       4245365       2067791       2049780       4245365 
     14  14287       tick       4253561       2071441       2046797       4253561 
     15  14287       tick       4251798       2071202       2053218       4251798 
     16  14287       tick       4253456       2071839       2051576       4253456 
     17  14287       tick       4255663       2072195       2051977       4255663 
     18  14287       tick       4250395       2071305       2052852       4250395 
     19  14287       tick       4253283       2072063       2051231       4253283 
     20  14287       tick       4252230       2070876       2055787       4252230 
     21  14287       tick       4242515       2067246       2049156       4242515 
     22  14287       exit       3031421       1476579       1464626       3031421 
