TimeQuest Timing Analyzer report for I2E
Thu Oct 30 16:25:30 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'SCL'
 13. Slow 1200mV 85C Model Hold: 'SCL'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'SCL'
 33. Slow 1200mV 0C Model Hold: 'SCL'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'SCL'
 52. Fast 1200mV 0C Model Hold: 'SCL'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Progagation Delay
 71. Minimum Progagation Delay
 72. Board Trace Model Assignments
 73. Input Transition Times
 74. Slow Corner Signal Integrity Metrics
 75. Fast Corner Signal Integrity Metrics
 76. Setup Transfers
 77. Hold Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; I2E                                                               ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; SCL        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCL } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 233.59 MHz ; 233.59 MHz      ; SCL        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; SCL   ; -3.281 ; -31.847            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; SCL   ; 0.429 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; SCL   ; -3.000 ; -38.980                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCL'                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.281 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.836     ; 2.443      ;
; -3.270 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.837     ; 2.431      ;
; -3.180 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.837     ; 2.341      ;
; -3.180 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.836     ; 2.342      ;
; -3.165 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.072     ; 3.091      ;
; -3.138 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.837     ; 2.299      ;
; -3.135 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.836     ; 2.297      ;
; -3.075 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.072     ; 3.001      ;
; -3.052 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.836     ; 2.214      ;
; -3.039 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.837     ; 2.200      ;
; -3.033 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.072     ; 2.959      ;
; -2.934 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.072     ; 2.860      ;
; -2.889 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.814      ;
; -2.887 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.812      ;
; -2.866 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.071     ; 2.793      ;
; -2.765 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.071     ; 2.692      ;
; -2.731 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.656      ;
; -2.720 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.071     ; 2.647      ;
; -2.716 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.641      ;
; -2.637 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.071     ; 2.564      ;
; -2.539 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.464      ;
; -2.491 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.072     ; 2.417      ;
; -2.486 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.411      ;
; -2.414 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.333      ;
; -2.414 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.333      ;
; -2.414 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.333      ;
; -2.414 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.333      ;
; -2.401 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.072     ; 2.327      ;
; -2.380 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.299      ;
; -2.380 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.299      ;
; -2.380 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.299      ;
; -2.380 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.299      ;
; -2.366 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.291      ;
; -2.359 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.072     ; 2.285      ;
; -2.330 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.255      ;
; -2.324 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.243      ;
; -2.324 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.243      ;
; -2.324 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.243      ;
; -2.324 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.243      ;
; -2.282 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.201      ;
; -2.282 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.201      ;
; -2.282 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.201      ;
; -2.282 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.201      ;
; -2.279 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.198      ;
; -2.279 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.198      ;
; -2.279 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.198      ;
; -2.279 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.198      ;
; -2.260 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.072     ; 2.186      ;
; -2.234 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.153      ;
; -2.234 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.153      ;
; -2.234 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.153      ;
; -2.234 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.153      ;
; -2.183 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.102      ;
; -2.183 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.102      ;
; -2.183 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.102      ;
; -2.183 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.102      ;
; -2.179 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.104      ;
; -2.151 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.070      ;
; -2.151 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.070      ;
; -2.151 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.070      ;
; -2.151 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.070      ;
; -2.111 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.073     ; 2.036      ;
; -2.006 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.073     ; 1.931      ;
; -1.996 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.073     ; 1.921      ;
; -1.955 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.073     ; 1.880      ;
; -1.840 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.073     ; 1.765      ;
; -1.513 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.878     ; 1.633      ;
; -1.179 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.878     ; 1.299      ;
; -0.614 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.531      ;
; -0.166 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.684      ; 1.848      ;
; -0.087 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 1.005      ;
; -0.069 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.987      ;
; -0.068 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.986      ;
; 0.002  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.684      ; 1.680      ;
; 0.008  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; 0.684      ; 1.674      ;
; 0.092  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.826      ;
; 0.093  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.825      ;
; 0.096  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.822      ;
; 0.105  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.813      ;
; 0.105  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.813      ;
; 0.105  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.813      ;
; 0.105  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.813      ;
; 0.106  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.812      ;
; 0.107  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.811      ;
; 0.108  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.810      ;
; 0.126  ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.791      ;
; 0.221  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.734      ;
; 0.221  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.734      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCL'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.429 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.696      ;
; 0.440 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; 0.878      ; 1.504      ;
; 0.450 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.718      ;
; 0.458 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.724      ;
; 0.460 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.727      ;
; 0.528 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.878      ; 1.592      ;
; 0.581 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.847      ;
; 0.583 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.849      ;
; 0.591 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.878      ; 1.655      ;
; 0.632 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.898      ;
; 0.644 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.909      ;
; 0.648 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.913      ;
; 0.658 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.924      ;
; 0.671 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.936      ;
; 0.684 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.949      ;
; 0.971 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.236      ;
; 0.975 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.241      ;
; 0.980 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.245      ;
; 0.988 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.253      ;
; 0.993 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.258      ;
; 1.096 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.362      ;
; 1.101 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.366      ;
; 1.114 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.379      ;
; 1.124 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.391      ;
; 1.578 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.684     ; 1.080      ;
; 1.594 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.859      ;
; 1.594 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.859      ;
; 1.594 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.859      ;
; 1.769 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.034      ;
; 1.769 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.034      ;
; 1.919 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.184      ;
; 1.919 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.184      ;
; 1.919 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.184      ;
; 1.919 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.684     ; 1.421      ;
; 1.931 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.196      ;
; 1.931 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.196      ;
; 2.048 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.313      ;
; 2.101 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.366      ;
; 2.181 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.559      ;
; 2.305 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.683      ;
; 2.307 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.685      ;
; 2.347 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.725      ;
; 2.382 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.760      ;
; 2.407 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.785      ;
; 2.412 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.790      ;
; 2.456 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.834      ;
; 2.471 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.849      ;
; 2.489 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.867      ;
; 2.508 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.886      ;
; 2.533 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.911      ;
; 2.593 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.971      ;
; 2.609 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.987      ;
; 2.609 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 1.987      ;
; 2.652 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.030      ;
; 2.712 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.090      ;
; 2.761 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.139      ;
; 2.772 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.150      ;
; 2.798 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.176      ;
; 2.878 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.256      ;
; 2.928 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.605     ; 1.509      ;
; 2.948 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.605     ; 1.529      ;
; 2.951 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.329      ;
; 3.033 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.605     ; 1.614      ;
; 3.048 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.605     ; 1.629      ;
; 3.062 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.440      ;
; 3.065 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.605     ; 1.646      ;
; 3.071 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.449      ;
; 3.170 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.605     ; 1.751      ;
; 3.212 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.605     ; 1.793      ;
; 3.215 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.593      ;
; 3.237 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.808     ; 2.615      ;
; 3.336 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.605     ; 1.917      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.163  ; 0.351        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; 0.163  ; 0.351        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_Dat|clk                                                                          ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                          ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|datad                                                                                         ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|datad                                                                                         ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|inclk[0]                                                                              ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|outclk                                                                                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                         ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|inclk[0]                                                                              ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|outclk                                                                                ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[0]|clk                                                    ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[1]|clk                                                    ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[2]|clk                                                    ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[3]|clk                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 3.539 ; 3.813 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SDA       ; SCL        ; -0.514 ; -0.793 ; Rise       ; SCL             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 6.904 ; 6.898 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 8.795 ; 8.887 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 7.531 ; 7.540 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 8.795 ; 8.887 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 7.335 ; 7.350 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 7.055 ; 7.081 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 7.326 ; 7.331 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 7.396 ; 7.437 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 7.343 ; 7.349 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 7.349 ; 7.364 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 7.798 ; 7.791 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 7.365 ; 7.390 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 7.342 ; 7.382 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 7.321 ; 7.321 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 7.047 ; 7.073 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 7.224 ; 7.233 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 7.798 ; 7.791 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 7.306 ; 7.316 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 6.156 ; 6.125 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 9.103 ; 9.255 ; Rise       ; SCL             ;
; soy           ; SCL        ; 8.409 ; 8.391 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 6.740 ; 6.733 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 6.886 ; 6.910 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 7.342 ; 7.350 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 8.606 ; 8.698 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 7.154 ; 7.168 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 6.886 ; 6.910 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 7.144 ; 7.149 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 7.212 ; 7.251 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 7.161 ; 7.166 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 7.167 ; 7.181 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 6.877 ; 6.902 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 7.181 ; 7.205 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 7.159 ; 7.197 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 7.139 ; 7.139 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 6.877 ; 6.902 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 7.041 ; 7.050 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 7.597 ; 7.590 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 7.125 ; 7.135 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 6.022 ; 5.992 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 7.997 ; 7.920 ; Rise       ; SCL             ;
; soy           ; SCL        ; 7.213 ; 7.311 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 6.067 ;    ;    ; 6.398 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 5.939 ;    ;    ; 6.258 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 7.042 ; 7.042 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 6.520 ; 6.550 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 6.928     ; 7.046     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 6.523     ; 6.523     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 262.26 MHz ; 250.0 MHz       ; SCL        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; SCL   ; -2.813 ; -27.268           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; SCL   ; 0.387 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; SCL   ; -3.000 ; -38.980                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.813 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.632     ; 2.180      ;
; -2.806 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.632     ; 2.173      ;
; -2.748 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.772      ;
; -2.727 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.632     ; 2.094      ;
; -2.724 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.632     ; 2.091      ;
; -2.690 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.632     ; 2.057      ;
; -2.684 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.632     ; 2.051      ;
; -2.669 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.693      ;
; -2.632 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.656      ;
; -2.611 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.632     ; 1.978      ;
; -2.602 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.632     ; 1.969      ;
; -2.551 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.976     ; 2.574      ;
; -2.544 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.568      ;
; -2.491 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.976     ; 2.514      ;
; -2.479 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.503      ;
; -2.405 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.976     ; 2.428      ;
; -2.390 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.414      ;
; -2.350 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.374      ;
; -2.343 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.976     ; 2.366      ;
; -2.277 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.301      ;
; -2.231 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.976     ; 2.254      ;
; -2.193 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.976     ; 2.216      ;
; -2.133 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.157      ;
; -2.085 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.976     ; 2.108      ;
; -2.079 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.005      ;
; -2.079 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.005      ;
; -2.079 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.005      ;
; -2.079 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 3.005      ;
; -2.054 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.078      ;
; -2.047 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.976     ; 2.070      ;
; -2.045 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.971      ;
; -2.045 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.971      ;
; -2.045 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.971      ;
; -2.045 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.971      ;
; -2.017 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.975     ; 2.041      ;
; -2.000 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.926      ;
; -2.000 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.926      ;
; -2.000 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.926      ;
; -2.000 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.926      ;
; -1.963 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.889      ;
; -1.963 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.889      ;
; -1.963 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.889      ;
; -1.963 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.889      ;
; -1.956 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.882      ;
; -1.956 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.882      ;
; -1.956 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.882      ;
; -1.956 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.882      ;
; -1.929 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.975     ; 1.953      ;
; -1.916 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.842      ;
; -1.916 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.842      ;
; -1.916 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.842      ;
; -1.916 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.842      ;
; -1.901 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.976     ; 1.924      ;
; -1.875 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.801      ;
; -1.875 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.801      ;
; -1.875 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.801      ;
; -1.875 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.801      ;
; -1.848 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.976     ; 1.871      ;
; -1.843 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.769      ;
; -1.843 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.769      ;
; -1.843 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.769      ;
; -1.843 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.769      ;
; -1.755 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.976     ; 1.778      ;
; -1.740 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.976     ; 1.763      ;
; -1.702 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.976     ; 1.725      ;
; -1.594 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.976     ; 1.617      ;
; -1.261 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.757     ; 1.503      ;
; -0.918 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.757     ; 1.160      ;
; -0.462 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.072     ; 1.389      ;
; -0.073 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.584      ; 1.656      ;
; 0.010  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.916      ;
; 0.015  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.584      ; 1.568      ;
; 0.034  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; 0.584      ; 1.549      ;
; 0.036  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.890      ;
; 0.039  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.887      ;
; 0.184  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.742      ;
; 0.187  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.739      ;
; 0.187  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.739      ;
; 0.195  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.195  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.195  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.195  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.731      ;
; 0.196  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.730      ;
; 0.197  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.729      ;
; 0.198  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.728      ;
; 0.217  ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.710      ;
; 0.301  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.039     ; 0.659      ;
; 0.301  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.039     ; 0.659      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; 0.039      ; 0.597      ;
; 0.397 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.640      ;
; 0.413 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.657      ;
; 0.414 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.658      ;
; 0.416 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.660      ;
; 0.421 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.665      ;
; 0.423 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.667      ;
; 0.424 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.668      ;
; 0.429 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; 0.757      ; 1.357      ;
; 0.499 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.757      ; 1.427      ;
; 0.532 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.776      ;
; 0.533 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.777      ;
; 0.576 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.820      ;
; 0.586 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.830      ;
; 0.588 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.832      ;
; 0.590 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.834      ;
; 0.600 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.757      ; 1.528      ;
; 0.601 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.846      ;
; 0.612 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.856      ;
; 0.622 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.866      ;
; 0.874 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.118      ;
; 0.878 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.123      ;
; 0.888 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.134      ;
; 0.900 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.144      ;
; 0.987 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.233      ;
; 0.999 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.243      ;
; 1.017 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.072      ; 1.260      ;
; 1.413 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.584     ; 1.000      ;
; 1.466 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.710      ;
; 1.466 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.710      ;
; 1.466 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.710      ;
; 1.603 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.847      ;
; 1.603 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.847      ;
; 1.688 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.584     ; 1.275      ;
; 1.761 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 2.005      ;
; 1.761 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 2.005      ;
; 1.761 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 2.005      ;
; 1.761 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 2.005      ;
; 1.761 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 2.005      ;
; 1.856 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 2.100      ;
; 1.897 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.073      ; 2.141      ;
; 1.981 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.742     ; 1.410      ;
; 2.093 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.742     ; 1.522      ;
; 2.109 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.740     ; 1.540      ;
; 2.123 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.742     ; 1.552      ;
; 2.142 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.572      ;
; 2.213 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.643      ;
; 2.214 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.644      ;
; 2.230 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.742     ; 1.659      ;
; 2.235 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.742     ; 1.664      ;
; 2.268 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.740     ; 1.699      ;
; 2.300 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.730      ;
; 2.323 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.753      ;
; 2.366 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.796      ;
; 2.367 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.740     ; 1.798      ;
; 2.372 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.742     ; 1.801      ;
; 2.406 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.836      ;
; 2.441 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.742     ; 1.870      ;
; 2.499 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.740     ; 1.930      ;
; 2.537 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.742     ; 1.966      ;
; 2.541 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.971      ;
; 2.583 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.742     ; 2.012      ;
; 2.639 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.425     ; 1.385      ;
; 2.651 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.424     ; 1.398      ;
; 2.679 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.742     ; 2.108      ;
; 2.724 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.424     ; 1.471      ;
; 2.738 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.425     ; 1.484      ;
; 2.755 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.425     ; 1.501      ;
; 2.782 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.742     ; 2.211      ;
; 2.817 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.742     ; 2.246      ;
; 2.836 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.424     ; 1.583      ;
; 2.891 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.425     ; 1.637      ;
; 2.924 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.742     ; 2.353      ;
; 2.959 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.742     ; 2.388      ;
; 3.008 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.424     ; 1.755      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.125  ; 0.311        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; 0.125  ; 0.311        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; 0.256  ; 0.442        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_Dat|clk                                                                          ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                          ;
; 0.338  ; 0.556        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; 0.338  ; 0.556        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; 0.338  ; 0.556        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|datad                                                                                         ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|datad                                                                                         ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|combout                                                                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|inclk[0]                                                                              ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|outclk                                                                                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|combout                                                                                       ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|inclk[0]                                                                              ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|outclk                                                                                ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 3.089 ; 3.307 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SDA       ; SCL        ; -0.420 ; -0.593 ; Rise       ; SCL             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 6.540 ; 6.485 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 8.372 ; 8.427 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 7.109 ; 7.079 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 8.372 ; 8.427 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 6.914 ; 6.896 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 6.655 ; 6.660 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 6.904 ; 6.878 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 6.970 ; 6.986 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 6.920 ; 6.907 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 6.923 ; 6.917 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 7.343 ; 7.294 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 6.939 ; 6.944 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 6.921 ; 6.936 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 6.899 ; 6.869 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 6.646 ; 6.651 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 6.805 ; 6.779 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 7.343 ; 7.294 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 6.890 ; 6.866 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 5.907 ; 5.815 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 8.518 ; 8.594 ; Rise       ; SCL             ;
; soy           ; SCL        ; 7.839 ; 7.863 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 6.392 ; 6.339 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 6.503 ; 6.507 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 6.938 ; 6.909 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 8.201 ; 8.258 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 6.751 ; 6.733 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 6.503 ; 6.507 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 6.740 ; 6.715 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 6.805 ; 6.820 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 6.757 ; 6.743 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 6.759 ; 6.753 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 6.495 ; 6.499 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 6.775 ; 6.780 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 6.758 ; 6.773 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 6.737 ; 6.708 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 6.495 ; 6.499 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 6.643 ; 6.617 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 7.163 ; 7.116 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 6.729 ; 6.706 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 5.784 ; 5.695 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 7.513 ; 7.440 ; Rise       ; SCL             ;
; soy           ; SCL        ; 6.785 ; 6.885 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 5.658 ;    ;    ; 5.912 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 5.549 ;    ;    ; 5.792 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 6.382 ; 6.381 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 6.006 ; 6.006 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 6.337     ; 6.337     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 5.963     ; 6.068     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; SCL   ; -1.148 ; -9.136            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; SCL   ; 0.085 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; SCL   ; -3.000 ; -32.917                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.148 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.958     ; 1.177      ;
; -1.142 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.958     ; 1.171      ;
; -1.095 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.958     ; 1.124      ;
; -1.094 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.958     ; 1.123      ;
; -1.074 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.958     ; 1.103      ;
; -1.072 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.958     ; 1.101      ;
; -1.024 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.958     ; 1.053      ;
; -1.022 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.958     ; 1.051      ;
; -1.009 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.482      ;
; -0.961 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.434      ;
; -0.941 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.414      ;
; -0.906 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.378      ;
; -0.889 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.362      ;
; -0.860 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.333      ;
; -0.848 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.320      ;
; -0.807 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.280      ;
; -0.805 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.277      ;
; -0.784 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.257      ;
; -0.756 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.228      ;
; -0.736 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.209      ;
; -0.735 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.207      ;
; -0.698 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.171      ;
; -0.697 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.169      ;
; -0.650 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.123      ;
; -0.638 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.583      ;
; -0.638 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.583      ;
; -0.638 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.583      ;
; -0.638 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.583      ;
; -0.634 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.106      ;
; -0.630 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.103      ;
; -0.620 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.566      ;
; -0.620 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.566      ;
; -0.620 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.566      ;
; -0.620 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.566      ;
; -0.596 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.068      ;
; -0.590 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.535      ;
; -0.590 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.535      ;
; -0.578 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.514     ; 1.051      ;
; -0.570 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.515      ;
; -0.570 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.515      ;
; -0.570 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.515      ;
; -0.570 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.515      ;
; -0.567 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.513      ;
; -0.567 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.513      ;
; -0.567 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.513      ;
; -0.567 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.513      ;
; -0.561 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.515     ; 1.033      ;
; -0.544 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.490      ;
; -0.544 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.490      ;
; -0.518 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.463      ;
; -0.518 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.463      ;
; -0.518 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.463      ;
; -0.518 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.463      ;
; -0.496 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.442      ;
; -0.496 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.442      ;
; -0.496 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.442      ;
; -0.496 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.041     ; 1.442      ;
; -0.470 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.515     ; 0.942      ;
; -0.460 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.515     ; 0.932      ;
; -0.421 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.515     ; 0.893      ;
; -0.389 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.515     ; 0.861      ;
; -0.340 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.515     ; 0.812      ;
; -0.283 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.506     ; 0.764      ;
; -0.150 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.506     ; 0.631      ;
; 0.241  ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.704      ;
; 0.481  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.464      ;
; 0.481  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.464      ;
; 0.487  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.458      ;
; 0.496  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.401      ; 0.892      ;
; 0.551  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.394      ;
; 0.554  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.391      ;
; 0.555  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.390      ;
; 0.559  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.386      ;
; 0.560  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.385      ;
; 0.561  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.561  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.561  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.561  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.384      ;
; 0.562  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.383      ;
; 0.565  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; 0.401      ; 0.823      ;
; 0.566  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.401      ; 0.822      ;
; 0.571  ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.374      ;
; 0.615  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.022     ; 0.350      ;
; 0.615  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.022     ; 0.350      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.085 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; 0.506      ; 0.675      ;
; 0.132 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.506      ; 0.722      ;
; 0.166 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.506      ; 0.756      ;
; 0.188 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.314      ;
; 0.198 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.327      ;
; 0.203 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.332      ;
; 0.262 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.389      ;
; 0.279 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.405      ;
; 0.293 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.419      ;
; 0.299 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.426      ;
; 0.306 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.431      ;
; 0.311 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.437      ;
; 0.448 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.574      ;
; 0.450 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.578      ;
; 0.456 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.581      ;
; 0.458 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.584      ;
; 0.461 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.587      ;
; 0.511 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.637      ;
; 0.513 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.638      ;
; 0.519 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.644      ;
; 0.524 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.650      ;
; 0.530 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.656      ;
; 0.726 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.851      ;
; 0.726 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.851      ;
; 0.726 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.851      ;
; 0.807 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.401     ; 0.490      ;
; 0.816 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.941      ;
; 0.880 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.006      ;
; 0.880 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.006      ;
; 0.880 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.006      ;
; 0.898 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.024      ;
; 0.898 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.024      ;
; 0.961 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.041      ; 1.086      ;
; 0.972 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.098      ;
; 0.996 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.401     ; 0.679      ;
; 1.040 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.751      ;
; 1.067 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.778      ;
; 1.077 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.372     ; 0.789      ;
; 1.095 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.806      ;
; 1.102 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.372     ; 0.814      ;
; 1.108 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.372     ; 0.820      ;
; 1.122 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.833      ;
; 1.138 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.849      ;
; 1.157 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.868      ;
; 1.160 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.372     ; 0.872      ;
; 1.168 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.372     ; 0.880      ;
; 1.185 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.896      ;
; 1.201 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.912      ;
; 1.214 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.372     ; 0.926      ;
; 1.218 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.372     ; 0.930      ;
; 1.224 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.935      ;
; 1.252 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.963      ;
; 1.273 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.373     ; 0.984      ;
; 1.288 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.372     ; 1.000      ;
; 1.305 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 1.016      ;
; 1.331 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 1.042      ;
; 1.352 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 1.063      ;
; 1.403 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.373     ; 1.114      ;
; 1.437 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.836     ; 0.685      ;
; 1.443 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.835     ; 0.692      ;
; 1.458 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.373     ; 1.169      ;
; 1.482 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 1.193      ;
; 1.497 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.835     ; 0.746      ;
; 1.520 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.835     ; 0.769      ;
; 1.527 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.836     ; 0.775      ;
; 1.539 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.373     ; 1.250      ;
; 1.571 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.835     ; 0.820      ;
; 1.588 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.836     ; 0.836      ;
; 1.640 ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.836     ; 0.888      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; -0.034 ; 0.150        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; -0.034 ; 0.150        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[0]|clk                                                        ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[1]|clk                                                        ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[2]|clk                                                        ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[3]|clk                                                        ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[4]|clk                                                        ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[5]|clk                                                        ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[6]|clk                                                        ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[0]|clk                                                    ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[1]|clk                                                    ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[2]|clk                                                    ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[3]|clk                                                    ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[4]|clk                                                    ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[5]|clk                                                    ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[6]|clk                                                    ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[7]|clk                                                    ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.ACK_State|clk                                                                           ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Idle|clk                                                                                ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.RoW|clk                                                                                 ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|inclk[0]                                                                              ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|outclk                                                                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                         ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|inclk[0]                                                                              ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|outclk                                                                                ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|datad                                                                                         ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|datad                                                                                         ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|combout                                                                                       ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|combout                                                                                       ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~inputclkctrl|inclk[0]                                                                           ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~inputclkctrl|outclk                                                                             ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_Dat|clk                                                                          ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                         ;
; 0.633  ; 0.849        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; 0.633  ; 0.849        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 1.739 ; 2.289 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SDA       ; SCL        ; -0.175 ; -0.772 ; Rise       ; SCL             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 3.685 ; 3.806 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 4.847 ; 4.974 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 3.970 ; 4.068 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 4.847 ; 4.974 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 3.883 ; 3.972 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 3.758 ; 3.829 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 3.868 ; 3.959 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 3.929 ; 4.023 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 3.889 ; 3.978 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 3.894 ; 3.988 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 4.120 ; 4.243 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 3.902 ; 3.991 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 3.901 ; 3.988 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 3.873 ; 3.958 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 3.748 ; 3.819 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 3.808 ; 3.883 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 4.120 ; 4.243 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 3.870 ; 3.969 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 3.256 ; 3.383 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 4.709 ; 4.882 ; Rise       ; SCL             ;
; soy           ; SCL        ; 4.469 ; 4.381 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 3.599 ; 3.717 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 3.670 ; 3.739 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 3.872 ; 3.968 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 4.749 ; 4.874 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 3.788 ; 3.875 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 3.670 ; 3.739 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 3.774 ; 3.863 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 3.833 ; 3.925 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 3.795 ; 3.882 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 3.800 ; 3.891 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 3.660 ; 3.730 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 3.807 ; 3.894 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 3.806 ; 3.891 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 3.780 ; 3.862 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 3.660 ; 3.730 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 3.715 ; 3.787 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 4.016 ; 4.135 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 3.777 ; 3.873 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 3.188 ; 3.311 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 4.198 ; 4.199 ; Rise       ; SCL             ;
; soy           ; SCL        ; 3.881 ; 3.868 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 3.267 ;    ;    ; 3.848 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 3.198 ;    ;    ; 3.773 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 4.503 ; 4.499 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 3.574 ; 3.574 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 4.591     ; 4.591     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 3.658     ; 3.716     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.281  ; 0.085 ; N/A      ; N/A     ; -3.000              ;
;  SCL             ; -3.281  ; 0.085 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -31.847 ; 0.0   ; 0.0      ; 0.0     ; -38.98              ;
;  SCL             ; -31.847 ; 0.000 ; N/A      ; N/A     ; -38.980             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 3.539 ; 3.813 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SDA       ; SCL        ; -0.175 ; -0.593 ; Rise       ; SCL             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 6.904 ; 6.898 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 8.795 ; 8.887 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 7.531 ; 7.540 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 8.795 ; 8.887 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 7.335 ; 7.350 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 7.055 ; 7.081 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 7.326 ; 7.331 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 7.396 ; 7.437 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 7.343 ; 7.349 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 7.349 ; 7.364 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 7.798 ; 7.791 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 7.365 ; 7.390 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 7.342 ; 7.382 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 7.321 ; 7.321 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 7.047 ; 7.073 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 7.224 ; 7.233 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 7.798 ; 7.791 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 7.306 ; 7.316 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 6.156 ; 6.125 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 9.103 ; 9.255 ; Rise       ; SCL             ;
; soy           ; SCL        ; 8.409 ; 8.391 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 3.599 ; 3.717 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 3.670 ; 3.739 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 3.872 ; 3.968 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 4.749 ; 4.874 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 3.788 ; 3.875 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 3.670 ; 3.739 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 3.774 ; 3.863 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 3.833 ; 3.925 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 3.795 ; 3.882 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 3.800 ; 3.891 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 3.660 ; 3.730 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 3.807 ; 3.894 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 3.806 ; 3.891 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 3.780 ; 3.862 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 3.660 ; 3.730 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 3.715 ; 3.787 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 4.016 ; 4.135 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 3.777 ; 3.873 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 3.188 ; 3.311 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 4.198 ; 4.199 ; Rise       ; SCL             ;
; soy           ; SCL        ; 3.881 ; 3.868 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 6.067 ;    ;    ; 6.398 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 3.198 ;    ;    ; 3.773 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ACK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fin_dir       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; soy           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Hab_Dir       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UNO                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ACK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; fin_dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; soy           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Hab_Dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; DATO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.36 V              ; -0.00376 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.36 V             ; -0.00376 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ACK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; fin_dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; soy           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; Hab_Dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; DATO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SCL        ; SCL      ; 160      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SCL        ; SCL      ; 160      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 30 16:25:27 2025
Info: Command: quartus_sta I2E -c I2E
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'I2E.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SCL SCL
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.281       -31.847 SCL 
Info (332146): Worst-case hold slack is 0.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.429         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -38.980 SCL 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.813
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.813       -27.268 SCL 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.387         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -38.980 SCL 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.148
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.148        -9.136 SCL 
Info (332146): Worst-case hold slack is 0.085
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.085         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -32.917 SCL 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Thu Oct 30 16:25:30 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


