

================================================================
== Vitis HLS Report for 'GBM_Pipeline_VITIS_LOOP_11_1'
================================================================
* Date:           Thu Jan  9 03:49:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        GBM
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      102|      102|  0.816 us|  0.816 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |      100|      100|         2|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_ln12 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 6 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln11_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln11"   --->   Operation 7 'read' 'sext_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln11_cast = sext i59 %sext_ln11_read"   --->   Operation 9 'sext' 'sext_ln11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln11 = store i7 0, i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 11 'store' 'store_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i192 0, i192 %phi_ln12"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m_2 = load i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 14 'load' 'm_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%icmp_ln11 = icmp_eq  i7 %m_2, i7 100" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 16 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%add_ln11 = add i7 %m_2, i7 1" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 17 'add' 'add_ln11' <Predicate = true> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split, void %VITIS_LOOP_15_2.exitStub" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 18 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i7 %m_2" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 19 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.34ns)   --->   "%icmp_ln12 = icmp_eq  i2 %trunc_ln11, i2 3" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 20 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln11)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split._crit_edge, void" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 21 'br' 'br_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln11 = store i7 %add_ln11, i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.29>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln12_load_1 = load i192 %phi_ln12" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 23 'load' 'phi_ln12_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i256 %gmem, i64 %sext_ln11_cast" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 24 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 25 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 27 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i192, i64 %tmp, i192 %phi_ln12_load_1" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 28 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (7.04ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem_addr, i256 %or_ln, i32 4294967295" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 29 'write' 'write_ln12' <Predicate = (icmp_ln12)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc.split._crit_edge" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 30 'br' 'br_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln12_load = load i192 %phi_ln12" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 31 'load' 'phi_ln12_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i128 @_ssdm_op_PartSelect.i128.i192.i32.i32, i192 %phi_ln12_load, i32 64, i32 191" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 32 'partselect' 'tmp_49' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i128, i64 %tmp, i128 %tmp_49" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.18ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i192 0, i192 %tmp_s" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 34 'select' 'select_ln12' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln12 = store i192 %select_ln12, i192 %phi_ln12" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 35 'store' 'store_ln12' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 36 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln12               (alloca           ) [ 011]
m                      (alloca           ) [ 010]
sext_ln11_read         (read             ) [ 000]
tmp                    (read             ) [ 011]
sext_ln11_cast         (sext             ) [ 011]
specinterface_ln0      (specinterface    ) [ 000]
store_ln11             (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
m_2                    (load             ) [ 000]
specbitsmap_ln0        (specbitsmap      ) [ 000]
icmp_ln11              (icmp             ) [ 010]
add_ln11               (add              ) [ 000]
br_ln11                (br               ) [ 000]
trunc_ln11             (trunc            ) [ 000]
icmp_ln12              (icmp             ) [ 011]
br_ln12                (br               ) [ 000]
store_ln11             (store            ) [ 000]
phi_ln12_load_1        (load             ) [ 000]
gmem_addr              (getelementptr    ) [ 000]
specpipeline_ln11      (specpipeline     ) [ 000]
speclooptripcount_ln11 (speclooptripcount) [ 000]
specloopname_ln11      (specloopname     ) [ 000]
or_ln                  (bitconcatenate   ) [ 000]
write_ln12             (write            ) [ 000]
br_ln12                (br               ) [ 000]
phi_ln12_load          (load             ) [ 000]
tmp_49                 (partselect       ) [ 000]
tmp_s                  (bitconcatenate   ) [ 000]
select_ln12            (select           ) [ 000]
store_ln12             (store            ) [ 000]
br_ln11                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i59"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i64.i192"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i64.i128"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="phi_ln12_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln12/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln11_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="59" slack="0"/>
<pin id="72" dir="0" index="1" bw="59" slack="0"/>
<pin id="73" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln11_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln12_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="0" index="2" bw="256" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln11_cast_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="59" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_cast/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln11_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="192" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="m_2_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln11_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="6" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln11_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln11_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln12_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln11_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="7" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="phi_ln12_load_1_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="192" slack="1"/>
<pin id="136" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln12_load_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem_addr_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="256" slack="0"/>
<pin id="139" dir="0" index="1" bw="59" slack="1"/>
<pin id="140" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="or_ln_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="256" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="1"/>
<pin id="146" dir="0" index="2" bw="192" slack="0"/>
<pin id="147" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="phi_ln12_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="192" slack="1"/>
<pin id="153" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln12_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_49_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="0" index="1" bw="192" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="9" slack="0"/>
<pin id="159" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="192" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="1"/>
<pin id="167" dir="0" index="2" bw="128" slack="0"/>
<pin id="168" dir="1" index="3" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln12_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="192" slack="0"/>
<pin id="175" dir="1" index="3" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln12_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="192" slack="0"/>
<pin id="180" dir="0" index="1" bw="192" slack="1"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="phi_ln12_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="192" slack="0"/>
<pin id="185" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln12 "/>
</bind>
</comp>

<comp id="191" class="1005" name="m_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="204" class="1005" name="sext_ln11_cast_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11_cast "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln12_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="70" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="104" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="113" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="137" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="134" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="160"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="154" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="62" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="66" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="201"><net_src comp="76" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="207"><net_src comp="90" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="215"><net_src comp="123" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 }
 - Input state : 
	Port: GBM_Pipeline_VITIS_LOOP_11_1 : empty | {1 }
	Port: GBM_Pipeline_VITIS_LOOP_11_1 : sext_ln11 | {1 }
  - Chain level:
	State 1
		store_ln11 : 1
		store_ln0 : 1
		m_2 : 1
		icmp_ln11 : 2
		add_ln11 : 2
		br_ln11 : 3
		trunc_ln11 : 2
		icmp_ln12 : 3
		br_ln12 : 4
		store_ln11 : 3
	State 2
		or_ln : 1
		write_ln12 : 2
		tmp_49 : 1
		tmp_s : 2
		select_ln12 : 3
		store_ln12 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln12_fu_171    |    0    |   192   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln11_fu_107     |    0    |    14   |
|          |      icmp_ln12_fu_123     |    0    |    10   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln11_fu_113      |    0    |    14   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln11_read_read_fu_70 |    0    |    0    |
|          |       tmp_read_fu_76      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln12_write_fu_82  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln11_cast_fu_90   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln11_fu_119     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_143       |    0    |    0    |
|          |        tmp_s_fu_164       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       tmp_49_fu_154       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   230   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   icmp_ln12_reg_212  |    1   |
|       m_reg_191      |    7   |
|   phi_ln12_reg_183   |   192  |
|sext_ln11_cast_reg_204|   64   |
|      tmp_reg_198     |   64   |
+----------------------+--------+
|         Total        |   328  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   230  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   328  |    -   |
+-----------+--------+--------+
|   Total   |   328  |   230  |
+-----------+--------+--------+
