
---------- Begin Simulation Statistics ----------
final_tick                               15742173562506                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131292                       # Simulator instruction rate (inst/s)
host_mem_usage                               17618616                       # Number of bytes of host memory used
host_op_rate                                   216746                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7615.69                       # Real time elapsed on the host
host_tick_rate                               11938048                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999882180                       # Number of instructions simulated
sim_ops                                    1650674016                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090916                       # Number of seconds simulated
sim_ticks                                 90916485174                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2574776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         6231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5019400                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         6231                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu0.num_int_insts                          16                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2574640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         6171                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5019126                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         6171                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu1.num_int_insts                          16                       # number of integer instructions
system.cpu1.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2573831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         5770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5018296                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         5770                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu2.num_int_insts                          16                       # number of integer instructions
system.cpu2.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            7                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2573768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         5764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5018206                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         5764                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      7477756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       15023916                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4723200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9517893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        130715064                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        97931083                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            412717679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.092090                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.092090                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        302026990                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       159570792                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 100319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        18998                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28475663                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.513135                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            96922192                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          27538744                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       54520981                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69427889                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     27595252                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    413427902                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     69383448                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        56370                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    413119819                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        148615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     23677844                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         20792                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     23944569                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2266                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        507992844                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            413076728                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.602636                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        306134655                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.512977                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             413095881                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       405481993                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190915355                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.915676                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.915676                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        11939      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    221793653     53.68%     53.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        17893      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     12497639      3.02%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      8957183      2.17%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5331536      1.29%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     30064156      7.28%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6594146      1.60%     69.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      3034038      0.73%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27037056      6.54%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26779281      6.48%     83.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13501370      3.27%     86.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     42622686     10.32%     96.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     14050740      3.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     413176192                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      187494538                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    373076055                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    185533237                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    185989262                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            6579660                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015925                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        2874163     43.68%     43.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd          484      0.01%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        118303      1.80%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       162547      2.47%     47.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt          497      0.01%     47.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        19508      0.30%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       237264      3.61%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt          704      0.01%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1293842     19.66%     71.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       547144      8.32%     79.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1032731     15.70%     95.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       292473      4.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     232249375                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    732793316                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    227543491                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    228151026                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         413427893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        413176192                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       710143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        15202                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      1107438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    272922128                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.513898                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.674915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    194730477     71.35%     71.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5950373      2.18%     73.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6021289      2.21%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6450768      2.36%     78.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9589669      3.51%     81.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10786956      3.95%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10016090      3.67%     89.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11571107      4.24%     93.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17805399      6.52%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    272922128                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.513341                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      1680884                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1401755                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69427889                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     27595252                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      170970248                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               273022447                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        130693488                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        97917994                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249959562                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            412650185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.092266                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.092266                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        301977207                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       159543331                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  93521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        18994                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        28471334                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.512888                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            96905035                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          27534087                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       54490217                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69415315                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     27590559                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    413359934                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     69370948                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        56253                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    413052319                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        149587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     23802535                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         20804                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     24069123                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2266                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6319                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12675                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        507897139                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            413009444                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.602657                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        306087848                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.512731                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             413028413                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       405415799                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190885589                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.915528                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.915528                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        11916      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    221759597     53.68%     53.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        17892      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     12494691      3.02%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      8955684      2.17%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5330726      1.29%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     30058915      7.28%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      6592912      1.60%     69.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      3033992      0.73%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27032645      6.54%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       505998      0.12%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26773978      6.48%     83.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13498756      3.27%     86.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     42615324     10.32%     96.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     14048720      3.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     413108578                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      187462925                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    373012687                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    185501777                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    185957131                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6578741                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015925                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2873037     43.67%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd          484      0.01%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        118185      1.80%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       162789      2.47%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          499      0.01%     47.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        19510      0.30%     48.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       237543      3.61%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt          739      0.01%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1293659     19.66%     71.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       547364      8.32%     79.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1033244     15.71%     95.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       291688      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     232212478                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    732727286                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    227507667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    228114707                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         413359925                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        413108578                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       709662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        15156                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      1105277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    272928926                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.513612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.674795                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    194754627     71.36%     71.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5948193      2.18%     73.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6017787      2.20%     75.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6445719      2.36%     78.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9594193      3.52%     81.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     10774460      3.95%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10023512      3.67%     89.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     11565970      4.24%     93.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17804465      6.52%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    272928926                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.513094                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1682020                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1401625                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69415315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     27590559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      170941138                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               273022447                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        130699755                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        97921711                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249972396                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            412671567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.092210                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.092210                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        301992785                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       159551993                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 110901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        18975                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28472591                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.512960                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            96909561                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27535401                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       54269226                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69418660                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27591858                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    413379089                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69374160                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        56509                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    413072133                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        147739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     23898138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         20762                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     24162802                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2239                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        507942327                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            413029399                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.602641                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        306106855                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.512804                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             413048356                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       405433919                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190893892                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.915575                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.915575                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        11962      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    221769886     53.68%     53.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        17903      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     12495610      3.02%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      8956093      2.17%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5330935      1.29%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     30060582      7.28%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      6593299      1.60%     69.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3034007      0.73%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27034053      6.54%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       506013      0.12%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26775121      6.48%     83.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     13499456      3.27%     86.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     42617533     10.32%     96.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     14049365      3.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     413128650                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      187472573                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    373032118                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    185511759                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    185965665                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6579136                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015925                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2875080     43.70%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          484      0.01%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     43.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        118019      1.79%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       162985      2.48%     47.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     47.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     47.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          530      0.01%     47.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        19595      0.30%     48.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       237190      3.61%     51.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt          765      0.01%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1293000     19.65%     71.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       546748      8.31%     79.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1032724     15.70%     95.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       292016      4.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     232223251                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    732731163                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    227517640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    228123098                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         413379080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        413128650                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       707462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        15307                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1102699                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    272911546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.513782                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.674924                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    194735356     71.35%     71.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5945002      2.18%     73.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6023499      2.21%     75.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6443865      2.36%     78.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9587520      3.51%     81.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10784392      3.95%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10018526      3.67%     89.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11565229      4.24%     93.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17808157      6.53%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    272911546                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.513167                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1682882                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1404267                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69418660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27591858                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      170949261                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               273022447                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        130688166                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97914530                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249950166                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            412634493                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.092308                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.092308                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        301965924                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       159537060                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 109722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        18964                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        28470290                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.512826                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            96900016                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          27532862                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       54208810                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69411861                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     27589358                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    413342194                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     69367154                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        56532                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    413035345                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        148724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     23720048                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         20770                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     23985937                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2253                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        507886031                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            412992899                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.602644                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        306074636                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.512670                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             413011779                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       405397675                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190877737                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.915493                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.915493                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        11961      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    221751397     53.68%     53.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        17900      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     12494001      3.02%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      8955231      2.17%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5330490      1.29%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     30057740      7.28%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      6592654      1.60%     69.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      3033981      0.73%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27031757      6.54%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       505987      0.12%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     26772228      6.48%     83.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     13498063      3.27%     86.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     42613445     10.32%     96.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     14048219      3.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     413091886                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      187456186                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    372998426                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    185494662                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    185948016                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6577650                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015923                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        2873272     43.68%     43.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          484      0.01%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        118516      1.80%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     45.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       162829      2.48%     47.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt          538      0.01%     47.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        19448      0.30%     48.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       237665      3.61%     51.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt          892      0.01%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1292276     19.65%     71.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       546742      8.31%     79.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1033274     15.71%     95.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       291714      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     232201389                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    732691000                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    227498237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    228104016                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         413342185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        413091886                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       707610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        15288                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1101243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    272912725                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.513641                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.674784                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    194735248     71.35%     71.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5949098      2.18%     73.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      6029008      2.21%     75.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6444405      2.36%     78.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9586479      3.51%     81.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10780291      3.95%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10019604      3.67%     89.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     11562174      4.24%     93.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17806418      6.52%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    272912725                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.513033                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1681722                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1405026                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69411861                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     27589358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      170933282                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               273022447                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84368739                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84368740                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     86431714                       # number of overall hits
system.cpu0.dcache.overall_hits::total       86431715                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4497912                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4497918                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6100977                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6100983                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 411219068301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 411219068301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 411219068301                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 411219068301                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     88866651                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     88866658                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     92532691                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     92532698                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.050614                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.050614                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.065933                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065933                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 91424.436116                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91424.314161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 67402.166620                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67402.100334                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.090909                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          250                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2443589                       # number of writebacks
system.cpu0.dcache.writebacks::total          2443589                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2633908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2633908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2633908                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2633908                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1864004                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1864004                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2571973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2571973                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 155118221172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 155118221172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 229054067316                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 229054067316                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.020975                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020975                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.027795                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027795                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 83217.751234                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83217.751234                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 89057.726234                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89057.726234                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2443589                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57514755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57514756                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3862472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3862477                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 362728731843                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 362728731843                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     61377227                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     61377233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.062930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 93911.032065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93910.910497                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2548350                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2548350                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1314122                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1314122                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 113677655220                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 113677655220                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 86504.643572                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86504.643572                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26853984                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26853984                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       635440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       635441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  48490336458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  48490336458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27489424                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27489425                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.023116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 76309.858457                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76309.738368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        85558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        85558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       549882                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       549882                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  41440565952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  41440565952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.020003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 75362.652264                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75362.652264                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2062975                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2062975                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1603065                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1603065                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      3666040                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      3666040                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.437274                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.437274                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       707969                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       707969                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  73935846144                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  73935846144                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.193115                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.193115                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 104433.733884                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 104433.733884                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.935663                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89068648                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2444101                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.442294                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.004000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.931663                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999867                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        742705685                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       742705685                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30572876                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30572894                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30572876                       # number of overall hits
system.cpu0.icache.overall_hits::total       30572894                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          605                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           608                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          605                       # number of overall misses
system.cpu0.icache.overall_misses::total          608                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     83292291                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     83292291                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     83292291                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     83292291                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     30573481                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     30573502                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     30573481                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     30573502                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 137673.208264                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136993.899671                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 137673.208264                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136993.899671                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu0.icache.writebacks::total               38                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           89                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           89                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          516                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          516                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     72062532                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     72062532                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     72062532                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     72062532                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 139656.069767                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 139656.069767                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 139656.069767                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 139656.069767                       # average overall mshr miss latency
system.cpu0.icache.replacements                    38                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30572876                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30572894                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          605                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          608                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     83292291                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     83292291                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     30573481                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     30573502                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 137673.208264                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136993.899671                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           89                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          516                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     72062532                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     72062532                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 139656.069767                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 139656.069767                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          277.664079                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           30573413                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              519                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         58908.310212                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   274.664079                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.536453                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.542313                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244588535                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244588535                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2022615                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2003102                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2304871                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       130967                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       130967                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        422005                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       422005                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2022615                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1076                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7593725                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7594801                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        35648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    312812160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           312847808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1864346                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              119318144                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4439940                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001404                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.037442                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4433707     99.86%     99.86% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                6233      0.14%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4439940                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3298969812                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         515484                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2485262916                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.7                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       583912                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         583912                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       583912                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        583912                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          516                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1860183                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1860708                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          516                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1860183                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1860708                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     71708886                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 224196009218                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 224267718104                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     71708886                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 224196009218                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 224267718104                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          516                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2444095                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2444620                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          516                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2444095                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2444620                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.761093                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.761144                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.761093                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.761144                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 138970.709302                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 120523.630857                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 120528.163529                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 138970.709302                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 120523.630857                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 120528.163529                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1864343                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1864343                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          516                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1860183                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1860699                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          516                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1860183                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1860699                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     71537058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 223576568279                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 223648105337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     71537058                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 223576568279                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 223648105337                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.761093                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.761140                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.761093                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.761140                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 138637.709302                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 120190.630857                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 120195.746511                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 138637.709302                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 120190.630857                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 120195.746511                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1864343                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1040949                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1040949                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1040949                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1040949                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1402674                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1402674                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1402674                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1402674                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       130791                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       130791                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          176                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          176                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data       100899                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       100899                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       130967                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       130967                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001344                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001344                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data   573.289773                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total   573.289773                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          176                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          176                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3248082                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3248082                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001344                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001344                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18455.011364                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18455.011364                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         2279                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         2279                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       419725                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       419726                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  40426575957                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  40426575957                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       422004                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       422005                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.994600                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.994600                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 96316.816861                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 96316.587386                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       419725                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       419725                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  40286807532                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  40286807532                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.994600                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.994597                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 95983.816861                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 95983.816861                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       581633                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       581633                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          516                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1440458                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1440982                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     71708886                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 183769433261                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 183841142147                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2022091                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2022615                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.712361                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.712435                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 138970.709302                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 127577.085386                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 127580.457040                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          516                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1440458                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1440974                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     71537058                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 183289760747                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 183361297805                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.712361                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712431                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 138637.709302                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 127244.085386                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 127248.165342                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2101.568667                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5019039                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1866571                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.688909                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.302067                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.003928                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.004905                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    40.414652                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2055.843116                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001294                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.009867                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.501915                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.513078                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1516                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        82173963                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       82173963                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  90916475174                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-16916.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-16916.numOps                     0                       # Number of Ops committed
system.cpu0.thread-16916.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     84356447                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        84356448                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     86422853                       # number of overall hits
system.cpu1.dcache.overall_hits::total       86422854                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4496634                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4496640                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      6095415                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6095421                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 409889471229                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 409889471229                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 409889471229                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 409889471229                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     88853081                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     88853088                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     92518268                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     92518275                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.050608                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050608                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.065883                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065883                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 91154.732902                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91154.611272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 67245.539677                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67245.473484                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.978723                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2443447                       # number of writebacks
system.cpu1.dcache.writebacks::total          2443447                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      2632559                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2632559                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      2632559                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2632559                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1864075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1864075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2571843                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2571843                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 154764567180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 154764567180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 228908942919                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 228908942919                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.020979                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020979                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.027798                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027798                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 83024.860684                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83024.860684                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 89005.799700                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89005.799700                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2443447                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     57506440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       57506441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3862009                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3862014                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 361328298345                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 361328298345                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     61368449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     61368455                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.062932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.062932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 93559.672788                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93559.551660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      2547830                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2547830                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1314179                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1314179                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 113306935977                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 113306935977                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.021415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 86218.799705                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86218.799705                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26850007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26850007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       634625                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       634626                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  48561172884                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  48561172884                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27484632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27484633                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.023090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.023090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 76519.476674                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76519.356099                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        84729                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        84729                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       549896                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       549896                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  41457631203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  41457631203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.020007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 75391.767176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75391.767176                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2066406                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2066406                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1598781                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1598781                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      3665187                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      3665187                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.436207                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.436207                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       707768                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       707768                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  74144375739                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  74144375739                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.193106                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.193106                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 104758.022034                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 104758.022034                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.935987                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           89059781                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2443959                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            36.440784                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.003997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.931989                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999867                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        742590159                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       742590159                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30568134                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30568152                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30568134                       # number of overall hits
system.cpu1.icache.overall_hits::total       30568152                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          605                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           608                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          605                       # number of overall misses
system.cpu1.icache.overall_misses::total          608                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     80077176                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     80077176                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     80077176                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     80077176                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     30568739                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30568760                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     30568739                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30568760                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 132358.968595                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 131705.881579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 132358.968595                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 131705.881579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu1.icache.writebacks::total               39                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           88                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           88                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          517                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          517                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     70710552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     70710552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     70710552                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     70710552                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 136770.893617                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 136770.893617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 136770.893617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 136770.893617                       # average overall mshr miss latency
system.cpu1.icache.replacements                    39                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30568134                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30568152                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          605                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          608                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     80077176                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     80077176                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     30568739                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30568760                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 132358.968595                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 131705.881579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           88                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          517                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     70710552                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     70710552                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 136770.893617                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 136770.893617                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          277.722218                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30568672                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              520                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         58785.907692                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   274.722218                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.536567                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.542426                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        244550600                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       244550600                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2022472                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2002935                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2304583                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       130976                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       130976                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        422007                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       422007                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2022472                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1079                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7593317                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7594396                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        35776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    312793984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           312829760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1864032                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              119298048                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4439499                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001390                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.037263                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4433326     99.86%     99.86% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                6173      0.14%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4439499                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3298785058                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         516815                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2485124055                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.7                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       584024                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         584025                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       584024                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        584025                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          516                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1859929                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1860454                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          516                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1859929                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1860454                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     70351578                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 224053100608                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 224123452186                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     70351578                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 224053100608                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 224123452186                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          517                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2443953                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2444479                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          517                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2443953                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2444479                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.998066                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.761033                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.761084                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.998066                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.761033                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.761084                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 136340.267442                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 120463.254569                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 120467.075341                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 136340.267442                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 120463.254569                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 120467.075341                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1864031                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1864031                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          516                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1859929                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1860445                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          516                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1859929                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1860445                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     70179750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 223433744251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 223503924001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     70179750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 223433744251                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 223503924001                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.998066                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.761033                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.761080                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.998066                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.761033                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.761080                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 136007.267442                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 120130.254569                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 120134.658107                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 136007.267442                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 120130.254569                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 120134.658107                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1864031                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1041095                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1041095                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1041095                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1041095                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1402388                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1402388                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1402388                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1402388                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       130833                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       130833                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data          143                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       110556                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       110556                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       130976                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       130976                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001092                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001092                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data   773.118881                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total   773.118881                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data          143                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total          143                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2612052                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      2612052                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001092                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001092                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18266.097902                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18266.097902                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         2278                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         2278                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       419728                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       419729                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  40444748765                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  40444748765                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       422007                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.994602                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.994602                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 96359.425068                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 96359.195493                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       419728                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       419728                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  40304979341                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  40304979341                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.994602                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.994600                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 96026.425068                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 96026.425068                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       581746                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       581747                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          516                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1440201                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1440725                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     70351578                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 183608351843                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 183678703421                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2021947                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2022472                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.998066                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.712284                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.712358                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 136340.267442                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 127488.004690                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 127490.467245                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          516                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1440201                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1440717                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     70179750                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 183128764910                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 183198944660                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.998066                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.712284                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712354                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 136007.267442                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 127155.004690                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 127158.175173                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2101.730823                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5018801                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1866259                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.689231                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     5.238396                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.001971                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.005732                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    40.485966                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2055.998758                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001279                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009884                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.501953                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.513118                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1511                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        82169283                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       82169283                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  90916475174                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32389.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32389.numOps                      0                       # Number of Ops committed
system.cpu1.thread32389.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     84359112                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        84359113                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     86430383                       # number of overall hits
system.cpu2.dcache.overall_hits::total       86430384                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4494262                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4494268                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6088324                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6088330                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 410396935589                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 410396935589                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 410396935589                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 410396935589                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     88853374                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     88853381                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     92518707                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     92518714                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.050581                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050581                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.065806                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065806                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 91315.756756                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91315.634846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 67407.210193                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67407.143763                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2217                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.022727                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   201.545455                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2443429                       # number of writebacks
system.cpu2.dcache.writebacks::total          2443429                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2630954                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2630954                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2630954                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2630954                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1863308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1863308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2571125                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2571125                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 154910463137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 154910463137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 228894503039                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 228894503039                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.020971                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.020971                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.027790                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027790                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 83137.335930                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83137.335930                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 89025.038860                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89025.038860                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2443429                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     57505974                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57505975                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3861248                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3861253                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 361911889836                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 361911889836                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     61367222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     61367228                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.062920                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.062920                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 93729.252779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93729.131408                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2547134                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2547134                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1314114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1314114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 113473242837                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 113473242837                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.021414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.021414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 86349.618707                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86349.618707                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26853138                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26853138                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       633014                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       633015                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  48485045753                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  48485045753                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27486152                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27486153                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 76593.954878                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76593.833879                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data        83820                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        83820                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       549194                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       549194                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  41437220300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  41437220300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.019981                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019981                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 75450.970513                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75450.970513                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2071271                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2071271                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1594062                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1594062                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      3665333                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      3665333                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.434902                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.434902                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       707817                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       707817                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  73984039902                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  73984039902                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.193111                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.193111                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 104524.248361                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 104524.248361                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.936398                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           89066172                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2443941                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            36.443667                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003994                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.932404                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999868                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999876                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        742593653                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       742593653                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30569258                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30569276                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30569258                       # number of overall hits
system.cpu2.icache.overall_hits::total       30569276                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          601                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           604                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          601                       # number of overall misses
system.cpu2.icache.overall_misses::total          604                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     91196712                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     91196712                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     91196712                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     91196712                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           21                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30569859                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30569880                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           21                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30569859                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30569880                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.142857                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.142857                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 151741.617304                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150987.933775                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 151741.617304                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150987.933775                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu2.icache.writebacks::total               37                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           86                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          515                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          515                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     80005581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     80005581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     80005581                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     80005581                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 155350.642718                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155350.642718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 155350.642718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155350.642718                       # average overall mshr miss latency
system.cpu2.icache.replacements                    37                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30569258                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30569276                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          601                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          604                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     91196712                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     91196712                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30569859                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30569880                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 151741.617304                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150987.933775                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          515                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     80005581                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     80005581                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 155350.642718                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155350.642718                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          277.857737                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30569794                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              518                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         59015.046332                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   274.857737                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.536832                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.542691                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        244559558                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       244559558                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2022452                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2002523                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2302079                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       130201                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       130201                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        422007                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       422007                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2022454                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1073                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591715                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592788                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        35520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    312791680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           312827200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1861136                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              119112704                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4435808                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001301                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.036049                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4430036     99.87%     99.87% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5772      0.13%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4435808                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3298490160                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         514485                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2484847998                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       586436                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         586437                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       586436                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        586437                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          514                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1857501                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1858024                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          514                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1857501                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1858024                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     79649604                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 224034196868                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 224113846472                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     79649604                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 224034196868                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 224113846472                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          515                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2443937                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2444461                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          515                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2443937                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2444461                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.760045                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.760096                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.760045                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.760096                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 154960.319066                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 120610.539035                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 120619.457269                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 154960.319066                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 120610.539035                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 120619.457269                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1861135                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1861135                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          514                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1857501                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1858015                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          514                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1857501                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1858015                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     79478442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 223415649701                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 223495128143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     79478442                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 223415649701                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 223495128143                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.760045                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.760092                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.760045                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.760092                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 154627.319066                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 120277.539394                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 120287.041893                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 154627.319066                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 120277.539394                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 120287.041893                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1861135                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1042447                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1042447                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1042447                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1042447                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1401016                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1401016                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1401016                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1401016                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       130199                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       130199                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       130201                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       130201                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         2489                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         2489                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       419517                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       419518                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  40430927934                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  40430927934                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       422007                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.994102                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.994102                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 96374.945316                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 96374.715588                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       419517                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       419517                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  40291228773                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  40291228773                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.994102                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.994100                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 96041.945316                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 96041.945316                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       583947                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       583948                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1437984                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1438506                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     79649604                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 183603268934                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 183682918538                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2021931                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2022454                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.711193                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.711268                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 154960.319066                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 127681.023526                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 127690.060756                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1437984                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1438498                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     79478442                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 183124420928                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 183203899370                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.711193                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711264                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 154627.319066                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 127348.023989                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 127357.771349                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2239.235416                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5018122                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1863439                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.692936                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.385530                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.004369                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   145.287907                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2085.557610                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001071                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000245                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.035471                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.509169                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.546688                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1509                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        82153455                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       82153455                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  90916475174                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32389.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32389.numOps                      0                       # Number of Ops committed
system.cpu2.thread32389.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     84348526                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        84348527                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     86419222                       # number of overall hits
system.cpu3.dcache.overall_hits::total       86419223                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4495687                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4495693                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      6089943                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6089949                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 409258920743                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 409258920743                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 409258920743                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 409258920743                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     88844213                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     88844220                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     92509165                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     92509172                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050602                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050602                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.065831                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065831                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 91033.677554                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91033.556060                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 67202.422214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67202.356004                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1908                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   190.800000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2443408                       # number of writebacks
system.cpu3.dcache.writebacks::total          2443408                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2632342                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2632342                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2632342                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2632342                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1863345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1863345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2571103                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2571103                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 154635934274                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 154635934274                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 228622307840                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 228622307840                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.020973                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020973                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.027793                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027793                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 82988.353887                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82988.353887                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88919.933523                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88919.933523                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2443408                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     57497821                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       57497822                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3862857                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3862862                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 360755782767                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 360755782767                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     61360678                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     61360684                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.062953                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.062953                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 93390.923549                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93390.802666                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2548704                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2548704                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1314153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1314153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 113213263410                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 113213263410                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.021417                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021417                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 86149.225707                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86149.225707                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26850705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26850705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       632830                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       632831                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  48503137976                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  48503137976                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27483535                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27483536                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.023026                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.023026                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 76644.814525                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76644.693411                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        83638                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        83638                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       549192                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       549192                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  41422670864                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  41422670864                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.019983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 75424.752844                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75424.752844                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2070696                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2070696                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1594256                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1594256                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      3664952                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      3664952                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.435001                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.435001                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       707758                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       707758                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  73986373566                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  73986373566                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.193115                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.193115                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 104536.258956                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 104536.258956                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.936713                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           89055035                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2443920                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            36.439423                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003992                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.932721                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999876                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          226                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        742517296                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       742517296                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30566684                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30566702                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30566684                       # number of overall hits
system.cpu3.icache.overall_hits::total       30566702                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          599                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           602                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          599                       # number of overall misses
system.cpu3.icache.overall_misses::total          602                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     94144428                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     94144428                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     94144428                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     94144428                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           21                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30567283                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30567304                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           21                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30567283                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30567304                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.142857                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.142857                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 157169.328881                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156386.093023                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 157169.328881                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156386.093023                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           36                       # number of writebacks
system.cpu3.icache.writebacks::total               36                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           85                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          514                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     81239013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     81239013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     81239013                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     81239013                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 158052.554475                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158052.554475                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 158052.554475                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158052.554475                       # average overall mshr miss latency
system.cpu3.icache.replacements                    36                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30566684                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30566702                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          599                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          602                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     94144428                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     94144428                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30567283                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30567304                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 157169.328881                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156386.093023                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     81239013                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     81239013                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 158052.554475                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158052.554475                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          277.338172                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30567219                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              517                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         59124.214700                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   274.338172                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.535817                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.541676                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        244538949                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       244538949                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2022433                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2002535                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2302034                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       130193                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       130193                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        422004                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       422004                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2022433                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1070                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7591634                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7592704                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        35392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    312788992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           312824384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1861125                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              119112000                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4435759                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001300                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036031                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4429993     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5766      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4435759                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3298431270                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.6                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         513486                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2484824355                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.7                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       586419                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         586420                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       586419                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        586420                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          513                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1857495                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1858017                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          513                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1857495                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1858017                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     80882703                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 223761011996                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 223841894699                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     80882703                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 223761011996                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 223841894699                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          514                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2443914                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2444437                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          514                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2443914                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2444437                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.998054                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.760049                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.760100                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.998054                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.760049                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.760100                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 157666.087719                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 120463.856967                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 120473.545021                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 157666.087719                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 120463.856967                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 120473.545021                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1861124                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1861124                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          513                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1857495                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1858008                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          513                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1857495                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1858008                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     80711874                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 223142466161                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 223223178035                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     80711874                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 223142466161                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 223223178035                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.998054                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.760049                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.760096                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.998054                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.760049                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.760096                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 157333.087719                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 120130.856967                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 120141.128582                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 157333.087719                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 120130.856967                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 120141.128582                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1861124                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1042397                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1042397                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1042397                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1042397                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1401044                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1401044                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1401044                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1401044                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       130191                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       130191                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18981                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18981                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       130193                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       130193                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9490.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9490.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        45954                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        45954                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        22977                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22977                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         2488                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         2488                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       419515                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       419516                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  40416531012                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  40416531012                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       422003                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       422004                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.994104                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.994104                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 96341.086760                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 96340.857112                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       419515                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       419515                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  40276832517                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  40276832517                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.994104                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.994102                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 96008.086760                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 96008.086760                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       583931                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       583932                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          513                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1437980                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1438501                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     80882703                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 183344480984                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 183425363687                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2021911                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2022433                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.998054                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.711198                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.711273                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 157666.087719                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 127501.412387                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 127511.460671                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          513                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1437980                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1438493                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     80711874                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 182865633644                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 182946345518                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.998054                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.711198                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711269                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 157333.087719                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 127168.412387                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 127179.169810                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2239.234150                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5018070                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1863428                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.692924                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.440892                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.004368                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   145.300691                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2085.488199                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001084                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.035474                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.509152                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.546688                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1498                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        82152580                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       82152580                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  90916475174                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5758713                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5545901                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3582886                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           3020661                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               323                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              323                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            1678489                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           1678489                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5758714                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5580083                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5579227                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571422                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571405                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                22302137                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    238017472                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    237983168                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    237657216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    237656576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                951314432                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4722362                       # Total snoops (count)
system.l3bus.snoopTraffic                   108908864                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           12268849                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000699                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 12268843    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        6      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             12268849                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           7521329058                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1245053541                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          1244905652                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1243136723                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          1242950357                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       661819                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       661843                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       659361                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       659485                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             2642508                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       661819                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       661843                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       659361                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       659485                       # number of overall hits
system.l3cache.overall_hits::total            2642508                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          516                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1198364                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          516                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1198086                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          514                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1198140                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          513                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1198010                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4794695                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          516                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1198364                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          516                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1198086                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          514                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1198140                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          513                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1198010                       # number of overall misses
system.l3cache.overall_misses::total          4794695                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     69420505                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 206479646989                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     68090175                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 206336257291                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     77365222                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 206373664999                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     78641613                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 206098516503                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 825581603297                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     69420505                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 206479646989                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     68090175                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 206336257291                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     77365222                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 206373664999                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     78641613                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 206098516503                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 825581603297                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          516                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1860183                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          516                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1859929                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          514                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1857501                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          513                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1857495                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         7437203                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          516                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1860183                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          516                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1859929                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          514                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1857501                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          513                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1857495                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        7437203                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.644218                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.644157                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.645028                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.644960                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.644691                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.644218                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.644157                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.645028                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.644960                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.644691                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 134535.862403                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 172301.276565                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 131957.703488                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 172221.574487                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 150515.996109                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 172245.033968                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 153297.491228                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 172034.053558                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 172186.469274                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 134535.862403                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 172301.276565                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 131957.703488                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 172221.574487                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 150515.996109                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 172245.033968                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 153297.491228                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 172034.053558                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 172186.469274                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1701701                       # number of writebacks
system.l3cache.writebacks::total              1701701                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          516                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1198364                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          516                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1198086                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          514                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1198140                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          513                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1198010                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4794659                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          516                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1198364                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          516                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1198086                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          514                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1198140                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          513                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1198010                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4794659                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     65983945                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 198498542749                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     64653615                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 198357004531                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     73941982                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 198394052599                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     75225033                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 198119769903                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 793649174357                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     65983945                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 198498542749                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     64653615                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 198357004531                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     73941982                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 198394052599                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     75225033                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 198119769903                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 793649174357                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.644218                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.644157                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.645028                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.644960                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.644686                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.644218                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.644157                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.645028                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.644960                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.644686                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 127875.862403                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 165641.276565                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 125297.703488                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 165561.574487                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 143855.996109                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 165585.033968                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 146637.491228                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 165374.053558                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 165527.762111                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 127875.862403                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 165641.276565                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 125297.703488                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 165561.574487                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 143855.996109                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 165585.033968                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 146637.491228                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 165374.053558                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 165527.762111                       # average overall mshr miss latency
system.l3cache.replacements                   4722362                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3844200                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3844200                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3844200                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3844200                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3582886                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3582886                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3582886                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3582886                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          173                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          142                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             317                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            3                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             6                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          176                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          143                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          323                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.017045                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.006993                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.018576                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            3                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        49950                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        99900                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.017045                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.006993                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.018576                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       195331                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       195415                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       195214                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       195237                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           781197                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data       224394                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       224313                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       224303                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       224278                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         897292                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  35844128627                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  35860119826                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  35850906540                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  35835267916                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 143390422909                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       419725                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       419728                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       419517                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       419515                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      1678489                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.534621                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.534425                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.534670                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.534613                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.534583                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 159737.464580                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 159866.435855                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 159832.487929                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 159780.575518                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 159803.523166                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       224394                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       224313                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       224303                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       224278                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       897288                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  34349664587                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  34366195246                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  34357048560                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  34341576436                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 137414484829                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.534621                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.534425                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.534670                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.534613                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.534581                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 153077.464580                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 153206.435855                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 153172.487929                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 153120.575518                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 153144.235551                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       466488                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       466428                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       464147                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       464248                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1861311                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          516                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       973970                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          516                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       973773                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       973837                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          513                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       973732                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      3897403                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     69420505                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 170635518362                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     68090175                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 170476137465                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     77365222                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 170522758459                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     78641613                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 170263248587                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 682191180388                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1440458                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1440201                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1437984                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          513                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1437980                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5758714                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.676153                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.676137                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.677224                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.677153                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.676784                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 134535.862403                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 175195.866774                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 131957.703488                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 175067.636364                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 150515.996109                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 175104.004530                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 153297.491228                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 174856.375868                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 175037.372422                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          516                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       973970                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          516                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       973773                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       973837                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          513                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       973732                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      3897371                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     65983945                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 164148878162                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     64653615                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 163990809285                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     73941982                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 164037004039                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     75225033                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 163778193467                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 656234689528                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.676153                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.676137                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.677224                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.677153                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.676778                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 127875.862403                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 168535.866774                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 125297.703488                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 168407.636364                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 143855.996109                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 168444.004530                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 146637.491228                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 168196.375868                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 168378.809594                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            63850.001500                       # Cycle average of tags in use
system.l3cache.tags.total_refs               10069911                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              7427029                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.355846                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651309884139                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 63850.001500                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.974274                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.974274                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61842                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          668                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6149                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39754                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15271                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.943634                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            245260821                       # Number of tag accesses
system.l3cache.tags.data_accesses           245260821                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1701701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1197694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1197424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1197468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1197335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001085545226                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       105353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       105353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7252406                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1624309                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4794659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1701701                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4794659                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1701701                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2679                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       830                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4794659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1701701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  378477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  405381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  407132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  434631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  448417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  380895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  341500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  306643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  273709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 230960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 194711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 148530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 119043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  95715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  76272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  55082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  44450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  35931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  26571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   7056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   4307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   1935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   1198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  29634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  39150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  48650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  58234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  67534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  76901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  86366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  96043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 105694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 114807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 123929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 129174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 126857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  54560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  41866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  32575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  25905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  20482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  16455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  13425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  11266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   9532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   8506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   6954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   6062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   5797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   5453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   5228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   5156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   5003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   4857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   4710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   4680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   4801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   4874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   4991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   5461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   6095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   8067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   9265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  10786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 12121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 13485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 14570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 15422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 15864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 16383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 16992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 18207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 18276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 12783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  6603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   939                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       105353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.473693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    202.668672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       105239     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           86      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           22      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        105353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       105353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.093568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.172460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        105195     99.85%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            90      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            32      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            17      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1456-1471            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        105353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  171456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               306858176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108908864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3375.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1197.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90916309017                       # Total gap between requests
system.mem_ctrls.avgGap                      13994.96                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        33024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     76652416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        33024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     76635136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     76637952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        32832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     76629440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    108905024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 363234.455630320532                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 843108000.197095274925                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 363234.455630320532                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 842917935.656358480453                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 361826.570143381308                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 842948909.137071132660                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 361122.627399911697                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 842855284.752189636230                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1197857833.940376520157                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1198364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1198086                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1198140                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          513                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1198010                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1701701                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     46605365                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 153502649102                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     45279669                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 153371231977                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     54658533                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 153404970678                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     55973112                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 153135951877                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5780496237398                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     90320.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    128093.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     87751.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    128013.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    106339.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    128035.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    109109.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    127825.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3396893.01                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          2566300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              22505                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     3963                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  64255                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        33024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     76695296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        33024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     76677504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     76680960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        32832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     76672640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     306860480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       132544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    108908864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    108908864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          516                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1198364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          516                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1198086                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1198140                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          513                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1198010                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4794695                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1701701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1701701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       363234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    843579642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       363234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    843383946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       361827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    843421959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       361123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    843330446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3375190752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       363234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       363234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       361827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       361123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1457865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1197900071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1197900071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1197900071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       363234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    843579642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       363234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    843383946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       361827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    843421959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       361123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    843330446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4573090823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4791980                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1701641                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       147205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       147642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       154713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       154726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       139702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       139672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       153991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       153871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       148877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       148829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       145038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       145093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       147882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       147919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       157675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       157680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       148406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       147695                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       152245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       152255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       155899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       155868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       147974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       148030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       145616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       145631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       151432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       151502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       147950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       147979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       151500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       151483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        56979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        57056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        48710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        48739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        56991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        56978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        47333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        47378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        59265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        59284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        47050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        47048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        57952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        57942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        47587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        47594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        58842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        58689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        48942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        48972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        62097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        62095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        45344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        45370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        59025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        59009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        46460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        46462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        57766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        57790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        50435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        50457                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            529796006153                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15966877360                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       613617320313                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               110558.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          128050.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3246308                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             680927                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           40.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2566357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.937651                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   109.242569                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   209.806450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1390894     54.20%     54.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       793935     30.94%     85.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       130201      5.07%     90.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        60613      2.36%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        38261      1.49%     94.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        27713      1.08%     95.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        22816      0.89%     96.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20391      0.79%     96.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        81533      3.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2566357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             306686720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          108905024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3373.279548                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1197.857834                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   23.80                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8003921470.271975                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    10640990736.465794                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   20156585979.263866                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6395610891.936214                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 32412294965.978458                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 75742543382.989639                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1152564197.837101                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  154504511624.736572                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1699.411403                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1070332964                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8188600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  81657542210                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3897403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1701701                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3020661                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            897292                       # Transaction distribution
system.membus.trans_dist::ReadExResp           897292                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3897403                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     14311758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     14311758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               14311758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    415769344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    415769344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               415769344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4794701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4794701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4794701                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          5436305764                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8734752609                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       28545949                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     20485522                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        19031                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      9265823                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        9265368                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.995089                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2181074                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2306292                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2305394                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          898                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       711090                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        18906                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    272823405                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.512765                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.928377                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    200934007     73.65%     73.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     11957877      4.38%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4543108      1.67%     79.70% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5267947      1.93%     81.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3240695      1.19%     82.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2147420      0.79%     83.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1648447      0.60%     84.21% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2392049      0.88%     85.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     40691855     14.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    272823405                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     412717679                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           96736356                       # Number of memory references committed
system.switch_cpus0.commit.loads             69246928                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28461171                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         185446628                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          289170682                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2180881                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    221582672     53.69%     53.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     12496965      3.03%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8951516      2.17%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5331025      1.29%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     30057628      7.28%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6587619      1.60%     69.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      3034034      0.74%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     27027711      6.55%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     26698899      6.47%     83.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     13453253      3.26%     86.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     42548029     10.31%     96.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     14036175      3.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    412717679                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     40691855                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4120257                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    209000528                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         54233142                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5547398                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         20792                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      9251205                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     413725849                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          649                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           69383341                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           27538744                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1092540                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                14186                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        74037                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250969802                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           28545949                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     13751836                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            272827148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          41838                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         30573481                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    272922128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.517376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.940959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       206209082     75.56%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5815722      2.13%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2614600      0.96%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6774599      2.48%     81.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2486092      0.91%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3034646      1.11%     83.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3384955      1.24%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3489995      1.28%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39112437     14.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    272922128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.104555                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.919228                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           30573485                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            4334724                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         180954                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2266                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        105815                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  90916485174                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         20792                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6395349                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       82133815                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         57405805                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    126966356                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     413598359                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       129757                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       7138120                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      31134183                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      90878316                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    448922822                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1010650699                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       406081214                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        302445559                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    448024495                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          898235                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         27982334                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               645560319                       # The number of ROB reads
system.switch_cpus0.rob.writes              826956460                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          412717679                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       28541512                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20482176                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        19018                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      9264818                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        9264366                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.995121                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2180797                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2306036                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2305221                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          815                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       710636                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        18903                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    272830269                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.512479                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.928088                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    200947494     73.65%     73.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     11956425      4.38%     78.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4543314      1.67%     79.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5269600      1.93%     81.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3243621      1.19%     82.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2148817      0.79%     83.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1647062      0.60%     84.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2394097      0.88%     85.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     40679839     14.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    272830269                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249959562                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     412650185                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           96719149                       # Number of memory references committed
system.switch_cpus1.commit.loads             69234508                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28456835                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         185414855                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          289124846                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2180605                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    221548705     53.69%     53.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        17849      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     12494014      3.03%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8950038      2.17%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5330195      1.29%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     30052422      7.28%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      6586238      1.60%     69.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      3033988      0.74%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     27023335      6.55%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       505998      0.12%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     26693677      6.47%     83.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13450553      3.26%     86.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     42540831     10.31%     96.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     14034088      3.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    412650185                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     40679839                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4128114                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    209004157                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         54230884                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      5544956                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         20804                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9250222                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     413657868                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          643                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           69370746                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           27534087                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1092040                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                14184                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        81880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250929227                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           28541512                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13750384                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            272826022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          41862                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           80                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         30568739                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    272928926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.517090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.940764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       206227981     75.56%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5814476      2.13%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2613260      0.96%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         6774910      2.48%     81.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         2481815      0.91%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3034758      1.11%     83.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3385769      1.24%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3491384      1.28%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        39104573     14.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    272928926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.104539                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.919079                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           30568753                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   39                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4331762                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         180799                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2266                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        105913                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  90916485174                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         20804                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6401280                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       82289991                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         57403800                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    126813040                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     413530242                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       126768                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6994143                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      31234090                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      90629145                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    448851779                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1010482195                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       406014587                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        302394961                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    447954096                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          897559                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         27953410                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               645511251                       # The number of ROB reads
system.switch_cpus1.rob.writes              826820502                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249959562                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          412650185                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       28542747                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     20482964                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        19004                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      9265054                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        9264604                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.995143                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2180870                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2306221                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2305264                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          957                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       708448                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        18887                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    272813257                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.512652                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.928296                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    200934588     73.65%     73.65% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     11951972      4.38%     78.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4543660      1.67%     79.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5266835      1.93%     81.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3241721      1.19%     82.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2147652      0.79%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1647549      0.60%     84.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2392908      0.88%     85.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     40686372     14.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    272813257                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249972396                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     412671567                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           96724657                       # Number of memory references committed
system.switch_cpus2.commit.loads             69238489                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          28458198                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         185424892                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          289139392                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2180692                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    221559421     53.69%     53.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        17852      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     12494940      3.03%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8950504      2.17%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5330455      1.29%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     30054069      7.28%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      6586674      1.60%     69.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3034003      0.74%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     27024725      6.55%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       506013      0.12%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     26695378      6.47%     83.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     13451419      3.26%     86.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     42543111     10.31%     96.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     14034749      3.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    412671567                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     40686372                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         4134967                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    208980197                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         54233435                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      5542174                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         20762                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      9250596                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     413677826                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          657                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69373936                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27535401                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1092200                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                14185                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        90698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250938013                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           28542747                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13750738                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            272799880                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          41778                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           68                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         30569859                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    272911546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.517246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.940898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       206206793     75.56%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5817565      2.13%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2613692      0.96%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6773637      2.48%     81.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2483182      0.91%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3033602      1.11%     83.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3383330      1.24%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3490536      1.28%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        39109209     14.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    272911546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.104544                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.919111                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30569871                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   37                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            4335978                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         180167                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2239                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        105688                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            53                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  90916485174                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         20762                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         6407210                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       82173583                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         57404398                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    126905582                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     413550097                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       124206                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7044775                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      31224454                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      90734963                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    448871651                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1010530673                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       406033302                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        302409614                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    447976422                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          895140                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         27941568                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               645506900                       # The number of ROB reads
system.switch_cpus2.rob.writes              826858495                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249972396                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          412671567                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       28540353                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     20481123                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19003                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      9264508                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        9264057                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.995132                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2180718                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2306112                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2305162                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          950                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       708547                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        18880                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    272814424                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.512510                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.928216                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    200944376     73.66%     73.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     11949946      4.38%     78.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4542478      1.67%     79.70% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5265696      1.93%     81.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3240214      1.19%     82.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2147584      0.79%     83.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1648802      0.60%     84.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2391709      0.88%     85.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     40683619     14.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    272814424                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249950166                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     412634493                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           96715149                       # Number of memory references committed
system.switch_cpus3.commit.loads             69231614                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          28455810                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         185407462                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          289114187                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2180540                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    221540812     53.69%     53.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        17849      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     12493326      3.03%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8949690      2.17%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5330003      1.29%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     30051219      7.28%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      6585909      1.60%     69.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      3033977      0.74%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     27022318      6.55%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       505987      0.12%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     26692468      6.47%     83.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     13449930      3.26%     86.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     42539146     10.31%     96.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     14033605      3.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    412634493                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     40683619                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         4132833                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    208988393                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         54227530                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5543188                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         20770                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      9250033                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     413640771                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          657                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           69366982                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           27532862                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1091920                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                14184                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        91432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250916410                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           28540353                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13749937                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            272800358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          41794                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           33                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30567283                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    272912725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.517107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.940798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       206213563     75.56%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5816983      2.13%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2614361      0.96%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         6773987      2.48%     81.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         2480351      0.91%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3033645      1.11%     83.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3383461      1.24%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3491382      1.28%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        39104992     14.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    272912725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.104535                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.919032                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30567289                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15742173562506                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4335960                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         180230                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2253                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        105822                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  90916485174                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         20770                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         6406850                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       81984796                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         57398438                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    127101860                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     413513201                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       119867                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7031554                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      31198547                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      90952204                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    448833087                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1010439322                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       405997295                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        302382008                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    447937771                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          895198                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         27956637                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               645473845                       # The number of ROB reads
system.switch_cpus3.rob.writes              826784594                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249950166                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          412634493                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
