// Seed: 417778051
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5
    , id_22,
    input wire id_6,
    inout tri0 id_7,
    output wor id_8,
    input wire id_9,
    output wand id_10,
    output tri0 id_11,
    output wand id_12,
    output tri0 id_13,
    input uwire id_14,
    input tri id_15,
    output wor id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wire id_19,
    input wand id_20
);
  wire id_23;
  wire id_24;
  assign id_13 = 1'h0;
  assign id_12 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wand id_3,
    input wire id_4,
    inout uwire id_5,
    input tri0 id_6
);
  assign id_5 = ~1;
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_0,
      id_5,
      id_0,
      id_1,
      id_5,
      id_2,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_6,
      id_2,
      id_3,
      id_3,
      id_6,
      id_1
  );
  wire id_8;
  assign id_5 = 1;
endmodule
