{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 08:54:30 2016 " "Info: Processing started: Sat Apr 23 08:54:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SlowMultiplier -c SlowMultiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SlowMultiplier -c SlowMultiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register COUNTER4:inst1\|TEMP\[1\] COUNTER4:inst2\|TEMP\[2\] 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"COUNTER4:inst1\|TEMP\[1\]\" and destination register \"COUNTER4:inst2\|TEMP\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.707 ns + Longest register register " "Info: + Longest register to register delay is 1.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER4:inst1\|TEMP\[1\] 1 REG LCFF_X30_Y4_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 8; REG Node = 'COUNTER4:inst1\|TEMP\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER4:inst1|TEMP[1] } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.346 ns) 0.716 ns SlowMultiplier:inst\|ENBn~0 2 COMB LCCOMB_X31_Y4_N16 6 " "Info: 2: + IC(0.370 ns) + CELL(0.346 ns) = 0.716 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; COMB Node = 'SlowMultiplier:inst\|ENBn~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { COUNTER4:inst1|TEMP[1] SlowMultiplier:inst|ENBn~0 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.746 ns) 1.707 ns COUNTER4:inst2\|TEMP\[2\] 3 REG LCFF_X31_Y4_N19 4 " "Info: 3: + IC(0.245 ns) + CELL(0.746 ns) = 1.707 ns; Loc. = LCFF_X31_Y4_N19; Fanout = 4; REG Node = 'COUNTER4:inst2\|TEMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SlowMultiplier:inst|ENBn~0 COUNTER4:inst2|TEMP[2] } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.092 ns ( 63.97 % ) " "Info: Total cell delay = 1.092 ns ( 63.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.615 ns ( 36.03 % ) " "Info: Total interconnect delay = 0.615 ns ( 36.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { COUNTER4:inst1|TEMP[1] SlowMultiplier:inst|ENBn~0 COUNTER4:inst2|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.707 ns" { COUNTER4:inst1|TEMP[1] {} SlowMultiplier:inst|ENBn~0 {} COUNTER4:inst2|TEMP[2] {} } { 0.000ns 0.370ns 0.245ns } { 0.000ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns COUNTER4:inst2\|TEMP\[2\] 3 REG LCFF_X31_Y4_N19 4 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X31_Y4_N19; Fanout = 4; REG Node = 'COUNTER4:inst2\|TEMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { CLK~clkctrl COUNTER4:inst2|TEMP[2] } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl COUNTER4:inst2|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER4:inst2|TEMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns COUNTER4:inst1\|TEMP\[1\] 3 REG LCFF_X30_Y4_N23 8 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 8; REG Node = 'COUNTER4:inst1\|TEMP\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK~clkctrl COUNTER4:inst1|TEMP[1] } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl COUNTER4:inst1|TEMP[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER4:inst1|TEMP[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl COUNTER4:inst2|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER4:inst2|TEMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl COUNTER4:inst1|TEMP[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER4:inst1|TEMP[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { COUNTER4:inst1|TEMP[1] SlowMultiplier:inst|ENBn~0 COUNTER4:inst2|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.707 ns" { COUNTER4:inst1|TEMP[1] {} SlowMultiplier:inst|ENBn~0 {} COUNTER4:inst2|TEMP[2] {} } { 0.000ns 0.370ns 0.245ns } { 0.000ns 0.346ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl COUNTER4:inst2|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER4:inst2|TEMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl COUNTER4:inst1|TEMP[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER4:inst1|TEMP[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER4:inst2|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { COUNTER4:inst2|TEMP[2] {} } {  } {  } "" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SlowMultiplier:inst\|Y.S4 S CLK 3.241 ns register " "Info: tsu for register \"SlowMultiplier:inst\|Y.S4\" (data pin = \"S\", clock pin = \"CLK\") is 3.241 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.635 ns + Longest pin register " "Info: + Longest pin to register delay is 5.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns S 1 PIN PIN_W5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 3; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -160 -144 24 -144 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.255 ns) + CELL(0.378 ns) 5.480 ns SlowMultiplier:inst\|Selector2~0 2 COMB LCCOMB_X31_Y4_N2 1 " "Info: 2: + IC(4.255 ns) + CELL(0.378 ns) = 5.480 ns; Loc. = LCCOMB_X31_Y4_N2; Fanout = 1; COMB Node = 'SlowMultiplier:inst\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.633 ns" { S SlowMultiplier:inst|Selector2~0 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.635 ns SlowMultiplier:inst\|Y.S4 3 REG LCFF_X31_Y4_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.635 ns; Loc. = LCFF_X31_Y4_N3; Fanout = 3; REG Node = 'SlowMultiplier:inst\|Y.S4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { SlowMultiplier:inst|Selector2~0 SlowMultiplier:inst|Y.S4 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.380 ns ( 24.49 % ) " "Info: Total cell delay = 1.380 ns ( 24.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.255 ns ( 75.51 % ) " "Info: Total interconnect delay = 4.255 ns ( 75.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.635 ns" { S SlowMultiplier:inst|Selector2~0 SlowMultiplier:inst|Y.S4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.635 ns" { S {} S~combout {} SlowMultiplier:inst|Selector2~0 {} SlowMultiplier:inst|Y.S4 {} } { 0.000ns 0.000ns 4.255ns 0.000ns } { 0.000ns 0.847ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns SlowMultiplier:inst\|Y.S4 3 REG LCFF_X31_Y4_N3 3 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X31_Y4_N3; Fanout = 3; REG Node = 'SlowMultiplier:inst\|Y.S4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { CLK~clkctrl SlowMultiplier:inst|Y.S4 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl SlowMultiplier:inst|Y.S4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SlowMultiplier:inst|Y.S4 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.635 ns" { S SlowMultiplier:inst|Selector2~0 SlowMultiplier:inst|Y.S4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.635 ns" { S {} S~combout {} SlowMultiplier:inst|Selector2~0 {} SlowMultiplier:inst|Y.S4 {} } { 0.000ns 0.000ns 4.255ns 0.000ns } { 0.000ns 0.847ns 0.378ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl SlowMultiplier:inst|Y.S4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SlowMultiplier:inst|Y.S4 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK CNTRA\[3\] COUNTER4:inst1\|TEMP\[3\] 6.908 ns register " "Info: tco from clock \"CLK\" to destination pin \"CNTRA\[3\]\" through register \"COUNTER4:inst1\|TEMP\[3\]\" is 6.908 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns COUNTER4:inst1\|TEMP\[3\] 3 REG LCFF_X30_Y4_N17 2 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N17; Fanout = 2; REG Node = 'COUNTER4:inst1\|TEMP\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK~clkctrl COUNTER4:inst1|TEMP[3] } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl COUNTER4:inst1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER4:inst1|TEMP[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.333 ns + Longest register pin " "Info: + Longest register to pin delay is 4.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER4:inst1\|TEMP\[3\] 1 REG LCFF_X30_Y4_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N17; Fanout = 2; REG Node = 'COUNTER4:inst1\|TEMP\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER4:inst1|TEMP[3] } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.381 ns) + CELL(1.952 ns) 4.333 ns CNTRA\[3\] 2 PIN PIN_D8 0 " "Info: 2: + IC(2.381 ns) + CELL(1.952 ns) = 4.333 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'CNTRA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.333 ns" { COUNTER4:inst1|TEMP[3] CNTRA[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -304 600 776 -288 "CNTRA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 45.05 % ) " "Info: Total cell delay = 1.952 ns ( 45.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.381 ns ( 54.95 % ) " "Info: Total interconnect delay = 2.381 ns ( 54.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.333 ns" { COUNTER4:inst1|TEMP[3] CNTRA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.333 ns" { COUNTER4:inst1|TEMP[3] {} CNTRA[3] {} } { 0.000ns 2.381ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl COUNTER4:inst1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER4:inst1|TEMP[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.333 ns" { COUNTER4:inst1|TEMP[3] CNTRA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.333 ns" { COUNTER4:inst1|TEMP[3] {} CNTRA[3] {} } { 0.000ns 2.381ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S LDAn 8.411 ns Longest " "Info: Longest tpd from source pin \"S\" to destination pin \"LDAn\" is 8.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns S 1 PIN PIN_W5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 3; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -160 -144 24 -144 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.192 ns) + CELL(0.053 ns) 5.092 ns SlowMultiplier:inst\|Selector3~0 2 COMB LCCOMB_X31_Y4_N26 5 " "Info: 2: + IC(4.192 ns) + CELL(0.053 ns) = 5.092 ns; Loc. = LCCOMB_X31_Y4_N26; Fanout = 5; COMB Node = 'SlowMultiplier:inst\|Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.245 ns" { S SlowMultiplier:inst|Selector3~0 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.225 ns) 5.635 ns SlowMultiplier:inst\|Selector3~1 3 COMB LCCOMB_X31_Y4_N4 2 " "Info: 3: + IC(0.318 ns) + CELL(0.225 ns) = 5.635 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 2; COMB Node = 'SlowMultiplier:inst\|Selector3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { SlowMultiplier:inst|Selector3~0 SlowMultiplier:inst|Selector3~1 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(1.952 ns) 8.411 ns LDAn 4 PIN PIN_V10 0 " "Info: 4: + IC(0.824 ns) + CELL(1.952 ns) = 8.411 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'LDAn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { SlowMultiplier:inst|Selector3~1 LDAn } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -368 600 776 -352 "LDAn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.077 ns ( 36.58 % ) " "Info: Total cell delay = 3.077 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.334 ns ( 63.42 % ) " "Info: Total interconnect delay = 5.334 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.411 ns" { S SlowMultiplier:inst|Selector3~0 SlowMultiplier:inst|Selector3~1 LDAn } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.411 ns" { S {} S~combout {} SlowMultiplier:inst|Selector3~0 {} SlowMultiplier:inst|Selector3~1 {} LDAn {} } { 0.000ns 0.000ns 4.192ns 0.318ns 0.824ns } { 0.000ns 0.847ns 0.053ns 0.225ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SlowMultiplier:inst\|Y.S1 S CLK -2.614 ns register " "Info: th for register \"SlowMultiplier:inst\|Y.S1\" (data pin = \"S\", clock pin = \"CLK\") is -2.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.484 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -112 -144 24 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns SlowMultiplier:inst\|Y.S1 3 REG LCFF_X31_Y4_N27 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X31_Y4_N27; Fanout = 2; REG Node = 'SlowMultiplier:inst\|Y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { CLK~clkctrl SlowMultiplier:inst|Y.S1 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl SlowMultiplier:inst|Y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SlowMultiplier:inst|Y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.247 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns S 1 PIN PIN_W5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 3; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/Block1.bdf" { { -160 -144 24 -144 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.192 ns) + CELL(0.053 ns) 5.092 ns SlowMultiplier:inst\|Selector3~0 2 COMB LCCOMB_X31_Y4_N26 5 " "Info: 2: + IC(4.192 ns) + CELL(0.053 ns) = 5.092 ns; Loc. = LCCOMB_X31_Y4_N26; Fanout = 5; COMB Node = 'SlowMultiplier:inst\|Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.245 ns" { S SlowMultiplier:inst|Selector3~0 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.247 ns SlowMultiplier:inst\|Y.S1 3 REG LCFF_X31_Y4_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.247 ns; Loc. = LCFF_X31_Y4_N27; Fanout = 2; REG Node = 'SlowMultiplier:inst\|Y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { SlowMultiplier:inst|Selector3~0 SlowMultiplier:inst|Y.S1 } "NODE_NAME" } } { "SlowMultiplier.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/SlowMultiplier/SlowMultiplier.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.055 ns ( 20.11 % ) " "Info: Total cell delay = 1.055 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 79.89 % ) " "Info: Total interconnect delay = 4.192 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { S SlowMultiplier:inst|Selector3~0 SlowMultiplier:inst|Y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { S {} S~combout {} SlowMultiplier:inst|Selector3~0 {} SlowMultiplier:inst|Y.S1 {} } { 0.000ns 0.000ns 4.192ns 0.000ns } { 0.000ns 0.847ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl SlowMultiplier:inst|Y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SlowMultiplier:inst|Y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { S SlowMultiplier:inst|Selector3~0 SlowMultiplier:inst|Y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { S {} S~combout {} SlowMultiplier:inst|Selector3~0 {} SlowMultiplier:inst|Y.S1 {} } { 0.000ns 0.000ns 4.192ns 0.000ns } { 0.000ns 0.847ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 08:54:30 2016 " "Info: Processing ended: Sat Apr 23 08:54:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
