-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 12.1 (Build Build 177 11/07/2012)
-- Created on Thu Nov 30 12:46:32 2023

COMPONENT calcview
	PORT
	(
		clock		:	 IN STD_LOGIC;
		b0		:	 IN STD_LOGIC;
		b1		:	 IN STD_LOGIC;
		b2		:	 IN STD_LOGIC;
		op		:	 IN STD_LOGIC_VECTOR(0] DOWNTO p[0]);
		op		:	 IN STD_LOGIC_VECTOR(1] DOWNTO p[1]);
		data		:	 IN STD_LOGIC_VECTOR(0] DOWNTO ata[0]);
		data		:	 IN STD_LOGIC_VECTOR(1] DOWNTO ata[1]);
		data		:	 IN STD_LOGIC_VECTOR(2] DOWNTO ata[2]);
		data		:	 IN STD_LOGIC_VECTOR(4] DOWNTO ata[4]);
		data		:	 IN STD_LOGIC_VECTOR(5] DOWNTO ata[5]);
		data		:	 IN STD_LOGIC_VECTOR(3] DOWNTO ata[3]);
		data		:	 IN STD_LOGIC_VECTOR(6] DOWNTO ata[6]);
		data		:	 IN STD_LOGIC_VECTOR(7] DOWNTO ata[7]);
		d0		:	 OUT STD_LOGIC_VECTOR(0] DOWNTO 0[0]);
		d0		:	 OUT STD_LOGIC_VECTOR(1] DOWNTO 0[1]);
		d0		:	 OUT STD_LOGIC_VECTOR(2] DOWNTO 0[2]);
		d0		:	 OUT STD_LOGIC_VECTOR(3] DOWNTO 0[3]);
		d0		:	 OUT STD_LOGIC_VECTOR(4] DOWNTO 0[4]);
		d0		:	 OUT STD_LOGIC_VECTOR(5] DOWNTO 0[5]);
		d0		:	 OUT STD_LOGIC_VECTOR(6] DOWNTO 0[6]);
		d1		:	 OUT STD_LOGIC_VECTOR(0] DOWNTO 1[0]);
		d1		:	 OUT STD_LOGIC_VECTOR(1] DOWNTO 1[1]);
		d1		:	 OUT STD_LOGIC_VECTOR(2] DOWNTO 1[2]);
		d1		:	 OUT STD_LOGIC_VECTOR(3] DOWNTO 1[3]);
		d1		:	 OUT STD_LOGIC_VECTOR(4] DOWNTO 1[4]);
		d1		:	 OUT STD_LOGIC_VECTOR(5] DOWNTO 1[5]);
		d1		:	 OUT STD_LOGIC_VECTOR(6] DOWNTO 1[6])
	);
END COMPONENT;