Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis_2021.1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fff8b8bc5f134e97972c9b1c81990fb2 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot uart_rx_byte_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.uart_rx_byte_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "uart_rx_byte_tb_time_impl.sdf", for root module "uart_rx_byte_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "uart_rx_byte_tb_time_impl.sdf", for root module "uart_rx_byte_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.uart_rx_byte
Compiling module xil_defaultlib.uart_rx_byte_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_rx_byte_tb_time_impl
