VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {DLX_syn}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {min}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.100}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v17.11-s080_1 ((64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5))}
  {DATE} {August 21, 2020}
END_BANNER
PATH 1
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[18]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[18]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[18]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {-0.001}
  END_SLK_CLC
  SLK -0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[18]} {^} {} {} {IRAM_DATA_OUT[18]} {} {} {} {0.002} {18.413} {0.000} {0.001} {} {2} {(88.64, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[18]} {} {0.002} {-0.000} {0.003} {18.413} {0.002} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[23]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[23]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[23]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.003}
    {} {Slack Time} {-0.001}
  END_SLK_CLC
  SLK -0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[23]} {^} {} {} {IRAM_DATA_OUT[23]} {} {} {} {0.002} {21.524} {0.000} {0.001} {} {2} {(113.14, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[23]} {} {0.003} {-0.001} {0.004} {21.524} {0.003} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[21]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[21]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[21]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.003}
    {} {Slack Time} {-0.001}
  END_SLK_CLC
  SLK -0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[21]} {^} {} {} {IRAM_DATA_OUT[21]} {} {} {} {0.002} {20.433} {0.000} {0.001} {} {2} {(103.27, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[21]} {} {0.003} {-0.000} {0.004} {20.433} {0.003} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[26]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[26]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[26]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.005}
    {} {Slack Time} {-0.001}
  END_SLK_CLC
  SLK -0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[26]} {^} {} {} {IRAM_DATA_OUT[26]} {} {} {} {0.002} {20.390} {0.000} {0.001} {} {1} {(127.78, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[26]} {} {0.005} {-0.001} {0.006} {20.390} {0.005} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[19]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[19]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[19]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.003}
    {} {Slack Time} {-0.001}
  END_SLK_CLC
  SLK -0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[19]} {^} {} {} {IRAM_DATA_OUT[19]} {} {} {} {0.002} {19.379} {0.000} {0.001} {} {2} {(93.39, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[19]} {} {0.003} {0.000} {0.003} {19.379} {0.003} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[22]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[22]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[22]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.004}
    {} {Slack Time} {-0.001}
  END_SLK_CLC
  SLK -0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[22]} {^} {} {} {IRAM_DATA_OUT[22]} {} {} {} {0.002} {19.454} {0.000} {0.001} {} {2} {(108.20, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[22]} {} {0.004} {-0.001} {0.004} {19.454} {0.004} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[24]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[24]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[24]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.004}
    {} {Slack Time} {-0.000}
  END_SLK_CLC
  SLK -0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[24]} {^} {} {} {IRAM_DATA_OUT[24]} {} {} {} {0.002} {22.193} {0.000} {0.000} {} {2} {(118.09, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[24]} {} {0.004} {-0.001} {0.005} {22.193} {0.004} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.000} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[0]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[0]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[0]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.004}
    {} {Slack Time} {-0.000}
  END_SLK_CLC
  SLK -0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[0]} {^} {} {} {IRAM_DATA_OUT[0]} {} {} {} {0.002} {18.113} {0.000} {0.000} {} {3} {(0.29, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[0]} {} {0.004} {0.000} {0.003} {18.113} {0.004} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.000} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[1]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[1]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.004}
    {} {Slack Time} {-0.000}
  END_SLK_CLC
  SLK -0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[1]} {^} {} {} {DRAM_DATA_OUT[1]} {} {} {} {0.002} {16.043} {0.000} {0.000} {} {1} {(147.91, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[1]} {} {0.004} {0.000} {0.003} {16.043} {0.004} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.000} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[3]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[3]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.004}
    {} {Slack Time} {-0.000}
  END_SLK_CLC
  SLK -0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[3]} {^} {} {} {DRAM_DATA_OUT[3]} {} {} {} {0.002} {14.456} {0.000} {0.000} {} {1} {(138.03, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[3]} {} {0.004} {-0.000} {0.004} {14.456} {0.004} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.000} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[9]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[9]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.219}
    {} {Slack Time} {-0.000}
  END_SLK_CLC
  SLK -0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {0.000} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {0.000} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.016} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.016} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.046} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.047} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.073} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.075} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.097} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.098} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.130} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.131} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.160} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.160} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.217} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.002} {0.000} {0.030} {35.911} {0.219} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.000} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[20]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[20]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[20]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.004}
    {} {Slack Time} {-0.000}
  END_SLK_CLC
  SLK -0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[20]} {^} {} {} {IRAM_DATA_OUT[20]} {} {} {} {0.002} {19.476} {0.000} {0.000} {} {2} {(98.33, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[20]} {} {0.004} {0.000} {0.004} {19.476} {0.004} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.000} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[0]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[0]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.004}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[0]} {^} {} {} {DRAM_DATA_OUT[0]} {} {} {} {0.002} {16.175} {0.000} {-0.000} {} {1} {(152.09, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[0]} {} {0.004} {0.000} {0.004} {16.175} {0.004} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.000} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[5]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[5]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[5]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.005}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[5]} {^} {} {} {DRAM_DATA_OUT[5]} {} {} {} {0.002} {15.626} {0.000} {-0.000} {} {1} {(128.16, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[5]} {} {0.005} {-0.001} {0.006} {15.626} {0.005} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.000} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[4]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[4]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.005}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[4]} {^} {} {} {DRAM_DATA_OUT[4]} {} {} {} {0.002} {16.137} {0.000} {-0.001} {} {1} {(133.09, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[4]} {} {0.005} {-0.001} {0.006} {16.137} {0.005} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[0]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.220}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.001} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.001} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.014} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.014} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.045} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.045} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.072} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.074} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.096} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.097} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.129} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.129} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.159} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.159} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.216} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[28]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[28]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[28]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.007}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[28]} {^} {} {} {IRAM_DATA_OUT[28]} {} {} {} {0.002} {26.555} {0.000} {-0.001} {} {3} {(137.66, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[28]} {} {0.007} {-0.002} {0.009} {26.555} {0.007} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[27]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[27]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[27]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.006}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[27]} {^} {} {} {IRAM_DATA_OUT[27]} {} {} {} {0.002} {23.063} {0.000} {-0.001} {} {3} {(132.72, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[27]} {} {0.006} {0.000} {0.005} {23.063} {0.006} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.001} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[1]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.221}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.002} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.002} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.014} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.014} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.045} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.045} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.071} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.073} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.095} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.096} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.129} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.129} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.158} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.158} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.215} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.002} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[29]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[29]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[29]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.007}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[29]} {^} {} {} {IRAM_DATA_OUT[29]} {} {} {} {0.002} {24.098} {0.000} {-0.002} {} {2} {(142.59, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[29]} {} {0.007} {-0.001} {0.008} {24.098} {0.007} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.002} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[30]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[30]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[30]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.009}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[30]} {^} {} {} {IRAM_DATA_OUT[30]} {} {} {} {0.002} {24.417} {0.000} {-0.002} {} {2} {(147.53, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[30]} {} {0.009} {-0.000} {0.008} {24.417} {0.009} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.002} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[25]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[25]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[25]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.009}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[25]} {^} {} {} {IRAM_DATA_OUT[25]} {} {} {} {0.002} {43.015} {0.000} {-0.002} {} {8} {(122.84, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[25]} {} {0.009} {-0.000} {0.014} {43.015} {0.009} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.002} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[15]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[15]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[15]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.013}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[15]} {^} {} {} {IRAM_DATA_OUT[15]} {} {} {} {0.002} {81.036} {0.000} {-0.005} {} {19} {(73.81, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[15]} {} {0.013} {0.000} {0.016} {81.036} {0.013} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.005} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[31]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[31]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[31]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.012}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[31]} {^} {} {} {IRAM_DATA_OUT[31]} {} {} {} {0.002} {24.172} {0.000} {-0.005} {} {2} {(152.09, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[31]} {} {0.012} {-0.000} {0.013} {24.172} {0.012} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.005} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.259}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.006} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.006} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.010} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.010} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.041} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.041} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.067} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.070} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.089} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.089} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.116} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.116} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.166} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.170} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.253} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.000} {0.000} {0.058} {48.567} {0.259} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.006} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.260}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.007} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.007} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.009} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.009} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.039} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.040} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.066} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.069} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.087} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.088} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.114} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.114} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.165} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.169} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.252} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.002} {0.000} {0.058} {48.567} {0.260} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.007} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[7]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.261}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.007} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.007} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.008} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.008} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.039} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.039} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.066} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.068} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.087} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.087} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.114} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.114} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.164} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.169} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.251} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.002} {0.000} {0.058} {48.567} {0.261} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.007} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[8]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.261}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.008} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.008} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.008} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.008} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.039} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.039} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.065} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.068} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.087} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.087} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.114} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.114} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.164} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.168} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.251} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.002} {0.000} {0.058} {48.567} {0.261} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.008} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[9]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[9]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.008} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.008} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.007} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.007} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.038} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.038} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.065} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.067} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.086} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.086} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.113} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.113} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.163} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.168} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.250} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.003} {0.000} {0.058} {48.567} {0.262} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.008} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[19]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.009} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.009} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.006} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.006} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.037} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.037} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.064} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.067} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.085} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.086} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.112} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.112} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.163} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.167} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.250} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.004} {0.000} {0.058} {48.567} {0.262} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.009} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[18]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.263}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.009} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.009} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.006} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.006} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.037} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.037} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.064} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.066} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.085} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.085} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.112} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.112} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.162} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.167} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.249} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.004} {0.000} {0.058} {48.567} {0.263} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.009} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[10]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[10]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.263}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.009} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.009} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.006} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.006} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.037} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.037} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.064} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.066} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.085} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.085} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.112} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.112} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.162} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.167} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.249} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.004} {0.000} {0.058} {48.567} {0.263} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.009} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[11]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[11]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.253}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.263}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.010} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.010} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.006} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.006} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.037} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.037} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.063} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.066} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.085} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.085} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.112} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.112} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.162} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.166} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.249} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.004} {0.000} {0.058} {48.567} {0.263} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.010} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[3]} {CK}
  ENDPT {CU_I/cw1_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.220}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.231}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.011} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.005} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.005} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.036} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.036} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.062} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.065} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.086} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.087} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.119} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.001} {0.000} {0.024} {74.198} {0.131} {0.120} {} {} {} 
    INST {FE_PHC298_FE_OFN28_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.170} {0.160} {} {3} {(40.34, 26.57) (40.70, 26.23)} 
    NET {} {} {} {} {} {FE_PHN298_FE_OFN28_Rst} {} {0.000} {0.000} {0.019} {7.072} {0.170} {0.160} {} {} {} 
    INST {FE_PHC297_FE_OFN28_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.060} {0.000} {0.031} {} {0.231} {0.220} {} {7} {(6.90, 28.32) (7.28, 28.69)} 
    NET {} {} {} {} {} {FE_PHN297_FE_OFN28_Rst} {} {0.000} {0.000} {0.031} {12.874} {0.231} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.011} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[4]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.205}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.205}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.216}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.011} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.005} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.005} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.035} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.036} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.062} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.065} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.083} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.084} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.110} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.110} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.161} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.165} {} {} {} 
    INST {FE_OFC13_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.216} {0.205} {} {4} {(16.97, 50.72) (17.33, 51.05)} 
    NET {} {} {} {} {} {FE_OFN13_Rst} {} {0.000} {0.000} {0.019} {7.244} {0.216} {0.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.011} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[5]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.205}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.205}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.216}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.011} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.005} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.005} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.035} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.036} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.062} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.065} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.083} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.084} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.110} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.110} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.161} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.165} {} {} {} 
    INST {FE_OFC13_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.216} {0.205} {} {4} {(16.97, 50.72) (17.33, 51.05)} 
    NET {} {} {} {} {} {FE_OFN13_Rst} {} {0.000} {0.000} {0.019} {7.244} {0.216} {0.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.011} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw3_reg[1]} {CK}
  ENDPT {CU_I/cw3_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.200}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.200}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.211}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.011} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.004} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.004} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.035} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.035} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.062} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.065} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.083} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.084} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.110} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.110} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.161} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.003} {0.000} {0.025} {29.608} {0.175} {0.164} {} {} {} 
    INST {FE_OFC9_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.036} {0.000} {0.015} {} {0.211} {0.200} {} {3} {(13.55, 59.12) (13.91, 59.45)} 
    NET {} {} {} {} {} {FE_OFN9_Rst} {} {0.000} {0.000} {0.015} {5.533} {0.211} {0.200} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.011} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[5]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.200}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.200}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.211}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.011} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.004} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.004} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.035} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.035} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.062} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.065} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.083} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.084} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.110} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.110} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.161} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.003} {0.000} {0.025} {29.608} {0.175} {0.164} {} {} {} 
    INST {FE_OFC9_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.036} {0.000} {0.015} {} {0.211} {0.200} {} {3} {(13.55, 59.12) (13.91, 59.45)} 
    NET {} {} {} {} {} {FE_OFN9_Rst} {} {0.000} {0.000} {0.015} {5.533} {0.211} {0.200} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.011} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[3]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.206}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.206}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.217}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.011} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.004} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.004} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.035} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.035} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.062} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.065} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.083} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.084} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.110} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.110} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.161} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.165} {} {} {} 
    INST {FE_OFC14_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.020} {} {0.217} {0.206} {} {4} {(19.25, 48.97) (19.61, 48.63)} 
    NET {} {} {} {} {} {FE_OFN14_Rst} {} {0.000} {0.000} {0.020} {7.508} {0.217} {0.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.011} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[6]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.206}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.206}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.217}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.011} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.004} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.004} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.035} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.035} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.062} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.065} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.083} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.084} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.110} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.110} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.161} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.165} {} {} {} 
    INST {FE_OFC14_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.020} {} {0.217} {0.206} {} {4} {(19.25, 48.97) (19.61, 48.63)} 
    NET {} {} {} {} {} {FE_OFN14_Rst} {} {0.000} {0.000} {0.020} {7.508} {0.217} {0.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.011} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[1]} {CK}
  ENDPT {CU_I/cw1_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.249}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.261}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.012} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.012} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.004} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.004} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.035} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.035} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.061} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.064} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.083} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.083} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.110} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.110} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.160} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.164} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.249} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.000} {0.000} {0.054} {22.894} {0.261} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.012} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[6]} {CK}
  ENDPT {CU_I/cw1_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.249}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.261}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.012} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.012} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.003} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.003} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.034} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.034} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.061} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.064} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.082} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.083} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.109} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.109} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.160} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.164} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.248} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.001} {0.000} {0.054} {22.894} {0.261} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.012} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.249}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.013} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.003} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.003} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.034} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.034} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.060} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.063} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.082} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.082} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.109} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.109} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.159} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.163} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.248} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.001} {0.000} {0.054} {22.894} {0.262} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.013} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[24]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[24]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[24]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.017}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[24]} {^} {} {} {DRAM_DATA_OUT[24]} {} {} {} {0.002} {8.396} {0.000} {-0.013} {} {1} {(34.87, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[24]} {} {-0.000} {-0.000} {0.002} {8.396} {-0.000} {-0.013} {} {} {} 
    INST {FE_PHC237_DRAM_DATA_OUT_24} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.017} {0.005} {} {1} {(73.40, 43.37) (73.76, 43.03)} 
    NET {} {} {} {} {} {FE_PHN237_DRAM_DATA_OUT_24} {} {0.000} {0.000} {0.006} {1.303} {0.017} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.013} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[7]} {CK}
  ENDPT {CU_I/cw1_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.249}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.013} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.003} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.003} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.033} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.034} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.060} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.063} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.081} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.082} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.108} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.108} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.159} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.163} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.248} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.002} {0.000} {0.054} {22.894} {0.262} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.013} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.249}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.013} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.002} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.002} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.033} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.033} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.060} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.063} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.081} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.082} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.108} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.108} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.159} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.163} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.247} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.002} {0.000} {0.054} {22.894} {0.262} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.013} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[4]} {CK}
  ENDPT {CU_I/cw1_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.249}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.013} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {0.002} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {0.002} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.033} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.033} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.060} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.063} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.081} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.082} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.108} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.108} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.159} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.163} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.247} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.002} {0.000} {0.054} {22.894} {0.262} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.013} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[10]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[10]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[10]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[10]} {^} {} {} {IRAM_DATA_OUT[10]} {} {} {} {0.002} {13.800} {0.000} {-0.015} {} {2} {(49.30, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[10]} {} {0.001} {-0.001} {0.003} {13.800} {0.001} {-0.014} {} {} {} 
    INST {FE_PHC259_IRAM_DATA_OUT_10} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(35.40, 42.31) (35.76, 42.65)} 
    NET {} {} {} {} {} {FE_PHN259_IRAM_DATA_OUT_10} {} {0.000} {0.000} {0.006} {1.454} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.015} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[9]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[9]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[9]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[9]} {^} {} {} {IRAM_DATA_OUT[9]} {} {} {} {0.002} {13.806} {0.000} {-0.015} {} {2} {(44.37, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[9]} {} {0.002} {0.000} {0.002} {13.806} {0.002} {-0.013} {} {} {} 
    INST {FE_PHC256_IRAM_DATA_OUT_9} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(34.64, 39.52) (35.00, 39.85)} 
    NET {} {} {} {} {} {FE_PHN256_IRAM_DATA_OUT_9} {} {0.000} {0.000} {0.006} {1.268} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.015} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[6]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[6]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[6]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[6]} {^} {} {} {IRAM_DATA_OUT[6]} {} {} {} {0.002} {14.951} {0.000} {-0.015} {} {2} {(29.73, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[6]} {} {0.002} {-0.001} {0.003} {14.951} {0.002} {-0.014} {} {} {} 
    INST {FE_PHC261_IRAM_DATA_OUT_6} {A} {^} {Z} {^} {} {BUF_X1} {0.019} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(38.06, 32.16) (38.42, 31.83)} 
    NET {} {} {} {} {} {FE_PHN261_IRAM_DATA_OUT_6} {} {0.000} {0.000} {0.006} {1.462} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.015} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[12]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[12]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[12]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[12]} {^} {} {} {IRAM_DATA_OUT[12]} {} {} {} {0.002} {15.826} {0.000} {-0.015} {} {2} {(59.19, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[12]} {} {0.002} {-0.000} {0.003} {15.826} {0.002} {-0.013} {} {} {} 
    INST {FE_PHC265_IRAM_DATA_OUT_12} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(31.41, 56.31) (31.77, 56.65)} 
    NET {} {} {} {} {} {FE_PHN265_IRAM_DATA_OUT_12} {} {0.000} {0.000} {0.006} {1.271} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.015} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[8]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[8]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[8]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[8]} {^} {} {} {IRAM_DATA_OUT[8]} {} {} {} {0.002} {15.071} {0.000} {-0.015} {} {2} {(39.43, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[8]} {} {0.002} {-0.000} {0.003} {15.071} {0.002} {-0.013} {} {} {} 
    INST {FE_PHC255_IRAM_DATA_OUT_8} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(33.12, 39.52) (33.48, 39.85)} 
    NET {} {} {} {} {} {FE_PHN255_IRAM_DATA_OUT_8} {} {0.000} {0.000} {0.006} {1.287} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.015} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[18]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[18]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[18]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[18]} {^} {} {} {DRAM_DATA_OUT[18]} {} {} {} {0.002} {10.817} {0.000} {-0.015} {} {1} {(64.31, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[18]} {} {0.002} {0.000} {0.002} {10.817} {0.002} {-0.014} {} {} {} 
    INST {FE_PHC248_DRAM_DATA_OUT_18} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(28.94, 84.31) (29.30, 84.65)} 
    NET {} {} {} {} {} {FE_PHN248_DRAM_DATA_OUT_18} {} {0.000} {0.000} {0.006} {1.434} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.015} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[14]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[14]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[14]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[14]} {^} {} {} {IRAM_DATA_OUT[14]} {} {} {} {0.002} {15.217} {0.000} {-0.015} {} {2} {(68.88, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[14]} {} {0.002} {-0.001} {0.003} {15.217} {0.002} {-0.014} {} {} {} 
    INST {FE_PHC269_IRAM_DATA_OUT_14} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(33.88, 61.91) (34.24, 62.25)} 
    NET {} {} {} {} {} {FE_PHN269_IRAM_DATA_OUT_14} {} {0.000} {0.000} {0.006} {1.367} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.015} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[16]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[16]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[16]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[16]} {^} {} {} {DRAM_DATA_OUT[16]} {} {} {} {0.002} {12.814} {0.000} {-0.015} {} {1} {(74.20, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[16]} {} {0.002} {0.000} {0.002} {12.814} {0.002} {-0.013} {} {} {} 
    INST {FE_PHC260_DRAM_DATA_OUT_16} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(22.67, 81.52) (23.03, 81.85)} 
    NET {} {} {} {} {} {FE_PHN260_DRAM_DATA_OUT_16} {} {0.000} {0.000} {0.006} {1.382} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.015} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[7]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[7]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[7]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[7]} {^} {} {} {IRAM_DATA_OUT[7]} {} {} {} {0.002} {14.178} {0.000} {-0.016} {} {2} {(34.48, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[7]} {} {0.002} {0.000} {0.003} {14.178} {0.002} {-0.013} {} {} {} 
    INST {FE_PHC254_IRAM_DATA_OUT_7} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(30.46, 34.97) (30.82, 34.63)} 
    NET {} {} {} {} {} {FE_PHN254_IRAM_DATA_OUT_7} {} {0.000} {0.000} {0.006} {1.318} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[17]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[17]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[17]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[17]} {^} {} {} {IRAM_DATA_OUT[17]} {} {} {} {0.002} {16.709} {0.000} {-0.016} {} {2} {(83.70, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[17]} {} {0.002} {0.000} {0.003} {16.709} {0.002} {-0.013} {} {} {} 
    INST {FE_PHC276_IRAM_DATA_OUT_17} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(28.75, 64.72) (29.11, 65.05)} 
    NET {} {} {} {} {} {FE_PHN276_IRAM_DATA_OUT_17} {} {0.000} {0.000} {0.006} {1.283} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[2]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[2]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[2]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.020}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[2]} {^} {} {} {IRAM_DATA_OUT[2]} {} {} {} {0.002} {17.228} {0.000} {-0.016} {} {2} {(9.97, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[2]} {} {0.002} {-0.000} {0.003} {17.228} {0.002} {-0.013} {} {} {} 
    INST {FE_PHC272_IRAM_DATA_OUT_2} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.020} {0.005} {} {1} {(32.74, 22.71) (33.10, 23.05)} 
    NET {} {} {} {} {} {FE_PHN272_IRAM_DATA_OUT_2} {} {0.000} {0.000} {0.006} {1.258} {0.020} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[5]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[5]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[5]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.021}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[5]} {^} {} {} {IRAM_DATA_OUT[5]} {} {} {} {0.002} {15.412} {0.000} {-0.016} {} {2} {(24.80, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[5]} {} {0.002} {-0.000} {0.003} {15.412} {0.002} {-0.014} {} {} {} 
    INST {FE_PHC264_IRAM_DATA_OUT_5} {A} {^} {Z} {^} {} {BUF_X1} {0.019} {0.000} {0.007} {} {0.021} {0.005} {} {1} {(36.54, 26.57) (36.90, 26.23)} 
    NET {} {} {} {} {} {FE_PHN264_IRAM_DATA_OUT_5} {} {0.000} {0.000} {0.007} {1.582} {0.021} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[11]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[11]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[11]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.021}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[11]} {^} {} {} {IRAM_DATA_OUT[11]} {} {} {} {0.002} {16.120} {0.000} {-0.016} {} {2} {(54.25, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[11]} {} {0.002} {-0.001} {0.003} {16.120} {0.002} {-0.014} {} {} {} 
    INST {FE_PHC262_IRAM_DATA_OUT_11} {A} {^} {Z} {^} {} {BUF_X1} {0.019} {0.000} {0.006} {} {0.021} {0.005} {} {1} {(31.41, 48.97) (31.77, 48.63)} 
    NET {} {} {} {} {} {FE_PHN262_IRAM_DATA_OUT_11} {} {0.000} {0.000} {0.006} {1.510} {0.021} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[4]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[4]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[4]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.021}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[4]} {^} {} {} {IRAM_DATA_OUT[4]} {} {} {} {0.002} {15.210} {0.000} {-0.016} {} {2} {(19.86, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[4]} {} {0.003} {0.000} {0.003} {15.210} {0.003} {-0.014} {} {} {} 
    INST {FE_PHC268_IRAM_DATA_OUT_4} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.021} {0.005} {} {1} {(28.37, 22.71) (28.73, 23.05)} 
    NET {} {} {} {} {} {FE_PHN268_IRAM_DATA_OUT_4} {} {0.000} {0.000} {0.006} {1.303} {0.021} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[13]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[13]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[13]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.021}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[13]} {^} {} {} {DRAM_DATA_OUT[13]} {} {} {} {0.002} {13.206} {0.000} {-0.016} {} {1} {(88.83, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[13]} {} {0.003} {0.000} {0.003} {13.206} {0.003} {-0.013} {} {} {} 
    INST {FE_PHC252_DRAM_DATA_OUT_13} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.021} {0.005} {} {1} {(34.07, 81.52) (34.43, 81.85)} 
    NET {} {} {} {} {} {FE_PHN252_DRAM_DATA_OUT_13} {} {0.000} {0.000} {0.006} {1.295} {0.021} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[16]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[16]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[16]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.021}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[16]} {^} {} {} {IRAM_DATA_OUT[16]} {} {} {} {0.002} {16.492} {0.000} {-0.016} {} {2} {(78.75, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[16]} {} {0.003} {-0.000} {0.003} {16.492} {0.003} {-0.013} {} {} {} 
    INST {FE_PHC271_IRAM_DATA_OUT_16} {A} {^} {Z} {^} {} {BUF_X1} {0.018} {0.000} {0.006} {} {0.021} {0.005} {} {1} {(32.74, 67.52) (33.10, 67.85)} 
    NET {} {} {} {} {} {FE_PHN271_IRAM_DATA_OUT_16} {} {0.000} {0.000} {0.006} {1.245} {0.021} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[6]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.201}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.016} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.016} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.001} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.001} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.030} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.030} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.057} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.059} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.078} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.078} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.105} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.105} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.155} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.000} {0.000} {0.025} {29.608} {0.172} {0.156} {} {} {} 
    INST {FE_PHC294_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.046} {0.000} {0.016} {} {0.218} {0.201} {} {2} {(14.12, 71.36) (14.50, 70.99)} 
    NET {} {} {} {} {} {FE_PHN294_FE_OFN1_Rst} {} {0.000} {0.000} {0.016} {5.474} {0.218} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.201}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.016} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.016} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.001} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.001} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.030} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.030} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.057} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.059} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.078} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.078} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.105} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.105} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.155} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.000} {0.000} {0.025} {29.608} {0.172} {0.156} {} {} {} 
    INST {FE_PHC294_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.046} {0.000} {0.016} {} {0.218} {0.201} {} {2} {(14.12, 71.36) (14.50, 70.99)} 
    NET {} {} {} {} {} {FE_PHN294_FE_OFN1_Rst} {} {0.000} {0.000} {0.016} {5.474} {0.218} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[13]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[13]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[13]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.021}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[13]} {^} {} {} {IRAM_DATA_OUT[13]} {} {} {} {0.002} {15.870} {0.000} {-0.016} {} {2} {(63.94, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[13]} {} {0.003} {-0.000} {0.003} {15.870} {0.003} {-0.014} {} {} {} 
    INST {FE_PHC267_IRAM_DATA_OUT_13} {A} {^} {Z} {^} {} {BUF_X1} {0.019} {0.000} {0.006} {} {0.021} {0.005} {} {1} {(33.50, 64.72) (33.86, 65.05)} 
    NET {} {} {} {} {} {FE_PHN267_IRAM_DATA_OUT_13} {} {0.000} {0.000} {0.006} {1.507} {0.021} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.016} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[3]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[3]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[3]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.022}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[3]} {^} {} {} {IRAM_DATA_OUT[3]} {} {} {} {0.002} {18.918} {0.000} {-0.017} {} {2} {(14.92, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[3]} {} {0.003} {0.000} {0.003} {18.918} {0.003} {-0.014} {} {} {} 
    INST {FE_PHC273_IRAM_DATA_OUT_3} {A} {^} {Z} {^} {} {BUF_X1} {0.019} {0.000} {0.006} {} {0.022} {0.005} {} {1} {(36.16, 25.52) (36.52, 25.85)} 
    NET {} {} {} {} {} {FE_PHN273_IRAM_DATA_OUT_3} {} {0.000} {0.000} {0.006} {1.486} {0.022} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.017} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.155}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.173}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.018} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.018} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.002} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.002} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.028} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.029} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.055} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.058} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.076} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.077} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.103} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.103} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.154} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.001} {0.000} {0.025} {29.608} {0.173} {0.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.018} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.155}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.173}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.018} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.018} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.003} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.003} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.028} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.028} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.055} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.058} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.076} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.077} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.103} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.103} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.154} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.002} {0.000} {0.025} {29.608} {0.173} {0.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.018} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.149}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.149}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.018} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.018} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {0.005} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {0.005} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {0.031} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {0.031} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.056} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.056} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.081} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.081} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.106} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.106} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.149} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.149} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.018} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.149}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.149}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.018} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.018} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {0.005} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {0.005} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {0.031} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {0.031} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.056} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.056} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.081} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.081} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.106} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.106} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.149} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.149} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.018} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[5]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.149}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.149}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.018} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.018} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {0.005} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {0.005} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {0.031} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {0.031} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.056} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.056} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.081} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.081} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.106} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.106} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.149} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.149} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.018} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.149}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.149}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.167}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.018} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.018} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {0.005} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {0.005} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {0.031} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {0.031} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.056} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.056} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.081} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.081} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.106} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.106} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.149} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.149} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.018} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/IR_OUT_reg[1]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[1]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[1]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.023}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[1]} {^} {} {} {IRAM_DATA_OUT[1]} {} {} {} {0.002} {17.720} {0.000} {-0.019} {} {2} {(5.04, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[1]} {} {0.004} {0.000} {0.004} {17.720} {0.004} {-0.014} {} {} {} 
    INST {FE_PHC270_IRAM_DATA_OUT_1} {A} {^} {Z} {^} {} {BUF_X1} {0.019} {0.000} {0.006} {} {0.023} {0.005} {} {1} {(33.88, 23.77) (34.24, 23.43)} 
    NET {} {} {} {} {} {FE_PHN270_IRAM_DATA_OUT_1} {} {0.000} {0.000} {0.006} {1.408} {0.023} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.019} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.155}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.176}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.021} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.021} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.005} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.005} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.026} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.026} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.052} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.055} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.074} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.074} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.101} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.101} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.151} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.021} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.147}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.147}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.023} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.023} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.008} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.008} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.050} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.052} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.074} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.075} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.106} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.001} {0.000} {0.024} {74.198} {0.131} {0.107} {} {} {} 
    INST {FE_PHC298_FE_OFN28_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.170} {0.147} {} {3} {(40.34, 26.57) (40.70, 26.23)} 
    NET {} {} {} {} {} {FE_PHN298_FE_OFN28_Rst} {} {0.000} {0.000} {0.019} {7.072} {0.170} {0.147} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.023} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.147}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.147}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.023} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.023} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.008} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.008} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.050} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.052} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.074} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.075} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.106} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.001} {0.000} {0.024} {74.198} {0.131} {0.107} {} {} {} 
    INST {FE_PHC298_FE_OFN28_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.170} {0.147} {} {3} {(40.34, 26.57) (40.70, 26.23)} 
    NET {} {} {} {} {} {FE_PHN298_FE_OFN28_Rst} {} {0.000} {0.000} {0.019} {7.072} {0.170} {0.147} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.023} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[25]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[25]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[25]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.032}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[25]} {^} {} {} {DRAM_DATA_OUT[25]} {} {} {} {0.002} {3.094} {0.000} {-0.024} {} {1} {(29.93, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[25]} {} {0.000} {0.000} {0.002} {3.094} {0.000} {-0.023} {} {} {} 
    INST {FE_PHC238_DRAM_DATA_OUT_25} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.017} {} {0.031} {0.007} {} {1} {(29.89, 18.16) (30.25, 17.83)} 
    NET {} {} {} {} {} {FE_PHN238_DRAM_DATA_OUT_25} {} {0.001} {0.000} {0.017} {6.496} {0.032} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.024} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[6]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.026} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.010} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.010} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.047} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.049} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.071} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.072} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.104} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.109} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.127} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.130} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.179} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.180} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.292} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.007} {0.000} {0.094} {72.243} {0.325} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[8]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.026} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.011} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.011} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.020} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.047} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.049} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.071} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.072} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.103} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.109} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.127} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.130} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.179} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.179} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.292} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.007} {0.000} {0.094} {72.243} {0.325} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[5]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.026} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.011} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.011} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.020} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.047} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.049} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.071} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.072} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.103} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.109} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.127} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.130} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.179} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.179} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.292} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.007} {0.000} {0.094} {72.243} {0.325} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[3]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.026} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.011} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.011} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.020} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.047} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.049} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.071} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.072} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.103} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.109} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.127} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.129} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.179} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.179} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.292} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.007} {0.000} {0.094} {72.243} {0.325} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[28]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[28]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[28]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.036}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[28]} {^} {} {} {DRAM_DATA_OUT[28]} {} {} {} {0.002} {1.445} {0.000} {-0.026} {} {1} {(15.11, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[28]} {} {0.000} {0.000} {0.002} {1.445} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC244_DRAM_DATA_OUT_28} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.021} {} {0.035} {0.009} {} {1} {(15.07, 5.92) (15.43, 6.25)} 
    NET {} {} {} {} {} {FE_PHN244_DRAM_DATA_OUT_28} {} {0.001} {0.000} {0.021} {8.232} {0.036} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[20]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[20]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[20]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.035}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[20]} {^} {} {} {DRAM_DATA_OUT[20]} {} {} {} {0.002} {2.981} {0.000} {-0.026} {} {1} {(54.44, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[20]} {} {0.000} {0.000} {0.002} {2.981} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC247_DRAM_DATA_OUT_20} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.019} {} {0.035} {0.009} {} {1} {(68.46, 9.77) (68.82, 9.43)} 
    NET {} {} {} {} {} {FE_PHN247_DRAM_DATA_OUT_20} {} {0.000} {0.000} {0.019} {7.183} {0.035} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[4]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.026} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.011} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.011} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.020} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.047} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.049} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.071} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.072} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.103} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.109} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.127} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.129} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.178} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.179} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.292} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.007} {0.000} {0.094} {72.243} {0.325} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[2]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.026} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.011} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.011} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.020} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.047} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.049} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.071} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.072} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.103} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.109} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.127} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.129} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.178} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.179} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.292} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.007} {0.000} {0.094} {72.243} {0.325} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[1]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.026} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.011} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.011} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.020} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.047} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.049} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.071} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.072} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.103} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.109} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.127} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.129} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.178} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.179} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.292} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.007} {0.000} {0.094} {72.243} {0.325} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[0]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.325}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.026} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.026} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.011} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.011} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.020} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.047} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.049} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.071} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.072} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.103} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.109} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.127} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.129} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.178} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.179} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.292} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.007} {0.000} {0.094} {72.243} {0.325} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.026} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[7]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.326}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.027} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.027} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.012} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.012} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.019} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.019} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.046} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.048} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.070} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.071} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.102} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.108} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.126} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.129} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.178} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.178} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.291} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.008} {0.000} {0.094} {72.243} {0.326} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.027} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[9]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[9]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.327}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.028} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.028} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.012} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.012} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.019} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.019} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.045} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.048} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.069} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.070} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.102} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.107} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.125} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.128} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.177} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.178} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.290} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.009} {0.000} {0.094} {72.243} {0.327} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.028} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[10]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[10]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.327}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.028} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.028} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.013} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.013} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.018} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.018} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.045} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.047} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.069} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.070} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.101} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.107} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.125} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.127} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.177} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.177} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.290} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.009} {0.000} {0.094} {72.243} {0.327} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.028} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[27]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[27]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[27]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.038}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[27]} {^} {} {} {DRAM_DATA_OUT[27]} {} {} {} {0.002} {1.489} {0.000} {-0.029} {} {1} {(20.05, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[27]} {} {0.000} {0.000} {0.002} {1.489} {0.000} {-0.029} {} {} {} 
    INST {FE_PHC240_DRAM_DATA_OUT_27} {A} {^} {Z} {^} {} {BUF_X1} {0.037} {0.000} {0.021} {} {0.037} {0.008} {} {1} {(19.44, 5.92) (19.80, 6.25)} 
    NET {} {} {} {} {} {FE_PHN240_DRAM_DATA_OUT_27} {} {0.001} {0.000} {0.021} {8.062} {0.038} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.029} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[12]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[12]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[12]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.038}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[12]} {^} {} {} {DRAM_DATA_OUT[12]} {} {} {} {0.002} {4.533} {0.000} {-0.029} {} {1} {(93.77, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[12]} {} {0.000} {0.000} {0.002} {4.533} {0.000} {-0.029} {} {} {} 
    INST {FE_PHC243_DRAM_DATA_OUT_12} {A} {^} {Z} {^} {} {BUF_X1} {0.037} {0.000} {0.022} {} {0.037} {0.008} {} {1} {(94.30, 37.77) (94.66, 37.43)} 
    NET {} {} {} {} {} {FE_PHN243_DRAM_DATA_OUT_12} {} {0.001} {0.000} {0.022} {8.266} {0.038} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.029} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[22]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[22]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[22]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.038}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[22]} {^} {} {} {DRAM_DATA_OUT[22]} {} {} {} {0.002} {2.402} {0.000} {-0.029} {} {1} {(44.55, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[22]} {} {0.000} {0.000} {0.002} {2.402} {0.000} {-0.029} {} {} {} 
    INST {FE_PHC245_DRAM_DATA_OUT_22} {A} {^} {Z} {^} {} {BUF_X1} {0.037} {0.000} {0.022} {} {0.038} {0.009} {} {1} {(54.21, 6.96) (54.57, 6.63)} 
    NET {} {} {} {} {} {FE_PHN245_DRAM_DATA_OUT_22} {} {0.001} {0.000} {0.022} {8.239} {0.038} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.029} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[26]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[26]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[26]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.040}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[26]} {^} {} {} {DRAM_DATA_OUT[26]} {} {} {} {0.002} {1.453} {0.000} {-0.030} {} {1} {(24.98, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[26]} {} {0.000} {0.000} {0.002} {1.453} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC239_DRAM_DATA_OUT_26} {A} {^} {Z} {^} {} {BUF_X1} {0.038} {0.000} {0.023} {} {0.038} {0.008} {} {1} {(24.95, 5.92) (25.31, 6.25)} 
    NET {} {} {} {} {} {FE_PHN239_DRAM_DATA_OUT_26} {} {0.002} {0.000} {0.023} {8.651} {0.040} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[31]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[31]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[31]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.011}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.040}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[31]} {^} {} {} {DRAM_DATA_OUT[31]} {} {} {} {0.002} {2.137} {0.000} {-0.030} {} {1} {(0.29, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[31]} {} {0.000} {0.000} {0.002} {2.137} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC250_DRAM_DATA_OUT_31} {A} {^} {Z} {^} {} {BUF_X1} {0.039} {0.000} {0.025} {} {0.039} {0.009} {} {1} {(7.09, 6.96) (7.45, 6.63)} 
    NET {} {} {} {} {} {FE_PHN250_DRAM_DATA_OUT_31} {} {0.001} {0.000} {0.025} {9.899} {0.040} {0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[17]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[17]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[17]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.040}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[17]} {^} {} {} {DRAM_DATA_OUT[17]} {} {} {} {0.002} {2.055} {0.000} {-0.030} {} {1} {(69.25, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[17]} {} {0.000} {0.000} {0.002} {2.055} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC241_DRAM_DATA_OUT_17} {A} {^} {Z} {^} {} {BUF_X1} {0.039} {0.000} {0.024} {} {0.039} {0.009} {} {1} {(62.19, 5.92) (62.55, 6.25)} 
    NET {} {} {} {} {} {FE_PHN241_DRAM_DATA_OUT_17} {} {0.001} {0.000} {0.024} {9.045} {0.040} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[30]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[30]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[30]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.040}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[30]} {^} {} {} {DRAM_DATA_OUT[30]} {} {} {} {0.002} {1.604} {0.000} {-0.030} {} {1} {(5.23, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[30]} {} {0.000} {0.000} {0.002} {1.604} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC246_DRAM_DATA_OUT_30} {A} {^} {Z} {^} {} {BUF_X1} {0.037} {0.000} {0.022} {} {0.037} {0.007} {} {1} {(7.09, 5.92) (7.45, 6.25)} 
    NET {} {} {} {} {} {FE_PHN246_DRAM_DATA_OUT_30} {} {0.003} {0.000} {0.023} {8.474} {0.040} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.161}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.030} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.014} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.014} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.017} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.043} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.067} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.068} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.100} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.009} {0.000} {0.026} {74.198} {0.139} {0.109} {} {} {} 
    INST {FE_OFC40_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.052} {0.000} {0.030} {} {0.191} {0.161} {} {7} {(30.27, 9.77) (30.63, 9.43)} 
    NET {} {} {} {} {} {FE_OFN40_Rst} {} {0.000} {0.000} {0.030} {12.427} {0.191} {0.161} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.161}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.030} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.015} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.015} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.043} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.067} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.068} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.099} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.009} {0.000} {0.026} {74.198} {0.139} {0.108} {} {} {} 
    INST {FE_OFC40_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.052} {0.000} {0.030} {} {0.191} {0.161} {} {7} {(30.27, 9.77) (30.63, 9.43)} 
    NET {} {} {} {} {} {FE_OFN40_Rst} {} {0.001} {0.000} {0.030} {12.427} {0.191} {0.161} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.161}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.030} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.015} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.015} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.043} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.067} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.068} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.099} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.009} {0.000} {0.026} {74.198} {0.139} {0.108} {} {} {} 
    INST {FE_OFC40_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.052} {0.000} {0.030} {} {0.191} {0.161} {} {7} {(30.27, 9.77) (30.63, 9.43)} 
    NET {} {} {} {} {} {FE_OFN40_Rst} {} {0.001} {0.000} {0.030} {12.427} {0.191} {0.161} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.161}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.030} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.015} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.015} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.043} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.067} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.068} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.099} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.009} {0.000} {0.026} {74.198} {0.139} {0.108} {} {} {} 
    INST {FE_OFC40_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.052} {0.000} {0.030} {} {0.191} {0.161} {} {7} {(30.27, 9.77) (30.63, 9.43)} 
    NET {} {} {} {} {} {FE_OFN40_Rst} {} {0.001} {0.000} {0.030} {12.427} {0.191} {0.161} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.161}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.161}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.030} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.015} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.015} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.043} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.067} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.068} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.099} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.009} {0.000} {0.026} {74.198} {0.139} {0.108} {} {} {} 
    INST {FE_OFC40_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.052} {0.000} {0.030} {} {0.191} {0.161} {} {7} {(30.27, 9.77) (30.63, 9.43)} 
    NET {} {} {} {} {} {FE_OFN40_Rst} {} {0.001} {0.000} {0.030} {12.427} {0.191} {0.161} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[19]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[19]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[19]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.040}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[19]} {^} {} {} {DRAM_DATA_OUT[19]} {} {} {} {0.002} {2.113} {0.000} {-0.030} {} {1} {(59.38, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[19]} {} {0.000} {0.000} {0.002} {2.113} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC242_DRAM_DATA_OUT_19} {A} {^} {Z} {^} {} {BUF_X1} {0.039} {0.000} {0.023} {} {0.039} {0.009} {} {1} {(53.07, 6.96) (53.43, 6.63)} 
    NET {} {} {} {} {} {FE_PHN242_DRAM_DATA_OUT_19} {} {0.001} {0.000} {0.023} {8.878} {0.040} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[31]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[31]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.030} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.015} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.015} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.043} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.067} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.068} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.099} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.105} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.123} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.125} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.174} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.175} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.288} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.012} {0.000} {0.094} {72.243} {0.330} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[29]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[29]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.030} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.015} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.015} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.043} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.067} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.068} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.099} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.105} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.123} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.125} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.174} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.175} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.288} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.012} {0.000} {0.094} {72.243} {0.330} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[11]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[11]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.030} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.030} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.015} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.015} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.043} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.067} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.068} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.099} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.105} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.123} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.125} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.174} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.175} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.288} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.012} {0.000} {0.094} {72.243} {0.330} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.030} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[27]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[27]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.031} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.031} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.015} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.015} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.045} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.066} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.067} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.099} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.104} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.122} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.125} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.174} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.175} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.287} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.012} {0.000} {0.094} {72.243} {0.330} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.031} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[2]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[2]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.042}
    {} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[2]} {^} {} {} {DRAM_DATA_OUT[2]} {} {} {} {0.002} {1.420} {0.000} {-0.031} {} {1} {(142.97, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[2]} {} {0.000} {0.000} {0.002} {1.420} {0.000} {-0.031} {} {} {} 
    INST {FE_PHC258_DRAM_DATA_OUT_2} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.025} {} {0.040} {0.009} {} {1} {(142.94, 5.92) (143.30, 6.25)} 
    NET {} {} {} {} {} {FE_PHN258_DRAM_DATA_OUT_2} {} {0.002} {0.000} {0.025} {9.484} {0.042} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.031} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[12]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[12]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.032} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.032} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.016} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.016} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.015} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.015} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.041} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.044} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.065} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.066} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.098} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.103} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.121} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.124} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.173} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.174} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.286} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.013} {0.000} {0.094} {72.243} {0.331} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.032} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[14]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[14]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.032} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.032} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.017} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.017} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.014} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.014} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.041} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.043} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.065} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.066} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.098} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.103} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.121} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.124} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.173} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.173} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.286} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.013} {0.000} {0.094} {72.243} {0.331} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.032} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[13]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[13]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.032} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.032} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.017} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.017} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.014} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.014} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.041} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.043} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.065} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.066} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.097} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.103} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.121} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.124} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.173} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.173} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.286} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.013} {0.000} {0.094} {72.243} {0.331} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.032} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[15]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[15]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[15]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.011}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.044}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[15]} {^} {} {} {DRAM_DATA_OUT[15]} {} {} {} {0.002} {3.581} {0.000} {-0.033} {} {1} {(78.95, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[15]} {} {0.000} {0.000} {0.002} {3.581} {0.000} {-0.032} {} {} {} 
    INST {FE_PHC263_DRAM_DATA_OUT_15} {A} {^} {Z} {^} {} {BUF_X1} {0.042} {0.000} {0.026} {} {0.042} {0.009} {} {1} {(55.73, 8.71) (56.09, 9.05)} 
    NET {} {} {} {} {} {FE_PHN263_DRAM_DATA_OUT_15} {} {0.002} {0.000} {0.026} {10.027} {0.044} {0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.033} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[16]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[16]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.033} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.033} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.017} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.017} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.014} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.014} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.042} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.064} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.065} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.097} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.102} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.120} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.123} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.172} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.173} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.285} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.014} {0.000} {0.094} {72.243} {0.332} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.033} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[15]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[15]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.033} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.033} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.017} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.017} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.014} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.042} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.064} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.065} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.097} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.102} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.120} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.123} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.172} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.173} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.285} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.014} {0.000} {0.094} {72.243} {0.332} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.033} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[20]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[20]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.033} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.033} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.042} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.064} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.065} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.097} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.102} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.120} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.123} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.172} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.285} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.014} {0.000} {0.094} {72.243} {0.332} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.033} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[17]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[17]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.033} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.033} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.042} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.064} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.065} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.097} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.102} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.120} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.123} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.172} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.285} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.014} {0.000} {0.094} {72.243} {0.332} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.033} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[19]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[19]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.033} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.033} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.042} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.064} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.065} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.096} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.102} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.120} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.123} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.172} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.285} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.014} {0.000} {0.094} {72.243} {0.332} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.033} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[18]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[18]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.033} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.033} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.042} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.064} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.065} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.096} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.102} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.120} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.123} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.172} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.285} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.014} {0.000} {0.094} {72.243} {0.332} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.033} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[29]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[29]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[29]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.011}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.045}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[29]} {^} {} {} {DRAM_DATA_OUT[29]} {} {} {} {0.002} {1.464} {0.000} {-0.033} {} {1} {(10.17, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[29]} {} {0.000} {0.000} {0.002} {1.464} {0.000} {-0.033} {} {} {} 
    INST {FE_PHC257_DRAM_DATA_OUT_29} {A} {^} {Z} {^} {} {BUF_X1} {0.042} {0.000} {0.027} {} {0.042} {0.009} {} {1} {(10.70, 5.92) (11.06, 6.25)} 
    NET {} {} {} {} {} {FE_PHN257_DRAM_DATA_OUT_29} {} {0.002} {0.000} {0.027} {10.409} {0.045} {0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.033} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[25]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[25]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.034} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.034} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.042} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.063} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.064} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.096} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.101} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.119} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.122} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.171} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.284} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.015} {0.000} {0.094} {72.243} {0.333} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.034} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[24]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[24]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.034} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.034} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.041} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.063} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.064} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.096} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.101} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.119} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.122} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.171} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.284} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.015} {0.000} {0.094} {72.243} {0.333} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.034} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[22]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[22]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.034} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.034} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.041} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.063} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.064} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.096} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.101} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.119} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.122} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.171} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.284} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.015} {0.000} {0.094} {72.243} {0.333} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.034} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[23]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[23]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.034} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.034} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.041} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.063} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.064} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.096} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.101} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.119} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.122} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.171} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.284} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.015} {0.000} {0.094} {72.243} {0.333} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.034} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[21]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[21]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.299}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.299}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.333}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.034} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.034} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.018} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.018} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.041} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.063} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.064} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.096} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.101} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.119} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.122} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.171} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.172} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.284} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.015} {0.000} {0.094} {72.243} {0.333} {0.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.034} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[21]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[21]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[21]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.046}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[21]} {^} {} {} {DRAM_DATA_OUT[21]} {} {} {} {0.002} {1.773} {0.000} {-0.034} {} {1} {(49.50, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[21]} {} {0.000} {0.000} {0.002} {1.773} {0.000} {-0.034} {} {} {} 
    INST {FE_PHC249_DRAM_DATA_OUT_21} {A} {^} {Z} {^} {} {BUF_X1} {0.044} {0.000} {0.028} {} {0.044} {0.010} {} {1} {(49.46, 8.71) (49.82, 9.05)} 
    NET {} {} {} {} {} {FE_PHN249_DRAM_DATA_OUT_21} {} {0.002} {0.000} {0.028} {11.062} {0.046} {0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.034} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[14]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[14]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[14]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.047}
    {} {Slack Time} {0.035}
  END_SLK_CLC
  SLK 0.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[14]} {^} {} {} {DRAM_DATA_OUT[14]} {} {} {} {0.002} {1.991} {0.000} {-0.035} {} {1} {(83.89, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[14]} {} {0.000} {0.000} {0.002} {1.991} {0.000} {-0.035} {} {} {} 
    INST {FE_PHC253_DRAM_DATA_OUT_14} {A} {^} {Z} {^} {} {BUF_X1} {0.045} {0.000} {0.029} {} {0.045} {0.010} {} {1} {(78.72, 6.96) (79.08, 6.63)} 
    NET {} {} {} {} {} {FE_PHN253_DRAM_DATA_OUT_14} {} {0.002} {0.000} {0.029} {11.340} {0.047} {0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.035} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.035} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[11]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[11]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[11]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.047}
    {} {Slack Time} {0.035}
  END_SLK_CLC
  SLK 0.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[11]} {^} {} {} {DRAM_DATA_OUT[11]} {} {} {} {0.002} {4.719} {0.000} {-0.035} {} {1} {(98.70, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[11]} {} {0.000} {0.000} {0.002} {4.719} {0.000} {-0.035} {} {} {} 
    INST {FE_PHC266_DRAM_DATA_OUT_11} {A} {^} {Z} {^} {} {BUF_X1} {0.045} {0.000} {0.029} {} {0.045} {0.010} {} {1} {(98.10, 37.77) (98.46, 37.43)} 
    NET {} {} {} {} {} {FE_PHN266_DRAM_DATA_OUT_11} {} {0.001} {0.000} {0.029} {11.371} {0.047} {0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.035} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.035} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[23]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[23]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[23]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.048}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[23]} {^} {} {} {DRAM_DATA_OUT[23]} {} {} {} {0.002} {1.688} {0.000} {-0.036} {} {1} {(39.62, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[23]} {} {0.000} {0.000} {0.002} {1.688} {0.000} {-0.036} {} {} {} 
    INST {FE_PHC251_DRAM_DATA_OUT_23} {A} {^} {Z} {^} {} {BUF_X1} {0.046} {0.000} {0.030} {} {0.046} {0.010} {} {1} {(39.58, 8.71) (39.94, 9.05)} 
    NET {} {} {} {} {} {FE_PHN251_DRAM_DATA_OUT_23} {} {0.002} {0.000} {0.030} {11.727} {0.048} {0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.036} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.198}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.234}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.036} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.036} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {-0.013} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {-0.013} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {0.013} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {0.013} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.038} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.038} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.063} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.063} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.088} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.088} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.131} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.131} {} {} {} 
    INST {FE_OFC23_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.015} {} {0.202} {0.166} {} {4} {(10.13, 81.52) (10.49, 81.85)} 
    NET {} {} {} {} {} {FE_OFN23_Rst} {} {0.000} {0.000} {0.015} {5.869} {0.202} {0.166} {} {} {} 
    INST {FE_PHC290_FE_OFN23_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.013} {} {0.234} {0.198} {} {2} {(10.51, 84.31) (10.87, 84.65)} 
    NET {} {} {} {} {} {FE_PHN290_FE_OFN23_Rst} {} {0.000} {0.000} {0.013} {4.374} {0.234} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.036} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RD_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.198}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.234}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.036} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.036} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {-0.013} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {-0.013} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {0.013} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {0.013} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.038} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.038} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.063} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.063} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.088} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.088} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.131} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.131} {} {} {} 
    INST {FE_OFC23_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.015} {} {0.202} {0.166} {} {4} {(10.13, 81.52) (10.49, 81.85)} 
    NET {} {} {} {} {} {FE_OFN23_Rst} {} {0.000} {0.000} {0.015} {5.869} {0.202} {0.166} {} {} {} 
    INST {FE_PHC290_FE_OFN23_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.013} {} {0.234} {0.198} {} {2} {(10.51, 84.31) (10.87, 84.65)} 
    NET {} {} {} {} {} {FE_PHN290_FE_OFN23_Rst} {} {0.000} {0.000} {0.013} {4.374} {0.234} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.036} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[6]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[6]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[6]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.049}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[6]} {^} {} {} {DRAM_DATA_OUT[6]} {} {} {} {0.002} {3.678} {0.000} {-0.036} {} {1} {(123.22, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[6]} {} {0.000} {0.000} {0.002} {3.678} {0.000} {-0.036} {} {} {} 
    INST {FE_PHC275_DRAM_DATA_OUT_6} {A} {^} {Z} {^} {} {BUF_X1} {0.047} {0.000} {0.031} {} {0.047} {0.011} {} {1} {(123.18, 28.32) (123.54, 28.65)} 
    NET {} {} {} {} {} {FE_PHN275_DRAM_DATA_OUT_6} {} {0.002} {0.000} {0.031} {12.132} {0.049} {0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.036} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[10]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[10]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[10]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.049}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[10]} {^} {} {} {DRAM_DATA_OUT[10]} {} {} {} {0.002} {4.778} {0.000} {-0.037} {} {1} {(103.64, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[10]} {} {0.000} {0.000} {0.002} {4.778} {0.000} {-0.036} {} {} {} 
    INST {FE_PHC274_DRAM_DATA_OUT_10} {A} {^} {Z} {^} {} {BUF_X1} {0.047} {0.000} {0.031} {} {0.048} {0.011} {} {1} {(103.99, 40.56) (104.35, 40.23)} 
    NET {} {} {} {} {} {FE_PHN274_DRAM_DATA_OUT_10} {} {0.002} {0.000} {0.031} {12.293} {0.049} {0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.037} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[8]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[8]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[8]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[8]} {^} {} {} {DRAM_DATA_OUT[8]} {} {} {} {0.002} {1.528} {0.000} {-0.038} {} {1} {(113.53, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[8]} {} {0.000} {0.000} {0.002} {1.528} {0.000} {-0.038} {} {} {} 
    INST {FE_PHC278_DRAM_DATA_OUT_8} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.033} {} {0.049} {0.011} {} {1} {(113.49, 5.92) (113.85, 6.25)} 
    NET {} {} {} {} {} {FE_PHN278_DRAM_DATA_OUT_8} {} {0.002} {0.000} {0.033} {13.085} {0.052} {0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.038} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[7]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[7]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[7]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.054}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[7]} {^} {} {} {DRAM_DATA_OUT[7]} {} {} {} {0.002} {1.468} {0.000} {-0.040} {} {1} {(118.28, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[7]} {} {0.000} {0.000} {0.002} {1.468} {0.000} {-0.040} {} {} {} 
    INST {FE_PHC277_DRAM_DATA_OUT_7} {A} {^} {Z} {^} {} {BUF_X1} {0.052} {0.000} {0.035} {} {0.052} {0.012} {} {1} {(118.62, 5.92) (118.98, 6.25)} 
    NET {} {} {} {} {} {FE_PHN277_DRAM_DATA_OUT_7} {} {0.002} {0.000} {0.035} {13.848} {0.054} {0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.040} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[9]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[9]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_OUT[9]} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.054}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_OUT[9]} {^} {} {} {DRAM_DATA_OUT[9]} {} {} {} {0.002} {1.425} {0.000} {-0.040} {} {1} {(108.59, 0.00) } 
    NET {} {} {} {} {} {DRAM_DATA_OUT[9]} {} {0.000} {0.000} {0.002} {1.425} {0.000} {-0.040} {} {} {} 
    INST {FE_PHC279_DRAM_DATA_OUT_9} {A} {^} {Z} {^} {} {BUF_X1} {0.050} {0.000} {0.035} {} {0.050} {0.010} {} {1} {(108.55, 5.92) (108.91, 6.25)} 
    NET {} {} {} {} {} {FE_PHN279_DRAM_DATA_OUT_9} {} {0.004} {0.000} {0.035} {13.909} {0.054} {0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.040} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.304}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.304}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.050} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.050} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.034} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.034} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.004} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.003} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.023} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.047} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.048} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.080} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.081} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.110} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.110} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.167} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.167} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.303} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.000} {0.000} {0.098} {42.481} {0.354} {0.304} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.050} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/PR_OUT_reg} {CK}
  ENDPT {DataP/IF_IDs/PR_OUT_reg} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.261}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.261}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.317}
    {} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.055} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.055} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.040} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.040} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.009} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.009} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.018} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.020} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.042} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.042} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.075} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.075} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.104} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.104} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.162} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.166} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.259} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.317} {0.261} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.055} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[7]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.201}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.055} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.055} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.040} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.040} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.009} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.009} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.018} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.020} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.042} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.042} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.075} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.075} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.104} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.104} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.162} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.002} {0.000} {0.030} {35.911} {0.218} {0.163} {} {} {} 
    INST {FE_OFC25_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.037} {0.000} {0.015} {} {0.256} {0.201} {} {3} {(25.14, 50.72) (25.50, 51.05)} 
    NET {} {} {} {} {} {FE_OFN25_Rst} {} {0.000} {0.000} {0.015} {5.526} {0.256} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.055} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[8]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.201}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.055} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.055} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.040} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.040} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.009} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.009} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.018} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.020} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.042} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.042} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.075} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.075} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.104} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.104} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.162} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.002} {0.000} {0.030} {35.911} {0.218} {0.163} {} {} {} 
    INST {FE_OFC25_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.037} {0.000} {0.015} {} {0.256} {0.201} {} {3} {(25.14, 50.72) (25.50, 51.05)} 
    NET {} {} {} {} {} {FE_OFN25_Rst} {} {0.000} {0.000} {0.015} {5.526} {0.256} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.055} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[6]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.056} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.056} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.041} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.041} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.010} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.010} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.017} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.019} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.041} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.042} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.074} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.074} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.104} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.104} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.161} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.001} {0.000} {0.030} {35.911} {0.218} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.056} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.056} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.056} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.041} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.041} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.010} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.010} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.017} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.019} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.041} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.041} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.074} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.074} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.103} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.103} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.161} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.001} {0.000} {0.030} {35.911} {0.218} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.056} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[8]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.056} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.056} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.041} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.041} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.010} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.010} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.017} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.019} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.041} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.041} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.074} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.074} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.103} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.103} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.160} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.001} {0.000} {0.030} {35.911} {0.218} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.056} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.056} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.056} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.041} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.041} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.010} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.010} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.017} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.019} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.041} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.041} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.074} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.074} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.103} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.103} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.160} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.001} {0.000} {0.030} {35.911} {0.218} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.056} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[12]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[12]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.199}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.057} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.057} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.041} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.041} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.010} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.010} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.016} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.018} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.040} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.041} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.073} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.078} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.096} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.013} {0.000} {0.019} {76.634} {0.166} {0.109} {} {} {} 
    INST {U4396} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.199} {0.142} {} {1} {(53.20, 57.37) (53.51, 57.20)} 
    NET {} {} {} {} {} {n86} {} {0.000} {0.000} {0.015} {1.534} {0.199} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.057} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[16]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[16]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.199}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.057} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.057} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.041} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.041} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.010} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.010} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.016} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.018} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.040} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.041} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.073} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.078} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.096} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.013} {0.000} {0.019} {76.634} {0.166} {0.109} {} {} {} 
    INST {U4388} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.199} {0.142} {} {1} {(52.83, 54.56) (52.52, 54.40)} 
    NET {} {} {} {} {} {n102} {} {0.000} {0.000} {0.015} {1.554} {0.199} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.057} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[2]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.200}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.200}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.057} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.057} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.041} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.041} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.010} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.010} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.016} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.018} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.040} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.041} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.073} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.074} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.103} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.103} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.160} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.163} {} {} {} 
    INST {FE_OFC27_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.036} {0.000} {0.014} {} {0.256} {0.200} {} {3} {(23.62, 43.37) (23.98, 43.03)} 
    NET {} {} {} {} {} {FE_OFN27_Rst} {} {0.000} {0.000} {0.014} {5.202} {0.256} {0.200} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.057} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/PR_OUT_reg} {CK}
  ENDPT {DataP/ID_EXs/PR_OUT_reg} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.261}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.261}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.057} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.057} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.042} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.042} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.011} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.011} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.016} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.018} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.040} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.040} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.073} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.073} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.102} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.102} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.160} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.164} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.257} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.261} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.057} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[14]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[14]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.200}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.057} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.057} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.042} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.042} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.011} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.011} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.016} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.018} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.040} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.041} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.072} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.078} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.096} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.013} {0.000} {0.019} {76.634} {0.166} {0.108} {} {} {} 
    INST {U4392} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.016} {} {0.200} {0.142} {} {1} {(52.26, 56.31) (51.95, 56.48)} 
    NET {} {} {} {} {} {n94} {} {0.000} {0.000} {0.016} {1.752} {0.200} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.057} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.219}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.057} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.057} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.042} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.042} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.011} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.011} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.016} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.018} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.040} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.040} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.073} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.073} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.102} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.102} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.159} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.002} {0.000} {0.030} {35.911} {0.219} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.057} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[15]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[15]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.200}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.058} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.058} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.042} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.042} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.011} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.011} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.015} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.017} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.039} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.040} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.072} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.077} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.095} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.013} {0.000} {0.019} {76.634} {0.166} {0.108} {} {} {} 
    INST {U4390} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.016} {} {0.200} {0.142} {} {1} {(48.45, 54.56) (48.76, 54.40)} 
    NET {} {} {} {} {} {n98} {} {0.000} {0.000} {0.016} {1.760} {0.200} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.219}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.058} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.058} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.042} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.042} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.011} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.011} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.015} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.017} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.039} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.040} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.073} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.073} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.102} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.102} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.159} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.219} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw2_reg[3]} {CK}
  ENDPT {CU_I/cw2_reg[3]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[3]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[3]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {1} {(9.11, 31.22) (12.21, 31.24)} 
    NET {} {} {} {} {} {n3} {} {0.000} {0.000} {0.009} {1.270} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[9]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[9]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[9]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(35.16, 40.46) (32.05, 40.44)} 
    NET {} {} {} {} {} {n32} {} {0.000} {0.000} {0.009} {1.274} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[2]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[2]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[2]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(104.70, 87.22) (101.59, 87.24)} 
    NET {} {} {} {} {} {n288} {} {0.000} {0.000} {0.009} {1.262} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw2_reg[4]} {CK}
  ENDPT {CU_I/cw2_reg[4]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[4]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[4]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {1} {(5.50, 46.06) (8.61, 46.04)} 
    NET {} {} {} {} {} {n4} {} {0.000} {0.000} {0.009} {1.303} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw2_reg[0]} {CK}
  ENDPT {CU_I/cw2_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[0]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[0]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {1} {(5.50, 96.46) (8.61, 96.44)} 
    NET {} {} {} {} {} {n8} {} {0.000} {0.000} {0.009} {1.299} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[25]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[25]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[25]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[25]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(79.06, 29.26) (75.95, 29.24)} 
    NET {} {} {} {} {} {n242} {} {0.000} {0.000} {0.009} {1.295} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[27]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[27]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[27]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[27]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(102.62, 82.46) (99.50, 82.44)} 
    NET {} {} {} {} {} {n263} {} {0.000} {0.000} {0.009} {1.294} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[12]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[12]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[12]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[12]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(76.20, 84.42) (73.09, 84.44)} 
    NET {} {} {} {} {} {n278} {} {0.000} {0.000} {0.009} {1.292} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[4]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[4]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[4]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(89.09, 87.22) (92.20, 87.24)} 
    NET {} {} {} {} {} {n286} {} {0.000} {0.000} {0.009} {1.291} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[4]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/RD_OUT_reg[4]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/RD_OUT_reg[4]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {1} {(9.13, 84.42) (6.03, 84.44)} 
    NET {} {} {} {} {} {n14} {} {0.000} {0.000} {0.009} {1.313} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[2]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/RD_OUT_reg[2]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/RD_OUT_reg[2]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {1} {(24.71, 87.22) (21.61, 87.24)} 
    NET {} {} {} {} {} {n12} {} {0.000} {0.000} {0.009} {1.322} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw2_reg[7]} {CK}
  ENDPT {CU_I/cw2_reg[7]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[7]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[7]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {1} {(5.50, 51.66) (8.61, 51.64)} 
    NET {} {} {} {} {} {n15} {} {0.000} {0.000} {0.009} {1.323} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[7]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[7]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[7]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(29.62, 36.82) (32.73, 36.84)} 
    NET {} {} {} {} {} {n34} {} {0.000} {0.000} {0.009} {1.311} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[12]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[12]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[12]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(41.22, 74.06) (44.33, 74.04)} 
    NET {} {} {} {} {} {n203} {} {0.000} {0.000} {0.009} {1.307} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[26]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[26]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[26]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[26]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(81.53, 20.86) (78.42, 20.84)} 
    NET {} {} {} {} {} {n245} {} {0.000} {0.000} {0.009} {1.334} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[30]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[30]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[30]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[30]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(136.41, 90.86) (139.52, 90.84)} 
    NET {} {} {} {} {} {n260} {} {0.000} {0.000} {0.009} {1.307} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[28]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[28]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[28]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[28]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(102.05, 79.66) (98.94, 79.64)} 
    NET {} {} {} {} {} {n262} {} {0.000} {0.000} {0.009} {1.336} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[25]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[25]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[25]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[25]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(142.71, 88.06) (139.59, 88.04)} 
    NET {} {} {} {} {} {n265} {} {0.000} {0.000} {0.009} {1.336} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[19]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[19]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(23.20, 78.82) (20.09, 78.84)} 
    NET {} {} {} {} {} {n271} {} {0.000} {0.000} {0.009} {1.308} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[17]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[17]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(57.94, 88.06) (61.05, 88.04)} 
    NET {} {} {} {} {} {n273} {} {0.000} {0.000} {0.009} {1.322} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[16]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[16]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[16]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[16]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(26.59, 92.82) (29.70, 92.84)} 
    NET {} {} {} {} {} {n274} {} {0.000} {0.000} {0.009} {1.329} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[9]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[9]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[9]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[9]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(66.67, 81.62) (69.78, 81.64)} 
    NET {} {} {} {} {} {n281} {} {0.000} {0.000} {0.009} {1.307} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[3]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[3]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[3]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(90.23, 82.46) (93.34, 82.44)} 
    NET {} {} {} {} {} {n287} {} {0.000} {0.000} {0.009} {1.329} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[1]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[1]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[1]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(69.14, 87.22) (72.25, 87.24)} 
    NET {} {} {} {} {} {n289} {} {0.000} {0.000} {0.009} {1.307} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[31]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[31]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[31]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[31]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {1} {(80.92, 6.86) (84.03, 6.84)} 
    NET {} {} {} {} {} {n292} {} {0.000} {0.000} {0.009} {1.327} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[2]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[2]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[2]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(24.91, 39.62) (21.80, 39.64)} 
    NET {} {} {} {} {} {n173} {} {0.000} {0.000} {0.009} {1.353} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[27]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[27]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[27]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[27]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(83.81, 17.22) (80.70, 17.24)} 
    NET {} {} {} {} {} {n248} {} {0.000} {0.000} {0.009} {1.355} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[5]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[5]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[5]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(83.59, 87.22) (86.70, 87.24)} 
    NET {} {} {} {} {} {n285} {} {0.000} {0.000} {0.009} {1.354} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.220}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.058} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.058} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.043} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.043} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.012} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.012} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.015} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.017} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.039} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.040} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.072} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.072} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.102} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.102} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.159} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[29]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[29]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[29]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[29]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.064} {0.000} {0.009} {} {0.064} {0.007} {} {2} {(143.62, 90.02) (146.74, 90.04)} 
    NET {} {} {} {} {} {n261} {} {0.000} {0.000} {0.009} {1.341} {0.064} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[18]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[18]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[18]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(36.84, 76.02) (39.95, 76.04)} 
    NET {} {} {} {} {} {n221} {} {0.000} {0.000} {0.009} {1.384} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[22]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[22]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[22]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[22]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(52.80, 88.06) (55.91, 88.04)} 
    NET {} {} {} {} {} {n268} {} {0.000} {0.000} {0.009} {1.373} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[7]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[7]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[7]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[7]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(72.19, 90.02) (75.30, 90.04)} 
    NET {} {} {} {} {} {n283} {} {0.000} {0.000} {0.009} {1.371} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.220}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.058} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.058} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.043} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.043} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.012} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.012} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.015} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.017} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.039} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.040} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.072} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.072} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.102} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.102} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.159} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/RD_OUT_reg[0]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/RD_OUT_reg[0]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {1} {(24.53, 88.06) (21.41, 88.04)} 
    NET {} {} {} {} {} {n10} {} {0.000} {0.000} {0.009} {1.408} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[17]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(60.05, 73.22) (56.95, 73.24)} 
    NET {} {} {} {} {} {n218} {} {0.000} {0.000} {0.009} {1.419} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[22]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[22]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[22]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(71.61, 73.22) (74.73, 73.24)} 
    NET {} {} {} {} {} {n233} {} {0.000} {0.000} {0.009} {1.395} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[23]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[23]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[23]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(82.48, 76.02) (79.36, 76.04)} 
    NET {} {} {} {} {} {n236} {} {0.000} {0.000} {0.009} {1.417} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[15]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[15]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[15]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[15]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(36.27, 88.06) (39.38, 88.04)} 
    NET {} {} {} {} {} {n275} {} {0.000} {0.000} {0.009} {1.416} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[11]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[11]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[11]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[11]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(23.55, 90.02) (26.66, 90.04)} 
    NET {} {} {} {} {} {n279} {} {0.000} {0.000} {0.009} {1.413} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[10]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[10]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[10]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[10]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(27.34, 90.02) (30.46, 90.04)} 
    NET {} {} {} {} {} {n280} {} {0.000} {0.000} {0.009} {1.409} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[6]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[6]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[6]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[6]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(79.41, 85.26) (82.52, 85.24)} 
    NET {} {} {} {} {} {n284} {} {0.000} {0.000} {0.009} {1.419} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw3_reg[1]} {CK}
  ENDPT {CU_I/cw3_reg[1]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw2_reg[1]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw2_reg[1]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.064} {0.000} {0.009} {} {0.064} {0.006} {} {1} {(11.03, 56.25) (9.54, 56.66)} 
    NET {} {} {} {} {} {CU_I/cw2[1]} {} {0.000} {0.000} {0.009} {1.519} {0.064} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.220}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.058} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.058} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.043} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.043} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.012} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.012} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.015} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.017} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.039} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.039} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.072} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.072} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.101} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.101} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.159} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[9]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[9]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[9]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(25.82, 50.82) (28.94, 50.84)} 
    NET {} {} {} {} {} {n194} {} {0.000} {0.000} {0.009} {1.436} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[14]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[14]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[14]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[14]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(43.49, 87.22) (46.61, 87.24)} 
    NET {} {} {} {} {} {n276} {} {0.000} {0.000} {0.009} {1.440} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[5]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[5]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[5]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(18.82, 48.86) (15.71, 48.84)} 
    NET {} {} {} {} {} {n182} {} {0.000} {0.000} {0.009} {1.427} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[31]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[31]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[31]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[31]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(147.08, 93.66) (143.97, 93.64)} 
    NET {} {} {} {} {} {n259} {} {0.000} {0.000} {0.009} {1.434} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[8]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[8]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[8]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(32.48, 37.66) (35.59, 37.64)} 
    NET {} {} {} {} {} {n33} {} {0.000} {0.000} {0.009} {1.455} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[3]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[3]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[3]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(17.66, 50.82) (20.77, 50.84)} 
    NET {} {} {} {} {} {n176} {} {0.000} {0.000} {0.009} {1.463} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[8]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[8]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[8]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(25.66, 48.86) (22.55, 48.84)} 
    NET {} {} {} {} {} {n191} {} {0.000} {0.000} {0.009} {1.461} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[15]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[15]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[15]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(30.77, 74.06) (33.88, 74.04)} 
    NET {} {} {} {} {} {n212} {} {0.000} {0.000} {0.009} {1.467} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[16]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[16]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[16]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(28.87, 76.86) (31.98, 76.84)} 
    NET {} {} {} {} {} {n215} {} {0.000} {0.000} {0.009} {1.457} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[13]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[13]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[13]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[13]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.009} {} {0.065} {0.007} {} {2} {(54.13, 82.46) (57.25, 82.44)} 
    NET {} {} {} {} {} {n277} {} {0.000} {0.000} {0.009} {1.464} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[13]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[13]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.058} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.058} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.043} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.043} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.012} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.012} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.015} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.017} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.039} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.040} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.071} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.077} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.095} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.014} {0.000} {0.019} {76.634} {0.167} {0.108} {} {} {} 
    INST {U4394} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.201} {0.142} {} {1} {(49.41, 48.97) (49.09, 48.80)} 
    NET {} {} {} {} {} {n90} {} {0.000} {0.000} {0.015} {1.655} {0.201} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw2_reg[1]} {CK}
  ENDPT {CU_I/cw2_reg[1]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[1]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[1]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {1} {(16.36, 53.62) (13.25, 53.64)} 
    NET {} {} {} {} {} {n1} {} {0.000} {0.000} {0.010} {1.484} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[6]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[6]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[6]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(19.75, 45.22) (22.86, 45.24)} 
    NET {} {} {} {} {} {n185} {} {0.000} {0.000} {0.010} {1.505} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[24]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[24]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[24]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(79.44, 37.66) (76.33, 37.64)} 
    NET {} {} {} {} {} {n239} {} {0.000} {0.000} {0.010} {1.505} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[18]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[18]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[18]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[18]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(20.50, 90.86) (23.62, 90.84)} 
    NET {} {} {} {} {} {n272} {} {0.000} {0.000} {0.010} {1.511} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[0]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[0]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(25.25, 39.62) (28.37, 39.64)} 
    NET {} {} {} {} {} {n167} {} {0.000} {0.000} {0.010} {1.530} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[0]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/RD_OUT_reg[0]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.064}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/RD_OUT_reg[0]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.064} {0.000} {0.010} {} {0.064} {0.006} {} {5} {(18.62, 88.23) (17.14, 87.83)} 
    NET {} {} {} {} {} {DataP/dest_M[0]} {} {0.000} {0.000} {0.010} {1.635} {0.064} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[13]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[13]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[13]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(35.13, 73.22) (38.24, 73.24)} 
    NET {} {} {} {} {} {n206} {} {0.000} {0.000} {0.010} {1.514} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[29]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[29]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[29]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[29]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(82.09, 12.46) (78.98, 12.44)} 
    NET {} {} {} {} {} {n254} {} {0.000} {0.000} {0.010} {1.513} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[23]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[23]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[23]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[23]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(110.41, 81.62) (107.30, 81.64)} 
    NET {} {} {} {} {} {n267} {} {0.000} {0.000} {0.010} {1.523} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.058} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[11]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[11]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[11]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(28.52, 76.86) (25.41, 76.84)} 
    NET {} {} {} {} {} {n200} {} {0.000} {0.000} {0.010} {1.547} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[28]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[28]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[28]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[28]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(80.17, 15.26) (83.28, 15.24)} 
    NET {} {} {} {} {} {n251} {} {0.000} {0.000} {0.010} {1.550} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[21]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[21]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[21]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[21]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(138.15, 90.02) (135.03, 90.04)} 
    NET {} {} {} {} {} {n269} {} {0.000} {0.000} {0.010} {1.558} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[20]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[20]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[20]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[20]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(135.10, 88.06) (132.00, 88.04)} 
    NET {} {} {} {} {} {n270} {} {0.000} {0.000} {0.010} {1.556} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.220}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.043} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.043} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.012} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.012} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.014} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.017} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.038} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.039} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.072} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.072} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.101} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.101} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.158} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[13]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[13]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[13]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(32.51, 62.86) (29.39, 62.84)} 
    NET {} {} {} {} {} {n29} {} {0.000} {0.000} {0.010} {1.600} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[10]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[10]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[10]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(25.82, 74.06) (28.94, 74.04)} 
    NET {} {} {} {} {} {n197} {} {0.000} {0.000} {0.010} {1.595} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[30]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[30]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[30]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(74.28, 6.02) (77.39, 6.04)} 
    NET {} {} {} {} {} {n257} {} {0.000} {0.000} {0.010} {1.588} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[26]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[26]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[26]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[26]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(97.67, 88.06) (94.56, 88.04)} 
    NET {} {} {} {} {} {n264} {} {0.000} {0.000} {0.010} {1.581} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[0]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[0]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {3} {(65.72, 85.26) (68.84, 85.24)} 
    NET {} {} {} {} {} {n290} {} {0.000} {0.000} {0.010} {1.576} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[15]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[15]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[15]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {3} {(38.97, 64.82) (35.86, 64.84)} 
    NET {} {} {} {} {} {n27} {} {0.000} {0.000} {0.010} {1.624} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.220}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.043} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.043} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.012} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.012} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.014} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.016} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.038} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.039} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.072} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.072} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.101} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.101} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.158} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.220} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw2_reg[6]} {CK}
  ENDPT {CU_I/cw2_reg[6]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[6]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[6]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {1} {(12.55, 54.46) (9.45, 54.44)} 
    NET {} {} {} {} {} {n2} {} {0.000} {0.000} {0.010} {1.610} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[20]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[20]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[20]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(72.19, 74.06) (75.30, 74.04)} 
    NET {} {} {} {} {} {n227} {} {0.000} {0.000} {0.010} {1.612} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[8]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[8]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[8]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[8]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(80.20, 87.22) (77.09, 87.24)} 
    NET {} {} {} {} {} {n282} {} {0.000} {0.000} {0.010} {1.616} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[6]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[6]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[6]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(37.63, 31.22) (34.52, 31.24)} 
    NET {} {} {} {} {} {n35} {} {0.000} {0.000} {0.010} {1.639} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[1]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[1]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[1]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(36.12, 34.02) (33.01, 34.04)} 
    NET {} {} {} {} {} {n170} {} {0.000} {0.000} {0.010} {1.647} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[4]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[4]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[4]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.065} {0.000} {0.010} {} {0.065} {0.007} {} {2} {(20.34, 46.06) (17.23, 46.04)} 
    NET {} {} {} {} {} {n179} {} {0.000} {0.000} {0.010} {1.635} {0.065} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[11]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[11]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[11]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {0.007} {} {2} {(30.80, 51.66) (27.69, 51.64)} 
    NET {} {} {} {} {} {n31} {} {0.000} {0.000} {0.010} {1.685} {0.066} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[19]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {0.007} {} {2} {(51.48, 73.22) (54.59, 73.24)} 
    NET {} {} {} {} {} {n224} {} {0.000} {0.000} {0.010} {1.685} {0.066} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[11]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[11]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.043} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.043} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.012} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.014} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.016} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.038} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.039} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.071} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.076} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.094} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.014} {0.000} {0.020} {76.634} {0.167} {0.108} {} {} {} 
    INST {U4398} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.201} {0.142} {} {1} {(49.98, 43.37) (49.66, 43.20)} 
    NET {} {} {} {} {} {n82} {} {0.000} {0.000} {0.015} {1.591} {0.201} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[12]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[12]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[12]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {0.007} {} {2} {(31.94, 57.26) (28.82, 57.24)} 
    NET {} {} {} {} {} {n30} {} {0.000} {0.000} {0.010} {1.660} {0.066} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.221}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.043} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.043} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.012} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.014} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.016} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.038} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.039} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.071} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.072} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.101} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.101} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.158} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[10]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[10]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.044} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.044} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.014} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.016} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.038} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.039} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.071} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.076} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.094} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.014} {0.000} {0.020} {76.634} {0.167} {0.108} {} {} {} 
    INST {U4400} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.201} {0.142} {} {1} {(51.11, 43.37) (51.41, 43.20)} 
    NET {} {} {} {} {} {n78} {} {0.000} {0.000} {0.015} {1.646} {0.201} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.221}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.044} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.044} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.014} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.016} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.038} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.039} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.071} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.071} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.101} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.101} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.158} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.162}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.162}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.221}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.044} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.044} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.013} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.014} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.016} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.038} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.039} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.071} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.071} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.101} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.101} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.158} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.162} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {-0.036} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {-0.036} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {-0.010} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {-0.010} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.015} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.015} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.040} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.040} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.065} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.065} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.108} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.108} {} {} {} 
    INST {FE_OFC23_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.015} {} {0.202} {0.143} {} {4} {(10.13, 81.52) (10.49, 81.85)} 
    NET {} {} {} {} {} {FE_OFN23_Rst} {} {0.000} {0.000} {0.015} {5.869} {0.202} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {-0.036} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {-0.036} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {-0.010} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {-0.010} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.015} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.015} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.040} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.040} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.065} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.065} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.108} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.108} {} {} {} 
    INST {FE_OFC23_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.015} {} {0.202} {0.143} {} {4} {(10.13, 81.52) (10.49, 81.85)} 
    NET {} {} {} {} {} {FE_OFN23_Rst} {} {0.000} {0.000} {0.015} {5.869} {0.202} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.059} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.059} {} {} {} 
    INST {FE_PHC289_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.023} {0.000} {0.006} {} {0.023} {-0.036} {} {1} {(5.19, 71.36) (5.57, 70.99)} 
    NET {} {} {} {} {} {FE_PHN289_Rst} {} {0.000} {0.000} {0.006} {0.940} {0.023} {-0.036} {} {} {} 
    INST {FE_PHC288_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.026} {0.000} {0.007} {} {0.049} {-0.010} {} {1} {(6.52, 71.36) (6.90, 70.99)} 
    NET {} {} {} {} {} {FE_PHN288_Rst} {} {0.000} {0.000} {0.007} {1.028} {0.049} {-0.010} {} {} {} 
    INST {FE_PHC287_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.074} {0.015} {} {1} {(7.47, 74.17) (7.85, 73.79)} 
    NET {} {} {} {} {} {FE_PHN287_Rst} {} {0.000} {0.000} {0.006} {0.929} {0.074} {0.015} {} {} {} 
    INST {FE_PHC286_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.099} {0.040} {} {1} {(6.90, 74.17) (7.28, 73.79)} 
    NET {} {} {} {} {} {FE_PHN286_Rst} {} {0.000} {0.000} {0.006} {0.937} {0.099} {0.040} {} {} {} 
    INST {FE_PHC282_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.025} {0.000} {0.006} {} {0.124} {0.065} {} {1} {(6.33, 74.17) (6.71, 73.79)} 
    NET {} {} {} {} {} {FE_PHN282_Rst} {} {0.000} {0.000} {0.006} {0.959} {0.124} {0.065} {} {} {} 
    INST {FE_PHC280_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.043} {0.000} {0.020} {} {0.167} {0.108} {} {5} {(5.19, 74.17) (5.57, 73.79)} 
    NET {} {} {} {} {} {FE_PHN280_Rst} {} {0.000} {0.000} {0.020} {7.733} {0.167} {0.108} {} {} {} 
    INST {FE_OFC23_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.015} {} {0.202} {0.143} {} {4} {(10.13, 81.52) (10.49, 81.85)} 
    NET {} {} {} {} {} {FE_OFN23_Rst} {} {0.000} {0.000} {0.015} {5.869} {0.202} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[24]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[24]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/B_OUT_reg[24]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/B_OUT_reg[24]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {0.007} {} {2} {(100.91, 87.22) (97.80, 87.24)} 
    NET {} {} {} {} {} {n266} {} {0.000} {0.000} {0.010} {1.794} {0.066} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[1]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/RD_OUT_reg[1]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/RD_OUT_reg[1]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {0.007} {} {1} {(20.73, 76.02) (17.62, 76.04)} 
    NET {} {} {} {} {} {n11} {} {0.000} {0.000} {0.010} {1.811} {0.066} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[7]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[7]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[7]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {0.007} {} {2} {(23.36, 46.06) (26.46, 46.04)} 
    NET {} {} {} {} {} {n188} {} {0.000} {0.000} {0.010} {1.854} {0.066} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[14]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[14]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[14]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {0.007} {} {2} {(33.65, 62.02) (30.54, 62.04)} 
    NET {} {} {} {} {} {n28} {} {0.000} {0.000} {0.010} {1.849} {0.066} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[3]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/RD_OUT_reg[3]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/RD_OUT_reg[3]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {0.007} {} {1} {(19.02, 76.86) (15.91, 76.84)} 
    NET {} {} {} {} {} {n13} {} {0.000} {0.000} {0.010} {1.906} {0.066} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.059} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[21]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[21]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.067}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.060} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[21]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.010} {} {0.067} {0.007} {} {2} {(75.23, 76.02) (78.34, 76.04)} 
    NET {} {} {} {} {} {n230} {} {0.000} {0.000} {0.010} {1.943} {0.067} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.060} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[8]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[8]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.060} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.060} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.044} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.044} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.014} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.013} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.013} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.015} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.037} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.038} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.070} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.075} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.093} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.015} {0.000} {0.020} {76.634} {0.168} {0.108} {} {} {} 
    INST {U4404} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.202} {0.142} {} {1} {(52.81, 36.72) (53.12, 36.88)} 
    NET {} {} {} {} {} {n70} {} {0.000} {0.000} {0.015} {1.582} {0.202} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.060} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[9]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[9]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.060} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.060} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.045} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.045} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.014} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.014} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.013} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.015} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.037} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.038} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.070} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.075} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.093} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.015} {0.000} {0.020} {76.634} {0.168} {0.108} {} {} {} 
    INST {U4402} {A} {v} {ZN} {^} {} {AOI21_X1} {0.035} {0.000} {0.016} {} {0.202} {0.142} {} {1} {(51.30, 39.52) (51.61, 39.69)} 
    NET {} {} {} {} {} {n74} {} {0.000} {0.000} {0.016} {1.758} {0.202} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.060} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[14]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[14]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.067}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.060} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[14]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {0.007} {} {2} {(31.71, 76.02) (34.83, 76.04)} 
    NET {} {} {} {} {} {n209} {} {0.000} {0.000} {0.011} {2.116} {0.067} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.060} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[7]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[7]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.203}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.060} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.060} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.045} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.045} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.014} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.014} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.013} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.015} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.037} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.038} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.069} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.075} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.093} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.016} {0.000} {0.020} {76.634} {0.169} {0.109} {} {} {} 
    INST {U4406} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.203} {0.142} {} {1} {(53.20, 32.16) (52.90, 32.00)} 
    NET {} {} {} {} {} {n66} {} {0.000} {0.000} {0.015} {1.518} {0.203} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.060} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[4]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[4]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.204}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.062} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.062} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.046} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.046} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.015} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.011} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.013} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.035} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.036} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.068} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.073} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.091} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.017} {0.000} {0.020} {76.634} {0.170} {0.108} {} {} {} 
    INST {U4412} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.204} {0.142} {} {1} {(53.58, 9.77) (53.88, 9.60)} 
    NET {} {} {} {} {} {n54} {} {0.000} {0.000} {0.015} {1.565} {0.204} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.062} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[5]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[5]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.205}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.062} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.062} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.047} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.047} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.011} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.013} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.035} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.036} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.067} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.073} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.091} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.017} {0.000} {0.020} {76.634} {0.170} {0.108} {} {} {} 
    INST {U4410} {A} {v} {ZN} {^} {} {AOI21_X1} {0.034} {0.000} {0.015} {} {0.205} {0.142} {} {1} {(50.73, 9.77) (50.43, 9.60)} 
    NET {} {} {} {} {} {n58} {} {0.000} {0.000} {0.015} {1.679} {0.205} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.062} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[2]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[2]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.205}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.062} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.062} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.047} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.047} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.011} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.013} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.035} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.036} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.067} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.073} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.091} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.017} {0.000} {0.020} {76.634} {0.170} {0.108} {} {} {} 
    INST {U4416} {A} {v} {ZN} {^} {} {AOI21_X1} {0.035} {0.000} {0.016} {} {0.205} {0.142} {} {1} {(51.48, 14.31) (51.80, 14.48)} 
    NET {} {} {} {} {} {n46} {} {0.000} {0.000} {0.016} {1.702} {0.205} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.062} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[6]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[6]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.205}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.062} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.062} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.047} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.047} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.011} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.013} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.035} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.036} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.067} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.073} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.091} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.017} {0.000} {0.020} {76.634} {0.170} {0.108} {} {} {} 
    INST {U4408} {A} {v} {ZN} {^} {} {AOI21_X1} {0.035} {0.000} {0.016} {} {0.205} {0.143} {} {1} {(53.20, 22.71) (53.51, 22.89)} 
    NET {} {} {} {} {} {n62} {} {0.000} {0.000} {0.016} {1.808} {0.205} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.062} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[0]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[0]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.205}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.063} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.063} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.047} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.047} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.010} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.013} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.034} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.035} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.067} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.072} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.090} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.017} {0.000} {0.020} {76.634} {0.170} {0.107} {} {} {} 
    INST {U4420} {A} {v} {ZN} {^} {} {AOI21_X1} {0.036} {0.000} {0.016} {} {0.205} {0.143} {} {1} {(53.77, 25.52) (53.47, 25.69)} 
    NET {} {} {} {} {} {n38} {} {0.000} {0.000} {0.016} {1.964} {0.205} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.063} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[1]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[1]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.205}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.063} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.063} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.047} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.047} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.016} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.016} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.010} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.013} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.034} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.035} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.067} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.072} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.090} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.017} {0.000} {0.020} {76.634} {0.170} {0.108} {} {} {} 
    INST {U4418} {A} {v} {ZN} {^} {} {AOI21_X1} {0.035} {0.000} {0.016} {} {0.205} {0.143} {} {1} {(51.30, 20.96) (51.61, 20.80)} 
    NET {} {} {} {} {} {n42} {} {0.000} {0.000} {0.016} {1.811} {0.205} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.063} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[10]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[10]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.063} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[10]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.071} {0.000} {0.013} {} {0.071} {0.008} {} {2} {(34.79, 43.26) (31.68, 43.24)} 
    NET {} {} {} {} {} {n484} {} {0.000} {0.000} {0.013} {3.409} {0.071} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.063} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[5]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[5]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.063} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[5]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.071} {0.000} {0.014} {} {0.071} {0.008} {} {6} {(35.36, 28.42) (32.24, 28.44)} 
    NET {} {} {} {} {} {n482} {} {0.000} {0.000} {0.014} {3.450} {0.071} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.063} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[3]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[3]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.206}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.063} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.063} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.048} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.048} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.017} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.017} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.010} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.012} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.034} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.035} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.066} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.072} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.090} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.017} {0.000} {0.020} {76.634} {0.170} {0.107} {} {} {} 
    INST {U4414} {A} {v} {ZN} {^} {} {AOI21_X1} {0.036} {0.000} {0.017} {} {0.206} {0.143} {} {1} {(48.63, 9.77) (48.95, 9.60)} 
    NET {} {} {} {} {} {n50} {} {0.000} {0.000} {0.017} {2.027} {0.206} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.063} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[7]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.260}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.064} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.064} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.048} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.048} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.017} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.017} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.009} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.012} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.031} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.031} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.058} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.058} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.108} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.112} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.195} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.001} {0.000} {0.058} {48.567} {0.260} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.064} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 265
PATH 266
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[21]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.064} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[21]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.072} {0.000} {0.014} {} {0.072} {0.008} {} {2} {(42.73, 76.86) (45.84, 76.84)} 
    NET {} {} {} {} {} {n26} {} {0.000} {0.000} {0.014} {3.678} {0.072} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.064} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 266
PATH 267
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[2]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/RD_OUT_reg[2]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.064} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/RD_OUT_reg[2]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.071} {0.000} {0.015} {} {0.071} {0.007} {} {4} {(19.39, 87.05) (17.89, 87.45)} 
    NET {} {} {} {} {} {DataP/dest_M[2]} {} {0.000} {0.000} {0.015} {4.162} {0.071} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.064} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 267
PATH 268
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[1]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[22]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.064} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[22]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.072} {0.000} {0.014} {} {0.072} {0.008} {} {2} {(51.12, 73.22) (48.02, 73.24)} 
    NET {} {} {} {} {} {n25} {} {0.000} {0.000} {0.014} {3.873} {0.072} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.064} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 268
PATH 269
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[2]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.065} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.073} {0.000} {0.015} {} {0.073} {0.008} {} {2} {(42.55, 76.02) (45.66, 76.04)} 
    NET {} {} {} {} {} {n24} {} {0.000} {0.000} {0.015} {4.064} {0.073} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.065} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 269
PATH 270
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.132}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.199}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.066} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.066} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.051} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.051} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.020} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.020} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.007} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.009} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.028} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.028} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.055} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.055} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.105} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.001} {0.000} {0.025} {29.608} {0.172} {0.106} {} {} {} 
    INST {FE_OFC3_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.026} {0.000} {0.007} {} {0.199} {0.132} {} {1} {(8.99, 73.11) (9.35, 73.45)} 
    NET {} {} {} {} {} {FE_OFN3_Rst} {} {0.000} {0.000} {0.007} {1.503} {0.199} {0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.066} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 270
PATH 271
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.263}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.067} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.067} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.006} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.009} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.027} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.028} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.054} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.054} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.105} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.109} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.192} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.263} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.067} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 271
PATH 272
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[10]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.263}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.067} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.067} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.006} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.027} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.054} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.054} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.109} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.191} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.263} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.067} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 272
PATH 273
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[16]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.264}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.067} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.067} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.006} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.027} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.054} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.054} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.109} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.191} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.067} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 273
PATH 274
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.137}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.204}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.067} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.067} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.006} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.027} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.054} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.054} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.002} {0.000} {0.025} {29.608} {0.174} {0.106} {} {} {} 
    INST {FE_OFC4_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.010} {} {0.204} {0.137} {} {2} {(5.19, 67.52) (5.55, 67.85)} 
    NET {} {} {} {} {} {FE_OFN4_Rst} {} {0.000} {0.000} {0.010} {3.306} {0.204} {0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.067} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 274
PATH 275
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.137}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.204}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.067} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.067} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.006} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.027} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.054} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.054} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.002} {0.000} {0.025} {29.608} {0.174} {0.106} {} {} {} 
    INST {FE_OFC4_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.010} {} {0.204} {0.137} {} {2} {(5.19, 67.52) (5.55, 67.85)} 
    NET {} {} {} {} {} {FE_OFN4_Rst} {} {0.000} {0.000} {0.010} {3.306} {0.204} {0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.067} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 275
PATH 276
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw2_reg[5]} {CK}
  ENDPT {CU_I/cw2_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.163}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.163}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.231}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.007} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.029} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.030} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.062} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.001} {0.000} {0.024} {74.198} {0.131} {0.063} {} {} {} 
    INST {FE_PHC298_FE_OFN28_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.170} {0.103} {} {3} {(40.34, 26.57) (40.70, 26.23)} 
    NET {} {} {} {} {} {FE_PHN298_FE_OFN28_Rst} {} {0.000} {0.000} {0.019} {7.072} {0.170} {0.103} {} {} {} 
    INST {FE_PHC297_FE_OFN28_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.060} {0.000} {0.031} {} {0.231} {0.163} {} {7} {(6.90, 28.32) (7.28, 28.69)} 
    NET {} {} {} {} {} {FE_PHN297_FE_OFN28_Rst} {} {0.000} {0.000} {0.031} {12.874} {0.231} {0.163} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 276
PATH 277
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.140}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.208}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.027} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.054} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.054} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.002} {0.000} {0.025} {29.608} {0.174} {0.106} {} {} {} 
    INST {FE_OFC5_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.013} {} {0.208} {0.140} {} {3} {(9.94, 65.77) (10.30, 65.43)} 
    NET {} {} {} {} {} {FE_OFN5_Rst} {} {0.000} {0.000} {0.013} {4.825} {0.208} {0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 277
PATH 278
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.140}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.140}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.208}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.027} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.054} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.054} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.002} {0.000} {0.025} {29.608} {0.174} {0.106} {} {} {} 
    INST {FE_OFC5_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.013} {} {0.208} {0.140} {} {3} {(9.94, 65.77) (10.30, 65.43)} 
    NET {} {} {} {} {} {FE_OFN5_Rst} {} {0.000} {0.000} {0.013} {4.825} {0.208} {0.140} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 278
PATH 279
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[11]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.264}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.027} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.054} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.054} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.108} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.191} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 279
PATH 280
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw2_reg[3]} {CK}
  ENDPT {CU_I/cw2_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.163}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.163}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.231}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.007} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.029} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.030} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.062} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.001} {0.000} {0.024} {74.198} {0.131} {0.063} {} {} {} 
    INST {FE_PHC298_FE_OFN28_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.170} {0.102} {} {3} {(40.34, 26.57) (40.70, 26.23)} 
    NET {} {} {} {} {} {FE_PHN298_FE_OFN28_Rst} {} {0.000} {0.000} {0.019} {7.072} {0.170} {0.103} {} {} {} 
    INST {FE_PHC297_FE_OFN28_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.060} {0.000} {0.031} {} {0.231} {0.163} {} {7} {(6.90, 28.32) (7.28, 28.69)} 
    NET {} {} {} {} {} {FE_PHN297_FE_OFN28_Rst} {} {0.000} {0.000} {0.031} {12.874} {0.231} {0.163} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 280
PATH 281
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[5]} {CK}
  ENDPT {CU_I/cw1_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.163}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.163}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.231}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.052} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.052} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.021} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.021} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {0.007} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.029} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.030} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.062} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.001} {0.000} {0.024} {74.198} {0.131} {0.063} {} {} {} 
    INST {FE_PHC298_FE_OFN28_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.170} {0.102} {} {3} {(40.34, 26.57) (40.70, 26.23)} 
    NET {} {} {} {} {} {FE_PHN298_FE_OFN28_Rst} {} {0.000} {0.000} {0.019} {7.072} {0.170} {0.103} {} {} {} 
    INST {FE_PHC297_FE_OFN28_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.060} {0.000} {0.031} {} {0.231} {0.163} {} {7} {(6.90, 28.32) (7.28, 28.69)} 
    NET {} {} {} {} {} {FE_PHN297_FE_OFN28_Rst} {} {0.000} {0.000} {0.031} {12.874} {0.231} {0.163} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 281
PATH 282
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.264}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.108} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.191} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 282
PATH 283
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.133}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.008} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.027} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.104} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.003} {0.000} {0.025} {29.608} {0.174} {0.106} {} {} {} 
    INST {FE_OFC6_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.027} {0.000} {0.007} {} {0.201} {0.133} {} {1} {(12.03, 64.72) (12.39, 65.05)} 
    NET {} {} {} {} {} {FE_OFN6_Rst} {} {0.000} {0.000} {0.007} {1.589} {0.201} {0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 283
PATH 284
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.148}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.148}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.216}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.107} {} {} {} 
    INST {FE_OFC13_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.216} {0.148} {} {4} {(16.97, 50.72) (17.33, 51.05)} 
    NET {} {} {} {} {} {FE_OFN13_Rst} {} {0.000} {0.000} {0.019} {7.244} {0.216} {0.148} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 284
PATH 285
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.148}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.148}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.216}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.107} {} {} {} 
    INST {FE_OFC13_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.216} {0.148} {} {4} {(16.97, 50.72) (17.33, 51.05)} 
    NET {} {} {} {} {} {FE_OFN13_Rst} {} {0.000} {0.000} {0.019} {7.244} {0.216} {0.148} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 285
PATH 286
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[11]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.264}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.108} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.190} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 286
PATH 287
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.149}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.149}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.217}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.108} {} {} {} 
    INST {FE_OFC14_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.020} {} {0.217} {0.149} {} {4} {(19.25, 48.97) (19.61, 48.63)} 
    NET {} {} {} {} {} {FE_OFN14_Rst} {} {0.000} {0.000} {0.020} {7.508} {0.217} {0.149} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 287
PATH 288
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.211}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.068} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.068} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.005} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.003} {0.000} {0.025} {29.608} {0.175} {0.107} {} {} {} 
    INST {FE_OFC9_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.036} {0.000} {0.015} {} {0.211} {0.143} {} {3} {(13.55, 59.12) (13.91, 59.45)} 
    NET {} {} {} {} {} {FE_OFN9_Rst} {} {0.000} {0.000} {0.015} {5.533} {0.211} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.068} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 288
PATH 289
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[10]} {CK}
  ENDPT {CU_I/cw1_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.133}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.003} {0.000} {0.025} {29.608} {0.175} {0.106} {} {} {} 
    INST {FE_OFC7_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.026} {0.000} {0.007} {} {0.201} {0.133} {} {1} {(13.93, 61.91) (14.29, 62.25)} 
    NET {} {} {} {} {} {FE_OFN7_Rst} {} {0.000} {0.000} {0.007} {1.552} {0.201} {0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 289
PATH 290
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw3_reg[2]} {CK}
  ENDPT {CU_I/cw3_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.137}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.206}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.003} {0.000} {0.025} {29.608} {0.175} {0.106} {} {} {} 
    INST {FE_OFC8_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.010} {} {0.206} {0.137} {} {2} {(15.83, 62.97) (16.19, 62.63)} 
    NET {} {} {} {} {} {FE_OFN8_Rst} {} {0.000} {0.000} {0.010} {3.386} {0.206} {0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 290
PATH 291
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.265}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.107} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.190} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 291
PATH 292
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[18]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.265}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.053} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.053} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.022} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.022} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.026} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.053} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.053} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.107} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.190} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 292
PATH 293
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[5]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.133}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.007} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.026} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.103} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.175} {0.106} {} {} {} 
    INST {FE_OFC18_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.026} {0.000} {0.007} {} {0.202} {0.133} {} {1} {(18.49, 59.12) (18.85, 59.45)} 
    NET {} {} {} {} {} {FE_OFN18_Rst} {} {0.000} {0.000} {0.007} {1.548} {0.202} {0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 293
PATH 294
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[2]} {CK}
  ENDPT {CU_I/cw1_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.261}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.191} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.001} {0.000} {0.054} {22.894} {0.261} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 294
PATH 295
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw2_reg[2]} {CK}
  ENDPT {CU_I/cw2_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.133}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC10_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.026} {0.000} {0.007} {} {0.202} {0.133} {} {1} {(16.59, 56.31) (16.95, 56.65)} 
    NET {} {} {} {} {} {FE_OFN10_Rst} {} {0.000} {0.000} {0.007} {1.534} {0.202} {0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 295
PATH 296
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.133}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC11_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.027} {0.000} {0.007} {} {0.202} {0.133} {} {1} {(17.16, 56.31) (17.52, 56.65)} 
    NET {} {} {} {} {} {FE_OFN11_Rst} {} {0.000} {0.000} {0.007} {1.605} {0.202} {0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 296
PATH 297
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw2_reg[1]} {CK}
  ENDPT {CU_I/cw2_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.261}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.069} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.069} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.004} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.191} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.001} {0.000} {0.054} {22.894} {0.261} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.069} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 297
PATH 298
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.132}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC15_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.026} {0.000} {0.007} {} {0.202} {0.132} {} {1} {(19.06, 51.77) (19.42, 51.43)} 
    NET {} {} {} {} {} {FE_OFN15_Rst} {} {0.000} {0.000} {0.007} {1.490} {0.202} {0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 298
PATH 299
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.191} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.001} {0.000} {0.054} {22.894} {0.262} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 299
PATH 300
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.132}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.132}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC16_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.026} {0.000} {0.007} {} {0.202} {0.132} {} {1} {(21.15, 53.52) (21.51, 53.85)} 
    NET {} {} {} {} {} {FE_OFN16_Rst} {} {0.000} {0.000} {0.007} {1.516} {0.202} {0.132} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 300
PATH 301
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.133}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.203}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.023} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.025} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.052} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.052} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC17_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.027} {0.000} {0.007} {} {0.203} {0.133} {} {1} {(22.10, 54.56) (22.46, 54.23)} 
    NET {} {} {} {} {} {FE_OFN17_Rst} {} {0.000} {0.000} {0.007} {1.622} {0.203} {0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 301
PATH 302
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.133}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.133}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.203}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.054} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.054} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.024} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.023} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.024} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.051} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.051} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC20_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.027} {0.000} {0.007} {} {0.203} {0.133} {} {1} {(23.24, 57.37) (23.60, 57.03)} 
    NET {} {} {} {} {} {FE_OFN20_Rst} {} {0.000} {0.000} {0.007} {1.694} {0.203} {0.133} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 302
PATH 303
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.055} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.055} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.024} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.024} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.024} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.051} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.051} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.190} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.001} {0.000} {0.054} {22.894} {0.262} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 303
PATH 304
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw2_reg[6]} {CK}
  ENDPT {CU_I/cw2_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.055} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.055} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.024} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.024} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.024} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.051} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.051} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.190} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.002} {0.000} {0.054} {22.894} {0.262} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 304
PATH 305
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw2_reg[7]} {CK}
  ENDPT {CU_I/cw2_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.055} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.055} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.024} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.024} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.024} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.051} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.051} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.190} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.002} {0.000} {0.054} {22.894} {0.262} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 305
PATH 306
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw2_reg[4]} {CK}
  ENDPT {CU_I/cw2_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.070} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.070} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.055} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.055} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.024} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.024} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {0.003} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {0.006} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {0.024} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.025} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.051} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.051} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.102} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.106} {} {} {} 
    INST {FE_OFC12_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.085} {0.000} {0.054} {} {0.260} {0.190} {} {13} {(13.93, 51.77) (14.29, 51.43)} 
    NET {} {} {} {} {} {FE_OFN12_Rst} {} {0.002} {0.000} {0.054} {22.894} {0.262} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.070} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 306
PATH 307
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[5]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/OPCODE_OUT_reg[5]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.071}
  END_SLK_CLC
  SLK 0.071
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.071} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.071} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/OPCODE_OUT_reg[5]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.081} {0.000} {0.022} {} {0.081} {0.010} {} {4} {(8.76, 54.46) (5.65, 54.44)} 
    NET {} {} {} {} {} {n17} {} {0.000} {0.000} {0.022} {7.395} {0.081} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.071} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 307
PATH 308
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[3]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[3]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.071}
  END_SLK_CLC
  SLK 0.071
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.071} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.071} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[3]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.081} {0.000} {0.022} {} {0.081} {0.010} {} {5} {(35.55, 26.46) (32.44, 26.44)} 
    NET {} {} {} {} {} {n479} {} {0.000} {0.000} {0.022} {7.456} {0.081} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.071} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 308
PATH 309
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[4]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[4]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.011}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.074} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[4]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.086} {0.000} {0.025} {} {0.086} {0.011} {} {9} {(28.89, 23.66) (25.79, 23.64)} 
    NET {} {} {} {} {} {n480} {} {0.000} {0.000} {0.025} {9.141} {0.086} {0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.074} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 309
PATH 310
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[1]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[1]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.076} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[1]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.087} {0.000} {0.027} {} {0.087} {0.012} {} {10} {(32.88, 23.66) (29.78, 23.64)} 
    NET {} {} {} {} {} {n477} {} {0.000} {0.000} {0.027} {9.974} {0.088} {0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.076} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 310
PATH 311
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[17]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[17]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[17]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[17]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {2} {(66.12, 57.43) (64.25, 57.02)} 
    NET {} {} {} {} {} {n105} {} {0.000} {0.000} {0.006} {1.154} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 311
PATH 312
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[12]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[12]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[12]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[12]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(49.59, 78.65) (51.45, 79.06)} 
    NET {} {} {} {} {} {n201} {} {0.000} {0.000} {0.006} {1.154} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 312
PATH 313
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[15]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[15]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[15]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[15]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(37.62, 79.83) (39.48, 79.42)} 
    NET {} {} {} {} {} {n210} {} {0.000} {0.000} {0.006} {1.154} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 313
PATH 314
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[21]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[21]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[21]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[21]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(86.83, 84.25) (88.70, 84.66)} 
    NET {} {} {} {} {} {n228} {} {0.000} {0.000} {0.006} {1.154} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 314
PATH 315
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[24]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[24]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[24]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(78.09, 40.63) (79.95, 40.23)} 
    NET {} {} {} {} {} {n238} {} {0.000} {0.000} {0.006} {1.154} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 315
PATH 316
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[27]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[27]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[27]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[27]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(88.17, 39.45) (86.30, 39.86)} 
    NET {} {} {} {} {} {n246} {} {0.000} {0.000} {0.006} {1.154} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.078} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 316
PATH 317
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[25]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[25]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[25]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[25]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(77.14, 31.05) (79.00, 31.46)} 
    NET {} {} {} {} {} {n241} {} {0.000} {0.000} {0.006} {1.245} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 317
PATH 318
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[7]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[7]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[7]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[7]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(24.12, 60.23) (26.00, 59.83)} 
    NET {} {} {} {} {} {n186} {} {0.000} {0.000} {0.006} {1.231} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 318
PATH 319
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[29]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[29]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[29]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[29]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(85.31, 12.63) (87.17, 12.22)} 
    NET {} {} {} {} {} {n252} {} {0.000} {0.000} {0.006} {1.239} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 319
PATH 320
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw3_reg[0]} {CK}
  ENDPT {CU_I/cw3_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw2_reg[0]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw2_reg[0]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(7.23, 98.25) (5.36, 98.66)} 
    NET {} {} {} {} {} {n7} {} {0.000} {0.000} {0.006} {1.280} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 320
PATH 321
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[2]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[2]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(23.55, 40.63) (25.43, 40.23)} 
    NET {} {} {} {} {} {n172} {} {0.000} {0.000} {0.006} {1.286} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 321
PATH 322
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[10]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[10]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[10]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[10]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(27.18, 78.65) (25.30, 79.06)} 
    NET {} {} {} {} {} {n196} {} {0.000} {0.000} {0.006} {1.268} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 322
PATH 323
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[14]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[14]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[14]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[14]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(35.34, 87.05) (37.20, 87.45)} 
    NET {} {} {} {} {} {n208} {} {0.000} {0.000} {0.006} {1.301} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 323
PATH 324
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[17]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[17]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[17]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[17]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(59.27, 74.23) (61.15, 73.83)} 
    NET {} {} {} {} {} {n217} {} {0.000} {0.000} {0.006} {1.291} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 324
PATH 325
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[20]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[20]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[20]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[20]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(76.38, 79.83) (78.25, 79.42)} 
    NET {} {} {} {} {} {n225} {} {0.000} {0.000} {0.006} {1.307} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 325
PATH 326
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[22]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[22]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[22]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[22]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(72.97, 77.03) (71.09, 76.62)} 
    NET {} {} {} {} {} {n231} {} {0.000} {0.000} {0.006} {1.301} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 326
PATH 327
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[24]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[24]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[24]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(81.89, 40.63) (83.75, 40.23)} 
    NET {} {} {} {} {} {n237} {} {0.000} {0.000} {0.006} {1.279} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 327
PATH 328
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[28]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[28]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[28]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[28]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(85.89, 15.43) (84.02, 15.03)} 
    NET {} {} {} {} {} {n250} {} {0.000} {0.000} {0.006} {1.289} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 328
PATH 329
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[29]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[29]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[29]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[29]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(82.27, 14.25) (84.14, 14.66)} 
    NET {} {} {} {} {} {n253} {} {0.000} {0.000} {0.006} {1.286} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 329
PATH 330
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[30]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[30]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[30]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[30]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(87.59, 5.85) (85.73, 6.25)} 
    NET {} {} {} {} {} {n255} {} {0.000} {0.000} {0.006} {1.301} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 330
PATH 331
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[31]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[31]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[31]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[31]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(82.66, 8.65) (80.78, 9.05)} 
    NET {} {} {} {} {} {n291} {} {0.000} {0.000} {0.006} {1.295} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 331
PATH 332
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[29]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[29]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[29]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[29]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {4} {(90.06, 49.03) (88.20, 48.62)} 
    NET {} {} {} {} {} {n2008} {} {0.000} {0.000} {0.006} {1.312} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 332
PATH 333
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[15]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[15]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[15]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[15]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(34.58, 77.03) (36.45, 76.62)} 
    NET {} {} {} {} {} {n211} {} {0.000} {0.000} {0.006} {1.321} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 333
PATH 334
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[3]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[3]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(19.95, 54.63) (21.82, 54.23)} 
    NET {} {} {} {} {} {n174} {} {0.000} {0.000} {0.006} {1.345} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 334
PATH 335
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[5]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[5]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(16.14, 51.83) (18.02, 51.43)} 
    NET {} {} {} {} {} {n181} {} {0.000} {0.000} {0.006} {1.348} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 335
PATH 336
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[11]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[11]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[11]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[11]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(21.28, 85.43) (23.14, 85.03)} 
    NET {} {} {} {} {} {n198} {} {0.000} {0.000} {0.006} {1.352} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 336
PATH 337
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[13]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[13]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[13]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[13]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(37.62, 74.23) (39.48, 73.83)} 
    NET {} {} {} {} {} {n205} {} {0.000} {0.000} {0.006} {1.345} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 337
PATH 338
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[14]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[14]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[14]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[14]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(38.19, 85.43) (40.05, 85.03)} 
    NET {} {} {} {} {} {n207} {} {0.000} {0.000} {0.006} {1.365} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 338
PATH 339
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[18]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[18]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[18]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[18]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(38.38, 78.65) (36.52, 79.06)} 
    NET {} {} {} {} {} {n220} {} {0.000} {0.000} {0.006} {1.351} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 339
PATH 340
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[23]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[23]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[23]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(83.22, 78.65) (85.09, 79.06)} 
    NET {} {} {} {} {} {n234} {} {0.000} {0.000} {0.006} {1.371} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 340
PATH 341
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[0]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[0]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(28.32, 42.25) (26.45, 42.66)} 
    NET {} {} {} {} {} {n166} {} {0.000} {0.000} {0.006} {1.412} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 341
PATH 342
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[20]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[20]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[20]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[20]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(76.00, 78.65) (74.14, 79.06)} 
    NET {} {} {} {} {} {n226} {} {0.000} {0.000} {0.006} {1.403} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 342
PATH 343
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[4]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[4]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(18.23, 53.45) (20.11, 53.86)} 
    NET {} {} {} {} {} {n177} {} {0.000} {0.000} {0.006} {1.398} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 343
PATH 344
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[9]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[9]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[9]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[9]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(31.36, 64.65) (29.48, 65.06)} 
    NET {} {} {} {} {} {n192} {} {0.000} {0.000} {0.006} {1.399} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 344
PATH 345
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[16]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[16]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[16]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[16]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(26.03, 81.45) (27.89, 81.86)} 
    NET {} {} {} {} {} {n213} {} {0.000} {0.000} {0.006} {1.388} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 345
PATH 346
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[5]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[5]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[5]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(16.54, 54.63) (14.67, 54.23)} 
    NET {} {} {} {} {} {n180} {} {0.000} {0.000} {0.006} {1.464} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 346
PATH 347
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[6]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[6]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[6]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[6]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(22.43, 47.85) (20.55, 48.26)} 
    NET {} {} {} {} {} {n184} {} {0.000} {0.000} {0.006} {1.461} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 347
PATH 348
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[13]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[13]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[13]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[13]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(40.47, 77.03) (42.34, 76.62)} 
    NET {} {} {} {} {} {n204} {} {0.000} {0.000} {0.006} {1.468} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 348
PATH 349
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[25]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[25]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[25]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[25]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(77.72, 32.23) (75.84, 31.82)} 
    NET {} {} {} {} {} {n240} {} {0.000} {0.000} {0.006} {1.440} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 349
PATH 350
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[26]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[26]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[26]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[26]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(81.52, 32.23) (79.64, 31.82)} 
    NET {} {} {} {} {} {n243} {} {0.000} {0.000} {0.006} {1.439} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 350
PATH 351
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[30]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[30]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[30]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[30]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.081} {0.000} {0.006} {} {0.081} {0.002} {} {1} {(83.41, 5.85) (85.28, 6.25)} 
    NET {} {} {} {} {} {n256} {} {0.000} {0.000} {0.006} {1.431} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 351
PATH 352
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/RD_OUT_reg[1]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/RD_OUT_reg[1]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.071} {0.000} {0.015} {} {0.071} {-0.008} {} {4} {(16.54, 84.25) (15.04, 84.66)} 
    NET {} {} {} {} {} {DataP/dest_M[1]} {} {0.000} {0.000} {0.015} {4.315} {0.071} {-0.008} {} {} {} 
    INST {U1621} {A} {^} {ZN} {v} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.081} {0.002} {} {2} {(12.67, 84.31) (12.50, 84.69)} 
    NET {} {} {} {} {} {n1637} {} {0.000} {0.000} {0.006} {2.576} {0.081} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 352
PATH 353
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[22]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[22]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[22]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[22]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(73.34, 75.85) (71.48, 76.25)} 
    NET {} {} {} {} {} {n232} {} {0.000} {0.000} {0.006} {1.509} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 353
PATH 354
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[28]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[28]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[28]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[28]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(85.11, 18.23) (86.98, 17.82)} 
    NET {} {} {} {} {} {n249} {} {0.000} {0.000} {0.006} {1.512} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 354
PATH 355
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw2_reg[2]} {CK}
  ENDPT {CU_I/cw2_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[2]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[2]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(10.63, 53.45) (12.51, 53.86)} 
    NET {} {} {} {} {} {n6} {} {0.000} {0.000} {0.006} {1.476} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 355
PATH 356
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[3]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[3]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(21.66, 51.83) (19.80, 51.43)} 
    NET {} {} {} {} {} {n175} {} {0.000} {0.000} {0.006} {1.490} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 356
PATH 357
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[8]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[8]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[8]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[8]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(27.55, 53.45) (25.69, 53.86)} 
    NET {} {} {} {} {} {n189} {} {0.000} {0.000} {0.006} {1.494} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 357
PATH 358
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[8]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[8]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[8]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[8]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(25.07, 51.83) (26.95, 51.43)} 
    NET {} {} {} {} {} {n190} {} {0.000} {0.000} {0.006} {1.480} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 358
PATH 359
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[12]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[12]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[12]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[12]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(46.55, 74.23) (48.41, 73.83)} 
    NET {} {} {} {} {} {n202} {} {0.000} {0.000} {0.006} {1.491} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 359
PATH 360
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[17]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[17]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[17]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[17]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(62.70, 75.85) (64.56, 76.25)} 
    NET {} {} {} {} {} {n216} {} {0.000} {0.000} {0.006} {1.488} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 360
PATH 361
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[21]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[21]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[21]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[21]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(82.27, 82.63) (84.14, 82.23)} 
    NET {} {} {} {} {} {n229} {} {0.000} {0.000} {0.006} {1.492} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 361
PATH 362
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[23]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[23]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[23]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(81.70, 77.03) (83.56, 76.62)} 
    NET {} {} {} {} {} {n235} {} {0.000} {0.000} {0.006} {1.479} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 362
PATH 363
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[1]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[1]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(29.07, 43.43) (30.94, 43.02)} 
    NET {} {} {} {} {} {n168} {} {0.000} {0.000} {0.006} {1.527} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 363
PATH 364
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[6]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[6]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[6]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[6]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(22.98, 50.65) (24.86, 51.05)} 
    NET {} {} {} {} {} {n183} {} {0.000} {0.000} {0.006} {1.545} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 364
PATH 365
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/OPCODE_OUT_reg[3]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/OPCODE_OUT_reg[3]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {3} {(9.30, 68.63) (11.18, 68.22)} 
    NET {} {} {} {} {} {n20} {} {0.000} {0.000} {0.007} {1.607} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 365
PATH 366
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[1]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[1]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(30.41, 37.83) (28.54, 37.43)} 
    NET {} {} {} {} {} {n169} {} {0.000} {0.000} {0.007} {1.621} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 366
PATH 367
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[11]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[11]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[11]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[11]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.006} {} {0.082} {0.002} {} {1} {(22.80, 79.83) (20.93, 79.42)} 
    NET {} {} {} {} {} {n199} {} {0.000} {0.000} {0.006} {1.585} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.079} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 367
PATH 368
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw3_reg[2]} {CK}
  ENDPT {CU_I/cw3_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw2_reg[2]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw2_reg[2]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(14.44, 56.25) (16.30, 56.66)} 
    NET {} {} {} {} {} {n5} {} {0.000} {0.000} {0.007} {1.633} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 368
PATH 369
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw2_reg[5]} {CK}
  ENDPT {CU_I/cw2_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[5]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[5]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(6.83, 36.65) (8.71, 37.05)} 
    NET {} {} {} {} {} {n9} {} {0.000} {0.000} {0.007} {1.658} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 369
PATH 370
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[16]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[16]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[16]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[16]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(30.41, 79.83) (28.54, 79.42)} 
    NET {} {} {} {} {} {n214} {} {0.000} {0.000} {0.007} {1.666} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 370
PATH 371
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[4]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[4]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(15.21, 50.65) (13.34, 51.05)} 
    NET {} {} {} {} {} {n178} {} {0.000} {0.000} {0.007} {1.691} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 371
PATH 372
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[18]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[18]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[18]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[18]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(34.20, 79.83) (32.34, 79.42)} 
    NET {} {} {} {} {} {n219} {} {0.000} {0.000} {0.007} {1.718} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 372
PATH 373
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[19]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[19]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[19]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[19]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(56.62, 81.45) (54.76, 81.86)} 
    NET {} {} {} {} {} {n222} {} {0.000} {0.000} {0.007} {1.716} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 373
PATH 374
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[0]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[0]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(26.79, 45.05) (28.66, 45.45)} 
    NET {} {} {} {} {} {n165} {} {0.000} {0.000} {0.007} {1.739} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 374
PATH 375
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[7]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[7]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[7]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[7]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(23.75, 53.45) (21.89, 53.86)} 
    NET {} {} {} {} {} {n187} {} {0.000} {0.000} {0.007} {1.768} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 375
PATH 376
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[10]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[10]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[10]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[10]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(26.21, 79.83) (28.09, 79.42)} 
    NET {} {} {} {} {} {n195} {} {0.000} {0.000} {0.007} {1.737} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 376
PATH 377
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/NPC_L_OUT_reg[2]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/NPC_L_OUT_reg[2]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(23.95, 42.25) (22.07, 42.66)} 
    NET {} {} {} {} {} {n171} {} {0.000} {0.000} {0.007} {1.817} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 377
PATH 378
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[19]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[19]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[19]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[19]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.082} {0.000} {0.007} {} {0.082} {0.002} {} {1} {(53.77, 75.85) (55.63, 76.25)} 
    NET {} {} {} {} {} {n223} {} {0.000} {0.000} {0.007} {1.801} {0.082} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 378
PATH 379
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[2]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/OPCODE_OUT_reg[2]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/OPCODE_OUT_reg[2]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.092} {0.000} {0.031} {} {0.092} {0.012} {} {6} {(11.79, 48.86) (8.69, 48.84)} 
    NET {} {} {} {} {} {n521} {} {0.001} {0.000} {0.031} {11.912} {0.093} {0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 379
PATH 380
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[26]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[26]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[26]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[26]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {1} {(79.98, 22.65) (81.86, 23.05)} 
    NET {} {} {} {} {} {n244} {} {0.000} {0.000} {0.007} {2.067} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.080} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 380
PATH 381
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[11]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[11]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[11]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[11]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {5} {(47.51, 65.83) (45.63, 65.42)} 
    NET {} {} {} {} {} {n2431} {} {0.000} {0.000} {0.007} {2.471} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 381
PATH 382
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[4]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[4]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {5} {(87.59, 65.83) (89.45, 65.42)} 
    NET {} {} {} {} {} {n2466} {} {0.000} {0.000} {0.007} {2.447} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 382
PATH 383
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[9]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[9]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[9]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[9]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {1} {(30.96, 53.45) (32.84, 53.86)} 
    NET {} {} {} {} {} {n193} {} {0.000} {0.000} {0.007} {2.266} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 383
PATH 384
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[14]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[14]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[14]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[14]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {4} {(50.73, 64.65) (52.59, 65.06)} 
    NET {} {} {} {} {} {n2418} {} {0.000} {0.000} {0.007} {2.505} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 384
PATH 385
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[9]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[9]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[9]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[9]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {2} {(55.09, 40.63) (56.97, 40.23)} 
    NET {} {} {} {} {} {n73} {} {0.000} {0.000} {0.007} {2.328} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 385
PATH 386
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[9]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[9]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[9]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[9]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {5} {(72.20, 64.65) (70.34, 65.06)} 
    NET {} {} {} {} {} {n2477} {} {0.000} {0.000} {0.007} {2.550} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 386
PATH 387
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[13]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[13]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[13]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[13]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {4} {(57.00, 68.63) (58.87, 68.22)} 
    NET {} {} {} {} {} {n2423} {} {0.000} {0.000} {0.007} {2.618} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 387
PATH 388
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[27]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[27]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[27]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[27]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {4} {(89.50, 43.43) (87.62, 43.02)} 
    NET {} {} {} {} {} {n2411} {} {0.000} {0.000} {0.007} {2.672} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 388
PATH 389
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[26]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[26]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[26]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[26]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {4} {(85.11, 43.43) (86.98, 43.02)} 
    NET {} {} {} {} {} {n2415} {} {0.000} {0.000} {0.007} {2.663} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 389
PATH 390
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[12]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[12]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[12]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[12]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.083} {0.000} {0.007} {} {0.083} {0.002} {} {4} {(61.75, 65.83) (63.62, 65.42)} 
    NET {} {} {} {} {} {n2424} {} {0.000} {0.000} {0.007} {2.709} {0.083} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 390
PATH 391
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[5]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[5]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[5]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.007} {} {0.084} {0.002} {} {5} {(84.17, 64.65) (82.31, 65.06)} 
    NET {} {} {} {} {} {n2450} {} {0.000} {0.000} {0.007} {2.756} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 391
PATH 392
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[2]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[2]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.007} {} {0.084} {0.002} {} {5} {(91.59, 63.03) (89.72, 62.62)} 
    NET {} {} {} {} {} {n2471} {} {0.000} {0.000} {0.007} {2.739} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 392
PATH 393
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[31]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[31]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[31]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[31]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.007} {} {0.084} {0.002} {} {4} {(89.69, 54.63) (87.81, 54.23)} 
    NET {} {} {} {} {} {n2414} {} {0.000} {0.000} {0.007} {2.752} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 393
PATH 394
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[12]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[12]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[12]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[12]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.007} {} {0.084} {0.002} {} {2} {(55.86, 59.05) (57.73, 59.45)} 
    NET {} {} {} {} {} {n85} {} {0.000} {0.000} {0.007} {2.611} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 394
PATH 395
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[6]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[6]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[6]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[6]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {5} {(80.95, 63.03) (79.08, 62.62)} 
    NET {} {} {} {} {} {n2410} {} {0.000} {0.000} {0.008} {2.870} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.081} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 395
PATH 396
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[22]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[22]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[22]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[22]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {4} {(79.05, 54.63) (77.17, 54.23)} 
    NET {} {} {} {} {} {n2428} {} {0.000} {0.000} {0.008} {2.921} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 396
PATH 397
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[10]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[10]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[10]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[10]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {5} {(47.31, 67.45) (45.45, 67.86)} 
    NET {} {} {} {} {} {n2409} {} {0.000} {0.000} {0.008} {2.965} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 397
PATH 398
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[19]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[19]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[19]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[19]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {2} {(72.00, 50.65) (73.88, 51.05)} 
    NET {} {} {} {} {} {n113} {} {0.000} {0.000} {0.008} {3.071} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 398
PATH 399
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[1]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[1]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {5} {(71.25, 63.03) (69.39, 62.62)} 
    NET {} {} {} {} {} {n2469} {} {0.000} {0.000} {0.008} {3.048} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 399
PATH 400
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[18]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[18]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[18]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[18]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {2} {(70.67, 54.63) (72.55, 54.23)} 
    NET {} {} {} {} {} {n109} {} {0.000} {0.000} {0.008} {3.162} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 400
PATH 401
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[25]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[25]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[25]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[25]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {4} {(79.23, 42.25) (81.09, 42.66)} 
    NET {} {} {} {} {} {n2422} {} {0.000} {0.000} {0.008} {3.087} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 401
PATH 402
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[16]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[16]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[16]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[16]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {2} {(53.58, 60.23) (55.45, 59.83)} 
    NET {} {} {} {} {} {n101} {} {0.000} {0.000} {0.008} {3.261} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 402
PATH 403
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[8]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[8]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[8]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[8]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {5} {(76.58, 60.23) (74.70, 59.83)} 
    NET {} {} {} {} {} {n2408} {} {0.000} {0.000} {0.008} {3.223} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 403
PATH 404
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[7]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[7]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[7]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[7]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {5} {(79.23, 59.05) (77.36, 59.45)} 
    NET {} {} {} {} {} {n2468} {} {0.000} {0.000} {0.008} {3.184} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 404
PATH 405
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/OPCODE_OUT_reg[4]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/OPCODE_OUT_reg[4]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {4} {(7.23, 73.05) (5.36, 73.45)} 
    NET {} {} {} {} {} {n18} {} {0.000} {0.000} {0.008} {3.323} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 405
PATH 406
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[15]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[15]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[15]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[15]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {2} {(45.98, 60.23) (47.84, 59.83)} 
    NET {} {} {} {} {} {n97} {} {0.000} {0.000} {0.008} {3.289} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 406
PATH 407
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[28]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[28]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[28]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[28]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.084} {0.000} {0.008} {} {0.084} {0.002} {} {4} {(91.02, 51.83) (89.14, 51.43)} 
    NET {} {} {} {} {} {n2426} {} {0.000} {0.000} {0.008} {3.289} {0.084} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 407
PATH 408
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[18]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[18]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[18]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[18]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.085} {0.000} {0.008} {} {0.085} {0.002} {} {4} {(69.92, 57.43) (68.06, 57.02)} 
    NET {} {} {} {} {} {n2425} {} {0.000} {0.000} {0.008} {3.370} {0.085} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 408
PATH 409
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[17]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[17]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[17]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[17]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.085} {0.000} {0.008} {} {0.085} {0.002} {} {4} {(65.56, 59.05) (63.69, 59.45)} 
    NET {} {} {} {} {} {n2416} {} {0.000} {0.000} {0.008} {3.451} {0.085} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 409
PATH 410
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/OPCODE_OUT_reg[4]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/OPCODE_OUT_reg[4]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.085} {0.000} {0.008} {} {0.085} {0.002} {} {4} {(8.75, 63.03) (6.88, 62.62)} 
    NET {} {} {} {} {} {n19} {} {0.000} {0.000} {0.008} {3.455} {0.085} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.082} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 410
PATH 411
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[27]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[27]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_L_OUT_reg[27]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_L_OUT_reg[27]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.085} {0.000} {0.008} {} {0.085} {0.002} {} {1} {(81.31, 18.23) (83.19, 17.82)} 
    NET {} {} {} {} {} {n247} {} {0.000} {0.000} {0.008} {3.254} {0.085} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 411
PATH 412
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[0]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[0]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.085} {0.000} {0.008} {} {0.085} {0.002} {} {5} {(72.20, 65.83) (70.34, 65.42)} 
    NET {} {} {} {} {} {n2472} {} {0.000} {0.000} {0.008} {3.584} {0.085} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 412
PATH 413
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/OPCODE_OUT_reg[0]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/OPCODE_OUT_reg[0]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.085} {0.000} {0.008} {} {0.085} {0.002} {} {4} {(10.46, 60.23) (8.59, 59.83)} 
    NET {} {} {} {} {} {n23} {} {0.000} {0.000} {0.008} {3.727} {0.085} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 413
PATH 414
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[14]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[14]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[14]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[14]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.085} {0.000} {0.009} {} {0.085} {0.002} {} {2} {(52.44, 61.85) (54.30, 62.26)} 
    NET {} {} {} {} {} {n93} {} {0.000} {0.000} {0.009} {3.842} {0.085} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 414
PATH 415
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[19]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[19]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[19]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[19]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.085} {0.000} {0.008} {} {0.085} {0.002} {} {4} {(72.59, 59.05) (70.72, 59.45)} 
    NET {} {} {} {} {} {n2421} {} {0.000} {0.000} {0.008} {3.787} {0.085} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 415
PATH 416
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[2]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[2]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[2]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.097} {0.000} {0.035} {} {0.097} {0.014} {} {11} {(32.51, 22.82) (29.39, 22.84)} 
    NET {} {} {} {} {} {n478} {} {0.001} {0.000} {0.035} {13.945} {0.098} {0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 416
PATH 417
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[3]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[3]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {5} {(90.25, 61.85) (88.39, 62.26)} 
    NET {} {} {} {} {} {n2478} {} {0.000} {0.000} {0.009} {3.988} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 417
PATH 418
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[13]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[13]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[13]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[13]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {2} {(48.63, 61.85) (50.51, 62.26)} 
    NET {} {} {} {} {} {n89} {} {0.000} {0.000} {0.009} {4.019} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 418
PATH 419
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[20]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[20]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[20]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[20]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {2} {(77.52, 46.23) (79.39, 45.83)} 
    NET {} {} {} {} {} {n117} {} {0.000} {0.000} {0.009} {4.002} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 419
PATH 420
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[16]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[16]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[16]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[16]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {4} {(51.50, 63.03) (49.62, 62.62)} 
    NET {} {} {} {} {} {n2412} {} {0.000} {0.000} {0.009} {3.826} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 420
PATH 421
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[21]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[21]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[21]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[21]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {4} {(84.56, 59.05) (82.69, 59.45)} 
    NET {} {} {} {} {} {n2419} {} {0.000} {0.000} {0.009} {3.852} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 421
PATH 422
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[11]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[11]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[11]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[11]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {-0.002} {0.010} {} {0.086} {0.002} {} {2} {(46.55, 45.05) (44.69, 45.45)} 
    NET {} {} {} {} {} {n81} {} {0.000} {0.000} {0.010} {5.172} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 422
PATH 423
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[22]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[22]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[22]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[22]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {-0.002} {0.009} {} {0.086} {0.002} {} {2} {(70.67, 39.45) (72.55, 39.86)} 
    NET {} {} {} {} {} {n125} {} {0.000} {0.000} {0.009} {5.016} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.083} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 423
PATH 424
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[31]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[31]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[31]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[31]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {0.003} {} {2} {(78.08, 6.02) (81.56, 6.25)} 
    NET {} {} {} {} {} {DataP/link_addr_D[31]} {} {0.000} {0.000} {0.007} {2.344} {0.086} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 424
PATH 425
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/OPCODE_OUT_reg[1]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/OPCODE_OUT_reg[1]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {6} {(7.42, 65.83) (5.54, 65.42)} 
    NET {} {} {} {} {} {n2249} {} {0.000} {0.000} {0.009} {4.351} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 425
PATH 426
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/OPCODE_OUT_reg[0]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/OPCODE_OUT_reg[0]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {3} {(11.60, 67.45) (9.72, 67.86)} 
    NET {} {} {} {} {} {n22} {} {0.000} {0.000} {0.009} {4.240} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 426
PATH 427
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[26]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[26]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.099} {0.000} {0.038} {} {0.099} {0.015} {} {10} {(6.83, 45.05) (8.32, 45.45)} 
    NET {} {} {} {} {} {n497} {} {0.000} {0.000} {0.038} {15.309} {0.099} {0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 427
PATH 428
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[24]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[24]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[24]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {-0.001} {0.009} {} {0.086} {0.002} {} {2} {(71.25, 33.85) (73.11, 34.26)} 
    NET {} {} {} {} {} {n133} {} {0.000} {0.000} {0.009} {4.953} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 428
PATH 429
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[20]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[20]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[20]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[20]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {4} {(83.03, 54.63) (81.17, 54.23)} 
    NET {} {} {} {} {} {n2420} {} {0.000} {0.000} {0.009} {4.364} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 429
PATH 430
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[24]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[24]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[24]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {4} {(79.42, 43.43) (81.28, 43.02)} 
    NET {} {} {} {} {} {n2427} {} {0.000} {0.000} {0.009} {4.543} {0.086} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 430
PATH 431
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[23]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[23]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[23]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {0.002} {} {4} {(86.84, 57.43) (84.97, 57.02)} 
    NET {} {} {} {} {} {n2413} {} {0.000} {0.000} {0.009} {4.405} {0.087} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 431
PATH 432
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[15]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[15]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[15]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[15]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.087} {-0.001} {0.010} {} {0.087} {0.002} {} {4} {(56.81, 63.03) (54.95, 62.62)} 
    NET {} {} {} {} {} {n2433} {} {0.000} {0.000} {0.010} {5.457} {0.087} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 432
PATH 433
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[30]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[30]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[30]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[30]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.087} {0.000} {0.009} {} {0.087} {0.002} {} {4} {(92.34, 53.45) (90.48, 53.86)} 
    NET {} {} {} {} {} {n2417} {} {0.000} {0.000} {0.009} {4.808} {0.087} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 433
PATH 434
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[21]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[21]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[21]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[21]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.087} {0.000} {0.009} {} {0.087} {0.002} {} {2} {(69.73, 43.43) (71.59, 43.02)} 
    NET {} {} {} {} {} {n121} {} {0.000} {0.000} {0.009} {4.652} {0.087} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 434
PATH 435
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/RD_OUT_reg[3]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/RD_OUT_reg[3]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.087} {0.000} {0.009} {} {0.087} {0.002} {} {5} {(11.40, 82.63) (9.54, 82.23)} 
    NET {} {} {} {} {} {n2777} {} {0.000} {0.000} {0.009} {4.933} {0.087} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.084} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 435
PATH 436
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/PR_OUT_reg} {CK}
  ENDPT {DataP/ID_EXs/PR_OUT_reg} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/PR_OUT_reg} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/PR_OUT_reg} {CK} {^} {Q} {v} {} {DFFR_X1} {0.087} {0.000} {0.008} {} {0.087} {0.003} {} {2} {(45.59, 28.42) (49.07, 28.66)} 
    NET {} {} {} {} {} {DataP/pr_D} {} {0.000} {0.000} {0.008} {2.870} {0.087} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 436
PATH 437
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[5]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/OPCODE_OUT_reg[5]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/OPCODE_OUT_reg[5]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.087} {0.000} {0.009} {} {0.087} {0.002} {} {3} {(9.88, 64.65) (11.75, 65.06)} 
    NET {} {} {} {} {} {n2387} {} {0.000} {0.000} {0.009} {4.929} {0.087} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 437
PATH 438
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[4]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[30]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[30]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.100} {0.000} {0.039} {} {0.100} {0.015} {} {12} {(6.83, 33.85) (8.32, 34.26)} 
    NET {} {} {} {} {} {n515} {} {0.001} {0.000} {0.039} {15.701} {0.101} {0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 438
PATH 439
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/OPCODE_OUT_reg[3]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/OPCODE_OUT_reg[3]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.087} {0.000} {0.010} {} {0.087} {0.002} {} {5} {(8.75, 57.43) (6.88, 57.02)} 
    NET {} {} {} {} {} {n21} {} {0.000} {0.000} {0.010} {5.240} {0.087} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 439
PATH 440
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/OPCODE_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/OPCODE_OUT_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/OPCODE_OUT_reg[2]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/OPCODE_OUT_reg[2]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.079} {0.000} {0.021} {} {0.079} {-0.006} {} {5} {(7.79, 67.45) (6.30, 67.86)} 
    NET {} {} {} {} {} {DataP/opcode_M[2]} {} {0.000} {0.000} {0.021} {7.137} {0.079} {-0.006} {} {} {} 
    INST {U1629} {A} {^} {ZN} {v} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.087} {0.002} {} {1} {(6.21, 74.17) (6.04, 73.79)} 
    NET {} {} {} {} {} {n1643} {} {0.000} {0.000} {0.006} {1.423} {0.087} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 440
PATH 441
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[0]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.101}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[0]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.100} {0.000} {0.038} {} {0.100} {0.015} {} {10} {(32.12, 25.62) (29.02, 25.64)} 
    NET {} {} {} {} {} {n476} {} {0.001} {0.000} {0.038} {15.059} {0.101} {0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 441
PATH 442
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[27]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[27]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[27]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[27]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.088} {-0.002} {0.011} {} {0.088} {0.002} {} {2} {(72.39, 19.85) (70.53, 20.25)} 
    NET {} {} {} {} {} {n145} {} {0.000} {0.000} {0.011} {6.352} {0.088} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.085} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 442
PATH 443
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[8]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[8]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[8]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[8]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.088} {-0.003} {0.012} {} {0.088} {0.002} {} {2} {(55.09, 36.65) (56.97, 37.05)} 
    NET {} {} {} {} {} {n69} {} {0.000} {0.000} {0.012} {7.783} {0.088} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 443
PATH 444
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[26]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[26]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[26]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[26]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.088} {-0.002} {0.011} {} {0.088} {0.002} {} {2} {(71.44, 22.65) (73.31, 23.05)} 
    NET {} {} {} {} {} {n141} {} {0.000} {0.000} {0.011} {6.581} {0.088} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 444
PATH 445
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[23]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[23]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[23]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.088} {0.000} {0.010} {} {0.088} {0.002} {} {2} {(68.02, 35.03) (69.89, 34.62)} 
    NET {} {} {} {} {} {n129} {} {0.000} {0.000} {0.010} {5.624} {0.088} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 445
PATH 446
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[10]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[10]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[10]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[10]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.088} {-0.001} {0.011} {} {0.088} {0.002} {} {2} {(55.09, 45.05) (56.97, 45.45)} 
    NET {} {} {} {} {} {n77} {} {0.000} {0.000} {0.011} {6.313} {0.089} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 446
PATH 447
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[25]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[25]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[25]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[25]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.089} {0.000} {0.010} {} {0.089} {0.002} {} {2} {(68.59, 28.25) (70.45, 28.66)} 
    NET {} {} {} {} {} {n137} {} {0.000} {0.000} {0.010} {5.903} {0.089} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.086} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 447
PATH 448
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[3]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[29]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[29]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.101} {0.000} {0.039} {} {0.101} {0.014} {} {16} {(5.30, 32.06) (8.42, 32.04)} 
    NET {} {} {} {} {} {n514} {} {0.001} {0.000} {0.039} {15.668} {0.102} {0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 448
PATH 449
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[25]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[25]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.089} {0.000} {0.009} {} {0.089} {0.003} {} {2} {(49.04, 71.26) (45.55, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[25]} {} {0.000} {0.000} {0.009} {4.141} {0.089} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 449
PATH 450
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/OPCODE_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/OPCODE_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/OPCODE_OUT_reg[1]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/OPCODE_OUT_reg[1]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.090} {0.000} {0.011} {} {0.090} {0.003} {} {5} {(7.23, 56.25) (5.36, 56.66)} 
    NET {} {} {} {} {} {n520} {} {0.000} {0.000} {0.011} {6.874} {0.090} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 450
PATH 451
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[28]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[28]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[28]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[28]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.089} {-0.002} {0.012} {} {0.089} {0.002} {} {2} {(67.06, 19.85) (68.94, 20.25)} 
    NET {} {} {} {} {} {n149} {} {0.000} {0.000} {0.012} {7.495} {0.090} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 451
PATH 452
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[26]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.242}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.329}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.087} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.087} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.072} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.072} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.041} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.041} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.014} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.012} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.010} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.011} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.042} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.048} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.066} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.068} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.118} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.118} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.231} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.011} {0.000} {0.094} {72.243} {0.329} {0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.087} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 452
PATH 453
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[31]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[31]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[31]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[31]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.090} {-0.003} {0.013} {} {0.090} {0.002} {} {2} {(72.00, 5.85) (73.88, 6.25)} 
    NET {} {} {} {} {} {n161} {} {0.000} {0.000} {0.013} {8.603} {0.090} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 453
PATH 454
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[30]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.242}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.088} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.088} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.072} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.072} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.041} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.041} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.015} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.013} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.009} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.010} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.042} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.047} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.065} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.068} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.117} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.118} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.230} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.012} {0.000} {0.094} {72.243} {0.330} {0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 454
PATH 455
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/IR_OUT_reg[28]} {CK}
  ENDPT {DataP/IF_IDs/IR_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.242}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.242}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.088} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.088} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.072} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.072} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.041} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.041} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.015} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.013} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.009} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.010} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.042} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.006} {0.000} {0.025} {74.198} {0.135} {0.047} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {^} {ZN} {v} {} {INV_X8} {0.018} {0.000} {0.013} {} {0.153} {0.065} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.003} {0.000} {0.014} {76.634} {0.156} {0.068} {} {} {} 
    INST {FE_PHC296_FE_DBTN21_Rst} {A} {v} {Z} {v} {} {CLKBUF_X1} {0.049} {0.000} {0.020} {} {0.205} {0.117} {} {1} {(23.24, 29.37) (23.62, 28.99)} 
    NET {} {} {} {} {} {FE_PHN296_FE_DBTN21_Rst} {} {0.001} {0.000} {0.020} {7.868} {0.205} {0.118} {} {} {} 
    INST {U2160} {A1} {v} {ZN} {^} {} {NOR2_X4} {0.113} {0.000} {0.094} {} {0.318} {0.230} {} {32} {(51.09, 32.06) (51.44, 31.92)} 
    NET {} {} {} {} {} {n36} {} {0.012} {0.000} {0.094} {72.243} {0.330} {0.242} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 455
PATH 456
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[1]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[1]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.090} {-0.002} {0.013} {} {0.090} {0.002} {} {2} {(55.86, 21.03) (57.73, 20.62)} 
    NET {} {} {} {} {} {n41} {} {0.000} {0.000} {0.013} {8.574} {0.091} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 456
PATH 457
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[29]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[29]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[29]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[29]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.091} {-0.001} {0.012} {} {0.091} {0.002} {} {2} {(69.16, 7.03) (71.03, 6.62)} 
    NET {} {} {} {} {} {n153} {} {0.000} {0.000} {0.012} {7.668} {0.091} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 457
PATH 458
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[30]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[30]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[30]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[30]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.091} {-0.001} {0.012} {} {0.091} {0.003} {} {2} {(69.34, 14.25) (71.22, 14.66)} 
    NET {} {} {} {} {} {n157} {} {0.000} {0.000} {0.012} {7.963} {0.091} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 458
PATH 459
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[0]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[0]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.091} {-0.001} {0.013} {} {0.091} {0.002} {} {2} {(50.34, 29.43) (52.22, 29.03)} 
    NET {} {} {} {} {} {n37} {} {0.000} {0.000} {0.013} {8.256} {0.091} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.088} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 459
PATH 460
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[7]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[7]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[7]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.089} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[7]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.091} {-0.001} {0.012} {} {0.091} {0.003} {} {2} {(50.93, 33.85) (49.05, 34.26)} 
    NET {} {} {} {} {} {n65} {} {0.000} {0.000} {0.012} {8.134} {0.091} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.089} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 460
PATH 461
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[19]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.089} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.012} {} {3} {(26.43, 67.62) (23.32, 67.64)} 
    NET {} {} {} {} {} {n488} {} {0.000} {0.000} {0.018} {5.766} {0.076} {-0.012} {} {} {} 
    INST {U4310} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.008} {} {0.091} {0.003} {} {1} {(24.52, 71.36) (24.38, 71.12)} 
    NET {} {} {} {} {} {DataP/imm_out[19]} {} {0.000} {0.000} {0.008} {1.266} {0.091} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.089} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 461
PATH 462
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[4]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.089} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[4]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.092} {-0.004} {0.015} {} {0.092} {0.003} {} {2} {(55.48, 5.85) (53.62, 6.25)} 
    NET {} {} {} {} {} {n53} {} {0.000} {0.000} {0.015} {10.481} {0.092} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.089} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 462
PATH 463
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[24]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.089} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.092} {0.000} {0.010} {} {0.092} {0.003} {} {2} {(52.84, 71.26) (49.35, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[24]} {} {0.000} {0.000} {0.010} {5.716} {0.092} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.089} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 463
PATH 464
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[6]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[6]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[6]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.090} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[6]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.092} {-0.002} {0.014} {} {0.092} {0.002} {} {2} {(54.72, 14.25) (56.59, 14.66)} 
    NET {} {} {} {} {} {n61} {} {0.000} {0.000} {0.014} {9.915} {0.092} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.090} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 464
PATH 465
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[18]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[18]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.090} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[18]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.077} {-0.001} {0.019} {} {0.077} {-0.013} {} {3} {(27.75, 62.86) (24.64, 62.84)} 
    NET {} {} {} {} {} {n487} {} {0.000} {0.000} {0.019} {6.420} {0.077} {-0.013} {} {} {} 
    INST {U4309} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.009} {} {0.092} {0.003} {} {1} {(23.38, 74.17) (23.24, 73.92)} 
    NET {} {} {} {} {} {DataP/imm_out[18]} {} {0.000} {0.000} {0.009} {1.269} {0.092} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.090} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 465
PATH 466
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[5]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.090} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[5]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.093} {-0.004} {0.016} {} {0.093} {0.003} {} {2} {(51.30, 5.85) (53.16, 6.25)} 
    NET {} {} {} {} {} {n57} {} {0.000} {0.000} {0.016} {11.749} {0.093} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.090} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 466
PATH 467
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RD_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.090} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.014} {} {3} {(26.43, 67.62) (23.32, 67.64)} 
    NET {} {} {} {} {} {n488} {} {0.000} {0.000} {0.018} {5.766} {0.076} {-0.014} {} {} {} 
    INST {U4297} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.017} {0.000} {0.007} {} {0.093} {0.003} {} {1} {(20.71, 68.56) (20.58, 68.33)} 
    NET {} {} {} {} {} {DataP/dest_D[3]} {} {0.000} {0.000} {0.007} {1.811} {0.093} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.090} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 467
PATH 468
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[2]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.091} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[2]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.094} {-0.002} {0.015} {} {0.094} {0.003} {} {2} {(54.91, 11.45) (56.77, 11.86)} 
    NET {} {} {} {} {} {n45} {} {0.000} {0.000} {0.015} {11.370} {0.094} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.091} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 468
PATH 469
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[17]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.091} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.013} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.013} {} {} {} 
    INST {U4308} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.016} {0.000} {0.009} {} {0.094} {0.003} {} {1} {(27.36, 70.31) (27.49, 70.56)} 
    NET {} {} {} {} {} {DataP/imm_out[17]} {} {0.000} {0.000} {0.009} {1.464} {0.094} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.091} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 469
PATH 470
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[16]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[16]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.091} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[16]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.079} {0.000} {0.020} {} {0.079} {-0.013} {} {3} {(33.45, 68.46) (30.34, 68.44)} 
    NET {} {} {} {} {} {n485} {} {0.000} {0.000} {0.020} {6.652} {0.079} {-0.013} {} {} {} 
    INST {U4307} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.009} {} {0.094} {0.003} {} {1} {(29.82, 71.36) (29.96, 71.12)} 
    NET {} {} {} {} {} {DataP/imm_out[16]} {} {0.000} {0.000} {0.009} {1.214} {0.094} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.091} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 470
PATH 471
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[20]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[20]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.092} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[20]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.079} {0.000} {0.020} {} {0.079} {-0.013} {} {3} {(25.25, 71.26) (28.37, 71.24)} 
    NET {} {} {} {} {} {n489} {} {0.000} {0.000} {0.020} {6.617} {0.079} {-0.013} {} {} {} 
    INST {U4311} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.016} {0.000} {0.009} {} {0.094} {0.003} {} {1} {(30.41, 73.11) (30.27, 73.36)} 
    NET {} {} {} {} {} {DataP/imm_out[20]} {} {0.000} {0.000} {0.009} {1.328} {0.094} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.092} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 471
PATH 472
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[3]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.092} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[3]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.094} {-0.002} {0.015} {} {0.094} {0.003} {} {2} {(44.47, 7.03) (42.59, 6.62)} 
    NET {} {} {} {} {} {n49} {} {0.000} {0.000} {0.015} {11.340} {0.095} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.092} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 472
PATH 473
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RD_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.092} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.014} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.014} {} {} {} 
    INST {U4293} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.017} {0.000} {0.007} {} {0.095} {0.003} {} {1} {(20.53, 67.52) (20.39, 67.75)} 
    NET {} {} {} {} {} {DataP/dest_D[1]} {} {0.000} {0.000} {0.007} {1.814} {0.095} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.092} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 473
PATH 474
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[4]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/RD_OUT_reg[4]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.093} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.093} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/RD_OUT_reg[4]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.086} {0.000} {0.009} {} {0.086} {-0.007} {} {5} {(6.83, 85.43) (8.71, 85.03)} 
    NET {} {} {} {} {} {n2778} {} {0.000} {0.000} {0.009} {4.216} {0.086} {-0.007} {} {} {} 
    INST {U1758} {A} {v} {ZN} {^} {} {INV_X1} {0.012} {0.000} {0.006} {} {0.098} {0.005} {} {1} {(7.16, 87.11) (6.99, 87.49)} 
    NET {} {} {} {} {} {n1720} {} {0.000} {0.000} {0.006} {1.448} {0.098} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.093} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 474
PATH 475
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[8]} {CK}
  ENDPT {CU_I/cw1_reg[8]} {RN} {SDFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.138}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.138}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.231}
    {} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.094} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.094} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.078} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.078} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.047} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.047} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.021} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.018} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {0.003} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {0.004} {} {} {} 
    INST {FE_OFC28_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.032} {0.000} {0.024} {} {0.130} {0.036} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.001} {0.000} {0.024} {74.198} {0.131} {0.037} {} {} {} 
    INST {FE_PHC298_FE_OFN28_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.019} {} {0.170} {0.077} {} {3} {(40.34, 26.57) (40.70, 26.23)} 
    NET {} {} {} {} {} {FE_PHN298_FE_OFN28_Rst} {} {0.000} {0.000} {0.019} {7.072} {0.170} {0.077} {} {} {} 
    INST {FE_PHC297_FE_OFN28_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.060} {0.000} {0.031} {} {0.231} {0.137} {} {7} {(6.90, 28.32) (7.28, 28.69)} 
    NET {} {} {} {} {} {FE_PHN297_FE_OFN28_Rst} {} {0.000} {0.000} {0.031} {12.874} {0.231} {0.138} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.094} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 475
PATH 476
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RD_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[18]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.094} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[18]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.077} {-0.001} {0.019} {} {0.077} {-0.017} {} {3} {(27.75, 62.86) (24.64, 62.84)} 
    NET {} {} {} {} {} {n487} {} {0.000} {0.000} {0.019} {6.420} {0.077} {-0.017} {} {} {} 
    INST {U4295} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.020} {0.000} {0.008} {} {0.097} {0.003} {} {1} {(22.23, 70.31) (22.10, 70.56)} 
    NET {} {} {} {} {} {DataP/dest_D[2]} {} {0.000} {0.000} {0.008} {2.857} {0.097} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.094} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 476
PATH 477
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[15]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[15]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.264}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.095} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.095} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.079} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.079} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.048} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.048} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.022} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.019} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.000} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {0.000} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.027} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.027} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.077} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.164} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.169} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.264} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.095} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 477
PATH 478
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[28]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.095} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.095} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[28]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.096} {0.000} {0.015} {} {0.096} {0.002} {} {18} {(10.63, 33.85) (12.51, 34.26)} 
    NET {} {} {} {} {} {IR_CU_28} {} {0.001} {0.000} {0.015} {11.857} {0.097} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.095} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 478
PATH 479
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[18]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[18]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.264}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.095} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.095} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.079} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.079} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.048} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.048} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.022} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.019} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.000} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.000} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.027} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.027} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.077} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.164} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.169} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.264} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.095} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 479
PATH 480
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[1]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[1]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(50.67, 20.16) (54.85, 20.25)} 
    NET {} {} {} {} {} {n44} {} {0.000} {0.000} {0.006} {1.214} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 480
PATH 481
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[0]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[0]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(53.45, 28.56) (49.27, 28.66)} 
    NET {} {} {} {} {} {n40} {} {0.000} {0.000} {0.006} {1.254} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 481
PATH 482
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[3]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[3]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(49.27, 6.16) (45.09, 6.25)} 
    NET {} {} {} {} {} {n52} {} {0.000} {0.000} {0.006} {1.265} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 482
PATH 483
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[21]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[21]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[21]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(72.45, 42.56) (68.27, 42.66)} 
    NET {} {} {} {} {} {n124} {} {0.000} {0.000} {0.006} {1.240} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 483
PATH 484
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[22]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[22]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[22]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(72.83, 37.52) (68.65, 37.43)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.006} {1.304} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 484
PATH 485
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[30]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[30]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[30]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(71.31, 12.32) (67.13, 12.22)} 
    NET {} {} {} {} {} {n160} {} {0.000} {0.000} {0.006} {1.331} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 485
PATH 486
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[26]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[26]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[26]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[26]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(73.59, 23.52) (69.41, 23.43)} 
    NET {} {} {} {} {} {n144} {} {0.000} {0.000} {0.006} {1.303} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 486
PATH 487
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[29]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[29]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[29]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[29]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(71.50, 8.96) (67.32, 9.05)} 
    NET {} {} {} {} {} {n156} {} {0.000} {0.000} {0.006} {1.301} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 487
PATH 488
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[31]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[31]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[31]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[31]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(75.49, 6.72) (71.31, 6.62)} 
    NET {} {} {} {} {} {n164} {} {0.000} {0.000} {0.006} {1.287} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 488
PATH 489
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[2]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[2]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(50.67, 12.32) (54.85, 12.22)} 
    NET {} {} {} {} {} {n48} {} {0.000} {0.000} {0.006} {1.341} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 489
PATH 490
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[7]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[7]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[7]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(55.92, 31.36) (51.74, 31.46)} 
    NET {} {} {} {} {} {n68} {} {0.000} {0.000} {0.006} {1.351} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 490
PATH 491
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[8]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[8]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[8]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(56.68, 34.72) (52.50, 34.62)} 
    NET {} {} {} {} {} {n72} {} {0.000} {0.000} {0.006} {1.367} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 491
PATH 492
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[9]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[9]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[9]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(56.30, 37.52) (52.12, 37.43)} 
    NET {} {} {} {} {} {n76} {} {0.000} {0.000} {0.006} {1.382} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 492
PATH 493
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[18]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[18]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[18]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(72.64, 51.52) (68.46, 51.43)} 
    NET {} {} {} {} {} {n112} {} {0.000} {0.000} {0.006} {1.359} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 493
PATH 494
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[20]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[20]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[20]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(70.81, 45.36) (74.99, 45.45)} 
    NET {} {} {} {} {} {n120} {} {0.000} {0.000} {0.006} {1.344} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 494
PATH 495
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[24]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[24]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[24]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(73.40, 31.36) (69.22, 31.46)} 
    NET {} {} {} {} {} {n136} {} {0.000} {0.000} {0.006} {1.375} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 495
PATH 496
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[25]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[25]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[25]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.098}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[25]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.098} {0.000} {0.006} {} {0.098} {0.002} {} {1} {(70.36, 26.32) (66.18, 26.23)} 
    NET {} {} {} {} {} {n140} {} {0.000} {0.000} {0.006} {1.356} {0.098} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 496
PATH 497
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[4]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[4]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(51.43, 8.96) (55.61, 9.05)} 
    NET {} {} {} {} {} {n56} {} {0.000} {0.000} {0.007} {1.428} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 497
PATH 498
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[5]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[5]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(52.69, 6.72) (48.51, 6.62)} 
    NET {} {} {} {} {} {n60} {} {0.000} {0.000} {0.007} {1.403} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 498
PATH 499
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[10]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[10]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[10]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(56.49, 43.12) (52.31, 43.02)} 
    NET {} {} {} {} {} {n80} {} {0.000} {0.000} {0.007} {1.423} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 499
PATH 500
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[14]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[14]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[14]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(53.83, 59.36) (49.65, 59.45)} 
    NET {} {} {} {} {} {n96} {} {0.000} {0.000} {0.007} {1.419} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 500
PATH 501
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[27]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[27]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[27]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[27]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.006} {} {0.099} {0.002} {} {1} {(70.43, 17.36) (74.61, 17.46)} 
    NET {} {} {} {} {} {n148} {} {0.000} {0.000} {0.006} {1.398} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 501
PATH 502
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[28]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[28]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[28]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[28]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.006} {} {0.099} {0.002} {} {1} {(71.31, 17.92) (67.13, 17.82)} 
    NET {} {} {} {} {} {n152} {} {0.000} {0.000} {0.006} {1.398} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 502
PATH 503
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[6]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[6]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[6]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(56.49, 17.36) (52.31, 17.46)} 
    NET {} {} {} {} {} {n64} {} {0.000} {0.000} {0.007} {1.470} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 503
PATH 504
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[23]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[23]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.096} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[23]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(70.55, 29.12) (66.37, 29.03)} 
    NET {} {} {} {} {} {n132} {} {0.000} {0.000} {0.007} {1.470} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.096} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 504
PATH 505
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[11]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[11]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[11]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(45.92, 42.56) (50.10, 42.66)} 
    NET {} {} {} {} {} {n84} {} {0.000} {0.000} {0.007} {1.513} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 505
PATH 506
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[17]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[17]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[17]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(68.65, 54.32) (64.47, 54.23)} 
    NET {} {} {} {} {} {n108} {} {0.000} {0.000} {0.007} {1.540} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 506
PATH 507
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[19]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[19]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[19]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(68.72, 48.16) (72.90, 48.26)} 
    NET {} {} {} {} {} {n116} {} {0.000} {0.000} {0.007} {1.546} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 507
PATH 508
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RD_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[20]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[20]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.079} {0.000} {0.020} {} {0.079} {-0.018} {} {3} {(25.25, 71.26) (28.37, 71.24)} 
    NET {} {} {} {} {} {n489} {} {0.000} {0.000} {0.020} {6.617} {0.079} {-0.018} {} {} {} 
    INST {U4299} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.020} {0.000} {0.008} {} {0.099} {0.003} {} {1} {(19.77, 70.31) (19.63, 70.56)} 
    NET {} {} {} {} {} {DataP/dest_D[4]} {} {0.000} {0.000} {0.008} {3.135} {0.099} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 508
PATH 509
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[12]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[12]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[12]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(56.68, 56.56) (52.50, 56.66)} 
    NET {} {} {} {} {} {n88} {} {0.000} {0.000} {0.007} {1.578} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 509
PATH 510
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[15]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[15]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[15]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(49.65, 53.76) (45.47, 53.86)} 
    NET {} {} {} {} {} {n100} {} {0.000} {0.000} {0.007} {1.652} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 510
PATH 511
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RD_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[16]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[16]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.079} {0.000} {0.020} {} {0.079} {-0.018} {} {3} {(33.45, 68.46) (30.34, 68.44)} 
    NET {} {} {} {} {} {n485} {} {0.000} {0.000} {0.020} {6.652} {0.079} {-0.018} {} {} {} 
    INST {U4291} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.021} {0.000} {0.008} {} {0.100} {0.003} {} {1} {(22.05, 68.56) (21.91, 68.33)} 
    NET {} {} {} {} {} {DataP/dest_D[0]} {} {0.000} {0.000} {0.008} {3.242} {0.100} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 511
PATH 512
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[16]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[16]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[16]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.099} {0.000} {0.007} {} {0.099} {0.002} {} {1} {(55.16, 53.76) (50.98, 53.86)} 
    NET {} {} {} {} {} {n104} {} {0.000} {0.000} {0.007} {1.858} {0.099} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 512
PATH 513
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[13]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_OUT_reg[13]} {QN} {DFFRS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_OUT_reg[13]} {CK} {^} {QN} {v} {} {DFFRS_X1} {0.100} {0.000} {0.007} {} {0.100} {0.002} {} {1} {(50.98, 50.96) (46.80, 51.05)} 
    NET {} {} {} {} {} {n92} {} {0.000} {0.000} {0.007} {2.019} {0.100} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.097} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 513
PATH 514
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[1]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[27]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.028}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.028}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.102} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.102} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[27]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.129} {0.000} {0.065} {} {0.129} {0.026} {} {23} {(16.36, 31.22) (13.25, 31.24)} 
    NET {} {} {} {} {} {n504} {} {0.001} {0.000} {0.065} {26.664} {0.130} {0.028} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.102} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 514
PATH 515
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[0]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[0]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.298}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.103} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.103} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.083} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.083} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.052} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.052} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.025} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.023} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.002} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.030} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.035} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.060} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.080} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.094} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.094} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.164} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.001} {0.000} {0.036} {63.274} {0.267} {0.165} {} {} {} 
    INST {U4419} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.298} {0.195} {} {1} {(50.22, 26.57) (50.41, 26.39)} 
    NET {} {} {} {} {} {n39} {} {0.000} {0.000} {0.010} {2.364} {0.298} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.103} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 515
PATH 516
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[7]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[7]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.298}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.103} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.103} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.083} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.083} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.052} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.052} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.025} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.023} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.002} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.030} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.060} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.080} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.094} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.094} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.164} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.001} {0.000} {0.036} {63.274} {0.267} {0.165} {} {} {} 
    INST {U4405} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.298} {0.195} {} {1} {(52.50, 29.37) (52.69, 29.20)} 
    NET {} {} {} {} {} {n67} {} {0.000} {0.000} {0.010} {2.347} {0.298} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.103} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 516
PATH 517
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[1]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[1]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.298}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.103} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.103} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.083} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.083} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.052} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.052} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.025} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.023} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.002} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.030} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.060} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.080} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.094} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.094} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.164} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.001} {0.000} {0.036} {63.274} {0.267} {0.164} {} {} {} 
    INST {U4417} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.298} {0.195} {} {1} {(54.09, 20.96) (53.90, 20.80)} 
    NET {} {} {} {} {} {n43} {} {0.000} {0.000} {0.010} {2.388} {0.298} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.103} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 517
PATH 518
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[6]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[6]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.298}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.103} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.103} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.083} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.083} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.053} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.053} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.026} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.024} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.002} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.029} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.060} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.080} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.093} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.093} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.163} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.001} {0.000} {0.036} {63.274} {0.268} {0.165} {} {} {} 
    INST {U4407} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.298} {0.195} {} {1} {(53.64, 18.16) (53.83, 18.00)} 
    NET {} {} {} {} {} {n63} {} {0.000} {0.000} {0.010} {2.447} {0.298} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.103} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 518
PATH 519
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[8]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[8]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.103} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.103} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.084} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.084} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.053} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.053} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.026} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.024} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.000} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.029} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.060} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.079} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.093} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.093} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.163} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.268} {0.164} {} {} {} 
    INST {U4403} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(54.02, 33.91) (54.21, 34.09)} 
    NET {} {} {} {} {} {n71} {} {0.000} {0.000} {0.010} {2.463} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.103} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 519
PATH 520
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[25]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[25]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.298}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.084} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.084} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.053} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.053} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.026} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.024} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.000} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.029} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.060} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.079} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.093} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.093} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.163} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.268} {0.165} {} {} {} 
    INST {U4369} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.298} {0.195} {} {1} {(66.37, 25.52) (66.56, 25.69)} 
    NET {} {} {} {} {} {n139} {} {0.000} {0.000} {0.010} {2.364} {0.298} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 520
PATH 521
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[4]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[4]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.084} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.084} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.053} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.053} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.026} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.024} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.000} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.029} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.060} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.079} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.093} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.093} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.163} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.268} {0.164} {} {} {} 
    INST {U4411} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(52.38, 9.77) (52.19, 9.60)} 
    NET {} {} {} {} {} {n55} {} {0.000} {0.000} {0.010} {2.543} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 521
PATH 522
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[2]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[2]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.084} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.084} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.053} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.053} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.026} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.024} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.000} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.029} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.060} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.079} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.093} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.093} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.163} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.268} {0.164} {} {} {} 
    INST {U4415} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(52.57, 11.52) (52.38, 11.69)} 
    NET {} {} {} {} {} {n47} {} {0.000} {0.000} {0.010} {2.513} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 522
PATH 523
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[5]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[5]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.084} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.084} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.053} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.053} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.026} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.024} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {0.000} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.029} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.079} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.093} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.093} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.163} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.268} {0.164} {} {} {} 
    INST {U4409} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(50.22, 8.71) (50.41, 8.88)} 
    NET {} {} {} {} {} {n59} {} {0.000} {0.000} {0.010} {2.438} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 523
PATH 524
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[3]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[3]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.084} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.084} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.053} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.053} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.026} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.024} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.000} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.029} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.034} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.079} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.093} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.093} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.163} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.268} {0.164} {} {} {} 
    INST {U4413} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(47.82, 6.96) (47.63, 6.79)} 
    NET {} {} {} {} {} {n51} {} {0.000} {0.000} {0.010} {2.494} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 524
PATH 525
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[0]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[4]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.104} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[4]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.081} {0.000} {0.022} {} {0.081} {-0.023} {} {9} {(80.17, 26.63) (81.67, 26.23)} 
    NET {} {} {} {} {} {n2491} {} {0.000} {0.000} {0.022} {7.927} {0.081} {-0.023} {} {} {} 
    INST {U2471} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.025} {0.000} {0.010} {} {0.106} {0.002} {} {1} {(79.29, 31.12) (79.50, 31.29)} 
    NET {} {} {} {} {} {n2243} {} {0.000} {0.000} {0.010} {4.860} {0.106} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 525
PATH 526
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[9]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[9]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.084} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.084} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.033} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.079} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.269} {0.165} {} {} {} 
    INST {U4401} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(52.69, 39.52) (52.88, 39.69)} 
    NET {} {} {} {} {} {n75} {} {0.000} {0.000} {0.010} {2.345} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 526
PATH 527
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RD_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.193}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.193}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.297}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.089} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.089} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.058} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.058} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.031} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.029} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.010} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.010} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.017} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.017} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.067} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.072} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.154} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.160} {} {} {} 
    INST {FE_OFC31_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.033} {0.000} {0.009} {} {0.297} {0.193} {} {1} {(24.95, 87.11) (25.31, 87.45)} 
    NET {} {} {} {} {} {FE_OFN31_Rst} {} {0.000} {0.000} {0.009} {1.974} {0.297} {0.193} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 527
PATH 528
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/PR_OUT_reg} {CK}
  ENDPT {DataP/IF_IDs/PR_OUT_reg} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA_OUT[28]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.107}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA_OUT[28]} {v} {} {} {IRAM_DATA_OUT[28]} {} {} {} {0.002} {26.275} {0.000} {-0.104} {} {3} {(137.66, 151.48) } 
    NET {} {} {} {} {} {IRAM_DATA_OUT[28]} {} {0.008} {-0.002} {0.009} {26.275} {0.008} {-0.097} {} {} {} 
    INST {DataP/BR_pred/U84} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.034} {0.000} {0.024} {} {0.042} {-0.062} {} {3} {(15.71, 26.46) (15.92, 26.88)} 
    NET {} {} {} {} {} {DataP/BR_pred/n5225} {} {0.000} {0.000} {0.024} {7.935} {0.042} {-0.062} {} {} {} 
    INST {DataP/BR_pred/U232} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.009} {0.000} {0.006} {} {0.051} {-0.053} {} {1} {(44.65, 26.57) (44.78, 26.19)} 
    NET {} {} {} {} {} {DataP/prediction} {} {0.000} {0.000} {0.006} {1.088} {0.051} {-0.053} {} {} {} 
    INST {U4356} {B} {v} {Z} {v} {} {MUX2_X1} {0.056} {0.000} {0.009} {} {0.107} {0.003} {} {1} {(44.78, 29.37) (44.42, 29.03)} 
    NET {} {} {} {} {} {n1449} {} {0.000} {0.000} {0.009} {1.321} {0.107} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 528
PATH 529
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[26]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[26]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.084} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.084} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.033} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.079} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4367} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(69.29, 22.71) (69.10, 22.89)} 
    NET {} {} {} {} {} {n143} {} {0.000} {0.000} {0.010} {2.465} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 529
PATH 530
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[24]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[24]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.033} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.269} {0.165} {} {} {} 
    INST {U4371} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(69.48, 32.16) (69.29, 32.00)} 
    NET {} {} {} {} {} {n135} {} {0.000} {0.000} {0.010} {2.401} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 530
PATH 531
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[23]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[23]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.033} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4373} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(68.65, 31.12) (68.84, 31.29)} 
    NET {} {} {} {} {} {n131} {} {0.000} {0.000} {0.010} {2.572} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 531
PATH 532
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[10]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[10]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.033} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4399} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(52.12, 42.31) (52.31, 42.48)} 
    NET {} {} {} {} {} {n79} {} {0.000} {0.000} {0.010} {2.388} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 532
PATH 533
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[22]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[22]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.104} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.104} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.033} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.165} {} {} {} 
    INST {U4375} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.299} {0.195} {} {1} {(69.41, 36.72) (69.60, 36.88)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.010} {2.360} {0.299} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.104} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 533
PATH 534
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[18]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.193}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.193}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.297}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.089} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.089} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.058} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.058} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.032} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.029} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.010} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.010} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.017} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.017} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.067} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.071} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.154} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.160} {} {} {} 
    INST {FE_OFC36_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.032} {0.000} {0.009} {} {0.297} {0.193} {} {1} {(21.91, 92.72) (22.27, 93.05)} 
    NET {} {} {} {} {} {FE_OFN36_Rst} {} {0.000} {0.000} {0.009} {1.885} {0.297} {0.193} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 534
PATH 535
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[28]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[28]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.033} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.059} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.002} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4363} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(69.60, 17.12) (69.79, 17.29)} 
    NET {} {} {} {} {} {n151} {} {0.000} {0.000} {0.010} {2.530} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 535
PATH 536
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[21]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[21]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.033} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4377} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(69.41, 40.56) (69.60, 40.40)} 
    NET {} {} {} {} {} {n123} {} {0.000} {0.000} {0.010} {2.393} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 536
PATH 537
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[30]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[30]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4359} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(67.51, 11.52) (67.70, 11.69)} 
    NET {} {} {} {} {} {n159} {} {0.000} {0.000} {0.010} {2.375} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 537
PATH 538
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[31]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[31]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.165} {} {} {} 
    INST {U4357} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(72.26, 8.71) (72.45, 8.88)} 
    NET {} {} {} {} {} {n163} {} {0.000} {0.000} {0.010} {2.360} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 538
PATH 539
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[16]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[16]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.197}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.302}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.089} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.089} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.058} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.058} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.032} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.029} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.010} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.010} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.017} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.017} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.067} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.071} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.154} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.160} {} {} {} 
    INST {FE_OFC32_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.038} {0.000} {0.013} {} {0.302} {0.197} {} {2} {(24.00, 85.36) (24.36, 85.03)} 
    NET {} {} {} {} {} {FE_OFN32_Rst} {} {0.000} {0.000} {0.013} {3.940} {0.302} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 539
PATH 540
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[10]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[10]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.197}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.302}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.089} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.089} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.058} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.058} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.032} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.029} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.010} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.010} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.017} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.017} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.067} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.071} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.154} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.160} {} {} {} 
    INST {FE_OFC32_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.038} {0.000} {0.013} {} {0.302} {0.197} {} {2} {(24.00, 85.36) (24.36, 85.03)} 
    NET {} {} {} {} {} {FE_OFN32_Rst} {} {0.000} {0.000} {0.013} {3.940} {0.302} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 540
PATH 541
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[27]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[27]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4365} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(70.81, 15.37) (70.62, 15.20)} 
    NET {} {} {} {} {} {n147} {} {0.000} {0.000} {0.010} {2.662} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 541
PATH 542
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[19]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[19]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4381} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(71.00, 46.16) (70.81, 45.99)} 
    NET {} {} {} {} {} {n115} {} {0.000} {0.000} {0.010} {2.459} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 542
PATH 543
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[11]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[11]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4397} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(47.82, 43.37) (47.63, 43.20)} 
    NET {} {} {} {} {} {n83} {} {0.000} {0.000} {0.010} {2.528} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 543
PATH 544
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[29]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[29]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.054} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.027} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.162} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4361} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(69.22, 9.77) (69.41, 9.60)} 
    NET {} {} {} {} {} {n155} {} {0.000} {0.000} {0.010} {2.506} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 544
PATH 545
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[20]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[20]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.055} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.054} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.028} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.025} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.001} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.000} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.028} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.092} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.092} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.161} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.269} {0.164} {} {} {} 
    INST {U4379} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.301} {0.196} {} {1} {(70.43, 45.12) (70.24, 45.29)} 
    NET {} {} {} {} {} {n119} {} {0.000} {0.000} {0.010} {2.681} {0.301} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 545
PATH 546
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.193}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.193}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.298}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.090} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.090} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.059} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.059} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.032} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.029} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.011} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.010} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.016} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.016} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.067} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.071} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.154} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.160} {} {} {} 
    INST {FE_OFC38_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.033} {0.000} {0.009} {} {0.298} {0.193} {} {1} {(18.68, 92.72) (19.04, 93.05)} 
    NET {} {} {} {} {} {FE_OFN38_Rst} {} {0.000} {0.000} {0.009} {2.045} {0.298} {0.193} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 546
PATH 547
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[14]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[14]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.085} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.085} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.055} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.055} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.028} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.026} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.002} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.027} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.078} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.091} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.091} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.161} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.270} {0.165} {} {} {} 
    INST {U4391} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(50.41, 57.37) (50.60, 57.20)} 
    NET {} {} {} {} {} {n95} {} {0.000} {0.000} {0.010} {2.338} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 547
PATH 548
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RD_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.197}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.302}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.090} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.090} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.059} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.059} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.032} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.029} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.011} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.010} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.016} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.016} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.067} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.071} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.153} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.160} {} {} {} 
    INST {FE_OFC34_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.038} {0.000} {0.013} {} {0.302} {0.197} {} {2} {(22.86, 89.92) (23.22, 90.25)} 
    NET {} {} {} {} {} {FE_OFN34_Rst} {} {0.000} {0.000} {0.013} {3.911} {0.302} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 548
PATH 549
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[11]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.197}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.302}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.090} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.090} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.059} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.059} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.032} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.029} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.011} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.010} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.016} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.016} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.067} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.071} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.153} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.160} {} {} {} 
    INST {FE_OFC34_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.038} {0.000} {0.013} {} {0.302} {0.197} {} {2} {(22.86, 89.92) (23.22, 90.25)} 
    NET {} {} {} {} {} {FE_OFN34_Rst} {} {0.000} {0.000} {0.013} {3.911} {0.302} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 549
PATH 550
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[13]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[13]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.086} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.086} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.055} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.055} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.028} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.026} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.002} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.027} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.077} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.091} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.091} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.161} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.270} {0.164} {} {} {} 
    INST {U4393} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.301} {0.195} {} {1} {(50.79, 48.97) (50.98, 48.80)} 
    NET {} {} {} {} {} {n91} {} {0.000} {0.000} {0.010} {2.641} {0.301} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 550
PATH 551
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[12]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[12]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.086} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.086} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.055} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.055} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.028} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.026} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.002} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.027} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.077} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.091} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.091} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.161} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.270} {0.164} {} {} {} 
    INST {U4395} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.300} {0.195} {} {1} {(53.83, 54.56) (54.02, 54.40)} 
    NET {} {} {} {} {} {n87} {} {0.000} {0.000} {0.010} {2.429} {0.300} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 551
PATH 552
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[15]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[15]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.105} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.105} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.086} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.086} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.055} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.055} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.028} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.026} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.002} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.027} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.032} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.058} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.077} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.091} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.091} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.161} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.270} {0.164} {} {} {} 
    INST {U4389} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.301} {0.195} {} {1} {(48.01, 51.77) (47.82, 51.59)} 
    NET {} {} {} {} {} {n99} {} {0.000} {0.000} {0.010} {2.505} {0.301} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.105} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 552
PATH 553
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[16]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[16]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.106} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.106} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.086} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.086} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.055} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.055} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.028} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.026} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.002} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.027} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.031} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.057} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.077} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.091} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.091} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.161} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.003} {0.000} {0.036} {63.274} {0.270} {0.164} {} {} {} 
    INST {U4387} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.301} {0.195} {} {1} {(54.78, 51.77) (54.97, 51.59)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.010} {2.688} {0.301} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.106} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 553
PATH 554
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[18]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[18]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.106} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.106} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.086} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.086} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.055} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.055} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.028} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.026} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.002} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.027} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.031} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.057} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.077} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.091} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.091} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.161} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.004} {0.000} {0.036} {63.274} {0.270} {0.164} {} {} {} 
    INST {U4383} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.010} {} {0.301} {0.195} {} {1} {(69.22, 50.72) (69.41, 50.88)} 
    NET {} {} {} {} {} {n111} {} {0.000} {0.000} {0.010} {2.375} {0.301} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.106} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 554
PATH 555
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/OPCODE_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/OPCODE_OUT_reg[5]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[31]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.108}
    {} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.106} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.106} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[31]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.107} {0.000} {0.019} {} {0.107} {0.001} {} {18} {(5.30, 31.22) (8.79, 31.46)} 
    NET {} {} {} {} {} {IR_CU_31} {} {0.001} {0.000} {0.019} {14.711} {0.108} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.106} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 555
PATH 556
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[17]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[17]} {SN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {v} {} {} {Rst} {} {} {} {0.002} {6.027} {0.000} {-0.106} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.027} {0.000} {-0.106} {} {} {} 
    INST {FE_PHC284_Rst} {A} {v} {Z} {v} {} {BUF_X2} {0.020} {0.000} {0.004} {} {0.020} {-0.086} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.004} {1.065} {0.020} {-0.086} {} {} {} 
    INST {FE_PHC281_Rst} {A} {v} {Z} {v} {} {BUF_X1} {0.031} {0.000} {0.009} {} {0.050} {-0.055} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.009} {6.048} {0.051} {-0.055} {} {} {} 
    INST {FE_OFC1_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.027} {0.000} {0.006} {} {0.077} {-0.028} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.007} {23.615} {0.079} {-0.026} {} {} {} 
    INST {FE_OFC21_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.024} {0.000} {0.005} {} {0.104} {-0.002} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.005} {13.850} {0.105} {-0.001} {} {} {} 
    INST {FE_OFC28_Rst} {A} {v} {Z} {v} {} {BUF_X8} {0.028} {0.000} {0.011} {} {0.132} {0.027} {} {34} {(39.39, 29.37) (40.33, 28.99)} 
    NET {} {} {} {} {} {FE_OFN28_Rst} {} {0.005} {0.000} {0.013} {68.572} {0.137} {0.031} {} {} {} 
    INST {FE_DBTC21_Rst} {A} {v} {ZN} {^} {} {INV_X8} {0.026} {0.000} {0.024} {} {0.163} {0.057} {} {39} {(23.62, 25.52) (23.80, 25.89)} 
    NET {} {} {} {} {} {FE_DBTN21_Rst} {} {0.020} {0.000} {0.031} {81.458} {0.183} {0.077} {} {} {} 
    INST {U2622} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.010} {} {0.197} {0.091} {} {1} {(53.83, 28.32) (54.02, 28.69)} 
    NET {} {} {} {} {} {n4222} {} {0.000} {0.000} {0.010} {1.689} {0.197} {0.091} {} {} {} 
    INST {FE_OFC231_n4222} {A} {v} {Z} {v} {} {BUF_X2} {0.070} {0.000} {0.036} {} {0.266} {0.161} {} {32} {(54.40, 28.32) (54.80, 28.69)} 
    NET {} {} {} {} {} {FE_OFN231_n4222} {} {0.004} {0.000} {0.036} {63.274} {0.270} {0.164} {} {} {} 
    INST {U4385} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.010} {} {0.301} {0.195} {} {1} {(66.18, 53.52) (66.37, 53.69)} 
    NET {} {} {} {} {} {n107} {} {0.000} {0.000} {0.010} {2.492} {0.301} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.106} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 556
PATH 557
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.107} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.107} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.092} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.092} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.061} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.061} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.034} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.032} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.010} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.010} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.023} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.023} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.052} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.052} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.110} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.110} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.246} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.000} {0.000} {0.098} {42.481} {0.354} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.107} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 557
PATH 558
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.352}
    {} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.107} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.107} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.092} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.092} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.061} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.061} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.034} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.032} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.013} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.013} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.014} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.014} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.064} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.069} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.151} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.157} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.244} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.352} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.107} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 558
PATH 559
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[8]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.107} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.107} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.092} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.092} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.061} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.061} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.034} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.032} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.010} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.010} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.023} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.023} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.052} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.052} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.109} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.110} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.246} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.001} {0.000} {0.098} {42.481} {0.354} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.107} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 559
PATH 560
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RD_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.108} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.108} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.092} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.092} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.061} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.061} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.035} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.032} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.013} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.013} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.014} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.014} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.064} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.068} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.151} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.157} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.244} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.353} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.108} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 560
PATH 561
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RD_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/RD_OUT_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.108} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.108} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.092} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.092} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.061} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.061} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.035} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.032} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.013} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.013} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.014} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.014} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.064} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.068} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.151} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.157} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.244} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.353} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.108} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 561
PATH 562
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[19]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.108} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.108} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.092} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.092} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.061} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.061} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.035} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.032} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.013} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.013} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.014} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.014} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.064} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.068} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.151} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.157} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.244} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.353} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.108} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 562
PATH 563
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[11]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[11]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.108} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.108} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.092} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.092} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.061} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.061} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.035} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.032} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.013} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.013} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {0.014} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {0.014} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.064} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.068} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.151} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.157} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.244} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.353} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.108} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 563
PATH 564
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[7]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.108} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.108} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.093} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.093} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.062} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.062} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.035} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.033} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.011} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.010} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.022} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.022} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.052} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.052} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.109} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.109} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.245} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.001} {0.000} {0.098} {42.481} {0.354} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.108} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 564
PATH 565
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.108} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.108} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.093} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.093} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.062} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.062} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.035} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.033} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.011} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.011} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.022} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.022} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.051} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.051} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.108} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.109} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.245} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.002} {0.000} {0.098} {42.481} {0.355} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.108} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 565
PATH 566
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.109} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.109} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.093} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.093} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.062} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.062} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.036} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.034} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.012} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.011} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.021} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.022} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.051} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.051} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.108} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.109} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.245} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.002} {0.000} {0.098} {42.481} {0.355} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.109} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 566
PATH 567
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[12]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.109} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.109} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.094} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.094} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.063} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.063} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.036} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.034} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.012} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.012} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.021} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.021} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.050} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.050} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.108} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.108} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.244} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.002} {0.000} {0.098} {42.481} {0.356} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.109} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 567
PATH 568
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.109} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.109} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.094} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.094} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.063} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.063} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.036} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.034} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.012} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.012} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.021} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.021} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.050} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.050} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.107} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.108} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.244} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.003} {0.000} {0.098} {42.481} {0.356} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.109} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 568
PATH 569
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.110} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.110} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.094} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.094} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.063} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.037} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.035} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.013} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.012} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.020} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.021} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.050} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.050} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.107} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.003} {0.000} {0.098} {42.481} {0.356} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.110} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 569
PATH 570
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[14]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.110} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.110} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.094} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.094} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.063} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.037} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.035} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.013} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.012} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.020} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.021} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.050} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.050} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.107} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.003} {0.000} {0.098} {42.481} {0.356} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.110} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 570
PATH 571
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[13]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.110} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.110} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.037} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.035} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.013} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.020} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.107} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.003} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.110} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 571
PATH 572
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[15]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.035} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.020} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 572
PATH 573
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.035} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.020} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 573
PATH 574
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.315}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.035} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.020} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.110} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.203} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.001} {0.000} {0.064} {54.502} {0.315} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 574
PATH 575
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.020} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 575
PATH 576
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[16]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.020} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 576
PATH 577
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[15]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.019} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 577
PATH 578
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[16]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.019} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 578
PATH 579
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[14]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.019} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 579
PATH 580
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.064} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.019} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.107} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.243} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 580
PATH 581
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.065} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.019} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.106} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.242} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 581
PATH 582
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.065} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.019} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.106} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.242} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 582
PATH 583
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[15]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.246}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.246}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.357}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.065} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.019} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.000} {0.000} {0.030} {35.911} {0.217} {0.106} {} {} {} 
    INST {FE_OFC24_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.098} {} {0.353} {0.242} {} {25} {(27.80, 56.31) (28.16, 56.65)} 
    NET {} {} {} {} {} {FE_OFN24_Rst} {} {0.004} {0.000} {0.098} {42.481} {0.357} {0.246} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 583
PATH 584
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.315}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.111} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.111} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.095} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.095} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.065} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.064} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.038} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.036} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.014} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.013} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.019} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.020} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.049} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.049} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.106} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.110} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.203} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.001} {0.000} {0.064} {54.502} {0.315} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.111} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 584
PATH 585
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.096} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.096} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.065} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.065} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.014} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.019} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.048} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.048} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.105} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 585
PATH 586
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[7]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.096} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.096} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.065} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.014} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.019} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.048} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.048} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.105} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 586
PATH 587
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[8]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.014} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.048} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.048} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.105} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 587
PATH 588
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.105} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 588
PATH 589
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[9]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.105} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 589
PATH 590
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.105} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 590
PATH 591
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[6]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 591
PATH 592
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[10]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 592
PATH 593
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[11]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 593
PATH 594
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.316}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.112} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.112} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.039} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.015} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.109} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.202} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.002} {0.000} {0.064} {54.502} {0.316} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.112} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 594
PATH 595
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.156}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.113} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.113} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.037} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.016} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.107} {} {} {} 
    INST {FE_OFC26_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.026} {} {0.269} {0.156} {} {6} {(31.03, 42.31) (31.39, 42.65)} 
    NET {} {} {} {} {} {FE_OFN26_Rst} {} {0.000} {0.000} {0.026} {10.574} {0.269} {0.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.113} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 595
PATH 596
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.156}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.113} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.113} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.038} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.016} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.107} {} {} {} 
    INST {FE_OFC26_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.026} {} {0.269} {0.156} {} {6} {(31.03, 42.31) (31.39, 42.65)} 
    NET {} {} {} {} {} {FE_OFN26_Rst} {} {0.000} {0.000} {0.026} {10.574} {0.269} {0.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.113} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 596
PATH 597
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[6]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.113} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.113} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.038} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.016} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.018} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.002} {0.000} {0.030} {35.911} {0.218} {0.106} {} {} {} 
    INST {FE_OFC25_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.037} {0.000} {0.015} {} {0.256} {0.143} {} {3} {(25.14, 50.72) (25.50, 51.05)} 
    NET {} {} {} {} {} {FE_OFN25_Rst} {} {0.000} {0.000} {0.015} {5.526} {0.256} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.113} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 597
PATH 598
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.156}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.113} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.113} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.038} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.016} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.017} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.107} {} {} {} 
    INST {FE_OFC26_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.026} {} {0.269} {0.156} {} {6} {(31.03, 42.31) (31.39, 42.65)} 
    NET {} {} {} {} {} {FE_OFN26_Rst} {} {0.000} {0.000} {0.026} {10.574} {0.269} {0.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.113} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 598
PATH 599
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.156}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.113} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.113} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.097} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.097} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.066} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.066} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.038} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.016} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.015} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.017} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.018} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.047} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.047} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.107} {} {} {} 
    INST {FE_OFC26_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.026} {} {0.269} {0.156} {} {6} {(31.03, 42.31) (31.39, 42.65)} 
    NET {} {} {} {} {} {FE_OFN26_Rst} {} {0.000} {0.000} {0.026} {10.574} {0.269} {0.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.113} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 599
PATH 600
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.317}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.113} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.113} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.098} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.098} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.067} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.067} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.040} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.038} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.016} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.016} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.017} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.017} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.046} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.046} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.104} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.108} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.201} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.003} {0.000} {0.064} {54.502} {0.317} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.113} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 600
PATH 601
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.318}
    {} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.114} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.114} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.098} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.098} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.068} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.067} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.041} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.039} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.017} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.016} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.016} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.017} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.046} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.046} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.103} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.107} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.200} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.004} {0.000} {0.064} {54.502} {0.318} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.114} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 601
PATH 602
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.114} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.114} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.099} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.099} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.068} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.068} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.041} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.039} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.017} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.017} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.016} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.016} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.045} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.045} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.103} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.106} {} {} {} 
    INST {FE_OFC27_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.036} {0.000} {0.014} {} {0.256} {0.142} {} {3} {(23.62, 43.37) (23.98, 43.03)} 
    NET {} {} {} {} {} {FE_OFN27_Rst} {} {0.000} {0.000} {0.014} {5.202} {0.256} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.114} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 602
PATH 603
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.142}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.114} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.114} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.099} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.099} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.068} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.068} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.041} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.039} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.017} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.017} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.016} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.016} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.045} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.045} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.103} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.003} {0.000} {0.030} {35.911} {0.220} {0.106} {} {} {} 
    INST {FE_OFC27_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.036} {0.000} {0.014} {} {0.256} {0.142} {} {3} {(23.62, 43.37) (23.98, 43.03)} 
    NET {} {} {} {} {} {FE_OFN27_Rst} {} {0.000} {0.000} {0.014} {5.202} {0.256} {0.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.114} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 603
PATH 604
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.115} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.115} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.099} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.099} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.068} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.068} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.039} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.018} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.017} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.016} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.016} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.045} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.045} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.102} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.106} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.199} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.115} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 604
PATH 605
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.115} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.115} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.099} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.099} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.068} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.068} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.040} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.018} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.017} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.016} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.016} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.045} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.045} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.102} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.106} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.199} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.115} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 605
PATH 606
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.115} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.115} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.099} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.099} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.068} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.068} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.040} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.018} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.017} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.016} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.016} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.045} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.045} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.102} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.106} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.199} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.115} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 606
PATH 607
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.115} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.115} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.100} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.100} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.069} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.069} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.040} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.018} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.017} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.015} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.015} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.045} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.045} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.102} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.106} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.199} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.115} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 607
PATH 608
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.115} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.115} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.100} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.100} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.069} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.069} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.040} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.018} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.018} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.015} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.015} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.044} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.044} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.102} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.106} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.199} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.115} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 608
PATH 609
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.115} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.115} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.100} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.100} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.069} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.069} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.040} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.018} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.018} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.015} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.015} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.044} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.044} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.102} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.106} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.199} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.115} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 609
PATH 610
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.115} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.115} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.100} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.100} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.069} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.069} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.040} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.018} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.018} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.015} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.015} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.044} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.044} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.102} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.106} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.199} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.115} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 610
PATH 611
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.204}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.115} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.115} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.100} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.100} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.069} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.069} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.042} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.002} {0.000} {0.010} {25.947} {0.075} {-0.040} {} {} {} 
    INST {FE_OFC21_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.022} {0.000} {0.007} {} {0.097} {-0.018} {} {3} {(25.33, 56.31) (26.27, 56.69)} 
    NET {} {} {} {} {} {FE_OFN21_Rst} {} {0.001} {0.000} {0.007} {14.749} {0.098} {-0.018} {} {} {} 
    INST {FE_PHC295_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.033} {0.000} {0.011} {} {0.130} {0.015} {} {1} {(52.88, 64.72) (53.26, 65.09)} 
    NET {} {} {} {} {} {FE_PHN295_FE_OFN21_Rst} {} {0.000} {0.000} {0.011} {3.292} {0.130} {0.015} {} {} {} 
    INST {FE_PHC292_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.029} {0.000} {0.008} {} {0.160} {0.044} {} {1} {(29.32, 56.31) (29.70, 56.69)} 
    NET {} {} {} {} {} {FE_PHN292_FE_OFN21_Rst} {} {0.000} {0.000} {0.008} {1.625} {0.160} {0.044} {} {} {} 
    INST {FE_PHC283_FE_OFN21_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.057} {0.000} {0.030} {} {0.217} {0.102} {} {22} {(28.37, 56.31) (28.73, 56.66)} 
    NET {} {} {} {} {} {FE_PHN283_FE_OFN21_Rst} {} {0.004} {0.000} {0.030} {35.911} {0.221} {0.106} {} {} {} 
    INST {FE_OFC29_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.093} {0.000} {0.064} {} {0.314} {0.199} {} {27} {(38.63, 29.37) (39.04, 28.99)} 
    NET {} {} {} {} {} {FE_OFN29_Rst} {} {0.005} {0.000} {0.064} {54.502} {0.319} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.115} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 611
PATH 612
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[2]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[18]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.129}
    {} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.120} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.120} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[18]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.077} {-0.001} {0.019} {} {0.077} {-0.043} {} {3} {(27.75, 62.86) (24.64, 62.84)} 
    NET {} {} {} {} {} {n487} {} {0.000} {0.000} {0.019} {6.420} {0.077} {-0.043} {} {} {} 
    INST {U2606} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.101} {-0.019} {} {5} {(22.80, 74.17) (22.67, 73.79)} 
    NET {} {} {} {} {} {DataP/add_S2[2]} {} {0.001} {0.000} {0.013} {10.580} {0.102} {-0.018} {} {} {} 
    INST {FE_DBTC11_DataP_add_S2_2} {A} {v} {ZN} {^} {} {INV_X1} {0.027} {0.000} {0.018} {} {0.129} {0.009} {} {4} {(19.89, 95.52) (19.72, 95.89)} 
    NET {} {} {} {} {} {FE_DBTN11_DataP_add_S2_2} {} {0.000} {0.000} {0.018} {7.035} {0.129} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.120} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 612
PATH 613
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[1]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.129}
    {} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.120} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.120} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.042} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.042} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.019} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.018} {} {} {} 
    INST {FE_DBTC12_DataP_add_S2_1} {A} {v} {ZN} {^} {} {INV_X1} {0.027} {0.000} {0.017} {} {0.129} {0.009} {} {4} {(18.75, 96.56) (18.58, 96.19)} 
    NET {} {} {} {} {} {FE_DBTN12_DataP_add_S2_1} {} {0.000} {0.000} {0.017} {6.918} {0.129} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.120} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 613
PATH 614
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[0]} {CK}
  ENDPT {DataP/PC_reg/O_reg[0]} {D} {DFF_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[4]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.129}
    {} {Slack Time} {0.121}
  END_SLK_CLC
  SLK 0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.121} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.121} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[4]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.081} {0.000} {0.022} {} {0.081} {-0.041} {} {9} {(80.17, 26.63) (81.67, 26.23)} 
    NET {} {} {} {} {} {n2491} {} {0.000} {0.000} {0.022} {7.927} {0.081} {-0.041} {} {} {} 
    INST {U2989} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.024} {0.000} {0.009} {} {0.105} {-0.017} {} {1} {(79.86, 28.32) (80.06, 28.48)} 
    NET {} {} {} {} {} {n296} {} {0.000} {0.000} {0.009} {4.156} {0.105} {-0.017} {} {} {} 
    INST {U4207} {A1} {v} {ZN} {^} {} {OAI22_X1} {0.025} {0.000} {0.017} {} {0.129} {0.008} {} {1} {(51.48, 23.77) (51.62, 23.63)} 
    NET {} {} {} {} {} {DataP/PC_reg/N2} {} {0.000} {0.000} {0.017} {1.501} {0.129} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.121} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 614
PATH 615
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[4]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[20]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.122} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[20]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.079} {0.000} {0.020} {} {0.079} {-0.043} {} {3} {(25.25, 71.26) (28.37, 71.24)} 
    NET {} {} {} {} {} {n489} {} {0.000} {0.000} {0.020} {6.617} {0.079} {-0.043} {} {} {} 
    INST {U2608} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.025} {0.000} {0.014} {} {0.104} {-0.018} {} {6} {(21.09, 74.17) (21.22, 73.79)} 
    NET {} {} {} {} {} {DataP/add_S2[4]} {} {0.001} {0.000} {0.014} {11.745} {0.104} {-0.017} {} {} {} 
    INST {FE_DBTC9_DataP_add_S2_4} {A} {v} {ZN} {^} {} {INV_X1} {0.026} {0.000} {0.016} {} {0.130} {0.009} {} {3} {(20.46, 93.77) (20.29, 93.39)} 
    NET {} {} {} {} {} {FE_DBTN9_DataP_add_S2_4} {} {0.000} {0.000} {0.016} {6.290} {0.130} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.122} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 615
PATH 616
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[16]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.122} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[16]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.079} {0.000} {0.020} {} {0.079} {-0.043} {} {3} {(33.45, 68.46) (30.34, 68.44)} 
    NET {} {} {} {} {} {n485} {} {0.000} {0.000} {0.020} {6.652} {0.079} {-0.043} {} {} {} 
    INST {U2609} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.027} {0.000} {0.015} {} {0.105} {-0.016} {} {6} {(21.66, 73.11) (21.53, 73.49)} 
    NET {} {} {} {} {} {DataP/add_S2[0]} {} {0.001} {0.000} {0.015} {11.969} {0.107} {-0.015} {} {} {} 
    INST {FE_DBTC13_DataP_add_S2_0} {A} {v} {ZN} {^} {} {INV_X1} {0.023} {-0.001} {0.014} {} {0.130} {0.008} {} {3} {(25.90, 92.72) (26.07, 93.09)} 
    NET {} {} {} {} {} {FE_DBTN13_DataP_add_S2_0} {} {0.000} {0.000} {0.014} {5.378} {0.130} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.122} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 616
PATH 617
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[3]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.011}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.122} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.046} {} {3} {(26.43, 67.62) (23.32, 67.64)} 
    NET {} {} {} {} {} {n488} {} {0.000} {0.000} {0.018} {5.766} {0.076} {-0.046} {} {} {} 
    INST {U2607} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.023} {0.000} {0.012} {} {0.099} {-0.024} {} {5} {(23.00, 71.36) (22.86, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[3]} {} {0.001} {0.000} {0.012} {10.124} {0.100} {-0.023} {} {} {} 
    INST {FE_DBTC10_DataP_add_S2_3} {A} {v} {ZN} {^} {} {INV_X1} {0.034} {0.000} {0.024} {} {0.133} {0.011} {} {5} {(23.05, 93.77) (23.22, 93.39)} 
    NET {} {} {} {} {} {FE_DBTN10_DataP_add_S2_3} {} {0.000} {0.000} {0.024} {9.895} {0.134} {0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.122} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 617
PATH 618
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[26]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[26]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.267}
    {} {Slack Time} {0.124}
  END_SLK_CLC
  SLK 0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.124} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.124} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.046} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.046} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.002} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.002} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.095} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.002} {0.000} {0.042} {66.896} {0.222} {0.098} {} {} {} 
    INST {U4368} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.045} {0.000} {0.018} {} {0.267} {0.143} {} {1} {(70.74, 25.52) (70.95, 25.69)} 
    NET {} {} {} {} {} {n142} {} {0.000} {0.000} {0.018} {1.560} {0.267} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.124} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 618
PATH 619
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[27]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[27]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.046} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.046} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.003} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.003} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.095} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.222} {0.098} {} {} {} 
    INST {U4366} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.045} {0.000} {0.018} {} {0.268} {0.143} {} {1} {(73.02, 15.37) (73.23, 15.20)} 
    NET {} {} {} {} {} {n146} {} {0.000} {0.000} {0.018} {1.560} {0.268} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 619
PATH 620
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[24]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[24]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.003} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.003} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.095} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.002} {0.000} {0.042} {66.896} {0.222} {0.097} {} {} {} 
    INST {U4372} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.046} {0.000} {0.019} {} {0.268} {0.143} {} {1} {(72.45, 29.37) (72.66, 29.20)} 
    NET {} {} {} {} {} {n134} {} {0.000} {0.000} {0.019} {1.757} {0.268} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 620
PATH 621
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[25]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[25]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.003} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.003} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.095} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.002} {0.000} {0.042} {66.896} {0.222} {0.097} {} {} {} 
    INST {U4370} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.046} {0.000} {0.019} {} {0.268} {0.143} {} {1} {(70.74, 26.57) (70.95, 26.39)} 
    NET {} {} {} {} {} {n138} {} {0.000} {0.000} {0.019} {1.775} {0.268} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 621
PATH 622
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[31]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[31]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.003} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.003} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.095} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.222} {0.097} {} {} {} 
    INST {U4358} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.046} {0.000} {0.018} {} {0.268} {0.143} {} {1} {(72.64, 9.77) (72.84, 9.60)} 
    NET {} {} {} {} {} {n162} {} {0.000} {0.000} {0.018} {1.663} {0.268} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 622
PATH 623
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[22]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[22]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.003} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.003} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.095} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.222} {0.097} {} {} {} 
    INST {U4376} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.046} {0.000} {0.018} {} {0.268} {0.143} {} {1} {(70.93, 36.72) (71.14, 36.88)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.018} {1.654} {0.268} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 623
PATH 624
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[19]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[19]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.125}
  END_SLK_CLC
  SLK 0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.003} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.003} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.094} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.223} {0.097} {} {} {} 
    INST {U4382} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.045} {0.000} {0.018} {} {0.268} {0.143} {} {1} {(72.07, 48.97) (72.28, 48.80)} 
    NET {} {} {} {} {} {n114} {} {0.000} {0.000} {0.018} {1.595} {0.268} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.125} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 624
PATH 625
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[20]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[20]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.003} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.003} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.094} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.223} {0.097} {} {} {} 
    INST {U4380} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.046} {0.000} {0.018} {} {0.269} {0.143} {} {1} {(72.83, 42.31) (73.03, 42.48)} 
    NET {} {} {} {} {} {n118} {} {0.000} {0.000} {0.018} {1.681} {0.269} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 625
PATH 626
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[21]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[21]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.004} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.004} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.094} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.223} {0.097} {} {} {} 
    INST {U4378} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.046} {0.000} {0.018} {} {0.269} {0.143} {} {1} {(70.93, 40.56) (71.14, 40.40)} 
    NET {} {} {} {} {} {n122} {} {0.000} {0.000} {0.018} {1.707} {0.269} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 626
PATH 627
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[23]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[23]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.004} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.004} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.094} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.002} {0.000} {0.042} {66.896} {0.222} {0.096} {} {} {} 
    INST {U4374} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.047} {0.000} {0.019} {} {0.269} {0.143} {} {1} {(70.93, 29.37) (71.14, 29.20)} 
    NET {} {} {} {} {} {n130} {} {0.000} {0.000} {0.019} {1.826} {0.269} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 627
PATH 628
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[18]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[18]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.004} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.004} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.094} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.223} {0.097} {} {} {} 
    INST {U4384} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.046} {0.000} {0.018} {} {0.269} {0.143} {} {1} {(69.86, 48.97) (69.66, 48.80)} 
    NET {} {} {} {} {} {n110} {} {0.000} {0.000} {0.018} {1.668} {0.269} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 628
PATH 629
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[30]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[30]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.004} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.004} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.094} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.222} {0.096} {} {} {} 
    INST {U4360} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.047} {0.000} {0.019} {} {0.269} {0.143} {} {1} {(72.64, 12.56) (72.84, 12.39)} 
    NET {} {} {} {} {} {n158} {} {0.000} {0.000} {0.019} {1.819} {0.269} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 629
PATH 630
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[28]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[28]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.269}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.047} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.047} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.004} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.004} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.094} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.002} {0.000} {0.042} {66.896} {0.222} {0.096} {} {} {} 
    INST {U4364} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.047} {0.000} {0.019} {} {0.269} {0.143} {} {1} {(72.83, 18.16) (73.03, 18.00)} 
    NET {} {} {} {} {} {n150} {} {0.000} {0.000} {0.019} {1.858} {0.269} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 630
PATH 631
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[29]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[29]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.270}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.048} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.048} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.004} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.004} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.093} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.222} {0.096} {} {} {} 
    INST {U4362} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.047} {0.000} {0.020} {} {0.270} {0.143} {} {1} {(71.88, 11.52) (72.09, 11.69)} 
    NET {} {} {} {} {} {n154} {} {0.000} {0.000} {0.020} {1.941} {0.270} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.126} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 631
PATH 632
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_OUT_reg[17]} {CK}
  ENDPT {DataP/IF_IDs/NPC_OUT_reg[17]} {RN} {DFFRS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.143}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.143}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.270}
    {} {Slack Time} {0.127}
  END_SLK_CLC
  SLK 0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.127} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.127} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.048} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.048} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.005} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.005} {} {} {} 
    INST {U2294} {A1} {v} {ZN} {v} {} {OR2_X2} {0.098} {0.000} {0.041} {} {0.220} {0.093} {} {34} {(55.61, 26.57) (55.05, 26.19)} 
    NET {} {} {} {} {} {n4190} {} {0.003} {0.000} {0.042} {66.896} {0.223} {0.096} {} {} {} 
    INST {U4386} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.047} {0.000} {0.019} {} {0.270} {0.143} {} {1} {(67.13, 51.77) (67.34, 51.59)} 
    NET {} {} {} {} {} {n106} {} {0.000} {0.000} {0.019} {1.923} {0.270} {0.143} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.127} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.127} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 632
PATH 633
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[3]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[3]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[3]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[3]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.098} {0.000} {0.009} {} {0.098} {-0.030} {} {2} {(17.66, 50.82) (21.14, 51.05)} 
    NET {} {} {} {} {} {DataP/link_addr_D[3]} {} {0.000} {0.000} {0.009} {1.100} {0.098} {-0.030} {} {} {} 
    INST {U4328} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(20.84, 48.97) (19.91, 48.63)} 
    NET {} {} {} {} {} {n1477} {} {0.000} {0.000} {0.008} {1.429} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 633
PATH 634
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[2]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[2]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[2]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[2]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(24.91, 39.62) (21.42, 39.86)} 
    NET {} {} {} {} {} {DataP/link_addr_D[2]} {} {0.000} {0.000} {0.009} {1.243} {0.099} {-0.029} {} {} {} 
    INST {U4327} {A} {^} {Z} {^} {} {MUX2_X1} {0.034} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(23.24, 37.77) (24.17, 37.43)} 
    NET {} {} {} {} {} {n1478} {} {0.000} {0.000} {0.008} {1.265} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 634
PATH 635
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[10]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[10]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[10]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[10]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(25.82, 74.06) (29.31, 73.83)} 
    NET {} {} {} {} {} {DataP/link_addr_D[10]} {} {0.000} {0.000} {0.009} {1.146} {0.099} {-0.029} {} {} {} 
    INST {U4335} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(28.82, 73.11) (27.89, 73.45)} 
    NET {} {} {} {} {} {n1470} {} {0.000} {0.000} {0.008} {1.393} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 635
PATH 636
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[27]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[27]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[27]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[27]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(83.81, 17.22) (80.32, 17.46)} 
    NET {} {} {} {} {} {DataP/link_addr_D[27]} {} {0.000} {0.000} {0.009} {1.162} {0.099} {-0.029} {} {} {} 
    INST {U4352} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(79.10, 17.12) (80.03, 17.45)} 
    NET {} {} {} {} {} {n1453} {} {0.000} {0.000} {0.008} {1.390} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 636
PATH 637
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[30]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[30]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[30]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[30]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(74.28, 6.02) (77.76, 6.25)} 
    NET {} {} {} {} {} {DataP/link_addr_D[30]} {} {0.000} {0.000} {0.009} {1.156} {0.099} {-0.029} {} {} {} 
    INST {U4355} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(76.89, 6.96) (75.96, 6.63)} 
    NET {} {} {} {} {} {n1450} {} {0.000} {0.000} {0.008} {1.373} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 637
PATH 638
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[26]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[26]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[26]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[26]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(81.53, 20.86) (78.04, 20.62)} 
    NET {} {} {} {} {} {DataP/link_addr_D[26]} {} {0.000} {0.000} {0.009} {1.209} {0.099} {-0.029} {} {} {} 
    INST {U4351} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(79.10, 19.91) (80.03, 20.25)} 
    NET {} {} {} {} {} {n1454} {} {0.000} {0.000} {0.008} {1.317} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 638
PATH 639
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[16]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[16]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[16]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[16]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(28.87, 76.86) (32.35, 76.62)} 
    NET {} {} {} {} {} {DataP/link_addr_D[16]} {} {0.000} {0.000} {0.009} {1.246} {0.099} {-0.029} {} {} {} 
    INST {U4341} {A} {^} {Z} {^} {} {MUX2_X1} {0.034} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(30.15, 75.92) (29.22, 76.25)} 
    NET {} {} {} {} {} {n1464} {} {0.000} {0.000} {0.008} {1.274} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 639
PATH 640
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[6]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[6]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[6]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[6]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.030} {} {2} {(19.75, 45.22) (23.23, 45.45)} 
    NET {} {} {} {} {} {DataP/link_addr_D[6]} {} {0.000} {0.000} {0.009} {1.144} {0.099} {-0.030} {} {} {} 
    INST {U4331} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(22.74, 43.37) (21.81, 43.03)} 
    NET {} {} {} {} {} {n1474} {} {0.000} {0.000} {0.008} {1.417} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 640
PATH 641
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[9]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[9]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[9]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[9]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.098} {0.000} {0.009} {} {0.098} {-0.030} {} {2} {(25.82, 50.82) (29.31, 51.05)} 
    NET {} {} {} {} {} {DataP/link_addr_D[9]} {} {0.000} {0.000} {0.009} {1.064} {0.098} {-0.030} {} {} {} 
    INST {U4334} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.009} {} {0.134} {0.005} {} {1} {(29.70, 50.72) (30.63, 51.05)} 
    NET {} {} {} {} {} {n1471} {} {0.000} {0.000} {0.009} {1.549} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 641
PATH 642
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[25]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[25]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[25]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[25]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(79.06, 29.26) (75.57, 29.03)} 
    NET {} {} {} {} {} {DataP/link_addr_D[25]} {} {0.000} {0.000} {0.009} {1.258} {0.099} {-0.029} {} {} {} 
    INST {U4350} {A} {^} {Z} {^} {} {MUX2_X1} {0.034} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(77.20, 28.32) (78.13, 28.65)} 
    NET {} {} {} {} {} {n1455} {} {0.000} {0.000} {0.008} {1.260} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 642
PATH 643
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[12]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[12]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[12]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[12]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(41.22, 74.06) (44.70, 73.83)} 
    NET {} {} {} {} {} {DataP/link_addr_D[12]} {} {0.000} {0.000} {0.009} {1.174} {0.099} {-0.029} {} {} {} 
    INST {U4337} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(43.64, 73.11) (42.71, 73.45)} 
    NET {} {} {} {} {} {n1468} {} {0.000} {0.000} {0.008} {1.373} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 643
PATH 644
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[29]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[29]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[29]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[29]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(82.09, 12.46) (78.61, 12.22)} 
    NET {} {} {} {} {} {DataP/link_addr_D[29]} {} {0.000} {0.000} {0.009} {1.184} {0.099} {-0.029} {} {} {} 
    INST {U4354} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(79.48, 14.31) (80.41, 14.65)} 
    NET {} {} {} {} {} {n1451} {} {0.000} {0.000} {0.008} {1.383} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 644
PATH 645
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[18]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[18]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[18]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[18]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.098} {0.000} {0.009} {} {0.098} {-0.030} {} {2} {(36.84, 76.02) (40.33, 76.25)} 
    NET {} {} {} {} {} {DataP/link_addr_D[18]} {} {0.000} {0.000} {0.009} {1.078} {0.098} {-0.030} {} {} {} 
    INST {U4343} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(40.79, 74.17) (39.86, 73.83)} 
    NET {} {} {} {} {} {n1462} {} {0.000} {0.000} {0.008} {1.526} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 645
PATH 646
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[17]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[17]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[17]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[17]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(60.05, 73.22) (56.57, 73.45)} 
    NET {} {} {} {} {} {DataP/link_addr_D[17]} {} {0.000} {0.000} {0.009} {1.235} {0.099} {-0.029} {} {} {} 
    INST {U4342} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.133} {0.005} {} {1} {(57.63, 71.36) (58.56, 71.03)} 
    NET {} {} {} {} {} {n1463} {} {0.000} {0.000} {0.008} {1.345} {0.133} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 646
PATH 647
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[4]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[4]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[4]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[4]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(20.34, 46.06) (16.86, 45.83)} 
    NET {} {} {} {} {} {DataP/link_addr_D[4]} {} {0.000} {0.000} {0.009} {1.213} {0.099} {-0.029} {} {} {} 
    INST {U4329} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(18.11, 45.12) (19.04, 45.45)} 
    NET {} {} {} {} {} {n1476} {} {0.000} {0.000} {0.008} {1.356} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 647
PATH 648
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[21]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[21]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[21]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[21]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(75.23, 76.02) (78.71, 76.25)} 
    NET {} {} {} {} {} {DataP/link_addr_D[21]} {} {0.000} {0.000} {0.009} {1.236} {0.099} {-0.029} {} {} {} 
    INST {U4346} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(77.65, 74.17) (76.72, 73.83)} 
    NET {} {} {} {} {} {n1459} {} {0.000} {0.000} {0.008} {1.374} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 648
PATH 649
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[7]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[7]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[7]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[7]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(23.36, 46.06) (26.84, 45.83)} 
    NET {} {} {} {} {} {DataP/link_addr_D[7]} {} {0.000} {0.000} {0.009} {1.306} {0.099} {-0.029} {} {} {} 
    INST {U4332} {A} {^} {Z} {^} {} {MUX2_X1} {0.034} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(24.64, 45.12) (23.71, 45.45)} 
    NET {} {} {} {} {} {n1473} {} {0.000} {0.000} {0.008} {1.252} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 649
PATH 650
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[22]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[22]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[22]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[22]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(71.61, 73.22) (75.10, 73.45)} 
    NET {} {} {} {} {} {DataP/link_addr_D[22]} {} {0.000} {0.000} {0.009} {1.281} {0.099} {-0.029} {} {} {} 
    INST {U4347} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(73.66, 71.36) (72.73, 71.03)} 
    NET {} {} {} {} {} {n1458} {} {0.000} {0.000} {0.008} {1.320} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 650
PATH 651
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[24]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[24]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[24]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[24]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(79.44, 37.66) (75.95, 37.43)} 
    NET {} {} {} {} {} {DataP/link_addr_D[24]} {} {0.000} {0.000} {0.009} {1.270} {0.099} {-0.029} {} {} {} 
    INST {U4349} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(77.20, 36.72) (78.13, 37.05)} 
    NET {} {} {} {} {} {n1456} {} {0.000} {0.000} {0.008} {1.350} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 651
PATH 652
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[0]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[0]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[0]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[0]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.030} {} {2} {(25.25, 39.62) (28.74, 39.86)} 
    NET {} {} {} {} {} {DataP/link_addr_D[0]} {} {0.000} {0.000} {0.009} {1.266} {0.099} {-0.030} {} {} {} 
    INST {U4325} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(27.30, 36.72) (26.37, 37.05)} 
    NET {} {} {} {} {} {n1480} {} {0.000} {0.000} {0.008} {1.399} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 652
PATH 653
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[1]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[1]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[1]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[1]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.030} {} {2} {(36.12, 34.02) (32.63, 34.26)} 
    NET {} {} {} {} {} {DataP/link_addr_D[1]} {} {0.000} {0.000} {0.009} {1.160} {0.099} {-0.030} {} {} {} 
    INST {U4326} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(30.84, 33.91) (31.77, 34.25)} 
    NET {} {} {} {} {} {n1479} {} {0.000} {0.000} {0.008} {1.515} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 653
PATH 654
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[19]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[19]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[19]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[19]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.098} {0.000} {0.009} {} {0.098} {-0.030} {} {2} {(51.48, 73.22) (54.96, 73.45)} 
    NET {} {} {} {} {} {DataP/link_addr_D[19]} {} {0.000} {0.000} {0.009} {1.060} {0.098} {-0.030} {} {} {} 
    INST {U4344} {A} {^} {Z} {^} {} {MUX2_X1} {0.036} {0.000} {0.009} {} {0.134} {0.005} {} {1} {(55.35, 73.11) (56.28, 73.45)} 
    NET {} {} {} {} {} {n1461} {} {0.000} {0.000} {0.009} {1.681} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.128} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 654
PATH 655
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[14]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[14]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[14]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[14]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.030} {} {2} {(31.71, 76.02) (35.20, 76.25)} 
    NET {} {} {} {} {} {DataP/link_addr_D[14]} {} {0.000} {0.000} {0.009} {1.171} {0.099} {-0.030} {} {} {} 
    INST {U4339} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.009} {} {0.134} {0.005} {} {1} {(36.42, 75.92) (35.49, 76.25)} 
    NET {} {} {} {} {} {n1466} {} {0.000} {0.000} {0.009} {1.570} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 655
PATH 656
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[23]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[23]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[23]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[23]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.098} {0.000} {0.009} {} {0.098} {-0.030} {} {2} {(82.48, 76.02) (78.99, 76.25)} 
    NET {} {} {} {} {} {DataP/link_addr_D[23]} {} {0.000} {0.000} {0.009} {1.060} {0.098} {-0.030} {} {} {} 
    INST {U4348} {A} {^} {Z} {^} {} {MUX2_X1} {0.036} {0.000} {0.009} {} {0.134} {0.005} {} {1} {(78.98, 74.17) (78.05, 73.83)} 
    NET {} {} {} {} {} {n1457} {} {0.000} {0.000} {0.009} {1.707} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 656
PATH 657
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[5]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[5]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[5]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[5]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.030} {} {2} {(18.82, 48.86) (15.34, 48.62)} 
    NET {} {} {} {} {} {DataP/link_addr_D[5]} {} {0.000} {0.000} {0.009} {1.303} {0.099} {-0.030} {} {} {} 
    INST {U4330} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(17.92, 47.91) (18.85, 48.25)} 
    NET {} {} {} {} {} {n1475} {} {0.000} {0.000} {0.008} {1.385} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 657
PATH 658
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[15]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[15]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[15]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[15]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.098} {0.000} {0.009} {} {0.098} {-0.030} {} {2} {(30.77, 74.06) (34.25, 73.83)} 
    NET {} {} {} {} {} {DataP/link_addr_D[15]} {} {0.000} {0.000} {0.009} {1.092} {0.098} {-0.030} {} {} {} 
    INST {U4340} {A} {^} {Z} {^} {} {MUX2_X1} {0.036} {0.000} {0.009} {} {0.134} {0.005} {} {1} {(34.83, 74.17) (35.76, 73.83)} 
    NET {} {} {} {} {} {n1465} {} {0.000} {0.000} {0.009} {1.671} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 658
PATH 659
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[13]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[13]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[13]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[13]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.029} {} {2} {(35.13, 73.22) (38.62, 73.45)} 
    NET {} {} {} {} {} {DataP/link_addr_D[13]} {} {0.000} {0.000} {0.009} {1.356} {0.099} {-0.029} {} {} {} 
    INST {U4338} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(36.23, 71.36) (35.30, 71.03)} 
    NET {} {} {} {} {} {n1467} {} {0.000} {0.000} {0.008} {1.299} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 659
PATH 660
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[11]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[11]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[11]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[11]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.030} {} {2} {(28.52, 76.86) (25.03, 76.62)} 
    NET {} {} {} {} {} {DataP/link_addr_D[11]} {} {0.000} {0.000} {0.009} {1.313} {0.099} {-0.030} {} {} {} 
    INST {U4336} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(26.85, 75.92) (27.78, 76.25)} 
    NET {} {} {} {} {} {n1469} {} {0.000} {0.000} {0.008} {1.372} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 660
PATH 661
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[20]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[20]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[20]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[20]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.030} {} {2} {(72.19, 74.06) (75.67, 73.83)} 
    NET {} {} {} {} {} {DataP/link_addr_D[20]} {} {0.000} {0.000} {0.009} {1.273} {0.099} {-0.030} {} {} {} 
    INST {U4345} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(75.37, 71.36) (74.44, 71.03)} 
    NET {} {} {} {} {} {n1460} {} {0.000} {0.000} {0.008} {1.477} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 661
PATH 662
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[28]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[28]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[28]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[28]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.100} {0.000} {0.009} {} {0.100} {-0.029} {} {2} {(80.17, 15.26) (83.65, 15.03)} 
    NET {} {} {} {} {} {DataP/link_addr_D[28]} {} {0.000} {0.000} {0.009} {1.490} {0.100} {-0.029} {} {} {} 
    INST {U4353} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(78.91, 15.37) (79.84, 15.03)} 
    NET {} {} {} {} {} {n1452} {} {0.000} {0.000} {0.008} {1.269} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 662
PATH 663
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[8]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[8]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[8]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[8]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.099} {0.000} {0.009} {} {0.099} {-0.030} {} {2} {(25.66, 48.86) (22.18, 48.62)} 
    NET {} {} {} {} {} {DataP/link_addr_D[8]} {} {0.000} {0.000} {0.009} {1.417} {0.099} {-0.030} {} {} {} 
    INST {U4333} {A} {^} {Z} {^} {} {MUX2_X1} {0.035} {0.000} {0.008} {} {0.134} {0.005} {} {1} {(26.09, 48.97) (27.02, 48.63)} 
    NET {} {} {} {} {} {n1472} {} {0.000} {0.000} {0.008} {1.385} {0.134} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.129} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 663
PATH 664
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/aluOpcode1_reg[3]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[1]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.132} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[1]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.081} {0.000} {0.020} {} {0.081} {-0.051} {} {10} {(32.88, 23.66) (29.78, 23.64)} 
    NET {} {} {} {} {} {n477} {} {0.000} {0.000} {0.020} {9.104} {0.081} {-0.050} {} {} {} 
    INST {U4120} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.023} {0.000} {0.009} {} {0.105} {-0.027} {} {1} {(29.58, 32.16) (29.59, 32.44)} 
    NET {} {} {} {} {} {n4024} {} {0.000} {0.000} {0.009} {1.806} {0.105} {-0.027} {} {} {} 
    INST {U4121} {B} {^} {ZN} {v} {} {OAI211_X1} {0.029} {0.000} {0.017} {} {0.134} {0.002} {} {1} {(29.48, 33.91) (28.94, 34.16)} 
    NET {} {} {} {} {} {CU_I/aluOpcode_i[3]} {} {0.000} {0.000} {0.017} {4.852} {0.134} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.132} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.132} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 664
PATH 665
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[31]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[31]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/NPC_L_OUT_reg[31]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.132} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/NPC_L_OUT_reg[31]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.102} {0.000} {0.011} {} {0.102} {-0.030} {} {2} {(78.08, 6.02) (81.56, 6.25)} 
    NET {} {} {} {} {} {DataP/link_addr_D[31]} {} {0.000} {0.000} {0.011} {2.459} {0.102} {-0.030} {} {} {} 
    INST {U4324} {A} {^} {Z} {^} {} {MUX2_X1} {0.036} {0.000} {0.008} {} {0.138} {0.005} {} {1} {(79.48, 6.96) (80.41, 6.63)} 
    NET {} {} {} {} {} {n1481} {} {0.000} {0.000} {0.008} {1.495} {0.138} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.132} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.132} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 665
PATH 666
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[21]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[21]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.134} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.134} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[21]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {-0.049} {} {2} {(42.73, 76.86) (46.22, 76.62)} 
    NET {} {} {} {} {} {DataP/IR1[21]} {} {0.000} {0.000} {0.007} {1.649} {0.085} {-0.049} {} {} {} 
    INST {U4312} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.030} {0.000} {0.022} {} {0.114} {-0.019} {} {4} {(47.94, 76.97) (48.13, 76.80)} 
    NET {} {} {} {} {} {n4189} {} {0.000} {0.000} {0.022} {7.887} {0.114} {-0.019} {} {} {} 
    INST {U4313} {B2} {^} {ZN} {v} {} {OAI21_X1} {0.022} {0.000} {0.012} {} {0.136} {0.003} {} {1} {(50.98, 76.97) (51.17, 76.73)} 
    NET {} {} {} {} {} {DataP/imm_out[21]} {} {0.000} {0.000} {0.012} {2.466} {0.137} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.134} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 666
PATH 667
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[0]} {CK}
  ENDPT {CU_I/cw1_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[26]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.134} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.134} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[26]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.087} {0.000} {0.009} {} {0.087} {-0.047} {} {10} {(6.83, 45.05) (8.71, 45.45)} 
    NET {} {} {} {} {} {IR_CU_26} {} {0.000} {0.000} {0.009} {5.039} {0.087} {-0.047} {} {} {} 
    INST {U4136} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.027} {0.000} {0.018} {} {0.114} {-0.020} {} {1} {(10.05, 47.91) (10.19, 48.09)} 
    NET {} {} {} {} {} {n4042} {} {0.000} {0.000} {0.018} {2.132} {0.114} {-0.020} {} {} {} 
    INST {U4139} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.023} {-0.002} {0.012} {} {0.136} {0.002} {} {1} {(10.08, 51.77) (9.94, 51.52)} 
    NET {} {} {} {} {} {CU_I/cw[0]} {} {0.000} {0.000} {0.012} {5.352} {0.137} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.134} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 667
PATH 668
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[8]} {CK}
  ENDPT {CU_I/cw1_reg[8]} {SE} {SDFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[27]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.030}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.030}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.136}
  END_SLK_CLC
  SLK 0.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.136} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.136} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[27]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.106} {0.000} {0.034} {} {0.106} {-0.030} {} {23} {(16.36, 31.22) (13.25, 31.24)} 
    NET {} {} {} {} {} {n504} {} {0.000} {0.000} {0.034} {24.802} {0.106} {-0.030} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.136} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 668
PATH 669
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[22]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[22]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.139} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.139} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[22]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.054} {} {2} {(51.12, 73.22) (47.64, 73.45)} 
    NET {} {} {} {} {} {DataP/IR1[22]} {} {0.000} {0.000} {0.007} {1.945} {0.086} {-0.054} {} {} {} 
    INST {U4314} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.036} {0.000} {0.027} {} {0.122} {-0.017} {} {5} {(50.60, 74.17) (50.79, 74.00)} 
    NET {} {} {} {} {} {n4188} {} {0.000} {0.000} {0.027} {10.600} {0.122} {-0.017} {} {} {} 
    INST {U4315} {B2} {^} {ZN} {v} {} {OAI21_X1} {0.020} {0.000} {0.011} {} {0.142} {0.003} {} {1} {(52.50, 74.17) (52.69, 73.92)} 
    NET {} {} {} {} {} {DataP/imm_out[22]} {} {0.000} {0.000} {0.011} {1.241} {0.142} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.139} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 669
PATH 670
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[23]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.140} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.140} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.054} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.054} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.019} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.019} {} {} {} 
    INST {U4317} {B2} {^} {ZN} {v} {} {OAI21_X1} {0.022} {0.000} {0.012} {} {0.142} {0.003} {} {1} {(50.10, 75.92) (49.91, 76.16)} 
    NET {} {} {} {} {} {DataP/imm_out[23]} {} {0.000} {0.000} {0.012} {1.857} {0.142} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.140} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 670
PATH 671
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[24]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[24]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.141} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.141} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.092} {0.000} {0.010} {} {0.092} {-0.049} {} {2} {(52.84, 71.26) (49.35, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[24]} {} {0.000} {0.000} {0.010} {5.716} {0.092} {-0.049} {} {} {} 
    INST {U4318} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.021} {} {0.123} {-0.018} {} {4} {(51.74, 79.77) (51.93, 79.59)} 
    NET {} {} {} {} {} {n4186} {} {0.000} {0.000} {0.021} {7.537} {0.123} {-0.018} {} {} {} 
    INST {U4319} {B2} {^} {ZN} {v} {} {OAI21_X1} {0.021} {0.000} {0.011} {} {0.143} {0.003} {} {1} {(53.71, 76.97) (53.52, 76.73)} 
    NET {} {} {} {} {} {DataP/imm_out[24]} {} {0.000} {0.000} {0.011} {2.058} {0.143} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.141} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 671
PATH 672
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/aluOpcode1_reg[1]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[1]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[29]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.141} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.141} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[29]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.090} {0.000} {0.025} {} {0.090} {-0.051} {} {16} {(5.30, 32.06) (8.42, 32.04)} 
    NET {} {} {} {} {} {n514} {} {0.001} {0.000} {0.025} {14.438} {0.091} {-0.050} {} {} {} 
    INST {U4098} {C1} {v} {ZN} {^} {} {OAI211_X1} {0.059} {-0.001} {0.023} {} {0.150} {0.009} {} {1} {(23.35, 36.72) (23.50, 36.95)} 
    NET {} {} {} {} {} {CU_I/aluOpcode_i[1]} {} {0.001} {0.000} {0.023} {6.431} {0.151} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.141} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 672
PATH 673
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[4]} {CK}
  ENDPT {CU_I/cw1_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[26]} {QN} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.143} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.143} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[26]} {CK} {^} {QN} {v} {} {DFFS_X1} {0.091} {0.000} {0.024} {} {0.091} {-0.052} {} {10} {(6.83, 45.05) (8.32, 45.45)} 
    NET {} {} {} {} {} {n497} {} {0.000} {0.000} {0.024} {14.465} {0.091} {-0.052} {} {} {} 
    INST {U4148} {C2} {v} {ZN} {^} {} {OAI211_X1} {0.040} {0.000} {0.012} {} {0.132} {-0.011} {} {1} {(6.33, 42.31) (6.52, 42.55)} 
    NET {} {} {} {} {} {n4050} {} {0.000} {0.000} {0.012} {1.904} {0.132} {-0.011} {} {} {} 
    INST {U4149} {A} {^} {ZN} {v} {} {OAI21_X1} {0.014} {0.000} {0.006} {} {0.146} {0.003} {} {1} {(6.46, 43.37) (6.14, 43.12)} 
    NET {} {} {} {} {} {CU_I/cw[4]} {} {0.000} {0.000} {0.006} {1.331} {0.146} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.143} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 673
PATH 674
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[5]} {CK}
  ENDPT {CU_I/cw1_reg[5]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[26]} {Q} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.145}
  END_SLK_CLC
  SLK 0.145
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.145} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.145} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[26]} {CK} {^} {Q} {^} {} {DFFS_X1} {0.095} {0.000} {0.015} {} {0.095} {-0.050} {} {10} {(6.83, 45.05) (8.71, 45.45)} 
    NET {} {} {} {} {} {IR_CU_26} {} {0.000} {0.000} {0.015} {5.480} {0.095} {-0.050} {} {} {} 
    INST {U2592} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.030} {0.000} {0.019} {} {0.125} {-0.020} {} {8} {(9.63, 45.12) (9.44, 45.49)} 
    NET {} {} {} {} {} {n4055} {} {0.000} {0.000} {0.019} {16.037} {0.125} {-0.020} {} {} {} 
    INST {U4151} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.028} {0.000} {0.014} {} {0.153} {0.008} {} {1} {(6.10, 37.77) (5.96, 37.59)} 
    NET {} {} {} {} {} {n1358} {} {0.000} {0.000} {0.014} {1.323} {0.153} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.145} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 674
PATH 675
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.287}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.287}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.432}
    {} {Slack Time} {0.146}
  END_SLK_CLC
  SLK 0.146
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.146} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.146} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.130} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.130} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.099} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.099} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.073} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.070} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.051} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.051} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.024} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.024} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.026} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.030} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.113} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.119} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.168} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.168} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.283} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.004} {0.000} {0.084} {74.559} {0.432} {0.287} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.146} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.146} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 675
PATH 676
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[0]} {CK}
  ENDPT {CU_I/cw1_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.287}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.287}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.433}
    {} {Slack Time} {0.147}
  END_SLK_CLC
  SLK 0.147
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.147} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.147} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.131} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.131} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.101} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.100} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.074} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.071} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.053} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.052} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.026} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.026} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.025} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.029} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.112} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.118} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.167} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.167} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.282} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.005} {0.000} {0.084} {74.559} {0.433} {0.287} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.147} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 676
PATH 677
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[3]} {CK}
  ENDPT {CU_I/cw1_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[29]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.147}
  END_SLK_CLC
  SLK 0.147
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.147} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.147} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[29]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.106} {0.000} {0.020} {} {0.106} {-0.041} {} {16} {(5.30, 32.06) (8.79, 31.82)} 
    NET {} {} {} {} {} {n2374} {} {0.001} {0.000} {0.020} {16.668} {0.106} {-0.041} {} {} {} 
    INST {U4144} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.027} {0.000} {0.012} {} {0.134} {-0.013} {} {2} {(7.73, 37.77) (7.54, 37.59)} 
    NET {} {} {} {} {} {n4051} {} {0.000} {0.000} {0.012} {3.926} {0.134} {-0.013} {} {} {} 
    INST {U4146} {B2} {^} {ZN} {v} {} {OAI21_X1} {0.016} {0.000} {0.006} {} {0.150} {0.003} {} {1} {(8.61, 34.97) (8.80, 34.73)} 
    NET {} {} {} {} {} {CU_I/cw[3]} {} {0.000} {0.000} {0.006} {1.418} {0.150} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.147} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 677
PATH 678
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[7]} {CK}
  ENDPT {CU_I/cw1_reg[7]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[29]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.150}
  END_SLK_CLC
  SLK 0.150
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.150} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.150} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[29]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.106} {0.000} {0.020} {} {0.106} {-0.044} {} {16} {(5.30, 32.06) (8.79, 31.82)} 
    NET {} {} {} {} {} {n2374} {} {0.001} {0.000} {0.020} {16.668} {0.106} {-0.043} {} {} {} 
    INST {U4144} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.027} {0.000} {0.012} {} {0.134} {-0.016} {} {2} {(7.73, 37.77) (7.54, 37.59)} 
    NET {} {} {} {} {} {n4051} {} {0.000} {0.000} {0.012} {3.926} {0.134} {-0.016} {} {} {} 
    INST {U2354} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.019} {-0.001} {0.010} {} {0.152} {0.002} {} {4} {(6.97, 40.56) (6.78, 40.19)} 
    NET {} {} {} {} {} {CU_I/cw[7]} {} {0.000} {0.000} {0.010} {7.835} {0.152} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.150} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.150} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 678
PATH 679
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[10]} {CK}
  ENDPT {CU_I/cw1_reg[10]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[31]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.150}
  END_SLK_CLC
  SLK 0.150
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.150} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.150} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[31]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.094} {0.000} {0.027} {} {0.094} {-0.056} {} {18} {(5.30, 31.22) (8.42, 31.24)} 
    NET {} {} {} {} {} {n516} {} {0.001} {0.000} {0.027} {17.078} {0.095} {-0.055} {} {} {} 
    INST {U4140} {A3} {v} {ZN} {v} {} {AND3_X1} {0.049} {0.000} {0.008} {} {0.144} {-0.006} {} {2} {(11.46, 50.72) (11.82, 50.27)} 
    NET {} {} {} {} {} {CU_I/cw[10]} {} {0.000} {0.000} {0.008} {4.044} {0.144} {-0.006} {} {} {} 
    INST {U1863} {A} {v} {ZN} {^} {} {INV_X1} {0.012} {0.000} {0.006} {} {0.156} {0.006} {} {1} {(13.24, 60.16) (13.07, 59.79)} 
    NET {} {} {} {} {} {n2007} {} {0.000} {0.000} {0.006} {1.468} {0.156} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.150} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.150} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 679
PATH 680
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[16]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.207}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.207}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.152} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.152} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.137} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.137} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.106} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.106} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.079} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.076} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.058} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.057} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.031} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.031} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.020} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.107} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.112} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.206} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.207} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.152} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 680
PATH 681
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.207}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.207}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.152} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.152} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.137} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.137} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.106} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.106} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.079} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.076} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.058} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.057} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.031} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.031} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.020} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.107} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.112} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.206} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.207} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.152} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 681
PATH 682
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[10]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.207}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.207}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.152} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.152} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.137} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.137} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.106} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.106} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.079} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.076} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.058} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.057} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.031} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.031} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.020} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.107} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.111} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.206} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.207} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.152} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 682
PATH 683
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[30]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[25]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.152} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.152} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[25]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.089} {0.000} {0.009} {} {0.089} {-0.063} {} {2} {(49.04, 71.26) (45.55, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[25]} {} {0.000} {0.000} {0.009} {4.141} {0.089} {-0.063} {} {} {} 
    INST {U4320} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.041} {0.000} {0.031} {} {0.130} {-0.022} {} {6} {(46.80, 78.72) (46.99, 78.89)} 
    NET {} {} {} {} {} {n4185} {} {0.000} {0.000} {0.031} {12.058} {0.131} {-0.022} {} {} {} 
    INST {U4321} {B2} {^} {ZN} {v} {} {OAI21_X1} {0.024} {0.000} {0.013} {} {0.155} {0.003} {} {1} {(52.00, 75.92) (51.81, 76.16)} 
    NET {} {} {} {} {} {DataP/imm_out[31]} {} {0.000} {0.000} {0.013} {2.392} {0.155} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.152} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 683
PATH 684
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.207}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.207}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.152} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.152} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.137} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.137} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.106} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.106} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.079} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.077} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.058} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.058} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.031} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.031} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.019} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.106} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.111} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.206} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.001} {0.000} {0.066} {28.606} {0.359} {0.207} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.152} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 684
PATH 685
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[14]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.207}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.207}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.360}
    {} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.153} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.153} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.138} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.138} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.107} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.107} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.080} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.077} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.059} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.058} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.032} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.032} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.019} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.023} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.105} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.110} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.205} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.207} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.153} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 685
PATH 686
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/aluOpcode1_reg[4]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[4]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[2]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {0.154}
  END_SLK_CLC
  SLK 0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.154} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.154} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[2]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.087} {0.000} {0.023} {} {0.087} {-0.066} {} {11} {(32.51, 22.82) (29.39, 22.84)} 
    NET {} {} {} {} {} {n478} {} {0.001} {0.000} {0.023} {12.751} {0.088} {-0.065} {} {} {} 
    INST {U4107} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.027} {0.000} {0.014} {} {0.115} {-0.038} {} {2} {(28.18, 31.12) (27.98, 30.84)} 
    NET {} {} {} {} {} {n4034} {} {0.000} {0.000} {0.014} {3.671} {0.115} {-0.038} {} {} {} 
    INST {U4125} {C2} {^} {ZN} {v} {} {OAI211_X1} {0.025} {0.000} {0.011} {} {0.140} {-0.014} {} {1} {(27.87, 32.16) (27.68, 31.93)} 
    NET {} {} {} {} {} {CU_I/aluOpcode_i[4]} {} {0.000} {0.000} {0.011} {2.273} {0.140} {-0.014} {} {} {} 
    INST {U2161} {A} {v} {ZN} {^} {} {INV_X1} {0.021} {-0.002} {0.015} {} {0.161} {0.008} {} {1} {(34.26, 32.16) (34.43, 31.79)} 
    NET {} {} {} {} {} {n2000} {} {0.001} {0.000} {0.015} {5.563} {0.162} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.154} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 686
PATH 687
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/aluOpcode1_reg[0]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[0]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[4]} {Q} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {0.154}
  END_SLK_CLC
  SLK 0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.154} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.154} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[4]} {CK} {^} {Q} {^} {} {DFFR_X1} {0.113} {0.000} {0.021} {} {0.113} {-0.041} {} {9} {(28.89, 23.66) (25.41, 23.43)} 
    NET {} {} {} {} {} {IR_CU[4]} {} {0.000} {0.000} {0.021} {7.880} {0.113} {-0.041} {} {} {} 
    INST {U4086} {C2} {^} {ZN} {v} {} {AOI211_X1} {0.019} {0.000} {0.008} {} {0.132} {-0.022} {} {1} {(23.62, 32.16) (23.84, 32.00)} 
    NET {} {} {} {} {} {n3986} {} {0.000} {0.000} {0.008} {1.807} {0.132} {-0.022} {} {} {} 
    INST {U4087} {B} {v} {ZN} {^} {} {OAI211_X1} {0.031} {-0.001} {0.022} {} {0.163} {0.009} {} {1} {(21.31, 33.91) (20.77, 34.16)} 
    NET {} {} {} {} {} {CU_I/aluOpcode_i[0]} {} {0.001} {0.000} {0.022} {6.072} {0.163} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.154} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 687
PATH 688
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/aluOpcode1_reg[2]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[2]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[27]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {0.159}
  END_SLK_CLC
  SLK 0.159
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.159} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.159} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[27]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.106} {0.000} {0.034} {} {0.106} {-0.053} {} {23} {(16.36, 31.22) (13.25, 31.24)} 
    NET {} {} {} {} {} {n504} {} {0.001} {0.000} {0.034} {24.802} {0.106} {-0.052} {} {} {} 
    INST {U4112} {C1} {v} {ZN} {^} {} {OAI211_X1} {0.061} {-0.003} {0.023} {} {0.168} {0.009} {} {1} {(20.16, 31.12) (20.01, 31.36)} 
    NET {} {} {} {} {} {CU_I/aluOpcode_i[2]} {} {0.001} {0.000} {0.023} {6.473} {0.169} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.159} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.159} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 688
PATH 689
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[2]} {CK}
  ENDPT {CU_I/cw1_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[31]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.164}
    {} {Slack Time} {0.161}
  END_SLK_CLC
  SLK 0.161
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.161} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.161} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[31]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.107} {0.000} {0.019} {} {0.107} {-0.055} {} {18} {(5.30, 31.22) (8.79, 31.46)} 
    NET {} {} {} {} {} {IR_CU_31} {} {0.001} {0.000} {0.019} {14.711} {0.108} {-0.053} {} {} {} 
    INST {U4134} {C1} {v} {ZN} {^} {} {OAI221_X1} {0.040} {0.000} {0.014} {} {0.148} {-0.013} {} {2} {(15.02, 47.91) (14.48, 47.59)} 
    NET {} {} {} {} {} {n4045} {} {0.000} {0.000} {0.014} {3.181} {0.148} {-0.013} {} {} {} 
    INST {U4135} {A} {^} {ZN} {v} {} {AOI21_X1} {0.016} {0.000} {0.009} {} {0.164} {0.002} {} {2} {(11.97, 46.16) (11.67, 45.99)} 
    NET {} {} {} {} {} {n1372} {} {0.000} {0.000} {0.009} {3.572} {0.164} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.161} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.161} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 689
PATH 690
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.135}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.162} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.162} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.147} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.147} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.116} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.116} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.089} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.086} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.068} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.067} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.041} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.041} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.010} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.014} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.097} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.103} {} {} {} 
    INST {FE_OFC37_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.032} {0.000} {0.009} {} {0.296} {0.135} {} {1} {(16.02, 90.97) (16.38, 90.63)} 
    NET {} {} {} {} {} {FE_OFN37_Rst} {} {0.000} {0.000} {0.009} {1.728} {0.296} {0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.162} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 690
PATH 691
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[9]} {CK}
  ENDPT {CU_I/cw1_reg[9]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[31]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.165}
    {} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.162} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.162} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[31]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.108} {0.000} {0.046} {} {0.108} {-0.054} {} {18} {(5.30, 31.22) (8.42, 31.24)} 
    NET {} {} {} {} {} {n516} {} {0.001} {0.000} {0.046} {18.747} {0.109} {-0.053} {} {} {} 
    INST {U4153} {C2} {^} {ZN} {v} {} {AOI221_X1} {0.020} {0.000} {0.007} {} {0.130} {-0.033} {} {1} {(12.48, 50.72) (12.69, 51.09)} 
    NET {} {} {} {} {} {n4060} {} {0.000} {0.000} {0.007} {1.102} {0.130} {-0.033} {} {} {} 
    INST {U2143} {A2} {v} {ZN} {v} {} {AND3_X1} {0.035} {0.000} {0.008} {} {0.165} {0.002} {} {1} {(13.17, 51.77) (13.72, 52.22)} 
    NET {} {} {} {} {} {n1961} {} {0.000} {0.000} {0.008} {3.170} {0.165} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.162} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.162} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 691
PATH 692
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.137}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.163} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.163} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.147} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.147} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.116} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.116} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.090} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.087} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.068} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.068} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.041} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.041} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.009} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.013} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.096} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.102} {} {} {} 
    INST {FE_OFC35_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.011} {} {0.300} {0.137} {} {2} {(20.39, 88.17) (20.75, 87.83)} 
    NET {} {} {} {} {} {FE_OFN35_Rst} {} {0.000} {0.000} {0.011} {3.133} {0.300} {0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.163} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 692
PATH 693
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.137}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.137}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.163} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.163} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.147} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.147} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.116} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.116} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.090} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.087} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.068} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.068} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.041} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.041} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.009} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.013} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.096} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.102} {} {} {} 
    INST {FE_OFC35_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.011} {} {0.300} {0.137} {} {2} {(20.39, 88.17) (20.75, 87.83)} 
    NET {} {} {} {} {} {FE_OFN35_Rst} {} {0.000} {0.000} {0.011} {3.133} {0.300} {0.137} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.163} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 693
PATH 694
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[11]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.188}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.352}
    {} {Slack Time} {0.164}
  END_SLK_CLC
  SLK 0.164
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.164} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.164} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.148} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.148} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.118} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.117} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.091} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.088} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.070} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.069} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.043} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.043} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.008} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.012} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.095} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.100} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.188} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.000} {0.000} {0.051} {21.490} {0.352} {0.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.164} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.164} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 694
PATH 695
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/RD_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/RD_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.188}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.352}
    {} {Slack Time} {0.164}
  END_SLK_CLC
  SLK 0.164
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.164} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.164} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.149} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.149} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.118} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.118} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.091} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.089} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.070} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.070} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.043} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.043} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.007} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.012} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.094} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.100} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.187} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.352} {0.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.164} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.164} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 695
PATH 696
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.188}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.352}
    {} {Slack Time} {0.164}
  END_SLK_CLC
  SLK 0.164
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.164} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.164} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.149} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.149} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.118} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.118} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.091} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.089} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.070} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.070} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.043} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.043} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.007} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.012} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.094} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.100} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.187} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.352} {0.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.164} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.164} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 696
PATH 697
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.188}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.165} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.165} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.149} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.149} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.118} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.118} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.092} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.089} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.070} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.070} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.043} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.043} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.007} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.011} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.094} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.100} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.187} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.353} {0.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.165} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 697
PATH 698
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.188}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.165} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.165} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.150} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.150} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.119} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.119} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.092} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.089} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.071} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.070} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.044} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.044} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.007} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.011} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.094} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.099} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.186} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.353} {0.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.165} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 698
PATH 699
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[19]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.188}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.165} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.165} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.150} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.150} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.119} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.119} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.092} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.089} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.071} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.070} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.044} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.044} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.007} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.011} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.094} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.099} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.186} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.001} {0.000} {0.051} {21.490} {0.353} {0.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.165} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 699
PATH 700
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw1_reg[9]} {CK}
  ENDPT {CU_I/cw1_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.188}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.165} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.165} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.150} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.150} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.119} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.119} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.092} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.089} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.071} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.070} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.044} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.044} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {0.007} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {0.011} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.094} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.264} {0.099} {} {} {} 
    INST {FE_OFC33_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.087} {0.000} {0.051} {} {0.351} {0.186} {} {12} {(23.43, 85.36) (23.79, 85.03)} 
    NET {} {} {} {} {} {FE_OFN33_Rst} {} {0.002} {0.000} {0.051} {21.490} {0.353} {0.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.165} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 700
PATH 701
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[1]} {CK}
  ENDPT {CU_I/cw1_reg[1]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[31]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.173}
    {} {Slack Time} {0.168}
  END_SLK_CLC
  SLK 0.168
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.168} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.168} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[31]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.107} {0.000} {0.019} {} {0.107} {-0.061} {} {18} {(5.30, 31.22) (8.79, 31.46)} 
    NET {} {} {} {} {} {IR_CU_31} {} {0.001} {0.000} {0.019} {14.711} {0.108} {-0.060} {} {} {} 
    INST {U4134} {C1} {v} {ZN} {^} {} {OAI221_X1} {0.040} {0.000} {0.014} {} {0.148} {-0.020} {} {2} {(15.02, 47.91) (14.48, 47.59)} 
    NET {} {} {} {} {} {n4045} {} {0.000} {0.000} {0.014} {3.181} {0.148} {-0.020} {} {} {} 
    INST {U4143} {A1} {^} {ZN} {^} {} {OR2_X1} {0.025} {0.000} {0.007} {} {0.173} {0.005} {} {1} {(12.10, 51.77) (11.55, 51.39)} 
    NET {} {} {} {} {} {CU_I/cw[1]} {} {0.000} {0.000} {0.007} {1.643} {0.173} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.168} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 701
PATH 702
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[6]} {CK}
  ENDPT {CU_I/cw1_reg[6]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[26]} {QN} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.176}
    {} {Slack Time} {0.170}
  END_SLK_CLC
  SLK 0.170
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.170} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.170} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[26]} {CK} {^} {QN} {v} {} {DFFS_X1} {0.091} {0.000} {0.024} {} {0.091} {-0.079} {} {10} {(6.83, 45.05) (8.32, 45.45)} 
    NET {} {} {} {} {} {n497} {} {0.000} {0.000} {0.024} {14.465} {0.091} {-0.079} {} {} {} 
    INST {U4052} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.044} {0.000} {0.026} {} {0.135} {-0.035} {} {5} {(13.93, 40.56) (14.12, 40.40)} 
    NET {} {} {} {} {} {n4151} {} {0.000} {0.000} {0.026} {10.071} {0.135} {-0.035} {} {} {} 
    INST {U4141} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.024} {0.000} {0.013} {} {0.159} {-0.011} {} {2} {(12.37, 37.77) (12.23, 37.59)} 
    NET {} {} {} {} {} {n4061} {} {0.000} {0.000} {0.013} {3.838} {0.159} {-0.011} {} {} {} 
    INST {U4142} {A} {v} {ZN} {^} {} {INV_X1} {0.016} {0.000} {0.009} {} {0.176} {0.005} {} {2} {(12.86, 51.77) (12.69, 51.39)} 
    NET {} {} {} {} {} {CU_I/cw[6]} {} {0.000} {0.000} {0.009} {2.448} {0.176} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.170} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.170} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 702
PATH 703
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[8]} {CK}
  ENDPT {CU_I/cw1_reg[8]} {D} {SDFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[29]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.162}
    {} {Slack Time} {0.173}
  END_SLK_CLC
  SLK 0.173
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.173} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.173} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[29]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.106} {0.000} {0.020} {} {0.106} {-0.067} {} {16} {(5.30, 32.06) (8.79, 31.82)} 
    NET {} {} {} {} {} {n2374} {} {0.000} {0.000} {0.020} {16.668} {0.106} {-0.067} {} {} {} 
    INST {U2612} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.055} {0.000} {0.036} {} {0.162} {-0.012} {} {3} {(12.60, 34.97) (12.79, 34.59)} 
    NET {} {} {} {} {} {n16} {} {0.000} {0.000} {0.036} {6.206} {0.162} {-0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.173} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.173} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 703
PATH 704
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU_I/cw1_reg[8]} {CK}
  ENDPT {CU_I/cw1_reg[8]} {SI} {SDFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[28]} {Q} {DFFS_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.028}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.028}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.151}
    {} {Slack Time} {0.178}
  END_SLK_CLC
  SLK 0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.178} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.178} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[28]} {CK} {^} {Q} {v} {} {DFFS_X1} {0.096} {0.000} {0.015} {} {0.096} {-0.082} {} {18} {(10.63, 33.85) (12.51, 34.26)} 
    NET {} {} {} {} {} {IR_CU_28} {} {0.000} {0.000} {0.015} {11.857} {0.097} {-0.082} {} {} {} 
    INST {U4050} {A1} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.020} {} {0.127} {-0.051} {} {4} {(14.45, 36.72) (14.31, 36.88)} 
    NET {} {} {} {} {} {n3980} {} {0.000} {0.000} {0.020} {7.602} {0.127} {-0.051} {} {} {} 
    INST {U4051} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.023} {0.000} {0.013} {} {0.150} {-0.028} {} {5} {(16.28, 36.72) (16.09, 37.09)} 
    NET {} {} {} {} {} {n607} {} {0.000} {0.000} {0.013} {8.519} {0.151} {-0.028} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.178} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.178} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 704
PATH 705
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[1]} {CK}
  ENDPT {DataP/PC_reg/O_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.192}
    {} {Slack Time} {0.190}
  END_SLK_CLC
  SLK 0.190
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.190} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.190} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.111} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.111} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.068} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.068} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.018} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.002} {0.000} {0.041} {64.335} {0.173} {-0.017} {} {} {} 
    INST {U4209} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.006} {} {0.192} {0.002} {} {1} {(51.88, 22.71) (51.55, 22.85)} 
    NET {} {} {} {} {} {DataP/PC_reg/N3} {} {0.000} {0.000} {0.006} {1.223} {0.192} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.190} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.190} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 705
PATH 706
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[6]} {CK}
  ENDPT {DataP/PC_reg/O_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.192}
    {} {Slack Time} {0.190}
  END_SLK_CLC
  SLK 0.190
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.190} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.190} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.112} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.112} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.068} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.068} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.019} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.001} {0.000} {0.041} {64.335} {0.172} {-0.018} {} {} {} 
    INST {U2681} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.006} {} {0.192} {0.002} {} {1} {(53.97, 23.77) (53.64, 23.63)} 
    NET {} {} {} {} {} {DataP/PC_reg/N8} {} {0.000} {0.000} {0.006} {1.556} {0.192} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.190} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.190} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 706
PATH 707
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[5]} {CK}
  ENDPT {DataP/PC_reg/O_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.192}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.191} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.191} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.112} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.112} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.069} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.069} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.019} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.002} {0.000} {0.041} {64.335} {0.173} {-0.017} {} {} {} 
    INST {U4215} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.192} {0.002} {} {1} {(51.30, 17.12) (50.98, 17.25)} 
    NET {} {} {} {} {} {DataP/PC_reg/N7} {} {0.000} {0.000} {0.007} {1.351} {0.192} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.191} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.191} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 707
PATH 708
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[2]} {CK}
  ENDPT {DataP/PC_reg/O_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.191} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.191} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.112} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.112} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.069} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.069} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.019} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.002} {0.000} {0.041} {64.335} {0.173} {-0.018} {} {} {} 
    INST {U4211} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.006} {} {0.193} {0.002} {} {1} {(51.88, 18.16) (51.55, 18.03)} 
    NET {} {} {} {} {} {DataP/PC_reg/N4} {} {0.000} {0.000} {0.006} {1.439} {0.193} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.191} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.191} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 708
PATH 709
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[4]} {CK}
  ENDPT {DataP/PC_reg/O_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.191} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.191} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.113} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.113} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.069} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.069} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.020} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.002} {0.000} {0.041} {64.335} {0.173} {-0.018} {} {} {} 
    INST {U2678} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.006} {} {0.193} {0.002} {} {1} {(53.59, 15.37) (53.26, 15.23)} 
    NET {} {} {} {} {} {DataP/PC_reg/N6} {} {0.000} {0.000} {0.006} {1.492} {0.193} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.191} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.191} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 709
PATH 710
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[11]} {CK}
  ENDPT {DataP/PC_reg/O_reg[11]} {D} {DFFRS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.191} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.191} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.113} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.113} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.069} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.069} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.020} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.004} {0.000} {0.041} {64.335} {0.175} {-0.016} {} {} {} 
    INST {U4202} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.194} {0.003} {} {1} {(48.83, 46.16) (49.15, 46.03)} 
    NET {} {} {} {} {} {DataP/PC_reg/N13} {} {0.000} {0.000} {0.007} {1.244} {0.194} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.191} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.191} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 710
PATH 711
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[8]} {CK}
  ENDPT {DataP/PC_reg/O_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.192} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.192} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.113} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.113} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.070} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.070} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.020} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.003} {0.000} {0.041} {64.335} {0.174} {-0.017} {} {} {} 
    INST {U2683} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.006} {} {0.193} {0.002} {} {1} {(50.73, 36.72) (51.05, 36.85)} 
    NET {} {} {} {} {} {DataP/PC_reg/N10} {} {0.000} {0.000} {0.006} {1.348} {0.193} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.192} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 711
PATH 712
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[3]} {CK}
  ENDPT {DataP/PC_reg/O_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.192} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.192} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.113} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.113} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.070} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.070} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.021} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.002} {0.000} {0.041} {64.335} {0.173} {-0.019} {} {} {} 
    INST {U2673} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.006} {} {0.194} {0.002} {} {1} {(49.79, 18.16) (49.46, 18.03)} 
    NET {} {} {} {} {} {DataP/PC_reg/N5} {} {0.000} {0.000} {0.006} {1.779} {0.194} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.192} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 712
PATH 713
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[9]} {CK}
  ENDPT {DataP/PC_reg/O_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.194}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.192} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.192} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.114} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.114} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.070} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.070} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.021} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.003} {0.000} {0.041} {64.335} {0.175} {-0.018} {} {} {} 
    INST {U4198} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.006} {} {0.194} {0.002} {} {1} {(51.30, 40.56) (50.98, 40.43)} 
    NET {} {} {} {} {} {DataP/PC_reg/N11} {} {0.000} {0.000} {0.006} {1.401} {0.194} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.192} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 713
PATH 714
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[7]} {CK}
  ENDPT {DataP/PC_reg/O_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.195}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.193} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.193} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.115} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.114} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.071} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.071} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.022} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.003} {0.000} {0.041} {64.335} {0.174} {-0.019} {} {} {} 
    INST {U4218} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.021} {0.000} {0.007} {} {0.195} {0.002} {} {1} {(56.44, 33.91) (56.11, 34.05)} 
    NET {} {} {} {} {} {DataP/PC_reg/N9} {} {0.000} {0.000} {0.007} {1.845} {0.195} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.193} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.193} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 714
PATH 715
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[13]} {CK}
  ENDPT {DataP/PC_reg/O_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.195}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.193} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.193} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.115} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.115} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.071} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.071} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.022} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.004} {0.000} {0.041} {64.335} {0.176} {-0.017} {} {} {} 
    INST {U2722} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.195} {0.002} {} {1} {(50.16, 47.91) (49.84, 48.05)} 
    NET {} {} {} {} {} {DataP/PC_reg/N15} {} {0.000} {0.000} {0.007} {1.385} {0.195} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.193} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.193} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 715
PATH 716
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[10]} {CK}
  ENDPT {DataP/PC_reg/O_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.196}
    {} {Slack Time} {0.194}
  END_SLK_CLC
  SLK 0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.194} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.194} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.116} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.116} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.072} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.072} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.023} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.004} {0.000} {0.041} {64.335} {0.176} {-0.019} {} {} {} 
    INST {U4200} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.007} {} {0.196} {0.002} {} {1} {(50.73, 46.16) (51.05, 46.03)} 
    NET {} {} {} {} {} {DataP/PC_reg/N12} {} {0.000} {0.000} {0.007} {1.739} {0.196} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.194} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.194} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 716
PATH 717
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[15]} {CK}
  ENDPT {DataP/PC_reg/O_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.197}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.195} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.195} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.117} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.117} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.073} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.073} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.024} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.006} {0.000} {0.041} {64.335} {0.177} {-0.018} {} {} {} 
    INST {U2848} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.007} {} {0.197} {0.002} {} {1} {(50.73, 53.52) (50.41, 53.65)} 
    NET {} {} {} {} {} {DataP/PC_reg/N17} {} {0.000} {0.000} {0.007} {1.542} {0.197} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.195} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 717
PATH 718
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[16]} {CK}
  ENDPT {DataP/PC_reg/O_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.197}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.195} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.195} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.117} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.117} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.073} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.073} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.024} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.006} {0.000} {0.041} {64.335} {0.177} {-0.018} {} {} {} 
    INST {U2727} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.007} {} {0.197} {0.002} {} {1} {(50.34, 54.56) (50.67, 54.43)} 
    NET {} {} {} {} {} {DataP/PC_reg/N18} {} {0.000} {0.000} {0.007} {1.529} {0.197} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.195} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 718
PATH 719
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[14]} {CK}
  ENDPT {DataP/PC_reg/O_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.197}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.196} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.196} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.117} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.117} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.073} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.073} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.024} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.006} {0.000} {0.041} {64.335} {0.177} {-0.018} {} {} {} 
    INST {U2939} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.007} {} {0.197} {0.002} {} {1} {(49.02, 56.31) (49.34, 56.45)} 
    NET {} {} {} {} {} {DataP/PC_reg/N16} {} {0.000} {0.000} {0.007} {1.581} {0.197} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.196} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.196} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 719
PATH 720
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[17]} {CK}
  ENDPT {DataP/PC_reg/O_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.199}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.198} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.119} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.119} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.076} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.076} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.026} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.008} {0.000} {0.042} {64.335} {0.180} {-0.018} {} {} {} 
    INST {U2748} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.007} {} {0.199} {0.002} {} {1} {(68.22, 50.72) (67.89, 50.85)} 
    NET {} {} {} {} {} {DataP/PC_reg/N19} {} {0.000} {0.000} {0.007} {1.468} {0.199} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 720
PATH 721
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[12]} {CK}
  ENDPT {DataP/PC_reg/O_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.200}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.198} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.119} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.119} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.076} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.076} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.026} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.007} {0.000} {0.041} {64.335} {0.178} {-0.020} {} {} {} 
    INST {U4204} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.021} {0.000} {0.008} {} {0.199} {0.002} {} {1} {(56.44, 57.37) (56.11, 57.23)} 
    NET {} {} {} {} {} {DataP/PC_reg/N14} {} {0.000} {0.000} {0.008} {2.044} {0.200} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 721
PATH 722
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[20]} {CK}
  ENDPT {DataP/PC_reg/O_reg[20]} {D} {DFFRS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.198} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.119} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.119} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.076} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.076} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.026} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.010} {0.000} {0.042} {64.335} {0.181} {-0.017} {} {} {} 
    INST {U2776} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.201} {0.003} {} {1} {(74.67, 46.16) (74.35, 46.03)} 
    NET {} {} {} {} {} {DataP/PC_reg/N22} {} {0.000} {0.000} {0.007} {1.434} {0.201} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 722
PATH 723
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[19]} {CK}
  ENDPT {DataP/PC_reg/O_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.200}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.198} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.120} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.120} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.076} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.076} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.027} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.009} {0.000} {0.042} {64.335} {0.181} {-0.017} {} {} {} 
    INST {U2732} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.200} {0.002} {} {1} {(72.39, 46.16) (72.07, 46.03)} 
    NET {} {} {} {} {} {DataP/PC_reg/N21} {} {0.000} {0.000} {0.007} {1.381} {0.200} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 723
PATH 724
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[18]} {CK}
  ENDPT {DataP/PC_reg/O_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.200}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.198} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.120} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.120} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.076} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.076} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.027} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.008} {0.000} {0.042} {64.335} {0.180} {-0.019} {} {} {} 
    INST {U2741} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.021} {0.000} {0.007} {} {0.200} {0.002} {} {1} {(68.02, 53.52) (68.34, 53.65)} 
    NET {} {} {} {} {} {DataP/PC_reg/N20} {} {0.000} {0.000} {0.007} {1.769} {0.200} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.198} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 724
PATH 725
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[16]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.211}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.211}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.409}
    {} {Slack Time} {0.199}
  END_SLK_CLC
  SLK 0.199
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.199} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.199} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.184} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.184} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.153} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.153} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.126} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.123} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.105} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.104} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.078} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.078} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.027} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.023} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.060} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.065} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.159} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.001} {0.000} {0.066} {28.606} {0.359} {0.160} {} {} {} 
    INST {FE_OFC42_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.050} {0.000} {0.023} {} {0.409} {0.211} {} {6} {(33.12, 87.11) (33.48, 87.45)} 
    NET {} {} {} {} {} {FE_OFN42_Rst} {} {0.000} {0.000} {0.023} {9.162} {0.409} {0.211} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.199} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 725
PATH 726
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[10]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.211}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.211}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.409}
    {} {Slack Time} {0.199}
  END_SLK_CLC
  SLK 0.199
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.199} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.199} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.184} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.184} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.153} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.153} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.126} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.123} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.105} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.104} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.078} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.078} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.027} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.023} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.060} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.065} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.159} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.001} {0.000} {0.066} {28.606} {0.359} {0.160} {} {} {} 
    INST {FE_OFC42_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.050} {0.000} {0.023} {} {0.409} {0.211} {} {6} {(33.12, 87.11) (33.48, 87.45)} 
    NET {} {} {} {} {} {FE_OFN42_Rst} {} {0.000} {0.000} {0.023} {9.162} {0.409} {0.211} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.199} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 726
PATH 727
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[24]} {CK}
  ENDPT {DataP/PC_reg/O_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {0.199}
  END_SLK_CLC
  SLK 0.199
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.199} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.199} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.121} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.120} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.077} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.077} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.028} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.011} {0.000} {0.042} {64.335} {0.182} {-0.017} {} {} {} 
    INST {U2785} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.201} {0.002} {} {1} {(74.86, 33.91) (74.54, 34.05)} 
    NET {} {} {} {} {} {DataP/PC_reg/N26} {} {0.000} {0.000} {0.007} {1.219} {0.201} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.199} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 727
PATH 728
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[16]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[16]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.450}
    {} {Slack Time} {0.199}
  END_SLK_CLC
  SLK 0.199
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.199} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.199} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.184} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.184} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.153} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.153} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.126} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.105} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.078} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.078} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.023} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.059} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.064} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.159} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.250} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.001} {0.000} {0.056} {46.759} {0.450} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.199} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 728
PATH 729
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[22]} {CK}
  ENDPT {DataP/PC_reg/O_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.201}
    {} {Slack Time} {0.199}
  END_SLK_CLC
  SLK 0.199
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.199} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.199} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.121} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.121} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.077} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.077} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.028} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.011} {0.000} {0.042} {64.335} {0.182} {-0.017} {} {} {} 
    INST {U2756} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.201} {0.002} {} {1} {(74.86, 36.72) (74.54, 36.85)} 
    NET {} {} {} {} {} {DataP/PC_reg/N24} {} {0.000} {0.000} {0.007} {1.343} {0.201} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.199} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 729
PATH 730
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS1_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/RS1_OUT_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.184} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.184} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.153} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.153} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.105} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.078} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.078} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.059} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.064} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.159} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.250} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.001} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 730
PATH 731
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[14]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[14]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.184} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.184} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.153} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.059} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.064} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.159} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.250} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.001} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 731
PATH 732
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[15]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[15]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.059} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 732
PATH 733
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[15]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.196}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.196}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.396}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.059} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.001} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC43_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.036} {0.000} {0.011} {} {0.396} {0.196} {} {2} {(35.59, 88.17) (35.95, 87.83)} 
    NET {} {} {} {} {} {FE_OFN43_Rst} {} {0.000} {0.000} {0.011} {3.106} {0.396} {0.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 733
PATH 734
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[16]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 734
PATH 735
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[17]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 735
PATH 736
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[20]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 736
PATH 737
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[13]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[13]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 737
PATH 738
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[18]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[18]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.159} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 738
PATH 739
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[14]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.193}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.193}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.124} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.105} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.028} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.160} {} {} {} 
    INST {FE_OFC48_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.033} {0.000} {0.009} {} {0.393} {0.193} {} {1} {(44.52, 88.17) (44.88, 87.83)} 
    NET {} {} {} {} {} {FE_OFN48_Rst} {} {0.000} {0.000} {0.009} {1.958} {0.393} {0.193} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 739
PATH 740
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[13]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[13]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.125} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.106} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.029} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.158} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 740
PATH 741
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[26]} {CK}
  ENDPT {DataP/PC_reg/O_reg[26]} {D} {DFF_X2} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.200} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.122} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.122} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.078} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.078} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.029} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.012} {0.000} {0.042} {64.335} {0.183} {-0.017} {} {} {} 
    INST {U3304} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.202} {0.001} {} {1} {(75.62, 23.77) (75.30, 23.63)} 
    NET {} {} {} {} {} {DataP/PC_reg/N28} {} {0.000} {0.000} {0.007} {1.243} {0.202} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 741
PATH 742
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[14]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[14]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.200} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.200} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.127} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.125} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.106} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.029} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.024} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.158} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.200} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 742
PATH 743
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[19]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[19]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.452}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.201} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.201} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.128} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.125} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.106} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.029} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.025} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.158} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.452} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.201} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.201} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 743
PATH 744
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[25]} {CK}
  ENDPT {DataP/PC_reg/O_reg[25]} {D} {DFF_X2} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.202}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.201} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.201} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.122} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.122} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.078} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.078} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.029} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.012} {0.000} {0.042} {64.335} {0.183} {-0.018} {} {} {} 
    INST {U2841} {A2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.202} {0.001} {} {1} {(73.34, 25.52) (73.02, 25.65)} 
    NET {} {} {} {} {} {DataP/PC_reg/N27} {} {0.000} {0.000} {0.007} {1.326} {0.202} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.201} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.201} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 744
PATH 745
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[12]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[12]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.251}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.452}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.201} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.201} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.185} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.185} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.154} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.154} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.128} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.125} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.106} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.106} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.079} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.079} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.029} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.025} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.058} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.063} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.158} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.249} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.452} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.201} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.201} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 745
PATH 746
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.432}
    {} {Slack Time} {0.203}
  END_SLK_CLC
  SLK 0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.203} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.203} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.187} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.187} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.157} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.156} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.130} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.127} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.109} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.108} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.082} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.082} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.031} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.027} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.056} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.062} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.111} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.111} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.226} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.004} {0.000} {0.084} {74.559} {0.432} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.203} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 746
PATH 747
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.432}
    {} {Slack Time} {0.203}
  END_SLK_CLC
  SLK 0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.203} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.203} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.187} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.187} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.157} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.156} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.130} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.127} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.109} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.108} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.082} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.082} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.031} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.027} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.056} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.062} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.111} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.111} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.226} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.004} {0.000} {0.084} {74.559} {0.432} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.203} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 747
PATH 748
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[21]} {CK}
  ENDPT {DataP/PC_reg/O_reg[21]} {D} {DFF_X2} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.204}
    {} {Slack Time} {0.203}
  END_SLK_CLC
  SLK 0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.203} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.203} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.125} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.124} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.081} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.081} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.032} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.010} {0.000} {0.042} {64.335} {0.182} {-0.021} {} {} {} 
    INST {U1659} {B2} {^} {ZN} {v} {} {OAI21_X1} {0.023} {0.000} {0.005} {} {0.204} {0.001} {} {1} {(75.94, 40.56) (75.75, 40.33)} 
    NET {} {} {} {} {} {DataP/PC_reg/N23} {} {0.000} {0.000} {0.005} {1.304} {0.204} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.203} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 748
PATH 749
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.433}
    {} {Slack Time} {0.203}
  END_SLK_CLC
  SLK 0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.203} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.203} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.188} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.188} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.157} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.157} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.130} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.128} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.109} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.109} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.082} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.082} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.032} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.027} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.055} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.062} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.110} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.110} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.225} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.004} {0.000} {0.084} {74.559} {0.433} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.203} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 749
PATH 750
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/RD_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/RD_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.433}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.204} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.204} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.188} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.188} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.157} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.157} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.131} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.128} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.109} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.109} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.082} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.082} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.032} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.028} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.055} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.061} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.110} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.110} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.225} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.005} {0.000} {0.084} {74.559} {0.433} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.204} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 750
PATH 751
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/RS2_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/RS2_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.433}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.204} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.204} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.189} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.189} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.158} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.158} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.131} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.128} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.110} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.109} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.083} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.083} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.032} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.028} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.055} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.061} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.110} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.110} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.224} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.005} {0.000} {0.084} {74.559} {0.433} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.204} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 751
PATH 752
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw2_reg[0]} {CK}
  ENDPT {CU_I/cw2_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.434}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.204} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.204} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.189} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.189} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.158} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.158} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.131} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.128} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.110} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.109} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.083} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.083} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.032} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.028} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.054} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.061} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.110} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.110} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.224} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.005} {0.000} {0.084} {74.559} {0.434} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.204} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 752
PATH 753
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/cw3_reg[0]} {CK}
  ENDPT {CU_I/cw3_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.434}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.204} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.204} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.189} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.189} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.158} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.158} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.131} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.129} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.110} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.110} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.083} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.083} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.033} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.028} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.054} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.006} {0.000} {0.058} {48.567} {0.265} {0.061} {} {} {} 
    INST {FE_OFC39_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.023} {} {0.314} {0.109} {} {5} {(18.87, 96.56) (19.23, 96.23)} 
    NET {} {} {} {} {} {FE_OFN39_Rst} {} {0.000} {0.000} {0.023} {8.987} {0.314} {0.109} {} {} {} 
    INST {FE_OFC51_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.115} {0.000} {0.084} {} {0.428} {0.224} {} {40} {(20.01, 98.31) (20.41, 98.69)} 
    NET {} {} {} {} {} {FE_OFN51_Rst} {} {0.005} {0.000} {0.084} {74.559} {0.434} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.204} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 753
PATH 754
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[31]} {CK}
  ENDPT {DataP/PC_reg/O_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.209}
    {} {Slack Time} {0.207}
  END_SLK_CLC
  SLK 0.207
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.207} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.207} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.129} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.129} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.085} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.085} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.036} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.012} {0.000} {0.042} {64.335} {0.184} {-0.023} {} {} {} 
    INST {U3293} {C1} {^} {ZN} {v} {} {OAI211_X1} {0.025} {0.000} {0.009} {} {0.209} {0.002} {} {1} {(88.56, 8.71) (88.41, 8.96)} 
    NET {} {} {} {} {} {DataP/PC_reg/N33} {} {0.000} {0.000} {0.009} {1.290} {0.209} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.207} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 754
PATH 755
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[10]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[10]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/IMM_OUT_reg[10]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.224}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.222} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.222} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/IMM_OUT_reg[10]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.075} {0.000} {0.018} {} {0.075} {-0.147} {} {2} {(34.77, 45.05) (36.26, 45.45)} 
    NET {} {} {} {} {} {DataP/IMM_s[10]} {} {0.000} {0.000} {0.018} {5.477} {0.075} {-0.147} {} {} {} 
    INST {U3473} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.016} {0.000} {0.007} {} {0.091} {-0.131} {} {1} {(39.01, 67.52) (39.20, 67.69)} 
    NET {} {} {} {} {} {n3441} {} {0.000} {0.000} {0.007} {1.857} {0.091} {-0.131} {} {} {} 
    INST {U2301} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.068} {0.000} {0.057} {} {0.159} {-0.063} {} {7} {(39.46, 70.42) (39.66, 70.00)} 
    NET {} {} {} {} {} {DataP/alu_b_in[10]} {} {0.001} {0.000} {0.057} {22.066} {0.160} {-0.062} {} {} {} 
    INST {U2700} {A2} {^} {ZN} {v} {} {AOI22_X1} {0.022} {0.000} {0.009} {} {0.182} {-0.040} {} {1} {(114.75, 60.06) (115.08, 59.79)} 
    NET {} {} {} {} {} {n3453} {} {0.000} {0.000} {0.009} {1.901} {0.182} {-0.040} {} {} {} 
    INST {U1873} {A} {v} {ZN} {^} {} {OAI21_X1} {0.022} {0.000} {0.014} {} {0.204} {-0.018} {} {1} {(117.98, 59.12) (118.31, 59.36)} 
    NET {} {} {} {} {} {n1767} {} {0.000} {0.000} {0.014} {3.345} {0.204} {-0.018} {} {} {} 
    INST {U1880} {A} {^} {ZN} {v} {} {AOI211_X2} {0.019} {-0.002} {0.010} {} {0.223} {0.001} {} {2} {(120.83, 59.08) (120.33, 58.88)} 
    NET {} {} {} {} {} {n340} {} {0.001} {0.000} {0.011} {11.270} {0.224} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.222} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.222} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 755
PATH 756
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[6]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[6]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[6]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.226}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.223} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[6]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.075} {0.000} {0.018} {} {0.075} {-0.149} {} {4} {(80.38, 65.83) (78.89, 65.42)} 
    NET {} {} {} {} {} {DataP/alu_out_W[6]} {} {0.000} {0.000} {0.018} {5.529} {0.075} {-0.149} {} {} {} 
    INST {U3124} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.018} {0.000} {0.009} {} {0.093} {-0.131} {} {2} {(80.43, 67.52) (80.62, 67.69)} 
    NET {} {} {} {} {} {n3323} {} {0.000} {0.000} {0.009} {2.786} {0.093} {-0.131} {} {} {} 
    INST {U1826} {A4} {v} {ZN} {^} {} {NAND4_X1} {0.048} {0.000} {0.034} {} {0.141} {-0.083} {} {4} {(81.83, 70.42) (81.66, 70.00)} 
    NET {} {} {} {} {} {DataP/alu_b_in[6]} {} {0.001} {0.000} {0.034} {12.062} {0.142} {-0.081} {} {} {} 
    INST {U3059} {B} {^} {ZN} {v} {} {XNOR2_X1} {0.027} {0.000} {0.010} {} {0.169} {-0.054} {} {2} {(121.38, 70.00) (121.66, 69.86)} 
    NET {} {} {} {} {} {n3859} {} {0.000} {0.000} {0.010} {3.126} {0.169} {-0.054} {} {} {} 
    INST {U1936} {C2} {v} {ZN} {^} {} {OAI211_X1} {0.035} {0.000} {0.012} {} {0.204} {-0.020} {} {1} {(121.47, 65.77) (121.66, 65.53)} 
    NET {} {} {} {} {} {n1816} {} {0.000} {0.000} {0.012} {1.857} {0.204} {-0.020} {} {} {} 
    INST {U1937} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.021} {-0.006} {0.016} {} {0.225} {0.002} {} {2} {(121.35, 64.72) (121.16, 65.09)} 
    NET {} {} {} {} {} {n353} {} {0.001} {0.000} {0.016} {13.483} {0.226} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.223} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.223} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 756
PATH 757
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[27]} {CK}
  ENDPT {DataP/PC_reg/O_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.233}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.232} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.153} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.153} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.110} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.110} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.060} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.012} {0.000} {0.042} {64.335} {0.184} {-0.048} {} {} {} 
    INST {U3309} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.019} {0.000} {0.014} {} {0.203} {-0.029} {} {2} {(91.26, 17.12) (91.45, 17.49)} 
    NET {} {} {} {} {} {n2564} {} {0.000} {0.000} {0.014} {3.665} {0.203} {-0.029} {} {} {} 
    INST {U1679} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.019} {0.000} {0.009} {} {0.222} {-0.010} {} {1} {(91.45, 15.37) (91.64, 15.20)} 
    NET {} {} {} {} {} {n2590} {} {0.000} {0.000} {0.009} {1.797} {0.222} {-0.010} {} {} {} 
    INST {U3331} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.011} {0.000} {0.006} {} {0.233} {0.002} {} {1} {(90.25, 15.37) (90.12, 15.20)} 
    NET {} {} {} {} {} {DataP/PC_reg/N29} {} {0.000} {0.000} {0.006} {1.405} {0.233} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.232} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 757
PATH 758
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[9]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[9]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[9]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.236}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.234} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[9]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.071} {0.000} {0.015} {} {0.071} {-0.163} {} {2} {(55.09, 40.63) (56.59, 40.23)} 
    NET {} {} {} {} {} {DataP/npc_E[9]} {} {0.000} {0.000} {0.015} {4.087} {0.072} {-0.163} {} {} {} 
    INST {U2107} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.018} {0.000} {0.009} {} {0.090} {-0.144} {} {1} {(62.38, 59.12) (62.57, 59.29)} 
    NET {} {} {} {} {} {n1940} {} {0.000} {0.000} {0.009} {3.133} {0.090} {-0.144} {} {} {} 
    INST {U2108} {B} {v} {ZN} {^} {} {OAI211_X1} {0.053} {-0.004} {0.044} {} {0.142} {-0.092} {} {5} {(74.26, 64.72) (74.80, 64.95)} 
    NET {} {} {} {} {} {DataP/alu_a_in[9]} {} {0.002} {0.000} {0.044} {16.217} {0.144} {-0.090} {} {} {} 
    INST {U2688} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.028} {0.000} {0.009} {} {0.172} {-0.062} {} {1} {(118.31, 64.72) (117.93, 65.09)} 
    NET {} {} {} {} {} {n3437} {} {0.000} {0.000} {0.009} {2.227} {0.172} {-0.062} {} {} {} 
    INST {U1902} {A} {v} {ZN} {^} {} {OAI211_X1} {0.021} {0.000} {0.012} {} {0.193} {-0.041} {} {1} {(118.19, 57.37) (117.86, 57.12)} 
    NET {} {} {} {} {} {n1790} {} {0.000} {0.000} {0.012} {2.061} {0.193} {-0.041} {} {} {} 
    INST {U1903} {B} {^} {ZN} {v} {} {AOI211_X4} {0.043} {0.000} {0.007} {} {0.236} {0.001} {} {2} {(120.97, 57.37) (120.03, 56.99)} 
    NET {} {} {} {} {} {n341} {} {0.001} {0.000} {0.007} {11.194} {0.236} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.234} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 758
PATH 759
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[18]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[18]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.241}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.235} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[18]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.077} {-0.001} {0.019} {} {0.077} {-0.158} {} {3} {(27.75, 62.86) (24.64, 62.84)} 
    NET {} {} {} {} {} {n487} {} {0.000} {0.000} {0.019} {6.420} {0.077} {-0.158} {} {} {} 
    INST {U2606} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.101} {-0.134} {} {5} {(22.80, 74.17) (22.67, 73.79)} 
    NET {} {} {} {} {} {DataP/add_S2[2]} {} {0.001} {0.000} {0.013} {10.580} {0.102} {-0.133} {} {} {} 
    INST {DataP/Reg_F/U1572} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.061} {-0.001} {0.052} {} {0.163} {-0.072} {} {2} {(21.53, 99.37) (21.32, 98.99)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36854} {} {0.000} {0.000} {0.052} {5.626} {0.163} {-0.072} {} {} {} 
    INST {DataP/Reg_F/U498} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.028} {0.000} {0.007} {} {0.191} {-0.044} {} {1} {(12.67, 106.72) (12.48, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35882} {} {0.000} {0.000} {0.007} {1.663} {0.191} {-0.044} {} {} {} 
    INST {DataP/Reg_F/U501} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.011} {} {0.210} {-0.025} {} {1} {(12.60, 107.66) (12.39, 108.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35885} {} {0.000} {0.000} {0.011} {1.913} {0.210} {-0.025} {} {} {} 
    INST {DataP/Reg_F/U511} {A2} {^} {ZN} {^} {} {OR4_X1} {0.031} {0.000} {0.010} {} {0.240} {0.006} {} {1} {(21.72, 107.77) (22.46, 107.39)} 
    NET {} {} {} {} {} {DataP/b_out[18]} {} {0.000} {0.000} {0.010} {3.020} {0.241} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.235} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 759
PATH 760
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[22]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[22]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.247}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.237} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.101} {0.000} {0.016} {} {0.101} {-0.135} {} {10} {(80.92, 31.22) (84.41, 31.46)} 
    NET {} {} {} {} {} {ALU_OPCODE_i[0]} {} {0.001} {0.000} {0.016} {12.829} {0.102} {-0.135} {} {} {} 
    INST {U3929} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.069} {0.000} {0.050} {} {0.171} {-0.066} {} {9} {(93.73, 23.77) (93.53, 24.04)} 
    NET {} {} {} {} {} {n3892} {} {0.003} {0.000} {0.050} {20.486} {0.174} {-0.063} {} {} {} 
    INST {U2759} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.036} {0.000} {0.012} {} {0.209} {-0.027} {} {2} {(120.66, 42.31) (120.52, 42.55)} 
    NET {} {} {} {} {} {n3786} {} {0.000} {0.000} {0.012} {6.285} {0.209} {-0.027} {} {} {} 
    INST {U1739} {A} {v} {ZN} {^} {} {AOI21_X1} {0.037} {0.000} {0.021} {} {0.247} {0.010} {} {1} {(89.11, 37.77) (88.81, 37.59)} 
    NET {} {} {} {} {} {n1708} {} {0.000} {0.000} {0.021} {3.391} {0.247} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.237} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 760
PATH 761
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[21]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[21]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.251}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.237} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.101} {0.000} {0.016} {} {0.101} {-0.136} {} {10} {(80.92, 31.22) (84.41, 31.46)} 
    NET {} {} {} {} {} {ALU_OPCODE_i[0]} {} {0.001} {0.000} {0.016} {12.829} {0.102} {-0.135} {} {} {} 
    INST {U3929} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.069} {0.000} {0.050} {} {0.171} {-0.066} {} {9} {(93.73, 23.77) (93.53, 24.04)} 
    NET {} {} {} {} {} {n3892} {} {0.002} {0.000} {0.050} {20.486} {0.173} {-0.063} {} {} {} 
    INST {U2768} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.027} {0.000} {0.008} {} {0.200} {-0.037} {} {1} {(119.33, 32.16) (119.19, 31.93)} 
    NET {} {} {} {} {} {n3775} {} {0.000} {0.000} {0.008} {3.307} {0.200} {-0.037} {} {} {} 
    INST {U3280} {A} {v} {ZN} {^} {} {AOI21_X1} {0.051} {0.000} {0.035} {} {0.251} {0.014} {} {2} {(97.67, 32.16) (97.36, 32.00)} 
    NET {} {} {} {} {} {n313} {} {0.000} {0.000} {0.035} {7.395} {0.251} {0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.237} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 761
PATH 762
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[28]} {CK}
  ENDPT {DataP/PC_reg/O_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.239}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.237} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.159} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.159} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.115} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.115} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.066} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.012} {0.000} {0.042} {64.335} {0.184} {-0.054} {} {} {} 
    INST {U3309} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.019} {0.000} {0.014} {} {0.203} {-0.034} {} {2} {(91.26, 17.12) (91.45, 17.49)} 
    NET {} {} {} {} {} {n2564} {} {0.000} {0.000} {0.014} {3.665} {0.203} {-0.034} {} {} {} 
    INST {U2211} {B} {v} {ZN} {^} {} {OAI211_X1} {0.024} {0.000} {0.012} {} {0.227} {-0.010} {} {1} {(93.70, 14.31) (93.16, 14.55)} 
    NET {} {} {} {} {} {n2055} {} {0.000} {0.000} {0.012} {1.762} {0.227} {-0.010} {} {} {} 
    INST {U2220} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.012} {0.000} {0.006} {} {0.239} {0.002} {} {1} {(91.58, 14.31) (91.71, 14.48)} 
    NET {} {} {} {} {} {DataP/PC_reg/N30} {} {0.000} {0.000} {0.006} {1.253} {0.239} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.237} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 762
PATH 763
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[2]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/A_OUT_reg[2]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.240}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.238} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/A_OUT_reg[2]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.065} {0.000} {0.012} {} {0.065} {-0.173} {} {2} {(116.64, 84.42) (119.75, 84.44)} 
    NET {} {} {} {} {} {n2459} {} {0.000} {0.000} {0.012} {2.012} {0.065} {-0.173} {} {} {} 
    INST {U3113} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.043} {0.000} {0.027} {} {0.108} {-0.130} {} {2} {(120.78, 79.77) (120.59, 79.39)} 
    NET {} {} {} {} {} {n3329} {} {0.000} {0.000} {0.027} {4.523} {0.108} {-0.130} {} {} {} 
    INST {U1755} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.025} {0.000} {0.012} {} {0.132} {-0.105} {} {4} {(122.87, 70.31) (122.68, 70.69)} 
    NET {} {} {} {} {} {n1719} {} {0.000} {0.000} {0.012} {7.782} {0.132} {-0.105} {} {} {} 
    INST {U2665} {A1} {v} {ZN} {^} {} {OAI22_X1} {0.028} {0.000} {0.018} {} {0.160} {-0.078} {} {1} {(125.59, 70.31) (125.72, 70.45)} 
    NET {} {} {} {} {} {n3590} {} {0.000} {0.000} {0.018} {1.846} {0.160} {-0.078} {} {} {} 
    INST {U2664} {A} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.007} {} {0.174} {-0.064} {} {1} {(127.50, 70.31) (127.19, 70.48)} 
    NET {} {} {} {} {} {n3592} {} {0.000} {0.000} {0.007} {1.732} {0.174} {-0.064} {} {} {} 
    INST {U2663} {B} {v} {ZN} {^} {} {OAI211_X1} {0.022} {0.000} {0.012} {} {0.196} {-0.042} {} {1} {(128.79, 70.31) (129.33, 70.56)} 
    NET {} {} {} {} {} {n3595} {} {0.000} {0.000} {0.012} {2.098} {0.196} {-0.042} {} {} {} 
    INST {U2662} {B} {^} {ZN} {v} {} {AOI211_X4} {0.044} {0.000} {0.007} {} {0.239} {0.001} {} {2} {(128.50, 65.77) (129.44, 65.39)} 
    NET {} {} {} {} {} {n357} {} {0.001} {0.000} {0.007} {12.940} {0.240} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.238} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 763
PATH 764
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[17]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[17]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/NPC_OUT_reg[17]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.244}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.241} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/NPC_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.065} {0.000} {0.010} {} {0.065} {-0.177} {} {2} {(66.12, 57.43) (64.64, 57.02)} 
    NET {} {} {} {} {} {n1606} {} {0.000} {0.000} {0.010} {1.995} {0.065} {-0.177} {} {} {} 
    INST {U1970} {A1} {^} {ZN} {v} {} {AOI222_X1} {0.015} {0.000} {0.008} {} {0.080} {-0.162} {} {1} {(65.38, 60.16) (66.19, 59.81)} 
    NET {} {} {} {} {} {n1840} {} {0.000} {0.000} {0.008} {1.762} {0.080} {-0.162} {} {} {} 
    INST {U1810} {A} {v} {ZN} {^} {} {OAI21_X1} {0.054} {0.000} {0.039} {} {0.133} {-0.108} {} {5} {(65.17, 62.97) (64.85, 62.73)} 
    NET {} {} {} {} {} {DataP/alu_a_in[17]} {} {0.002} {0.000} {0.039} {14.328} {0.136} {-0.106} {} {} {} 
    INST {U2752} {C1} {^} {ZN} {v} {} {OAI211_X1} {0.027} {0.000} {0.013} {} {0.163} {-0.079} {} {1} {(113.98, 39.52) (114.13, 39.76)} 
    NET {} {} {} {} {} {n3739} {} {0.000} {0.000} {0.013} {1.770} {0.163} {-0.079} {} {} {} 
    INST {U2751} {B} {v} {ZN} {^} {} {OAI211_X1} {0.025} {0.000} {0.013} {} {0.188} {-0.054} {} {1} {(116.82, 39.52) (117.36, 39.76)} 
    NET {} {} {} {} {} {n3742} {} {0.000} {0.000} {0.013} {2.344} {0.188} {-0.054} {} {} {} 
    INST {U2750} {A} {^} {ZN} {v} {} {AOI21_X1} {0.013} {0.000} {0.007} {} {0.201} {-0.041} {} {1} {(121.98, 36.72) (122.28, 36.88)} 
    NET {} {} {} {} {} {n3744} {} {0.000} {0.000} {0.007} {1.746} {0.201} {-0.041} {} {} {} 
    INST {U3943} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.024} {0.000} {0.015} {} {0.225} {-0.017} {} {1} {(123.37, 36.72) (123.36, 36.44)} 
    NET {} {} {} {} {} {n3746} {} {0.000} {0.000} {0.015} {4.763} {0.225} {-0.017} {} {} {} 
    INST {U3289} {A} {^} {ZN} {v} {} {AOI21_X1} {0.019} {-0.002} {0.011} {} {0.244} {0.002} {} {2} {(89.88, 40.56) (89.56, 40.40)} 
    NET {} {} {} {} {} {n323} {} {0.000} {0.000} {0.011} {6.457} {0.244} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.241} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 764
PATH 765
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[30]} {CK}
  ENDPT {DataP/PC_reg/O_reg[30]} {D} {DFF_X2} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.243}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.241} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.079} {-0.163} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.163} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.119} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.119} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.070} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.012} {0.000} {0.042} {64.335} {0.184} {-0.058} {} {} {} 
    INST {U2871} {A2} {^} {ZN} {^} {} {OR2_X1} {0.042} {0.000} {0.015} {} {0.226} {-0.016} {} {3} {(88.48, 18.16) (88.12, 17.79)} 
    NET {} {} {} {} {} {n2708} {} {0.000} {0.000} {0.015} {5.288} {0.226} {-0.016} {} {} {} 
    INST {U3403} {B2} {^} {ZN} {v} {} {OAI21_X1} {0.017} {0.000} {0.006} {} {0.243} {0.001} {} {1} {(87.27, 9.77) (87.46, 9.53)} 
    NET {} {} {} {} {} {DataP/PC_reg/N32} {} {0.000} {0.000} {0.006} {1.236} {0.243} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.241} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 765
PATH 766
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[25]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[25]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[25]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.247}
    {} {Slack Time} {0.244}
  END_SLK_CLC
  SLK 0.244
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.244} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[25]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.075} {0.000} {0.018} {} {0.075} {-0.169} {} {4} {(82.08, 50.65) (83.56, 51.05)} 
    NET {} {} {} {} {} {DataP/alu_out_W[25]} {} {0.000} {0.000} {0.018} {5.756} {0.075} {-0.169} {} {} {} 
    INST {U3193} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.016} {0.000} {0.007} {} {0.091} {-0.153} {} {1} {(84.80, 48.97) (84.99, 48.80)} 
    NET {} {} {} {} {} {n3505} {} {0.000} {0.000} {0.007} {1.723} {0.091} {-0.153} {} {} {} 
    INST {U1705} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.018} {0.000} {0.010} {} {0.109} {-0.136} {} {1} {(83.54, 48.97) (83.35, 48.80)} 
    NET {} {} {} {} {} {n1687} {} {0.000} {0.000} {0.010} {2.700} {0.109} {-0.135} {} {} {} 
    INST {U1704} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.019} {-0.002} {0.012} {} {0.128} {-0.116} {} {4} {(95.51, 47.91) (95.32, 48.29)} 
    NET {} {} {} {} {} {n2588} {} {0.001} {0.000} {0.012} {10.696} {0.129} {-0.115} {} {} {} 
    INST {U1697} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.024} {0.000} {0.015} {} {0.153} {-0.091} {} {1} {(112.28, 23.77) (112.42, 23.39)} 
    NET {} {} {} {} {} {n1684} {} {0.000} {0.000} {0.015} {1.842} {0.153} {-0.091} {} {} {} 
    INST {U1696} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.015} {0.000} {0.007} {} {0.168} {-0.076} {} {1} {(114.13, 23.77) (113.94, 23.59)} 
    NET {} {} {} {} {} {n1821} {} {0.000} {0.000} {0.007} {1.921} {0.168} {-0.076} {} {} {} 
    INST {U1943} {B} {v} {ZN} {^} {} {OAI211_X1} {0.022} {0.000} {0.013} {} {0.191} {-0.054} {} {1} {(116.44, 22.71) (116.98, 22.96)} 
    NET {} {} {} {} {} {n3801} {} {0.000} {0.000} {0.013} {2.300} {0.191} {-0.054} {} {} {} 
    INST {U2844} {A} {^} {ZN} {v} {} {AOI21_X1} {0.013} {0.000} {0.007} {} {0.203} {-0.041} {} {1} {(124.45, 20.96) (124.76, 20.80)} 
    NET {} {} {} {} {} {n3802} {} {0.000} {0.000} {0.007} {1.714} {0.203} {-0.041} {} {} {} 
    INST {U3947} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.023} {0.000} {0.013} {} {0.226} {-0.018} {} {1} {(125.65, 22.71) (125.83, 22.44)} 
    NET {} {} {} {} {} {n3805} {} {0.000} {0.000} {0.013} {3.671} {0.227} {-0.018} {} {} {} 
    INST {U2843} {A} {^} {ZN} {v} {} {AOI21_X1} {0.020} {0.000} {0.011} {} {0.247} {0.002} {} {2} {(101.09, 23.77) (100.78, 23.59)} 
    NET {} {} {} {} {} {n304} {} {0.000} {0.000} {0.011} {6.846} {0.247} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.244} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 766
PATH 767
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[5]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.248}
    {} {Slack Time} {0.246}
  END_SLK_CLC
  SLK 0.246
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.246} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.246} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[5]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.075} {0.000} {0.018} {} {0.075} {-0.170} {} {4} {(84.17, 65.83) (82.69, 65.42)} 
    NET {} {} {} {} {} {DataP/alu_out_W[5]} {} {0.000} {0.000} {0.018} {5.813} {0.075} {-0.170} {} {} {} 
    INST {U3435} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.016} {0.000} {0.008} {} {0.092} {-0.154} {} {2} {(85.18, 67.52) (85.37, 67.69)} 
    NET {} {} {} {} {} {n3319} {} {0.000} {0.000} {0.008} {2.119} {0.092} {-0.154} {} {} {} 
    INST {U2239} {A3} {v} {ZN} {v} {} {AND4_X1} {0.051} {0.000} {0.014} {} {0.142} {-0.103} {} {4} {(85.37, 68.56) (85.92, 68.19)} 
    NET {} {} {} {} {} {n2074} {} {0.001} {0.000} {0.014} {10.195} {0.144} {-0.102} {} {} {} 
    INST {U1996} {B1} {v} {ZN} {^} {} {OAI21_X1} {0.029} {0.000} {0.018} {} {0.173} {-0.073} {} {1} {(120.08, 68.56) (120.21, 68.33)} 
    NET {} {} {} {} {} {n1859} {} {0.000} {0.000} {0.018} {1.804} {0.173} {-0.073} {} {} {} 
    INST {U1997} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.025} {0.000} {0.013} {} {0.197} {-0.048} {} {1} {(121.09, 67.52) (121.47, 67.89)} 
    NET {} {} {} {} {} {n3602} {} {0.000} {0.000} {0.013} {3.588} {0.197} {-0.048} {} {} {} 
    INST {U1952} {A} {v} {ZN} {^} {} {OAI211_X1} {0.028} {0.000} {0.017} {} {0.225} {-0.020} {} {1} {(121.98, 46.16) (122.30, 45.93)} 
    NET {} {} {} {} {} {n1829} {} {0.000} {0.000} {0.017} {4.184} {0.225} {-0.020} {} {} {} 
    INST {U1953} {B} {^} {ZN} {v} {} {AOI211_X2} {0.022} {-0.001} {0.012} {} {0.247} {0.002} {} {2} {(124.20, 39.52) (123.37, 39.27)} 
    NET {} {} {} {} {} {n354} {} {0.001} {0.000} {0.012} {13.138} {0.248} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.246} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 767
PATH 768
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[24]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[24]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[24]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.249}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.247} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.247} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[24]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.075} {0.000} {0.018} {} {0.075} {-0.171} {} {4} {(80.56, 49.03) (82.05, 48.62)} 
    NET {} {} {} {} {} {DataP/alu_out_W[24]} {} {0.000} {0.000} {0.018} {5.736} {0.075} {-0.171} {} {} {} 
    INST {U1972} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.018} {0.000} {0.009} {} {0.094} {-0.153} {} {1} {(80.12, 47.91) (79.93, 48.09)} 
    NET {} {} {} {} {} {n1842} {} {0.000} {0.000} {0.009} {3.044} {0.094} {-0.153} {} {} {} 
    INST {U1546} {B} {v} {ZN} {^} {} {OAI211_X2} {0.046} {0.000} {0.029} {} {0.140} {-0.107} {} {6} {(81.00, 47.91) (80.83, 47.54)} 
    NET {} {} {} {} {} {DataP/alu_b_in[24]} {} {0.001} {0.000} {0.029} {19.047} {0.141} {-0.106} {} {} {} 
    INST {U2792} {A} {^} {ZN} {v} {} {OAI211_X1} {0.027} {0.000} {0.013} {} {0.168} {-0.078} {} {1} {(114.56, 43.37) (114.89, 43.12)} 
    NET {} {} {} {} {} {n3790} {} {0.000} {0.000} {0.013} {1.851} {0.168} {-0.078} {} {} {} 
    INST {U2790} {A} {v} {ZN} {^} {} {OAI211_X1} {0.024} {0.000} {0.014} {} {0.192} {-0.054} {} {1} {(117.05, 43.37) (116.72, 43.12)} 
    NET {} {} {} {} {} {n3791} {} {0.000} {0.000} {0.014} {2.524} {0.192} {-0.054} {} {} {} 
    INST {U2789} {A} {^} {ZN} {v} {} {AOI21_X1} {0.013} {0.000} {0.007} {} {0.205} {-0.042} {} {1} {(121.59, 50.72) (121.91, 50.88)} 
    NET {} {} {} {} {} {n3793} {} {0.000} {0.000} {0.007} {1.771} {0.205} {-0.042} {} {} {} 
    INST {U3946} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.028} {-0.003} {0.021} {} {0.233} {-0.014} {} {2} {(122.80, 48.97) (122.78, 49.24)} 
    NET {} {} {} {} {} {n3795} {} {0.000} {0.000} {0.021} {7.323} {0.233} {-0.014} {} {} {} 
    INST {U1822} {A} {^} {ZN} {v} {} {AOI21_X1} {0.016} {0.000} {0.009} {} {0.249} {0.002} {} {1} {(90.83, 39.52) (90.52, 39.69)} 
    NET {} {} {} {} {} {n1759} {} {0.000} {0.000} {0.009} {2.462} {0.249} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.247} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.247} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 768
PATH 769
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[8]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[8]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[8]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.250}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.248} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[8]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.075} {0.000} {0.018} {} {0.075} {-0.172} {} {4} {(75.42, 68.63) (76.92, 68.22)} 
    NET {} {} {} {} {} {DataP/alu_out_W[8]} {} {0.000} {0.000} {0.018} {5.725} {0.075} {-0.172} {} {} {} 
    INST {U3148} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.015} {0.000} {0.007} {} {0.090} {-0.157} {} {1} {(77.58, 68.56) (77.77, 68.39)} 
    NET {} {} {} {} {} {n3347} {} {0.000} {0.000} {0.007} {1.649} {0.090} {-0.157} {} {} {} 
    INST {U1812} {A4} {v} {ZN} {^} {} {NAND4_X1} {0.045} {-0.002} {0.033} {} {0.135} {-0.112} {} {5} {(77.46, 71.26) (77.28, 71.68)} 
    NET {} {} {} {} {} {DataP/alu_b_in[8]} {} {0.001} {0.000} {0.033} {12.056} {0.136} {-0.111} {} {} {} 
    INST {U3053} {A} {^} {ZN} {v} {} {INV_X1} {0.031} {0.000} {0.018} {} {0.167} {-0.081} {} {6} {(105.51, 71.36) (105.68, 70.99)} 
    NET {} {} {} {} {} {n3841} {} {0.001} {0.000} {0.018} {12.827} {0.167} {-0.080} {} {} {} 
    INST {U1909} {A1} {v} {ZN} {^} {} {OAI22_X1} {0.034} {0.000} {0.022} {} {0.201} {-0.046} {} {1} {(116.48, 70.31) (116.34, 70.45)} 
    NET {} {} {} {} {} {n1794} {} {0.000} {0.000} {0.022} {2.666} {0.202} {-0.046} {} {} {} 
    INST {U1918} {A} {^} {ZN} {v} {} {AOI211_X4} {0.047} {0.000} {0.007} {} {0.248} {0.001} {} {2} {(120.40, 60.16) (119.66, 59.79)} 
    NET {} {} {} {} {} {n345} {} {0.001} {0.000} {0.007} {10.734} {0.250} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.248} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 769
PATH 770
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[27]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[27]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.011}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.251}
  END_SLK_CLC
  SLK 0.251
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.251} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.251} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.101} {0.000} {0.016} {} {0.101} {-0.150} {} {10} {(80.92, 31.22) (84.41, 31.46)} 
    NET {} {} {} {} {} {ALU_OPCODE_i[0]} {} {0.001} {0.000} {0.016} {12.829} {0.102} {-0.149} {} {} {} 
    INST {U3929} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.069} {0.000} {0.050} {} {0.171} {-0.080} {} {9} {(93.73, 23.77) (93.53, 24.04)} 
    NET {} {} {} {} {} {n3892} {} {0.002} {0.000} {0.050} {20.486} {0.173} {-0.078} {} {} {} 
    INST {U2893} {C1} {^} {ZN} {v} {} {OAI211_X1} {0.045} {0.000} {0.019} {} {0.218} {-0.032} {} {2} {(121.24, 20.96) (121.09, 20.73)} 
    NET {} {} {} {} {} {n3704} {} {0.000} {0.000} {0.019} {6.025} {0.219} {-0.032} {} {} {} 
    INST {U2819} {A} {v} {ZN} {^} {} {AOI21_X1} {0.043} {0.000} {0.023} {} {0.262} {0.011} {} {1} {(89.86, 18.16) (90.17, 18.00)} 
    NET {} {} {} {} {} {n301} {} {0.000} {0.000} {0.023} {3.952} {0.262} {0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.251} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.251} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 770
PATH 771
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.437}
    {} {Slack Time} {0.252}
  END_SLK_CLC
  SLK 0.252
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.252} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.252} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.237} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.237} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.206} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.206} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.179} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.177} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.158} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.158} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.131} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.131} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.081} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.076} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.006} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.011} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.106} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.107} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.184} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.000} {0.000} {0.048} {20.735} {0.437} {0.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.252} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 771
PATH 772
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.437}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.253} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.253} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.237} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.237} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.206} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.206} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.180} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.177} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.158} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.158} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.131} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.131} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.081} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.077} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.006} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.011} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.106} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.107} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.184} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.000} {0.000} {0.048} {20.735} {0.437} {0.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.253} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 772
PATH 773
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[19]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.437}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.253} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.253} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.237} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.237} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.206} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.206} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.180} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.177} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.158} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.158} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.131} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.131} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.081} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.077} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.006} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.011} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.106} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.107} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.184} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.000} {0.000} {0.048} {20.735} {0.437} {0.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.253} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 773
PATH 774
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.437}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.253} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.253} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.237} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.237} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.207} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.206} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.180} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.177} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.159} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.158} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.132} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.132} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.081} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.077} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.006} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.011} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.106} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.107} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.184} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.253} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 774
PATH 775
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[12]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.184}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.437}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.253} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.253} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.238} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.238} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.207} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.207} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.180} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.177} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.159} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.158} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.132} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.132} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.081} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.077} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.006} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.011} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.105} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.107} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.184} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.253} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 775
PATH 776
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[4]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.257}
    {} {Slack Time} {0.254}
  END_SLK_CLC
  SLK 0.254
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.254} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.254} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[4]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.178} {} {4} {(88.36, 68.63) (86.86, 68.22)} 
    NET {} {} {} {} {} {DataP/alu_out_W[4]} {} {0.000} {0.000} {0.018} {5.901} {0.076} {-0.178} {} {} {} 
    INST {U3135} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.010} {} {0.097} {-0.157} {} {1} {(88.86, 64.72) (88.48, 65.09)} 
    NET {} {} {} {} {} {n3335} {} {0.000} {0.000} {0.010} {1.963} {0.097} {-0.157} {} {} {} 
    INST {U3134} {A} {v} {ZN} {^} {} {OAI21_X1} {0.019} {0.000} {0.011} {} {0.116} {-0.138} {} {1} {(92.14, 64.72) (92.47, 64.95)} 
    NET {} {} {} {} {} {n3337} {} {0.000} {0.000} {0.011} {1.967} {0.116} {-0.138} {} {} {} 
    INST {U2640} {A1} {^} {ZN} {^} {} {OR2_X2} {0.059} {0.000} {0.041} {} {0.175} {-0.079} {} {14} {(92.02, 61.91) (92.58, 62.29)} 
    NET {} {} {} {} {} {DataP/alu_a_in[4]} {} {0.004} {0.000} {0.042} {34.710} {0.179} {-0.075} {} {} {} 
    INST {U1982} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.027} {0.000} {0.011} {} {0.206} {-0.047} {} {1} {(121.85, 62.97) (122.04, 62.59)} 
    NET {} {} {} {} {} {n1850} {} {0.000} {0.000} {0.011} {1.927} {0.206} {-0.047} {} {} {} 
    INST {U1985} {A} {v} {ZN} {^} {} {OAI211_X1} {0.027} {0.000} {0.017} {} {0.233} {-0.021} {} {1} {(125.03, 62.97) (124.70, 62.73)} 
    NET {} {} {} {} {} {n1853} {} {0.000} {0.000} {0.017} {4.352} {0.233} {-0.020} {} {} {} 
    INST {U1986} {B} {^} {ZN} {v} {} {AOI211_X2} {0.022} {-0.001} {0.012} {} {0.255} {0.002} {} {2} {(128.38, 71.36) (127.55, 71.61)} 
    NET {} {} {} {} {} {n355} {} {0.001} {0.000} {0.012} {13.549} {0.257} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.254} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.254} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 776
PATH 777
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[7]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[7]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[7]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.257}
    {} {Slack Time} {0.254}
  END_SLK_CLC
  SLK 0.254
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.254} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.254} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[7]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.076} {0.000} {0.019} {} {0.076} {-0.178} {} {4} {(78.67, 67.45) (77.17, 67.86)} 
    NET {} {} {} {} {} {DataP/alu_out_W[7]} {} {0.000} {0.000} {0.019} {6.163} {0.076} {-0.178} {} {} {} 
    INST {U3122} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.014} {0.000} {0.006} {} {0.091} {-0.164} {} {1} {(79.29, 68.56) (79.48, 68.39)} 
    NET {} {} {} {} {} {n3300} {} {0.000} {0.000} {0.006} {1.086} {0.091} {-0.164} {} {} {} 
    INST {U2423} {A4} {v} {ZN} {v} {} {AND4_X1} {0.057} {0.000} {0.017} {} {0.148} {-0.106} {} {5} {(79.10, 71.36) (79.46, 70.99)} 
    NET {} {} {} {} {} {n2372} {} {0.002} {0.000} {0.017} {12.903} {0.150} {-0.105} {} {} {} 
    INST {U2283} {A} {v} {ZN} {^} {} {INV_X1} {0.037} {0.000} {0.025} {} {0.187} {-0.067} {} {4} {(114.82, 73.11) (114.99, 73.49)} 
    NET {} {} {} {} {} {DataP/alu_b_in[7]} {} {0.000} {0.000} {0.025} {10.291} {0.187} {-0.067} {} {} {} 
    INST {U2072} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.023} {0.000} {0.011} {} {0.210} {-0.044} {} {1} {(117.29, 51.77) (117.48, 51.39)} 
    NET {} {} {} {} {} {n1915} {} {0.000} {0.000} {0.011} {1.871} {0.210} {-0.044} {} {} {} 
    INST {U2075} {A} {v} {ZN} {^} {} {OAI211_X1} {0.027} {0.000} {0.017} {} {0.237} {-0.017} {} {2} {(118.17, 47.91) (118.50, 48.16)} 
    NET {} {} {} {} {} {n1918} {} {0.000} {0.000} {0.017} {4.364} {0.237} {-0.017} {} {} {} 
    INST {U1525} {B} {^} {ZN} {v} {} {AOI211_X1} {0.019} {-0.003} {0.012} {} {0.256} {0.002} {} {1} {(119.52, 39.52) (119.22, 39.69)} 
    NET {} {} {} {} {} {n1569} {} {0.001} {0.000} {0.012} {6.617} {0.257} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.254} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.254} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 777
PATH 778
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[12]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[12]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/IMM_OUT_reg[12]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.258}
    {} {Slack Time} {0.255}
  END_SLK_CLC
  SLK 0.255
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.255} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/IMM_OUT_reg[12]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.070} {0.000} {0.014} {} {0.070} {-0.185} {} {2} {(32.67, 60.23) (34.16, 59.83)} 
    NET {} {} {} {} {} {DataP/IMM_s[12]} {} {0.000} {0.000} {0.014} {3.850} {0.070} {-0.185} {} {} {} 
    INST {U3475} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.023} {0.000} {0.013} {} {0.093} {-0.162} {} {2} {(37.49, 67.52) (37.68, 67.69)} 
    NET {} {} {} {} {} {n3477} {} {0.000} {0.000} {0.013} {5.360} {0.093} {-0.162} {} {} {} 
    INST {U1531} {A2} {v} {ZN} {v} {} {AND4_X1} {0.050} {0.000} {0.014} {} {0.143} {-0.112} {} {3} {(67.51, 68.56) (68.25, 68.19)} 
    NET {} {} {} {} {} {n1573} {} {0.001} {0.000} {0.014} {9.496} {0.145} {-0.110} {} {} {} 
    INST {U2706} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.025} {0.000} {0.015} {} {0.170} {-0.085} {} {1} {(112.86, 61.91) (112.99, 62.29)} 
    NET {} {} {} {} {} {n2655} {} {0.000} {0.000} {0.015} {1.881} {0.170} {-0.085} {} {} {} 
    INST {U2705} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.015} {0.000} {0.007} {} {0.185} {-0.070} {} {1} {(114.25, 61.91) (114.44, 62.09)} 
    NET {} {} {} {} {} {n3492} {} {0.000} {0.000} {0.007} {1.869} {0.185} {-0.070} {} {} {} 
    INST {U2041} {B} {v} {ZN} {^} {} {OAI211_X1} {0.022} {0.000} {0.013} {} {0.207} {-0.048} {} {1} {(117.01, 60.16) (117.55, 59.93)} 
    NET {} {} {} {} {} {n1893} {} {0.000} {0.000} {0.013} {2.177} {0.207} {-0.048} {} {} {} 
    INST {U2042} {A} {^} {ZN} {v} {} {AOI21_X1} {0.012} {0.000} {0.007} {} {0.219} {-0.036} {} {1} {(121.78, 59.12) (122.09, 59.29)} 
    NET {} {} {} {} {} {n1894} {} {0.000} {0.000} {0.007} {1.727} {0.219} {-0.036} {} {} {} 
    INST {U2044} {A} {v} {ZN} {^} {} {OAI211_X1} {0.019} {0.000} {0.012} {} {0.238} {-0.017} {} {1} {(121.98, 57.37) (121.66, 57.12)} 
    NET {} {} {} {} {} {n1896} {} {0.000} {0.000} {0.012} {1.914} {0.238} {-0.017} {} {} {} 
    INST {U2046} {A} {^} {ZN} {v} {} {AOI21_X1} {0.018} {-0.004} {0.014} {} {0.257} {0.002} {} {2} {(121.61, 60.16) (121.30, 60.00)} 
    NET {} {} {} {} {} {n337} {} {0.001} {0.000} {0.014} {9.364} {0.258} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.255} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.255} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 778
PATH 779
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[16]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.153}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.153}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.410}
    {} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.256} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.256} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.241} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.241} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.210} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.210} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.183} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.181} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.162} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.162} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.135} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.135} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.085} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.080} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.002} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.007} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.102} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.001} {0.000} {0.066} {28.606} {0.359} {0.103} {} {} {} 
    INST {FE_OFC42_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.050} {0.000} {0.023} {} {0.409} {0.153} {} {6} {(33.12, 87.11) (33.48, 87.45)} 
    NET {} {} {} {} {} {FE_OFN42_Rst} {} {0.000} {0.000} {0.023} {9.162} {0.410} {0.153} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.256} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.256} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 779
PATH 780
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[10]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.153}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.153}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.410}
    {} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.256} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.256} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.241} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.241} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.210} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.210} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.183} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.181} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.162} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.162} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.135} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.135} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.085} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.080} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.002} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.007} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.102} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.001} {0.000} {0.066} {28.606} {0.359} {0.103} {} {} {} 
    INST {FE_OFC42_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.050} {0.000} {0.023} {} {0.409} {0.153} {} {6} {(33.12, 87.11) (33.48, 87.45)} 
    NET {} {} {} {} {} {FE_OFN42_Rst} {} {0.000} {0.000} {0.023} {9.162} {0.410} {0.153} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.256} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.256} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 780
PATH 781
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[15]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.135}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.241} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.241} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.210} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.210} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.181} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.162} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.162} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.135} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.135} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.085} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.002} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.007} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.102} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.001} {0.000} {0.066} {28.606} {0.360} {0.103} {} {} {} 
    INST {FE_OFC44_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.032} {0.000} {0.009} {} {0.392} {0.135} {} {1} {(39.96, 88.17) (40.32, 87.83)} 
    NET {} {} {} {} {} {FE_OFN44_Rst} {} {0.000} {0.000} {0.009} {1.627} {0.392} {0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 781
PATH 782
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[14]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.135}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.391}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.241} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.241} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.210} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.210} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.181} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.162} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.162} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.135} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.135} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.085} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.002} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.007} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.102} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.001} {0.000} {0.066} {28.606} {0.360} {0.103} {} {} {} 
    INST {FE_OFC45_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.032} {0.000} {0.009} {} {0.391} {0.135} {} {1} {(40.34, 85.36) (40.70, 85.03)} 
    NET {} {} {} {} {} {FE_OFN45_Rst} {} {0.000} {0.000} {0.009} {1.557} {0.391} {0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 782
PATH 783
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[29]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[29]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[29]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.259}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.257} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[29]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.077} {0.000} {0.019} {} {0.077} {-0.180} {} {4} {(89.67, 50.65) (91.17, 51.05)} 
    NET {} {} {} {} {} {DataP/alu_out_W[29]} {} {0.000} {0.000} {0.019} {6.435} {0.077} {-0.180} {} {} {} 
    INST {U1993} {A2} {^} {ZN} {v} {} {AOI22_X1} {0.019} {0.000} {0.009} {} {0.096} {-0.161} {} {1} {(87.03, 54.46) (86.70, 54.19)} 
    NET {} {} {} {} {} {n1857} {} {0.000} {0.000} {0.009} {2.601} {0.097} {-0.160} {} {} {} 
    INST {U1995} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.054} {0.000} {0.043} {} {0.151} {-0.106} {} {6} {(93.80, 51.77) (93.81, 52.04)} 
    NET {} {} {} {} {} {DataP/alu_b_in[29]} {} {0.002} {0.000} {0.043} {16.868} {0.152} {-0.105} {} {} {} 
    INST {U2862} {A2} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.009} {} {0.173} {-0.084} {} {1} {(118.37, 22.82) (118.69, 23.09)} 
    NET {} {} {} {} {} {n3828} {} {0.000} {0.000} {0.009} {1.755} {0.173} {-0.084} {} {} {} 
    INST {U2861} {A} {v} {ZN} {^} {} {OAI21_X1} {0.019} {0.000} {0.011} {} {0.192} {-0.065} {} {1} {(120.27, 23.77) (120.59, 23.53)} 
    NET {} {} {} {} {} {n3830} {} {0.000} {0.000} {0.011} {1.834} {0.192} {-0.065} {} {} {} 
    INST {U2860} {A} {^} {ZN} {v} {} {AOI21_X1} {0.012} {0.000} {0.006} {} {0.203} {-0.054} {} {1} {(121.98, 23.77) (122.28, 23.59)} 
    NET {} {} {} {} {} {n3831} {} {0.000} {0.000} {0.006} {1.735} {0.203} {-0.054} {} {} {} 
    INST {U2859} {B} {v} {ZN} {^} {} {OAI211_X1} {0.034} {0.000} {0.024} {} {0.237} {-0.020} {} {2} {(123.66, 23.77) (124.20, 23.53)} 
    NET {} {} {} {} {} {n3833} {} {0.001} {0.000} {0.024} {7.228} {0.238} {-0.019} {} {} {} 
    INST {U1504} {A} {^} {ZN} {v} {} {AOI21_X1} {0.021} {0.000} {0.012} {} {0.259} {0.002} {} {1} {(90.44, 12.56) (90.75, 12.39)} 
    NET {} {} {} {} {} {n299} {} {0.000} {0.000} {0.012} {4.812} {0.259} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 783
PATH 784
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.181} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.162} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.085} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.002} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.007} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.102} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.193} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.001} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 784
PATH 785
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[18]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.181} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.162} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.085} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.002} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.007} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.102} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.193} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.001} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 785
PATH 786
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[14]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.135}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.181} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.162} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.085} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.002} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.007} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.103} {} {} {} 
    INST {FE_OFC47_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.032} {0.000} {0.009} {} {0.392} {0.135} {} {1} {(42.81, 87.11) (43.17, 87.45)} 
    NET {} {} {} {} {} {FE_OFN47_Rst} {} {0.000} {0.000} {0.009} {1.561} {0.392} {0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 786
PATH 787
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 787
PATH 788
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 788
PATH 789
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[10]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 789
PATH 790
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[16]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[16]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 790
PATH 791
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[9]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 791
PATH 792
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[9]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 792
PATH 793
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[18]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.257} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.257} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.184} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.081} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.257} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 793
PATH 794
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[15]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.258} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.258} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.185} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.082} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.451} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.258} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 794
PATH 795
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[23]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[23]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.270}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.258} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.258} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.101} {0.000} {0.016} {} {0.101} {-0.156} {} {10} {(80.92, 31.22) (84.41, 31.46)} 
    NET {} {} {} {} {} {ALU_OPCODE_i[0]} {} {0.001} {0.000} {0.016} {12.829} {0.102} {-0.156} {} {} {} 
    INST {U3929} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.069} {0.000} {0.050} {} {0.171} {-0.087} {} {9} {(93.73, 23.77) (93.53, 24.04)} 
    NET {} {} {} {} {} {n3892} {} {0.002} {0.000} {0.050} {20.486} {0.173} {-0.084} {} {} {} 
    INST {U2821} {C2} {^} {ZN} {v} {} {OAI211_X1} {0.049} {0.000} {0.019} {} {0.222} {-0.035} {} {2} {(122.99, 25.52) (123.18, 25.75)} 
    NET {} {} {} {} {} {n3679} {} {0.000} {0.000} {0.019} {5.972} {0.222} {-0.035} {} {} {} 
    INST {U2447} {A} {v} {ZN} {^} {} {AOI21_X1} {0.047} {0.000} {0.027} {} {0.269} {0.012} {} {1} {(90.83, 23.77) (90.52, 23.59)} 
    NET {} {} {} {} {} {n2217} {} {0.000} {0.000} {0.027} {4.993} {0.270} {0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.258} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 795
PATH 796
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[28]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[28]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.258} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.258} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.101} {0.000} {0.016} {} {0.101} {-0.157} {} {10} {(80.92, 31.22) (84.41, 31.46)} 
    NET {} {} {} {} {} {ALU_OPCODE_i[0]} {} {0.001} {0.000} {0.016} {12.829} {0.102} {-0.156} {} {} {} 
    INST {U3929} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.069} {0.000} {0.050} {} {0.171} {-0.087} {} {9} {(93.73, 23.77) (93.53, 24.04)} 
    NET {} {} {} {} {} {n3892} {} {0.003} {0.000} {0.050} {20.486} {0.174} {-0.084} {} {} {} 
    INST {U2834} {C1} {^} {ZN} {v} {} {OAI211_X1} {0.052} {0.000} {0.023} {} {0.226} {-0.032} {} {2} {(124.24, 42.31) (124.39, 42.55)} 
    NET {} {} {} {} {} {n3824} {} {0.000} {0.000} {0.023} {8.023} {0.226} {-0.032} {} {} {} 
    INST {U2797} {A} {v} {ZN} {^} {} {AOI21_X1} {0.041} {0.000} {0.021} {} {0.268} {0.010} {} {1} {(92.92, 32.16) (92.61, 32.00)} 
    NET {} {} {} {} {} {n300} {} {0.000} {0.000} {0.021} {3.106} {0.268} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.258} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 796
PATH 797
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[13]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.452}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.258} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.258} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.185} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.082} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.452} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.258} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 797
PATH 798
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[15]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.452}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.258} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.258} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.211} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.185} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.163} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.136} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.136} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.082} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.452} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.258} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 798
PATH 799
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[13]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.452}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.258} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.258} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.242} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.242} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.212} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.211} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.185} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.182} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.164} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.163} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.137} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.137} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.086} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.082} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {0.001} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {0.006} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.101} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.000} {0.000} {0.066} {28.606} {0.359} {0.101} {} {} {} 
    INST {FE_OFC41_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.091} {0.000} {0.056} {} {0.449} {0.192} {} {26} {(29.70, 78.72) (30.11, 79.09)} 
    NET {} {} {} {} {} {FE_OFN41_Rst} {} {0.002} {0.000} {0.056} {46.759} {0.452} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.258} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 799
PATH 800
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[3]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[3]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.280}
    {} {Slack Time} {0.266}
  END_SLK_CLC
  SLK 0.266
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.266} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.266} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[3]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.069} {0.000} {0.014} {} {0.069} {-0.197} {} {9} {(72.00, 28.42) (75.11, 28.44)} 
    NET {} {} {} {} {} {n2672} {} {0.000} {0.000} {0.014} {3.472} {0.069} {-0.197} {} {} {} 
    INST {U3023} {A1} {v} {ZN} {^} {} {NAND2_X1} {0.042} {0.000} {0.032} {} {0.111} {-0.155} {} {6} {(83.41, 26.57) (83.54, 26.39)} 
    NET {} {} {} {} {} {n3562} {} {0.001} {0.000} {0.032} {12.701} {0.112} {-0.154} {} {} {} 
    INST {U3009} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.009} {} {0.124} {-0.143} {} {1} {(111.53, 28.32) (111.66, 28.69)} 
    NET {} {} {} {} {} {n3900} {} {0.000} {0.000} {0.009} {1.703} {0.124} {-0.143} {} {} {} 
    INST {FE_OFC76_n3900} {A} {v} {Z} {v} {} {BUF_X2} {0.060} {0.000} {0.033} {} {0.184} {-0.082} {} {32} {(111.97, 28.32) (112.38, 28.69)} 
    NET {} {} {} {} {} {FE_OFN76_n3900} {} {0.005} {0.000} {0.034} {56.838} {0.188} {-0.078} {} {} {} 
    INST {U2036} {A} {v} {ZN} {^} {} {OAI221_X1} {0.030} {0.000} {0.015} {} {0.218} {-0.048} {} {1} {(127.43, 28.32) (127.45, 27.99)} 
    NET {} {} {} {} {} {n1889} {} {0.000} {0.000} {0.015} {1.173} {0.218} {-0.048} {} {} {} 
    INST {U2037} {A2} {^} {ZN} {^} {} {AND2_X1} {0.061} {-0.002} {0.034} {} {0.279} {0.013} {} {2} {(125.53, 28.32) (125.17, 28.65)} 
    NET {} {} {} {} {} {n356} {} {0.001} {0.000} {0.034} {13.693} {0.280} {0.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.266} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 800
PATH 801
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[29]} {CK}
  ENDPT {DataP/PC_reg/O_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.266}
  END_SLK_CLC
  SLK 0.266
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.266} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.266} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.101} {0.000} {0.016} {} {0.101} {-0.165} {} {10} {(80.92, 31.22) (84.41, 31.46)} 
    NET {} {} {} {} {} {ALU_OPCODE_i[0]} {} {0.001} {0.000} {0.016} {12.829} {0.102} {-0.164} {} {} {} 
    INST {U3929} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.069} {0.000} {0.050} {} {0.171} {-0.095} {} {9} {(93.73, 23.77) (93.53, 24.04)} 
    NET {} {} {} {} {} {n3892} {} {0.002} {0.000} {0.050} {20.486} {0.173} {-0.093} {} {} {} 
    INST {U2859} {C1} {^} {ZN} {v} {} {OAI211_X1} {0.048} {0.000} {0.021} {} {0.222} {-0.045} {} {2} {(124.05, 23.77) (124.20, 23.53)} 
    NET {} {} {} {} {} {n3833} {} {0.001} {0.000} {0.021} {6.937} {0.223} {-0.044} {} {} {} 
    INST {U1650} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.031} {0.000} {0.016} {} {0.254} {-0.012} {} {1} {(88.37, 12.56) (88.23, 12.39)} 
    NET {} {} {} {} {} {n1658} {} {0.000} {0.000} {0.016} {1.961} {0.254} {-0.012} {} {} {} 
    INST {U1647} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.014} {0.000} {0.006} {} {0.268} {0.002} {} {1} {(86.77, 11.52) (86.58, 11.69)} 
    NET {} {} {} {} {} {DataP/PC_reg/N31} {} {0.000} {0.000} {0.006} {1.305} {0.268} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.266} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 801
PATH 802
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/PC_reg/O_reg[23]} {CK}
  ENDPT {DataP/PC_reg/O_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/cw1_reg[8]} {Q} {SDFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.270}
  END_SLK_CLC
  SLK 0.270
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.270} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.270} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/cw1_reg[8]} {CK} {^} {Q} {v} {} {SDFFR_X1} {0.079} {-0.001} {0.017} {} {0.078} {-0.191} {} {2} {(16.09, 29.50) (17.43, 29.03)} 
    NET {} {} {} {} {} {BR_EN_i} {} {0.000} {0.000} {0.017} {6.014} {0.079} {-0.191} {} {} {} 
    INST {U2619} {A1} {v} {ZN} {v} {} {AND2_X1} {0.043} {0.000} {0.012} {} {0.122} {-0.148} {} {3} {(56.94, 26.57) (56.39, 26.23)} 
    NET {} {} {} {} {} {n3908} {} {0.000} {0.000} {0.012} {9.079} {0.122} {-0.148} {} {} {} 
    INST {U1657} {A1} {v} {ZN} {^} {} {NAND2_X4} {0.049} {0.000} {0.041} {} {0.171} {-0.098} {} {31} {(55.35, 25.52) (54.62, 25.25)} 
    NET {} {} {} {} {} {n4111} {} {0.012} {0.000} {0.042} {64.335} {0.184} {-0.086} {} {} {} 
    INST {FE_DBTC7_n4111} {A} {^} {ZN} {v} {} {INV_X1} {0.035} {0.000} {0.021} {} {0.218} {-0.052} {} {8} {(89.93, 17.12) (90.10, 17.49)} 
    NET {} {} {} {} {} {FE_DBTN7_n4111} {} {0.000} {0.000} {0.021} {13.387} {0.218} {-0.051} {} {} {} 
    INST {U2223} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.023} {0.000} {0.010} {} {0.242} {-0.028} {} {1} {(90.88, 22.71) (91.07, 22.89)} 
    NET {} {} {} {} {} {n2057} {} {0.000} {0.000} {0.010} {2.016} {0.242} {-0.028} {} {} {} 
    INST {U2221} {A3} {^} {ZN} {v} {} {NAND4_X1} {0.031} {0.000} {0.016} {} {0.272} {0.002} {} {1} {(87.91, 22.82) (87.92, 22.40)} 
    NET {} {} {} {} {} {DataP/PC_reg/N25} {} {0.000} {0.000} {0.016} {1.961} {0.272} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.270} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.270} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 802
PATH 803
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[13]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[13]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/IMM_OUT_reg[13]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.274}
    {} {Slack Time} {0.271}
  END_SLK_CLC
  SLK 0.271
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.271} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/IMM_OUT_reg[13]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.071} {0.000} {0.014} {} {0.071} {-0.200} {} {2} {(34.38, 63.03) (35.88, 62.62)} 
    NET {} {} {} {} {} {DataP/IMM_s[13]} {} {0.000} {0.000} {0.014} {3.940} {0.071} {-0.200} {} {} {} 
    INST {U3153} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.017} {0.000} {0.009} {} {0.088} {-0.183} {} {1} {(42.24, 70.31) (42.43, 70.48)} 
    NET {} {} {} {} {} {n3526} {} {0.000} {0.000} {0.009} {2.957} {0.088} {-0.183} {} {} {} 
    INST {U3150} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.072} {0.000} {0.054} {} {0.161} {-0.110} {} {8} {(60.17, 70.42) (60.38, 70.00)} 
    NET {} {} {} {} {} {DataP/alu_b_in[13]} {} {0.003} {0.000} {0.054} {21.048} {0.164} {-0.107} {} {} {} 
    INST {U3950} {A3} {^} {ZN} {v} {} {NAND3_X1} {0.026} {0.000} {0.013} {} {0.189} {-0.082} {} {1} {(114.44, 47.91) (114.62, 47.64)} 
    NET {} {} {} {} {} {n3870} {} {0.000} {0.000} {0.013} {1.595} {0.189} {-0.082} {} {} {} 
    INST {U1999} {B} {v} {ZN} {^} {} {OAI211_X1} {0.026} {0.000} {0.014} {} {0.215} {-0.056} {} {1} {(116.25, 47.91) (116.79, 48.16)} 
    NET {} {} {} {} {} {n1860} {} {0.000} {0.000} {0.014} {2.577} {0.215} {-0.056} {} {} {} 
    INST {U2001} {A} {^} {ZN} {v} {} {AOI21_X1} {0.012} {0.000} {0.006} {} {0.227} {-0.044} {} {1} {(118.75, 36.72) (119.06, 36.88)} 
    NET {} {} {} {} {} {n1862} {} {0.000} {0.000} {0.006} {1.034} {0.227} {-0.044} {} {} {} 
    INST {U2008} {A1} {v} {ZN} {v} {} {AND4_X1} {0.046} {-0.002} {0.016} {} {0.273} {0.002} {} {2} {(119.26, 34.97) (118.33, 34.59)} 
    NET {} {} {} {} {} {n333} {} {0.001} {0.000} {0.016} {11.608} {0.274} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.271} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.271} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 803
PATH 804
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[17]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.243}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.243}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.515}
    {} {Slack Time} {0.272}
  END_SLK_CLC
  SLK 0.272
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.272} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.272} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.256} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.256} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.225} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.225} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.199} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.196} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.177} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.177} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.150} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.150} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.100} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.096} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.013} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.008} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.087} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.088} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.165} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.166} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.242} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.243} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.272} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.272} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 804
PATH 805
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[19]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[19]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.272}
  END_SLK_CLC
  SLK 0.272
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.272} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.272} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.257} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.257} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.226} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.226} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.199} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.197} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.178} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.178} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.151} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.151} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.101} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.096} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.014} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.009} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.086} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.088} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.164} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.165} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.232} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.000} {0.000} {0.040} {16.698} {0.504} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.272} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.272} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 805
PATH 806
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[22]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.272}
  END_SLK_CLC
  SLK 0.272
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.272} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.272} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.257} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.257} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.226} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.226} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.199} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.197} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.178} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.178} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.151} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.151} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.101} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.096} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.014} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.009} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.086} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.087} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.164} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.165} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.231} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.000} {0.000} {0.040} {16.698} {0.504} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.272} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.272} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 806
PATH 807
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[23]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.273}
  END_SLK_CLC
  SLK 0.273
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.273} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.273} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.257} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.257} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.226} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.226} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.200} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.197} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.178} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.178} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.151} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.151} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.101} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.097} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.014} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.009} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.086} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.087} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.164} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.165} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.231} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.000} {0.000} {0.040} {16.698} {0.504} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.273} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.273} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 807
PATH 808
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[12]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[12]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.273}
  END_SLK_CLC
  SLK 0.273
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.273} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.273} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.257} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.257} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.226} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.226} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.200} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.197} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.178} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.178} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.151} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.151} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.101} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.097} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.014} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.009} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.086} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.087} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.164} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.165} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.231} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.000} {0.000} {0.040} {16.698} {0.504} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.273} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.273} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 808
PATH 809
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[17]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[17]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.273}
  END_SLK_CLC
  SLK 0.273
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.273} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.273} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.257} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.257} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.226} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.226} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.200} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.197} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.178} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.178} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.151} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.151} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.101} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.097} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.014} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.009} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.086} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.087} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.164} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.165} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.231} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.001} {0.000} {0.040} {16.698} {0.504} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.273} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.273} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 809
PATH 810
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[19]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[19]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/EX_MEM_s/ALU_OUT_reg[19]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.289}
    {} {Slack Time} {0.276}
  END_SLK_CLC
  SLK 0.276
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.276} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.276} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/EX_MEM_s/ALU_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.070} {0.000} {0.014} {} {0.070} {-0.206} {} {4} {(72.59, 59.05) (71.09, 59.45)} 
    NET {} {} {} {} {} {DataP/alu_out_M[19]} {} {0.000} {0.000} {0.014} {3.737} {0.070} {-0.206} {} {} {} 
    INST {U2009} {A2} {^} {ZN} {v} {} {AOI22_X1} {0.017} {0.000} {0.008} {} {0.086} {-0.189} {} {1} {(72.58, 60.06) (72.90, 59.79)} 
    NET {} {} {} {} {} {n1869} {} {0.000} {0.000} {0.008} {2.162} {0.086} {-0.189} {} {} {} 
    INST {U2010} {A} {v} {ZN} {^} {} {OAI21_X1} {0.025} {0.000} {0.017} {} {0.111} {-0.165} {} {2} {(72.95, 54.56) (73.28, 54.33)} 
    NET {} {} {} {} {} {n3382} {} {0.000} {0.000} {0.017} {4.566} {0.111} {-0.165} {} {} {} 
    INST {U2434} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.019} {0.000} {0.010} {} {0.130} {-0.145} {} {4} {(94.23, 53.52) (94.37, 53.89)} 
    NET {} {} {} {} {} {n2202} {} {0.000} {0.000} {0.010} {7.734} {0.130} {-0.145} {} {} {} 
    INST {U1818} {A2} {v} {ZN} {v} {} {AND2_X1} {0.031} {0.000} {0.006} {} {0.162} {-0.114} {} {1} {(100.83, 48.97) (100.47, 48.63)} 
    NET {} {} {} {} {} {n1756} {} {0.000} {0.000} {0.006} {1.620} {0.162} {-0.114} {} {} {} 
    INST {U1817} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.014} {0.000} {0.007} {} {0.175} {-0.100} {} {1} {(100.38, 47.91) (100.57, 48.09)} 
    NET {} {} {} {} {} {n3649} {} {0.000} {0.000} {0.007} {1.416} {0.175} {-0.100} {} {} {} 
    INST {U1521} {A2} {^} {ZN} {^} {} {AND2_X1} {0.046} {0.000} {0.021} {} {0.221} {-0.054} {} {4} {(100.83, 42.31) (100.47, 42.65)} 
    NET {} {} {} {} {} {n3684} {} {0.000} {0.000} {0.021} {7.703} {0.221} {-0.054} {} {} {} 
    INST {U3454} {B} {^} {ZN} {v} {} {XNOR2_X1} {0.020} {0.000} {0.008} {} {0.241} {-0.034} {} {1} {(93.70, 42.00) (93.42, 41.86)} 
    NET {} {} {} {} {} {n3658} {} {0.000} {0.000} {0.008} {1.723} {0.241} {-0.034} {} {} {} 
    INST {U2734} {B1} {v} {ZN} {^} {} {AOI21_X1} {0.047} {0.000} {0.031} {} {0.289} {0.013} {} {2} {(90.08, 42.31) (89.95, 42.48)} 
    NET {} {} {} {} {} {n319} {} {0.000} {0.000} {0.031} {6.218} {0.289} {0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.276} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 810
PATH 811
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[15]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[15]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/IMM_OUT_reg[14]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.276}
  END_SLK_CLC
  SLK 0.276
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.276} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.276} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/IMM_OUT_reg[14]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.068} {0.000} {0.013} {} {0.068} {-0.208} {} {2} {(38.19, 63.03) (39.68, 62.62)} 
    NET {} {} {} {} {} {DataP/IMM_s[14]} {} {0.000} {0.000} {0.013} {3.165} {0.068} {-0.208} {} {} {} 
    INST {U3165} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.014} {0.000} {0.007} {} {0.083} {-0.193} {} {1} {(41.29, 65.77) (41.48, 65.59)} 
    NET {} {} {} {} {} {n3530} {} {0.000} {0.000} {0.007} {1.748} {0.083} {-0.193} {} {} {} 
    INST {U1832} {A2} {v} {ZN} {v} {} {AND3_X1} {0.051} {-0.002} {0.018} {} {0.134} {-0.142} {} {5} {(46.99, 68.56) (47.54, 69.02)} 
    NET {} {} {} {} {} {n2371} {} {0.002} {0.000} {0.018} {14.064} {0.136} {-0.140} {} {} {} 
    INST {U1825} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.036} {0.000} {0.024} {} {0.172} {-0.104} {} {2} {(95.58, 60.16) (95.44, 59.79)} 
    NET {} {} {} {} {} {n2390} {} {0.000} {0.000} {0.024} {3.724} {0.172} {-0.104} {} {} {} 
    INST {U2950} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.009} {} {0.185} {-0.091} {} {2} {(95.44, 59.12) (95.61, 59.49)} 
    NET {} {} {} {} {} {n2651} {} {0.000} {0.000} {0.009} {3.337} {0.185} {-0.091} {} {} {} 
    INST {U2110} {A} {v} {ZN} {^} {} {OAI211_X1} {0.023} {0.000} {0.014} {} {0.208} {-0.068} {} {2} {(97.09, 57.37) (97.41, 57.12)} 
    NET {} {} {} {} {} {n3631} {} {0.000} {0.000} {0.014} {3.021} {0.208} {-0.068} {} {} {} 
    INST {U3286} {A} {^} {ZN} {v} {} {OAI21_X1} {0.016} {0.000} {0.007} {} {0.224} {-0.052} {} {1} {(97.84, 53.52) (98.17, 53.76)} 
    NET {} {} {} {} {} {n2541} {} {0.000} {0.000} {0.007} {2.325} {0.224} {-0.052} {} {} {} 
    INST {U3285} {A} {v} {ZN} {^} {} {XNOR2_X1} {0.025} {0.000} {0.012} {} {0.249} {-0.026} {} {1} {(98.23, 50.85) (97.79, 50.26)} 
    NET {} {} {} {} {} {n2689} {} {0.000} {0.000} {0.012} {1.774} {0.249} {-0.026} {} {} {} 
    INST {U2850} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.028} {0.000} {0.013} {} {0.278} {0.002} {} {2} {(96.92, 48.97) (96.78, 48.80)} 
    NET {} {} {} {} {} {n330} {} {0.001} {0.000} {0.013} {7.826} {0.279} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.276} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 811
PATH 812
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[26]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[26]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[26]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.281}
    {} {Slack Time} {0.278}
  END_SLK_CLC
  SLK 0.278
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.278} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.278} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[26]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.202} {} {4} {(86.06, 46.23) (87.56, 45.83)} 
    NET {} {} {} {} {} {DataP/alu_out_W[26]} {} {0.000} {0.000} {0.018} {5.907} {0.076} {-0.202} {} {} {} 
    INST {U3186} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.016} {0.000} {0.007} {} {0.091} {-0.187} {} {1} {(89.55, 47.91) (89.74, 48.09)} 
    NET {} {} {} {} {} {n3501} {} {0.000} {0.000} {0.007} {1.752} {0.091} {-0.187} {} {} {} 
    INST {U3185} {A4} {v} {ZN} {^} {} {NAND4_X1} {0.070} {0.000} {0.048} {} {0.161} {-0.117} {} {7} {(91.45, 48.02) (91.62, 47.60)} 
    NET {} {} {} {} {} {DataP/alu_b_in[26]} {} {0.002} {0.000} {0.048} {18.592} {0.163} {-0.115} {} {} {} 
    INST {U2804} {A} {^} {ZN} {v} {} {OAI211_X1} {0.032} {0.000} {0.014} {} {0.195} {-0.083} {} {1} {(114.00, 37.77) (114.32, 37.52)} 
    NET {} {} {} {} {} {n3809} {} {0.000} {0.000} {0.014} {2.015} {0.195} {-0.083} {} {} {} 
    INST {U2802} {A} {v} {ZN} {^} {} {OAI211_X1} {0.025} {0.000} {0.014} {} {0.220} {-0.058} {} {1} {(117.03, 37.77) (117.36, 37.52)} 
    NET {} {} {} {} {} {n3811} {} {0.000} {0.000} {0.014} {2.652} {0.220} {-0.058} {} {} {} 
    INST {U2801} {A} {^} {ZN} {v} {} {AOI21_X1} {0.013} {0.000} {0.007} {} {0.233} {-0.045} {} {1} {(123.69, 45.12) (124.00, 45.29)} 
    NET {} {} {} {} {} {n3813} {} {0.000} {0.000} {0.007} {1.661} {0.233} {-0.045} {} {} {} 
    INST {U3948} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.026} {0.000} {0.017} {} {0.259} {-0.019} {} {1} {(123.82, 46.16) (123.84, 46.44)} 
    NET {} {} {} {} {} {n3815} {} {0.000} {0.000} {0.017} {5.466} {0.259} {-0.019} {} {} {} 
    INST {U3305} {A} {^} {ZN} {v} {} {AOI21_X1} {0.021} {-0.001} {0.012} {} {0.280} {0.003} {} {2} {(102.98, 23.77) (102.67, 23.59)} 
    NET {} {} {} {} {} {n303} {} {0.000} {0.000} {0.012} {7.206} {0.281} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.278} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.278} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 812
PATH 813
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[20]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[20]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[20]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.284}
    {} {Slack Time} {0.281}
  END_SLK_CLC
  SLK 0.281
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.281} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.281} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[20]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.078} {0.000} {0.020} {} {0.078} {-0.203} {} {4} {(83.41, 71.43) (84.89, 71.03)} 
    NET {} {} {} {} {} {DataP/alu_out_W[20]} {} {0.000} {0.000} {0.020} {6.905} {0.078} {-0.203} {} {} {} 
    INST {U3094} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.016} {0.000} {0.007} {} {0.094} {-0.187} {} {1} {(87.46, 73.11) (87.65, 73.28)} 
    NET {} {} {} {} {} {n3497} {} {0.000} {0.000} {0.007} {1.704} {0.094} {-0.187} {} {} {} 
    INST {U1757} {A4} {v} {ZN} {^} {} {NAND4_X1} {0.080} {0.000} {0.057} {} {0.174} {-0.107} {} {8} {(87.34, 71.26) (87.17, 71.68)} 
    NET {} {} {} {} {} {DataP/alu_b_in[20]} {} {0.002} {0.000} {0.057} {22.331} {0.176} {-0.105} {} {} {} 
    INST {U2783} {A} {^} {ZN} {v} {} {OAI211_X1} {0.033} {0.000} {0.014} {} {0.209} {-0.072} {} {1} {(114.38, 51.77) (114.70, 51.52)} 
    NET {} {} {} {} {} {n3755} {} {0.000} {0.000} {0.014} {1.848} {0.209} {-0.072} {} {} {} 
    INST {U2781} {A} {v} {ZN} {^} {} {OAI211_X1} {0.023} {0.000} {0.013} {} {0.232} {-0.049} {} {1} {(116.66, 50.72) (116.98, 50.95)} 
    NET {} {} {} {} {} {n3756} {} {0.000} {0.000} {0.013} {2.074} {0.232} {-0.049} {} {} {} 
    INST {U2780} {A} {^} {ZN} {v} {} {AOI21_X1} {0.012} {0.000} {0.007} {} {0.245} {-0.037} {} {1} {(121.03, 51.77) (121.34, 51.59)} 
    NET {} {} {} {} {} {n3758} {} {0.000} {0.000} {0.007} {1.783} {0.245} {-0.037} {} {} {} 
    INST {U3945} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.013} {} {0.266} {-0.015} {} {1} {(122.80, 51.77) (122.78, 52.04)} 
    NET {} {} {} {} {} {n3760} {} {0.000} {0.000} {0.013} {3.844} {0.266} {-0.015} {} {} {} 
    INST {U2778} {A} {^} {ZN} {v} {} {AOI21_X1} {0.017} {-0.001} {0.010} {} {0.284} {0.002} {} {2} {(95.00, 51.77) (94.70, 51.59)} 
    NET {} {} {} {} {} {n317} {} {0.000} {0.000} {0.010} {5.847} {0.284} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.281} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.281} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 813
PATH 814
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/A_OUT_reg[1]} {Q} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.284}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.282} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.282} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/A_OUT_reg[1]} {CK} {^} {Q} {^} {} {DFFS_X1} {0.091} {0.000} {0.011} {} {0.091} {-0.190} {} {2} {(67.64, 84.25) (69.50, 84.66)} 
    NET {} {} {} {} {} {n2461} {} {0.000} {0.000} {0.011} {3.462} {0.092} {-0.190} {} {} {} 
    INST {U3110} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.016} {-0.001} {0.009} {} {0.107} {-0.174} {} {2} {(88.98, 82.56) (89.17, 82.19)} 
    NET {} {} {} {} {} {n3333} {} {0.000} {0.000} {0.009} {5.789} {0.107} {-0.174} {} {} {} 
    INST {U1803} {A2} {v} {ZN} {^} {} {NOR2_X1} {0.037} {0.000} {0.023} {} {0.144} {-0.138} {} {2} {(130.47, 81.52) (130.28, 81.89)} 
    NET {} {} {} {} {} {n2206} {} {0.000} {0.000} {0.023} {3.727} {0.144} {-0.138} {} {} {} 
    INST {U3388} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.020} {0.000} {0.009} {} {0.164} {-0.118} {} {2} {(133.13, 79.77) (132.94, 79.59)} 
    NET {} {} {} {} {} {n3574} {} {0.000} {0.000} {0.009} {3.220} {0.164} {-0.118} {} {} {} 
    INST {U2661} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.019} {0.000} {0.010} {} {0.183} {-0.099} {} {1} {(132.56, 79.77) (132.37, 79.59)} 
    NET {} {} {} {} {} {n3576} {} {0.000} {0.000} {0.010} {2.800} {0.183} {-0.099} {} {} {} 
    INST {U3933} {B} {^} {Z} {v} {} {XOR2_X1} {0.020} {0.000} {0.011} {} {0.203} {-0.079} {} {1} {(131.56, 75.56) (131.09, 75.40)} 
    NET {} {} {} {} {} {n3582} {} {0.000} {0.000} {0.011} {4.309} {0.203} {-0.078} {} {} {} 
    INST {U2657} {C2} {v} {ZN} {^} {} {OAI211_X1} {0.035} {0.000} {0.012} {} {0.239} {-0.043} {} {1} {(129.52, 39.52) (129.33, 39.76)} 
    NET {} {} {} {} {} {n3584} {} {0.000} {0.000} {0.012} {1.899} {0.239} {-0.043} {} {} {} 
    INST {U2655} {A} {^} {ZN} {v} {} {AOI211_X4} {0.044} {0.000} {0.007} {} {0.283} {0.001} {} {2} {(128.12, 37.77) (128.87, 37.39)} 
    NET {} {} {} {} {} {n358} {} {0.001} {0.000} {0.007} {13.255} {0.284} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.282} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 814
PATH 815
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[11]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[11]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/ID_EXs/IMM_OUT_reg[11]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.285}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.282} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.282} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/ID_EXs/IMM_OUT_reg[11]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.073} {0.000} {0.016} {} {0.073} {-0.209} {} {2} {(32.67, 51.83) (34.16, 51.43)} 
    NET {} {} {} {} {} {DataP/IMM_s[11]} {} {0.000} {0.000} {0.016} {4.875} {0.073} {-0.209} {} {} {} 
    INST {U3471} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.016} {0.000} {0.008} {} {0.090} {-0.192} {} {1} {(38.06, 65.77) (38.25, 65.59)} 
    NET {} {} {} {} {} {n3456} {} {0.000} {0.000} {0.008} {2.246} {0.090} {-0.192} {} {} {} 
    INST {U1820} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.072} {-0.004} {0.059} {} {0.162} {-0.120} {} {8} {(44.02, 68.46) (44.23, 68.88)} 
    NET {} {} {} {} {} {DataP/alu_b_in[11]} {} {0.004} {0.000} {0.059} {23.475} {0.166} {-0.116} {} {} {} 
    INST {U3049} {A} {^} {ZN} {v} {} {INV_X1} {0.017} {0.000} {0.016} {} {0.183} {-0.099} {} {2} {(113.11, 64.72) (113.28, 65.09)} 
    NET {} {} {} {} {} {n3468} {} {0.000} {0.000} {0.016} {4.262} {0.183} {-0.099} {} {} {} 
    INST {U2711} {A2} {v} {ZN} {^} {} {OAI22_X1} {0.035} {0.000} {0.019} {} {0.218} {-0.064} {} {1} {(114.77, 65.77) (114.44, 65.63)} 
    NET {} {} {} {} {} {n3470} {} {0.000} {0.000} {0.019} {2.028} {0.218} {-0.064} {} {} {} 
    INST {U2710} {A} {^} {ZN} {v} {} {AOI21_X1} {0.016} {0.000} {0.009} {} {0.234} {-0.048} {} {1} {(115.14, 62.97) (115.45, 62.80)} 
    NET {} {} {} {} {} {n3472} {} {0.000} {0.000} {0.009} {2.539} {0.234} {-0.048} {} {} {} 
    INST {U2313} {A3} {v} {ZN} {v} {} {AND4_X1} {0.050} {-0.002} {0.015} {} {0.284} {0.002} {} {2} {(113.56, 48.97) (113.01, 48.59)} 
    NET {} {} {} {} {} {n2386} {} {0.001} {0.000} {0.015} {9.958} {0.285} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.282} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 815
PATH 816
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[14]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[14]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[3]} {QN} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.285}
  END_SLK_CLC
  SLK 0.285
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.285} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.285} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[3]} {CK} {^} {QN} {v} {} {DFFR_X1} {0.069} {0.000} {0.014} {} {0.069} {-0.216} {} {9} {(72.00, 28.42) (75.11, 28.44)} 
    NET {} {} {} {} {} {n2672} {} {0.000} {0.000} {0.014} {3.472} {0.069} {-0.216} {} {} {} 
    INST {U3023} {A1} {v} {ZN} {^} {} {NAND2_X1} {0.042} {0.000} {0.032} {} {0.111} {-0.174} {} {6} {(83.41, 26.57) (83.54, 26.39)} 
    NET {} {} {} {} {} {n3562} {} {0.001} {0.000} {0.032} {12.701} {0.112} {-0.173} {} {} {} 
    INST {U3009} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.011} {0.000} {0.009} {} {0.124} {-0.162} {} {1} {(111.53, 28.32) (111.66, 28.69)} 
    NET {} {} {} {} {} {n3900} {} {0.000} {0.000} {0.009} {1.703} {0.124} {-0.162} {} {} {} 
    INST {FE_OFC76_n3900} {A} {v} {Z} {v} {} {BUF_X2} {0.060} {0.000} {0.033} {} {0.184} {-0.101} {} {32} {(111.97, 28.32) (112.38, 28.69)} 
    NET {} {} {} {} {} {FE_OFN76_n3900} {} {0.007} {0.000} {0.034} {56.838} {0.191} {-0.095} {} {} {} 
    INST {U2945} {B2} {v} {ZN} {^} {} {AOI21_X1} {0.043} {0.000} {0.016} {} {0.234} {-0.051} {} {1} {(121.73, 54.56) (121.53, 54.40)} 
    NET {} {} {} {} {} {n3879} {} {0.000} {0.000} {0.016} {2.052} {0.234} {-0.051} {} {} {} 
    INST {U2942} {A} {^} {ZN} {v} {} {OAI211_X1} {0.032} {0.000} {0.018} {} {0.266} {-0.019} {} {1} {(116.09, 54.56) (115.77, 54.33)} 
    NET {} {} {} {} {} {n3882} {} {0.000} {0.000} {0.018} {5.258} {0.266} {-0.019} {} {} {} 
    INST {U2941} {A} {v} {ZN} {^} {} {INV_X1} {0.027} {0.000} {0.016} {} {0.294} {0.009} {} {2} {(76.13, 54.56) (75.96, 54.19)} 
    NET {} {} {} {} {} {n332} {} {0.000} {0.000} {0.016} {6.019} {0.294} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.285} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.285} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 816
PATH 817
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[18]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[18]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[18]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.290}
    {} {Slack Time} {0.287}
  END_SLK_CLC
  SLK 0.287
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.287} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.287} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[18]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.075} {0.000} {0.018} {} {0.075} {-0.212} {} {4} {(66.50, 61.85) (65.02, 62.26)} 
    NET {} {} {} {} {} {DataP/alu_out_W[18]} {} {0.000} {0.000} {0.018} {5.772} {0.075} {-0.212} {} {} {} 
    INST {U2052} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.016} {0.000} {0.007} {} {0.091} {-0.196} {} {1} {(68.91, 61.91) (68.72, 62.09)} 
    NET {} {} {} {} {} {n1901} {} {0.000} {0.000} {0.007} {1.807} {0.091} {-0.196} {} {} {} 
    INST {U1790} {A} {v} {ZN} {^} {} {OAI211_X1} {0.058} {0.000} {0.043} {} {0.149} {-0.138} {} {7} {(70.30, 61.91) (70.62, 62.16)} 
    NET {} {} {} {} {} {DataP/alu_b_in[18]} {} {0.003} {0.000} {0.043} {15.790} {0.151} {-0.136} {} {} {} 
    INST {FE_OFC217_DataP_alu_b_in_18} {A} {^} {Z} {^} {} {BUF_X1} {0.043} {0.000} {0.018} {} {0.194} {-0.093} {} {3} {(111.97, 46.16) (112.33, 45.83)} 
    NET {} {} {} {} {} {FE_OFN217_DataP_alu_b_in_18} {} {0.000} {0.000} {0.018} {6.902} {0.194} {-0.093} {} {} {} 
    INST {U1889} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.022} {0.000} {0.011} {} {0.216} {-0.072} {} {1} {(112.35, 51.77) (112.54, 51.39)} 
    NET {} {} {} {} {} {n1780} {} {0.000} {0.000} {0.011} {2.137} {0.216} {-0.072} {} {} {} 
    INST {U1891} {A} {v} {ZN} {^} {} {OAI211_X1} {0.022} {0.000} {0.012} {} {0.237} {-0.050} {} {1} {(115.14, 56.31) (114.82, 56.55)} 
    NET {} {} {} {} {} {n3748} {} {0.000} {0.000} {0.012} {1.964} {0.237} {-0.050} {} {} {} 
    INST {U2746} {A} {^} {ZN} {v} {} {AOI21_X1} {0.013} {0.000} {0.007} {} {0.250} {-0.038} {} {1} {(114.38, 57.37) (114.69, 57.20)} 
    NET {} {} {} {} {} {n3750} {} {0.000} {0.000} {0.007} {1.922} {0.250} {-0.038} {} {} {} 
    INST {U2744} {A} {v} {ZN} {^} {} {OAI211_X1} {0.026} {0.000} {0.018} {} {0.276} {-0.011} {} {1} {(114.58, 53.52) (114.25, 53.76)} 
    NET {} {} {} {} {} {n3752} {} {0.000} {0.000} {0.018} {4.760} {0.276} {-0.011} {} {} {} 
    INST {U2743} {A} {^} {ZN} {v} {} {INV_X1} {0.014} {0.000} {0.008} {} {0.290} {0.002} {} {2} {(78.22, 53.52) (78.05, 53.89)} 
    NET {} {} {} {} {} {n322} {} {0.000} {0.000} {0.008} {3.979} {0.290} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.287} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.287} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 817
PATH 818
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[30]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[30]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.297}
    {} {Slack Time} {0.287}
  END_SLK_CLC
  SLK 0.287
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.287} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.287} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.101} {0.000} {0.016} {} {0.101} {-0.186} {} {10} {(80.92, 31.22) (84.41, 31.46)} 
    NET {} {} {} {} {} {ALU_OPCODE_i[0]} {} {0.001} {0.000} {0.016} {12.829} {0.102} {-0.185} {} {} {} 
    INST {U3929} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.069} {0.000} {0.050} {} {0.171} {-0.116} {} {9} {(93.73, 23.77) (93.53, 24.04)} 
    NET {} {} {} {} {} {n3892} {} {0.003} {0.000} {0.050} {20.486} {0.174} {-0.113} {} {} {} 
    INST {U2103} {C1} {^} {ZN} {v} {} {OAI211_X1} {0.065} {0.000} {0.032} {} {0.239} {-0.048} {} {4} {(123.33, 43.37) (123.18, 43.12)} 
    NET {} {} {} {} {} {n2756} {} {0.002} {0.000} {0.032} {12.335} {0.240} {-0.047} {} {} {} 
    INST {U2806} {C2} {v} {ZN} {^} {} {OAI211_X1} {0.056} {-0.005} {0.020} {} {0.297} {0.010} {} {1} {(93.04, 5.92) (92.85, 6.16)} 
    NET {} {} {} {} {} {n2774} {} {0.000} {0.000} {0.020} {5.325} {0.297} {0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.287} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.287} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 818
PATH 819
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[16]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[16]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU_I/aluOpcode1_reg[3]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.298}
  END_SLK_CLC
  SLK 0.298
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.298} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.298} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU_I/aluOpcode1_reg[3]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.071} {0.000} {0.014} {} {0.071} {-0.227} {} {9} {(72.00, 28.42) (75.11, 28.44)} 
    NET {} {} {} {} {} {n2672} {} {0.000} {0.000} {0.014} {3.588} {0.071} {-0.227} {} {} {} 
    INST {U3023} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.034} {0.000} {0.023} {} {0.105} {-0.193} {} {6} {(83.41, 26.57) (83.54, 26.39)} 
    NET {} {} {} {} {} {n3562} {} {0.001} {0.000} {0.023} {11.595} {0.106} {-0.192} {} {} {} 
    INST {U3009} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.029} {0.000} {0.016} {} {0.135} {-0.163} {} {1} {(111.53, 28.32) (111.66, 28.69)} 
    NET {} {} {} {} {} {n3900} {} {0.000} {0.000} {0.016} {1.893} {0.135} {-0.163} {} {} {} 
    INST {FE_OFC76_n3900} {A} {^} {Z} {^} {} {BUF_X2} {0.094} {0.000} {0.071} {} {0.229} {-0.069} {} {32} {(111.97, 28.32) (112.38, 28.69)} 
    NET {} {} {} {} {} {FE_OFN76_n3900} {} {0.007} {0.000} {0.071} {62.814} {0.236} {-0.062} {} {} {} 
    INST {U2731} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.022} {0.000} {0.007} {} {0.258} {-0.040} {} {1} {(123.06, 56.31) (122.86, 56.48)} 
    NET {} {} {} {} {} {n3735} {} {0.000} {0.000} {0.007} {1.780} {0.258} {-0.040} {} {} {} 
    INST {U3942} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.020} {0.000} {0.014} {} {0.279} {-0.020} {} {1} {(124.20, 56.31) (124.41, 56.04)} 
    NET {} {} {} {} {} {n3736} {} {0.000} {0.000} {0.014} {4.103} {0.279} {-0.019} {} {} {} 
    INST {U2729} {A} {^} {ZN} {v} {} {AOI21_X1} {0.021} {0.000} {0.012} {} {0.300} {0.002} {} {2} {(95.00, 54.56) (94.70, 54.40)} 
    NET {} {} {} {} {} {n326} {} {0.001} {0.000} {0.012} {7.298} {0.301} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.298} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.298} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 819
PATH 820
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[16]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.315}
    {} {Slack Time} {0.313}
  END_SLK_CLC
  SLK 0.313
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.313} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.313} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.237} {} {3} {(26.43, 67.62) (23.32, 67.64)} 
    NET {} {} {} {} {} {n488} {} {0.000} {0.000} {0.018} {5.766} {0.076} {-0.237} {} {} {} 
    INST {U2607} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.023} {0.000} {0.012} {} {0.099} {-0.214} {} {5} {(23.00, 71.36) (22.86, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[3]} {} {0.001} {0.000} {0.012} {10.124} {0.100} {-0.213} {} {} {} 
    INST {DataP/Reg_F/U1567} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.034} {0.000} {0.023} {} {0.134} {-0.179} {} {4} {(21.41, 95.52) (21.43, 95.24)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36822} {} {0.000} {0.000} {0.023} {8.145} {0.134} {-0.179} {} {} {} 
    INST {DataP/Reg_F/U1569} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.035} {0.000} {0.019} {} {0.169} {-0.144} {} {6} {(23.24, 101.12) (23.43, 101.49)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36849} {} {0.001} {0.000} {0.019} {14.585} {0.170} {-0.143} {} {} {} 
    INST {DataP/Reg_F/U535} {A1} {v} {ZN} {^} {} {AOI22_X1} {0.025} {0.000} {0.014} {} {0.195} {-0.118} {} {1} {(19.77, 123.62) (19.63, 123.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35917} {} {0.000} {0.000} {0.014} {1.802} {0.195} {-0.118} {} {} {} 
    INST {DataP/Reg_F/U536} {A4} {^} {ZN} {v} {} {NAND4_X1} {0.029} {0.000} {0.014} {} {0.224} {-0.089} {} {1} {(19.89, 124.46) (19.71, 124.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35918} {} {0.000} {0.000} {0.014} {1.148} {0.224} {-0.089} {} {} {} 
    INST {DataP/Reg_F/U551} {A1} {v} {ZN} {v} {} {OR4_X1} {0.091} {0.000} {0.020} {} {0.315} {0.002} {} {1} {(23.43, 124.56) (24.36, 124.19)} 
    NET {} {} {} {} {} {DataP/b_out[16]} {} {0.000} {0.000} {0.020} {3.747} {0.315} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.313} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 820
PATH 821
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[10]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.318}
    {} {Slack Time} {0.315}
  END_SLK_CLC
  SLK 0.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.315} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.315} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.239} {} {3} {(26.43, 67.62) (23.32, 67.64)} 
    NET {} {} {} {} {} {n488} {} {0.000} {0.000} {0.018} {5.766} {0.076} {-0.239} {} {} {} 
    INST {U2607} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.023} {0.000} {0.012} {} {0.099} {-0.217} {} {5} {(23.00, 71.36) (22.86, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[3]} {} {0.001} {0.000} {0.012} {10.124} {0.100} {-0.216} {} {} {} 
    INST {DataP/Reg_F/U1567} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.034} {0.000} {0.023} {} {0.134} {-0.181} {} {4} {(21.41, 95.52) (21.43, 95.24)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36822} {} {0.000} {0.000} {0.023} {8.145} {0.134} {-0.181} {} {} {} 
    INST {DataP/Reg_F/U1569} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.035} {0.000} {0.019} {} {0.169} {-0.147} {} {6} {(23.24, 101.12) (23.43, 101.49)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36849} {} {0.001} {0.000} {0.019} {14.585} {0.170} {-0.145} {} {} {} 
    INST {DataP/Reg_F/U655} {A1} {v} {ZN} {^} {} {AOI22_X1} {0.026} {0.000} {0.014} {} {0.196} {-0.120} {} {1} {(20.14, 135.66) (20.01, 135.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36031} {} {0.000} {0.000} {0.014} {1.922} {0.196} {-0.120} {} {} {} 
    INST {DataP/Reg_F/U656} {A4} {^} {ZN} {v} {} {NAND4_X1} {0.029} {0.000} {0.014} {} {0.225} {-0.090} {} {1} {(19.89, 138.46) (19.71, 138.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36032} {} {0.000} {0.000} {0.014} {1.204} {0.225} {-0.090} {} {} {} 
    INST {DataP/Reg_F/U671} {A1} {v} {ZN} {v} {} {OR4_X1} {0.092} {-0.004} {0.022} {} {0.317} {0.002} {} {1} {(24.00, 138.56) (24.93, 138.19)} 
    NET {} {} {} {} {} {DataP/b_out[10]} {} {0.000} {0.000} {0.022} {5.331} {0.318} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.315} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.315} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 821
PATH 822
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[19]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.318}
    {} {Slack Time} {0.315}
  END_SLK_CLC
  SLK 0.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.315} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.315} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.239} {} {3} {(26.43, 67.62) (23.32, 67.64)} 
    NET {} {} {} {} {} {n488} {} {0.000} {0.000} {0.018} {5.766} {0.076} {-0.239} {} {} {} 
    INST {U2607} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.023} {0.000} {0.012} {} {0.099} {-0.217} {} {5} {(23.00, 71.36) (22.86, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[3]} {} {0.001} {0.000} {0.012} {10.124} {0.100} {-0.216} {} {} {} 
    INST {DataP/Reg_F/U1567} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.034} {0.000} {0.023} {} {0.134} {-0.182} {} {4} {(21.41, 95.52) (21.43, 95.24)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36822} {} {0.000} {0.000} {0.023} {8.145} {0.134} {-0.182} {} {} {} 
    INST {DataP/Reg_F/U1569} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.035} {0.000} {0.019} {} {0.169} {-0.147} {} {6} {(23.24, 101.12) (23.43, 101.49)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36849} {} {0.001} {0.000} {0.019} {14.585} {0.170} {-0.146} {} {} {} 
    INST {DataP/Reg_F/U475} {A1} {v} {ZN} {^} {} {AOI22_X1} {0.026} {0.000} {0.014} {} {0.195} {-0.120} {} {1} {(19.96, 116.06) (19.82, 115.79)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35860} {} {0.000} {0.000} {0.014} {1.939} {0.195} {-0.120} {} {} {} 
    INST {DataP/Reg_F/U476} {A4} {^} {ZN} {v} {} {NAND4_X1} {0.030} {0.000} {0.014} {} {0.225} {-0.091} {} {1} {(20.27, 113.26) (20.09, 113.68)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35861} {} {0.000} {0.000} {0.014} {1.214} {0.225} {-0.091} {} {} {} 
    INST {DataP/Reg_F/U491} {A1} {v} {ZN} {v} {} {OR4_X1} {0.093} {-0.002} {0.022} {} {0.318} {0.002} {} {1} {(22.86, 115.12) (23.79, 115.49)} 
    NET {} {} {} {} {} {DataP/b_out[19]} {} {0.000} {0.000} {0.022} {5.045} {0.318} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.315} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.315} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 822
PATH 823
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[11]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[16]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.321}
    {} {Slack Time} {0.319}
  END_SLK_CLC
  SLK 0.319
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.319} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.319} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[16]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.079} {0.000} {0.020} {} {0.079} {-0.240} {} {3} {(33.45, 68.46) (30.34, 68.44)} 
    NET {} {} {} {} {} {n485} {} {0.000} {0.000} {0.020} {6.652} {0.079} {-0.240} {} {} {} 
    INST {U2609} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.027} {0.000} {0.015} {} {0.106} {-0.213} {} {6} {(21.66, 73.11) (21.53, 73.49)} 
    NET {} {} {} {} {} {DataP/add_S2[0]} {} {0.001} {0.000} {0.015} {11.969} {0.107} {-0.212} {} {} {} 
    INST {DataP/Reg_F/U1539} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.031} {0.000} {0.020} {} {0.137} {-0.181} {} {4} {(25.52, 96.56) (25.32, 96.84)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36815} {} {0.000} {0.000} {0.020} {7.274} {0.137} {-0.181} {} {} {} 
    INST {DataP/Reg_F/U1564} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.034} {-0.001} {0.019} {} {0.171} {-0.148} {} {6} {(24.64, 98.31) (24.45, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36845} {} {0.002} {0.000} {0.019} {15.252} {0.173} {-0.146} {} {} {} 
    INST {DataP/Reg_F/U633} {A1} {v} {ZN} {^} {} {AOI22_X1} {0.025} {0.000} {0.014} {} {0.198} {-0.121} {} {1} {(17.09, 137.62) (17.23, 137.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36010} {} {0.000} {0.000} {0.014} {1.765} {0.198} {-0.121} {} {} {} 
    INST {DataP/Reg_F/U636} {A2} {^} {ZN} {v} {} {NAND4_X1} {0.028} {0.000} {0.015} {} {0.225} {-0.093} {} {1} {(17.61, 135.66) (17.82, 136.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36013} {} {0.000} {0.000} {0.015} {1.363} {0.225} {-0.093} {} {} {} 
    INST {DataP/Reg_F/U651} {A1} {v} {ZN} {v} {} {OR4_X1} {0.095} {0.000} {0.022} {} {0.321} {0.002} {} {1} {(22.86, 134.72) (23.79, 135.09)} 
    NET {} {} {} {} {} {DataP/b_out[11]} {} {0.000} {0.000} {0.022} {5.062} {0.321} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.319} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.319} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 823
PATH 824
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[15]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[19]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.322}
    {} {Slack Time} {0.319}
  END_SLK_CLC
  SLK 0.319
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.319} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.319} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[19]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.076} {0.000} {0.018} {} {0.076} {-0.243} {} {3} {(26.43, 67.62) (23.32, 67.64)} 
    NET {} {} {} {} {} {n488} {} {0.000} {0.000} {0.018} {5.766} {0.076} {-0.243} {} {} {} 
    INST {U2607} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.023} {0.000} {0.012} {} {0.099} {-0.220} {} {5} {(23.00, 71.36) (22.86, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[3]} {} {0.001} {0.000} {0.012} {10.124} {0.100} {-0.219} {} {} {} 
    INST {DataP/Reg_F/U1567} {A2} {v} {ZN} {^} {} {NAND3_X1} {0.034} {0.000} {0.023} {} {0.134} {-0.185} {} {4} {(21.41, 95.52) (21.43, 95.24)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36822} {} {0.000} {0.000} {0.023} {8.145} {0.134} {-0.185} {} {} {} 
    INST {DataP/Reg_F/U1568} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.034} {0.000} {0.020} {} {0.168} {-0.151} {} {7} {(20.39, 101.12) (20.58, 101.49)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36850} {} {0.001} {0.000} {0.020} {16.559} {0.169} {-0.150} {} {} {} 
    INST {DataP/Reg_F/U555} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.036} {0.000} {0.016} {} {0.205} {-0.114} {} {1} {(40.72, 106.72) (40.91, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35936} {} {0.000} {0.000} {0.016} {1.925} {0.205} {-0.114} {} {} {} 
    INST {DataP/Reg_F/U556} {A4} {^} {ZN} {v} {} {NAND4_X1} {0.031} {0.000} {0.015} {} {0.236} {-0.083} {} {1} {(39.27, 106.82) (39.09, 106.40)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35937} {} {0.000} {0.000} {0.015} {1.500} {0.236} {-0.083} {} {} {} 
    INST {DataP/Reg_F/U571} {A1} {v} {ZN} {v} {} {OR4_X1} {0.085} {0.000} {0.018} {} {0.322} {0.003} {} {1} {(38.32, 98.31) (37.39, 98.69)} 
    NET {} {} {} {} {} {DataP/b_out[15]} {} {0.000} {0.000} {0.018} {1.884} {0.322} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.319} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.319} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 824
PATH 825
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[31]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[31]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/MEM_WB_s/ALU_OUT_reg[31]} {QN} {DFFS_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.330}
    {} {Slack Time} {0.327}
  END_SLK_CLC
  SLK 0.327
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.327} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.327} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/MEM_WB_s/ALU_OUT_reg[31]} {CK} {^} {QN} {^} {} {DFFS_X1} {0.072} {0.000} {0.015} {} {0.072} {-0.255} {} {4} {(85.89, 56.25) (84.39, 56.66)} 
    NET {} {} {} {} {} {DataP/alu_out_W[31]} {} {0.000} {0.000} {0.015} {4.634} {0.072} {-0.255} {} {} {} 
    INST {U3199} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.015} {0.000} {0.007} {} {0.087} {-0.240} {} {1} {(88.98, 57.37) (89.17, 57.20)} 
    NET {} {} {} {} {} {n3516} {} {0.000} {0.000} {0.007} {1.820} {0.087} {-0.240} {} {} {} 
    INST {U3198} {A4} {v} {ZN} {^} {} {NAND4_X1} {0.062} {0.000} {0.047} {} {0.150} {-0.178} {} {6} {(92.78, 57.26) (92.95, 57.68)} 
    NET {} {} {} {} {} {DataP/alu_b_in[31]} {} {0.002} {0.000} {0.047} {18.221} {0.152} {-0.176} {} {} {} 
    INST {U2813} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.026} {0.000} {0.007} {} {0.178} {-0.149} {} {1} {(121.16, 28.32) (120.78, 28.69)} 
    NET {} {} {} {} {} {n3896} {} {0.000} {0.000} {0.007} {1.717} {0.178} {-0.149} {} {} {} 
    INST {U2812} {A} {v} {ZN} {^} {} {OAI21_X1} {0.019} {0.000} {0.012} {} {0.197} {-0.130} {} {1} {(121.03, 25.52) (121.35, 25.75)} 
    NET {} {} {} {} {} {n3899} {} {0.000} {0.000} {0.012} {2.327} {0.197} {-0.130} {} {} {} 
    INST {U2811} {A} {^} {ZN} {v} {} {AOI21_X1} {0.014} {0.000} {0.008} {} {0.211} {-0.116} {} {1} {(121.22, 18.16) (121.53, 18.00)} 
    NET {} {} {} {} {} {n3901} {} {0.000} {0.000} {0.008} {2.968} {0.211} {-0.116} {} {} {} 
    INST {U2810} {A} {v} {ZN} {^} {} {OAI21_X1} {0.018} {0.000} {0.011} {} {0.229} {-0.098} {} {1} {(122.55, 5.92) (122.87, 6.16)} 
    NET {} {} {} {} {} {n3903} {} {0.000} {0.000} {0.011} {1.891} {0.229} {-0.098} {} {} {} 
    INST {U2387} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.004} {} {0.237} {-0.090} {} {1} {(124.13, 5.92) (124.30, 6.29)} 
    NET {} {} {} {} {} {n2161} {} {0.000} {0.000} {0.004} {1.792} {0.237} {-0.090} {} {} {} 
    INST {U2385} {A1} {v} {ZN} {^} {} {NAND2_X1} {0.013} {0.000} {0.008} {} {0.250} {-0.077} {} {1} {(125.78, 6.96) (125.91, 6.79)} 
    NET {} {} {} {} {} {n2159} {} {0.000} {0.000} {0.008} {2.242} {0.250} {-0.077} {} {} {} 
    INST {U2384} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.008} {0.000} {0.004} {} {0.259} {-0.069} {} {1} {(121.03, 5.92) (120.90, 6.29)} 
    NET {} {} {} {} {} {n2557} {} {0.000} {0.000} {0.004} {1.733} {0.259} {-0.068} {} {} {} 
    INST {U3298} {A1} {v} {ZN} {v} {} {AND2_X1} {0.030} {0.000} {0.008} {} {0.289} {-0.038} {} {2} {(110.90, 5.92) (110.35, 6.25)} 
    NET {} {} {} {} {} {n2556} {} {0.000} {0.000} {0.008} {4.265} {0.289} {-0.038} {} {} {} 
    INST {U2795} {A2} {v} {ZN} {v} {} {AND3_X1} {0.040} {0.000} {0.010} {} {0.329} {0.002} {} {1} {(92.59, 8.71) (93.14, 8.27)} 
    NET {} {} {} {} {} {n297} {} {0.000} {0.000} {0.010} {5.753} {0.330} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.327} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.327} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 825
PATH 826
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[19]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.186}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.515}
    {} {Slack Time} {0.328}
  END_SLK_CLC
  SLK 0.328
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.328} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.328} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.313} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.313} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.282} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.282} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.255} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.253} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.234} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.234} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.207} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.207} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.157} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.152} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.070} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.065} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.030} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.032} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.108} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.109} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.328} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.328} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 826
PATH 827
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.186}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.515}
    {} {Slack Time} {0.329}
  END_SLK_CLC
  SLK 0.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.329} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.329} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.313} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.313} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.282} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.282} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.256} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.253} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.234} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.234} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.207} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.207} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.157} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.153} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.070} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.065} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.030} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.031} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.108} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.109} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.329} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 827
PATH 828
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[22]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.186}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.515}
    {} {Slack Time} {0.329}
  END_SLK_CLC
  SLK 0.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.329} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.329} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.313} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.313} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.282} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.282} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.256} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.253} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.234} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.234} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.207} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.207} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.157} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.153} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.070} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.065} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.030} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.031} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.108} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.109} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.329} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 828
PATH 829
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[17]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.186}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.186}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.515}
    {} {Slack Time} {0.329}
  END_SLK_CLC
  SLK 0.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.329} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.329} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.313} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.313} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.282} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.282} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.256} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.253} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.234} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.234} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.207} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.207} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.157} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.153} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.070} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.065} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.030} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.031} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.108} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.109} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.329} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 829
PATH 830
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[13]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.174}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.330}
  END_SLK_CLC
  SLK 0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.330} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.330} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.314} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.314} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.283} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.283} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.257} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.254} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.235} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.235} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.208} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.208} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.158} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.154} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.071} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.066} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.029} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.030} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.107} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.108} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.174} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.000} {0.000} {0.040} {16.698} {0.504} {0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.330} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 830
PATH 831
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.174}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.330}
  END_SLK_CLC
  SLK 0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.330} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.330} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.314} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.314} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.283} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.283} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.257} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.254} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.235} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.235} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.208} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.208} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.158} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.154} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.071} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.066} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.029} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.030} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.107} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.108} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.174} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.000} {0.000} {0.040} {16.698} {0.504} {0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.330} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 831
PATH 832
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.174}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.330}
  END_SLK_CLC
  SLK 0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.330} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.330} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.314} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.314} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.284} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.283} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.257} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.254} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.236} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.235} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.209} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.209} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.158} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.154} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.071} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.066} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.029} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.030} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.107} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.107} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.174} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.000} {0.000} {0.040} {16.698} {0.504} {0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.330} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 832
PATH 833
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[13]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.174}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.504}
    {} {Slack Time} {0.330}
  END_SLK_CLC
  SLK 0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.330} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.330} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.315} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.315} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.284} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.284} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.257} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.254} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.236} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.235} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.209} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.209} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.158} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.154} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.071} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.066} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.028} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.030} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.107} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.107} {} {} {} 
    INST {FE_OFC59_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.067} {0.000} {0.040} {} {0.504} {0.174} {} {9} {(53.26, 74.17) (53.62, 73.83)} 
    NET {} {} {} {} {} {FE_OFN59_Rst} {} {0.001} {0.000} {0.040} {16.698} {0.504} {0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.330} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 833
PATH 834
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[11]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.146}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.146}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.479}
    {} {Slack Time} {0.334}
  END_SLK_CLC
  SLK 0.334
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.334} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.334} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.318} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.318} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.287} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.287} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.261} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.258} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.239} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.239} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.212} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.212} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.162} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.158} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.075} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.070} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.025} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.026} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.103} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.104} {} {} {} 
    INST {FE_OFC58_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.042} {0.000} {0.018} {} {0.479} {0.146} {} {4} {(49.27, 68.56) (49.63, 68.23)} 
    NET {} {} {} {} {} {FE_OFN58_Rst} {} {0.000} {0.000} {0.018} {6.603} {0.479} {0.146} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.334} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 834
PATH 835
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[14]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.146}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.146}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.479}
    {} {Slack Time} {0.334}
  END_SLK_CLC
  SLK 0.334
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.334} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.334} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.318} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.318} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.287} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.287} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.261} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.258} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.239} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.239} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.212} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.212} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.162} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.158} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.075} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.070} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.025} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.026} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.103} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.104} {} {} {} 
    INST {FE_OFC58_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.042} {0.000} {0.018} {} {0.479} {0.146} {} {4} {(49.27, 68.56) (49.63, 68.23)} 
    NET {} {} {} {} {} {FE_OFN58_Rst} {} {0.000} {0.000} {0.018} {6.603} {0.479} {0.146} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.334} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 835
PATH 836
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[11]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[11]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.146}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.146}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.479}
    {} {Slack Time} {0.334}
  END_SLK_CLC
  SLK 0.334
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.334} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.334} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.318} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.318} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.287} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.287} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.261} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.258} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.239} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.239} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.212} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.212} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.162} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.158} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.075} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.070} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.025} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.026} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.103} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.104} {} {} {} 
    INST {FE_OFC58_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.042} {0.000} {0.018} {} {0.479} {0.146} {} {4} {(49.27, 68.56) (49.63, 68.23)} 
    NET {} {} {} {} {} {FE_OFN58_Rst} {} {0.000} {0.000} {0.018} {6.603} {0.479} {0.146} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.334} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 836
PATH 837
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[10]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.146}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.146}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.479}
    {} {Slack Time} {0.334}
  END_SLK_CLC
  SLK 0.334
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.334} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.334} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.318} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.318} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.287} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.287} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.261} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.258} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.239} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.239} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.212} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.212} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.162} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.158} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.075} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.070} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.025} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.026} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.103} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.104} {} {} {} 
    INST {FE_OFC58_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.042} {0.000} {0.018} {} {0.479} {0.146} {} {4} {(49.27, 68.56) (49.63, 68.23)} 
    NET {} {} {} {} {} {FE_OFN58_Rst} {} {0.000} {0.000} {0.018} {6.603} {0.479} {0.146} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.334} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 837
PATH 838
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[8]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.349}
    {} {Slack Time} {0.344}
  END_SLK_CLC
  SLK 0.344
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.344} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.344} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.266} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.266} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.242} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.241} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.202} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.201} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.074} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.006} {0.000} {0.102} {85.128} {0.275} {-0.068} {} {} {} 
    INST {DataP/Reg_F/U693} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.306} {-0.037} {} {1} {(82.40, 98.31) (82.21, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36067} {} {0.000} {0.000} {0.007} {1.693} {0.306} {-0.037} {} {} {} 
    INST {DataP/Reg_F/U696} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.017} {0.000} {0.009} {} {0.324} {-0.020} {} {1} {(82.33, 96.46) (82.12, 96.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36070} {} {0.000} {0.000} {0.009} {1.154} {0.324} {-0.020} {} {} {} 
    INST {DataP/Reg_F/U711} {A1} {^} {ZN} {^} {} {OR4_X1} {0.025} {0.000} {0.008} {} {0.349} {0.005} {} {1} {(81.83, 95.52) (80.90, 95.89)} 
    NET {} {} {} {} {} {DataP/b_out[8]} {} {0.000} {0.000} {0.008} {1.891} {0.349} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.344} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.344} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 838
PATH 839
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[4]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.350}
    {} {Slack Time} {0.345}
  END_SLK_CLC
  SLK 0.345
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.345} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.345} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.267} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.267} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.244} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.242} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.203} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.203} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.076} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.006} {0.000} {0.102} {85.128} {0.275} {-0.070} {} {} {} 
    INST {DataP/Reg_F/U773} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.307} {-0.038} {} {1} {(88.03, 98.31) (88.22, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36143} {} {0.000} {0.000} {0.008} {1.888} {0.307} {-0.038} {} {} {} 
    INST {DataP/Reg_F/U776} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.325} {-0.020} {} {1} {(90.00, 96.46) (90.20, 96.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36146} {} {0.000} {0.000} {0.009} {1.255} {0.325} {-0.020} {} {} {} 
    INST {DataP/Reg_F/U791} {A1} {^} {ZN} {^} {} {OR4_X1} {0.025} {0.000} {0.008} {} {0.350} {0.005} {} {1} {(90.95, 95.52) (90.02, 95.89)} 
    NET {} {} {} {} {} {DataP/b_out[4]} {} {0.000} {0.000} {0.008} {1.893} {0.350} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.345} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.345} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 839
PATH 840
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[22]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.351}
    {} {Slack Time} {0.345}
  END_SLK_CLC
  SLK 0.345
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.345} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.345} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.267} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.267} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.244} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.243} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.203} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.203} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.076} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.005} {0.000} {0.102} {85.128} {0.275} {-0.071} {} {} {} 
    INST {DataP/Reg_F/U413} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.307} {-0.039} {} {1} {(53.14, 106.72) (52.95, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35801} {} {0.000} {0.000} {0.008} {1.924} {0.307} {-0.039} {} {} {} 
    INST {DataP/Reg_F/U416} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.325} {-0.021} {} {1} {(55.04, 104.86) (55.25, 105.28)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35804} {} {0.000} {0.000} {0.010} {1.405} {0.325} {-0.021} {} {} {} 
    INST {DataP/Reg_F/U431} {A1} {^} {ZN} {^} {} {OR4_X1} {0.026} {0.000} {0.008} {} {0.350} {0.005} {} {1} {(55.23, 99.37) (54.30, 98.99)} 
    NET {} {} {} {} {} {DataP/b_out[22]} {} {0.000} {0.000} {0.008} {1.993} {0.351} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.345} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.345} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 840
PATH 841
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[14]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.351}
    {} {Slack Time} {0.345}
  END_SLK_CLC
  SLK 0.345
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.345} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.345} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.268} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.268} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.244} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.243} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.203} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.203} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.076} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.004} {0.000} {0.102} {85.128} {0.274} {-0.072} {} {} {} 
    INST {DataP/Reg_F/U573} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.305} {-0.041} {} {1} {(43.45, 106.72) (43.26, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35953} {} {0.000} {0.000} {0.007} {1.739} {0.305} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U576} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.011} {} {0.324} {-0.021} {} {1} {(43.64, 104.86) (43.84, 105.28)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35956} {} {0.000} {0.000} {0.011} {2.062} {0.324} {-0.021} {} {} {} 
    INST {DataP/Reg_F/U591} {A1} {^} {ZN} {^} {} {OR4_X1} {0.026} {0.000} {0.008} {} {0.351} {0.005} {} {1} {(44.97, 96.56) (44.04, 96.19)} 
    NET {} {} {} {} {} {DataP/b_out[14]} {} {0.000} {0.000} {0.008} {1.982} {0.351} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.345} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.345} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 841
PATH 842
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[9]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.349}
  END_SLK_CLC
  SLK 0.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.349} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.349} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.271} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.271} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.247} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.246} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.207} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.207} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.079} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.006} {0.000} {0.102} {85.128} {0.275} {-0.074} {} {} {} 
    INST {DataP/Reg_F/U673} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.033} {0.000} {0.008} {} {0.308} {-0.040} {} {1} {(63.14, 99.37) (63.33, 98.99)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36048} {} {0.000} {0.000} {0.008} {2.185} {0.309} {-0.040} {} {} {} 
    INST {DataP/Reg_F/U676} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.327} {-0.022} {} {1} {(68.91, 98.42) (69.11, 98.00)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36051} {} {0.000} {0.000} {0.009} {1.359} {0.327} {-0.022} {} {} {} 
    INST {DataP/Reg_F/U691} {A1} {^} {ZN} {^} {} {OR4_X1} {0.028} {0.000} {0.009} {} {0.354} {0.006} {} {1} {(69.48, 95.52) (68.55, 95.89)} 
    NET {} {} {} {} {} {DataP/b_out[9]} {} {0.000} {0.000} {0.009} {2.709} {0.354} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.349} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.349} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 842
PATH 843
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[0]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.362}
    {} {Slack Time} {0.354}
  END_SLK_CLC
  SLK 0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.354} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.276} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.276} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.252} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.251} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.212} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.212} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.084} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.008} {0.000} {0.102} {85.128} {0.277} {-0.076} {} {} {} 
    INST {DataP/Reg_F/U853} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.308} {-0.045} {} {1} {(44.21, 138.56) (44.02, 138.19)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36219} {} {0.000} {0.000} {0.007} {1.654} {0.308} {-0.045} {} {} {} 
    INST {DataP/Reg_F/U856} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.327} {-0.027} {} {1} {(44.02, 137.62) (44.23, 137.20)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36222} {} {0.000} {0.000} {0.010} {1.618} {0.327} {-0.027} {} {} {} 
    INST {DataP/Reg_F/U871} {A1} {^} {ZN} {^} {} {OR4_X1} {0.035} {-0.002} {0.017} {} {0.361} {0.008} {} {1} {(50.79, 135.77) (51.72, 135.39)} 
    NET {} {} {} {} {} {DataP/b_out[0]} {} {0.000} {0.000} {0.017} {6.239} {0.362} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 843
PATH 844
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[17]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[17]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.546}
    {} {Slack Time} {0.354}
  END_SLK_CLC
  SLK 0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.354} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.354} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.338} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.338} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.308} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.307} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.281} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.278} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.260} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.259} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.233} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.233} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.182} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.178} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.095} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.090} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.005} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.006} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.083} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.083} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.160} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.514} {0.161} {} {} {} 
    INST {FE_OFC63_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.032} {0.000} {0.009} {} {0.546} {0.192} {} {1} {(55.73, 78.72) (56.09, 79.05)} 
    NET {} {} {} {} {} {FE_OFN63_Rst} {} {0.000} {0.000} {0.009} {1.925} {0.546} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 844
PATH 845
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[1]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.361}
    {} {Slack Time} {0.354}
  END_SLK_CLC
  SLK 0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.354} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.276} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.276} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.252} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.251} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.212} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.212} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.084} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.009} {0.000} {0.102} {85.128} {0.279} {-0.075} {} {} {} 
    INST {DataP/Reg_F/U833} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.007} {} {0.310} {-0.043} {} {1} {(61.31, 124.56) (61.12, 124.19)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36200} {} {0.000} {0.000} {0.007} {1.831} {0.310} {-0.043} {} {} {} 
    INST {DataP/Reg_F/U836} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.011} {} {0.330} {-0.024} {} {1} {(62.95, 124.46) (62.75, 124.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36203} {} {0.000} {0.000} {0.011} {1.942} {0.330} {-0.024} {} {} {} 
    INST {DataP/Reg_F/U851} {A1} {^} {ZN} {^} {} {OR4_X1} {0.031} {-0.003} {0.014} {} {0.361} {0.007} {} {1} {(65.04, 116.17) (65.97, 115.79)} 
    NET {} {} {} {} {} {DataP/b_out[1]} {} {0.000} {0.000} {0.014} {5.120} {0.361} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 845
PATH 846
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[13]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.361}
    {} {Slack Time} {0.354}
  END_SLK_CLC
  SLK 0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.354} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.276} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.276} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.252} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.251} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.212} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.212} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.085} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.008} {0.000} {0.102} {85.128} {0.277} {-0.077} {} {} {} 
    INST {DataP/Reg_F/U593} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.007} {} {0.309} {-0.045} {} {1} {(52.95, 124.56) (52.76, 124.19)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35972} {} {0.000} {0.000} {0.007} {1.829} {0.309} {-0.045} {} {} {} 
    INST {DataP/Reg_F/U596} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.011} {} {0.328} {-0.026} {} {1} {(54.47, 124.46) (54.68, 124.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35975} {} {0.000} {0.000} {0.011} {1.963} {0.328} {-0.026} {} {} {} 
    INST {DataP/Reg_F/U611} {A1} {^} {ZN} {^} {} {OR4_X1} {0.032} {0.000} {0.013} {} {0.361} {0.007} {} {1} {(55.54, 115.12) (56.47, 115.49)} 
    NET {} {} {} {} {} {DataP/b_out[13]} {} {0.000} {0.000} {0.013} {4.470} {0.361} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 846
PATH 847
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[13]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.193}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.193}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.547}
    {} {Slack Time} {0.354}
  END_SLK_CLC
  SLK 0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.354} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.354} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.339} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.339} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.308} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.308} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.281} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.278} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.260} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.259} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.233} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.233} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.182} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.178} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.095} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.091} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.004} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.006} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.082} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.083} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.160} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.161} {} {} {} 
    INST {FE_OFC64_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.032} {0.000} {0.009} {} {0.547} {0.193} {} {1} {(57.82, 82.56) (58.18, 82.23)} 
    NET {} {} {} {} {} {FE_OFN64_Rst} {} {0.000} {0.000} {0.009} {1.998} {0.547} {0.193} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 847
PATH 848
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[22]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.192}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.547}
    {} {Slack Time} {0.354}
  END_SLK_CLC
  SLK 0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.354} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.354} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.339} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.339} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.308} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.308} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.281} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.278} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.260} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.259} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.233} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.233} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.182} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.178} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.096} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.091} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {0.004} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {0.006} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.082} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.083} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.160} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.161} {} {} {} 
    INST {FE_OFC67_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.032} {0.000} {0.009} {} {0.547} {0.192} {} {1} {(56.49, 88.17) (56.85, 87.83)} 
    NET {} {} {} {} {} {FE_OFN67_Rst} {} {0.000} {0.000} {0.009} {1.983} {0.547} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 848
PATH 849
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[7]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.361}
    {} {Slack Time} {0.354}
  END_SLK_CLC
  SLK 0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.354} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.276} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.276} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.253} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.252} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.212} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.212} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.085} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.012} {0.000} {0.102} {85.128} {0.282} {-0.073} {} {} {} 
    INST {DataP/Reg_F/U713} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.313} {-0.041} {} {1} {(70.74, 135.77) (70.93, 135.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36086} {} {0.000} {0.000} {0.007} {1.758} {0.313} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U716} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.331} {-0.023} {} {1} {(72.90, 135.66) (73.11, 136.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36089} {} {0.000} {0.000} {0.010} {1.465} {0.331} {-0.023} {} {} {} 
    INST {DataP/Reg_F/U731} {A1} {^} {ZN} {^} {} {OR4_X1} {0.030} {-0.003} {0.014} {} {0.361} {0.007} {} {1} {(68.27, 135.77) (69.20, 135.39)} 
    NET {} {} {} {} {} {DataP/b_out[7]} {} {0.000} {0.000} {0.014} {5.120} {0.361} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.354} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 849
PATH 850
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[17]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.362}
    {} {Slack Time} {0.355}
  END_SLK_CLC
  SLK 0.355
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.355} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.355} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.277} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.277} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.253} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.252} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.213} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.213} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.085} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.008} {0.000} {0.102} {85.128} {0.277} {-0.077} {} {} {} 
    INST {DataP/Reg_F/U513} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.308} {-0.046} {} {1} {(48.20, 137.52) (48.01, 137.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35896} {} {0.000} {0.000} {0.007} {1.675} {0.308} {-0.046} {} {} {} 
    INST {DataP/Reg_F/U516} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.011} {} {0.328} {-0.027} {} {1} {(47.82, 135.66) (48.02, 136.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35899} {} {0.000} {0.000} {0.011} {2.135} {0.328} {-0.027} {} {} {} 
    INST {DataP/Reg_F/U531} {A1} {^} {ZN} {^} {} {OR4_X1} {0.034} {0.000} {0.014} {} {0.362} {0.007} {} {1} {(55.73, 132.97) (56.66, 132.59)} 
    NET {} {} {} {} {} {DataP/b_out[17]} {} {0.000} {0.000} {0.014} {4.825} {0.362} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.355} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.355} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 850
PATH 851
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[12]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.362}
    {} {Slack Time} {0.356}
  END_SLK_CLC
  SLK 0.356
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.356} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.356} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.278} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.278} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.255} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.253} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.214} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.214} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.087} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.011} {0.000} {0.102} {85.128} {0.280} {-0.076} {} {} {} 
    INST {DataP/Reg_F/U613} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.033} {0.000} {0.008} {} {0.313} {-0.043} {} {1} {(71.00, 124.56) (70.81, 124.19)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35991} {} {0.000} {0.000} {0.008} {2.018} {0.313} {-0.043} {} {} {} 
    INST {DataP/Reg_F/U616} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.331} {-0.025} {} {1} {(72.71, 121.66) (72.92, 122.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35994} {} {0.000} {0.000} {0.010} {1.471} {0.331} {-0.025} {} {} {} 
    INST {DataP/Reg_F/U631} {A1} {^} {ZN} {^} {} {OR4_X1} {0.031} {0.000} {0.012} {} {0.362} {0.006} {} {1} {(73.97, 116.17) (74.90, 115.79)} 
    NET {} {} {} {} {} {DataP/b_out[12]} {} {0.000} {0.000} {0.012} {3.967} {0.362} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.356} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.356} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 851
PATH 852
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[5]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.364}
    {} {Slack Time} {0.358}
  END_SLK_CLC
  SLK 0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.358} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.280} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.280} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.256} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.255} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.216} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.216} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.088} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.015} {0.000} {0.103} {85.128} {0.284} {-0.073} {} {} {} 
    INST {DataP/Reg_F/U753} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.316} {-0.041} {} {1} {(88.79, 120.72) (88.98, 121.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36124} {} {0.000} {0.000} {0.008} {1.908} {0.316} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U756} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.335} {-0.023} {} {1} {(89.81, 118.02) (90.02, 117.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36127} {} {0.000} {0.000} {0.010} {1.477} {0.335} {-0.023} {} {} {} 
    INST {DataP/Reg_F/U771} {A1} {^} {ZN} {^} {} {OR4_X1} {0.029} {0.000} {0.010} {} {0.363} {0.006} {} {1} {(85.25, 115.12) (84.32, 115.49)} 
    NET {} {} {} {} {} {DataP/b_out[5]} {} {0.000} {0.000} {0.010} {3.171} {0.364} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.358} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 852
PATH 853
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[6]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.365}
    {} {Slack Time} {0.358}
  END_SLK_CLC
  SLK 0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.358} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.280} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.280} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.256} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.255} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.216} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.216} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.088} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.013} {0.000} {0.103} {85.128} {0.283} {-0.075} {} {} {} 
    INST {DataP/Reg_F/U733} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.314} {-0.044} {} {1} {(86.13, 135.77) (86.32, 135.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36105} {} {0.000} {0.000} {0.007} {1.684} {0.314} {-0.044} {} {} {} 
    INST {DataP/Reg_F/U736} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.332} {-0.026} {} {1} {(85.18, 135.66) (84.98, 136.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36108} {} {0.000} {0.000} {0.009} {1.368} {0.332} {-0.026} {} {} {} 
    INST {DataP/Reg_F/U751} {A1} {^} {ZN} {^} {} {OR4_X1} {0.033} {0.000} {0.014} {} {0.364} {0.007} {} {1} {(82.02, 135.77) (81.09, 135.39)} 
    NET {} {} {} {} {} {DataP/b_out[6]} {} {0.000} {0.000} {0.014} {4.870} {0.365} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.358} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 853
PATH 854
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[2]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.363}
    {} {Slack Time} {0.358}
  END_SLK_CLC
  SLK 0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.358} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.280} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.280} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.256} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.255} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.216} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.216} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.089} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.071} {} {} {} 
    INST {DataP/Reg_F/U813} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.320} {-0.038} {} {1} {(108.55, 99.37) (108.74, 98.99)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36181} {} {0.000} {0.000} {0.008} {1.931} {0.320} {-0.038} {} {} {} 
    INST {DataP/Reg_F/U816} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.337} {-0.021} {} {1} {(106.27, 99.26) (106.06, 99.68)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36184} {} {0.000} {0.000} {0.009} {1.280} {0.337} {-0.021} {} {} {} 
    INST {DataP/Reg_F/U831} {A1} {^} {ZN} {^} {} {OR4_X1} {0.026} {0.000} {0.008} {} {0.363} {0.005} {} {1} {(105.20, 96.56) (104.27, 96.19)} 
    NET {} {} {} {} {} {DataP/b_out[2]} {} {0.000} {0.000} {0.008} {2.055} {0.363} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.358} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 854
PATH 855
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[24]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.365}
    {} {Slack Time} {0.358}
  END_SLK_CLC
  SLK 0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.358} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.280} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.280} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.257} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.256} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.216} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.216} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.089} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.014} {0.000} {0.103} {85.128} {0.283} {-0.075} {} {} {} 
    INST {DataP/Reg_F/U373} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.007} {} {0.315} {-0.043} {} {1} {(98.74, 135.77) (98.55, 135.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35763} {} {0.000} {0.000} {0.007} {1.849} {0.315} {-0.043} {} {} {} 
    INST {DataP/Reg_F/U376} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.333} {-0.025} {} {1} {(101.02, 135.66) (101.23, 136.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35766} {} {0.000} {0.000} {0.009} {1.266} {0.333} {-0.025} {} {} {} 
    INST {DataP/Reg_F/U391} {A1} {^} {ZN} {^} {} {OR4_X1} {0.032} {0.000} {0.013} {} {0.365} {0.007} {} {1} {(103.87, 135.77) (102.94, 135.39)} 
    NET {} {} {} {} {} {DataP/b_out[24]} {} {0.000} {0.000} {0.013} {4.579} {0.365} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.358} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 855
PATH 856
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[30]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.363}
    {} {Slack Time} {0.358}
  END_SLK_CLC
  SLK 0.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.358} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.280} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.280} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.257} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.256} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.216} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.216} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.089} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.071} {} {} {} 
    INST {DataP/Reg_F/U253} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.033} {0.000} {0.008} {} {0.320} {-0.038} {} {1} {(126.22, 99.37) (126.41, 98.99)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35649} {} {0.000} {0.000} {0.008} {2.046} {0.320} {-0.038} {} {} {} 
    INST {DataP/Reg_F/U256} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.339} {-0.020} {} {1} {(130.02, 98.42) (129.81, 98.00)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35652} {} {0.000} {0.000} {0.010} {1.456} {0.339} {-0.020} {} {} {} 
    INST {DataP/Reg_F/U271} {A1} {^} {ZN} {^} {} {OR4_X1} {0.025} {0.000} {0.007} {} {0.363} {0.005} {} {1} {(134.77, 96.56) (135.70, 96.19)} 
    NET {} {} {} {} {} {DataP/b_out[30]} {} {0.000} {0.000} {0.007} {1.631} {0.363} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.358} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.358} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 856
PATH 857
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[26]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[26]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.366}
    {} {Slack Time} {0.359}
  END_SLK_CLC
  SLK 0.359
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.359} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.359} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.281} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.281} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.258} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.256} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.217} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.217} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.090} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.016} {0.000} {0.103} {85.128} {0.285} {-0.074} {} {} {} 
    INST {DataP/Reg_F/U333} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.007} {} {0.317} {-0.042} {} {1} {(97.15, 118.97) (97.34, 118.59)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35725} {} {0.000} {0.000} {0.007} {1.837} {0.317} {-0.042} {} {} {} 
    INST {DataP/Reg_F/U336} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.335} {-0.024} {} {1} {(98.93, 118.02) (99.14, 117.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35728} {} {0.000} {0.000} {0.009} {1.293} {0.335} {-0.024} {} {} {} 
    INST {DataP/Reg_F/U351} {A1} {^} {ZN} {^} {} {OR4_X1} {0.031} {0.000} {0.012} {} {0.365} {0.006} {} {1} {(99.50, 113.37) (98.57, 112.99)} 
    NET {} {} {} {} {} {DataP/b_out[26]} {} {0.000} {0.000} {0.012} {4.045} {0.366} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.359} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.359} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 857
PATH 858
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[29]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[29]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.364}
    {} {Slack Time} {0.359}
  END_SLK_CLC
  SLK 0.359
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.359} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.359} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.281} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.281} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.258} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.256} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.217} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.217} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.090} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.072} {} {} {} 
    INST {DataP/Reg_F/U273} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.319} {-0.040} {} {1} {(128.12, 99.37) (128.31, 98.99)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35668} {} {0.000} {0.000} {0.007} {1.734} {0.319} {-0.040} {} {} {} 
    INST {DataP/Reg_F/U276} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.011} {} {0.338} {-0.021} {} {1} {(130.40, 99.26) (130.19, 99.68)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35671} {} {0.000} {0.000} {0.011} {1.999} {0.338} {-0.021} {} {} {} 
    INST {DataP/Reg_F/U291} {A1} {^} {ZN} {^} {} {OR4_X1} {0.026} {0.000} {0.008} {} {0.364} {0.005} {} {1} {(141.23, 98.31) (142.16, 98.69)} 
    NET {} {} {} {} {} {DataP/b_out[29]} {} {0.000} {0.000} {0.008} {1.925} {0.364} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.359} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.359} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 858
PATH 859
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[3]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.368}
    {} {Slack Time} {0.360}
  END_SLK_CLC
  SLK 0.360
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.360} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.360} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.283} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.283} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.259} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.258} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.218} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.218} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.091} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.014} {0.000} {0.103} {85.128} {0.283} {-0.077} {} {} {} 
    INST {DataP/Reg_F/U793} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.007} {} {0.315} {-0.045} {} {1} {(91.83, 135.77) (92.02, 135.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36162} {} {0.000} {0.000} {0.007} {1.837} {0.315} {-0.045} {} {} {} 
    INST {DataP/Reg_F/U796} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.017} {0.000} {0.009} {} {0.332} {-0.028} {} {1} {(90.19, 134.82) (90.39, 134.40)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36165} {} {0.000} {0.000} {0.009} {1.107} {0.332} {-0.028} {} {} {} 
    INST {DataP/Reg_F/U811} {A1} {^} {ZN} {^} {} {OR4_X1} {0.036} {0.000} {0.017} {} {0.368} {0.008} {} {1} {(89.93, 132.97) (90.86, 132.59)} 
    NET {} {} {} {} {} {DataP/b_out[3]} {} {0.000} {0.000} {0.017} {6.244} {0.368} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.360} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.360} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 859
PATH 860
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[28]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[28]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.368}
    {} {Slack Time} {0.362}
  END_SLK_CLC
  SLK 0.362
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.362} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.362} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.284} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.284} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.260} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.259} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.220} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.219} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.092} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.074} {} {} {} 
    INST {DataP/Reg_F/U293} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.320} {-0.042} {} {1} {(119.76, 99.37) (119.95, 98.99)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35687} {} {0.000} {0.000} {0.008} {1.969} {0.320} {-0.042} {} {} {} 
    INST {DataP/Reg_F/U296} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.338} {-0.024} {} {1} {(116.53, 99.26) (116.33, 99.68)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35690} {} {0.000} {0.000} {0.009} {1.274} {0.338} {-0.024} {} {} {} 
    INST {DataP/Reg_F/U311} {A1} {^} {ZN} {^} {} {OR4_X1} {0.030} {0.000} {0.012} {} {0.368} {0.006} {} {1} {(116.41, 96.56) (115.48, 96.19)} 
    NET {} {} {} {} {} {DataP/b_out[28]} {} {0.000} {0.000} {0.012} {3.749} {0.368} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.362} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.362} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 860
PATH 861
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.646}
    {} {Slack Time} {0.363}
  END_SLK_CLC
  SLK 0.363
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.363} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.363} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.347} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.347} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.316} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.316} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.290} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.287} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.268} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.268} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.241} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.241} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.191} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.187} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.104} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.099} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.004} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.003} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.074} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.075} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.151} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.152} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.280} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.003} {0.000} {0.081} {101.852} {0.646} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.363} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.363} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 861
PATH 862
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[31]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[31]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.370}
    {} {Slack Time} {0.364}
  END_SLK_CLC
  SLK 0.364
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.364} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.364} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.286} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.286} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.262} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.261} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.222} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.222} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.094} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.077} {} {} {} 
    INST {DataP/Reg_F/U213} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.033} {0.000} {0.008} {} {0.320} {-0.044} {} {1} {(125.84, 120.72) (126.03, 121.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35611} {} {0.000} {0.000} {0.008} {2.017} {0.320} {-0.044} {} {} {} 
    INST {DataP/Reg_F/U216} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.011} {} {0.339} {-0.025} {} {1} {(130.59, 120.82) (130.38, 120.40)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35614} {} {0.000} {0.000} {0.011} {1.895} {0.339} {-0.024} {} {} {} 
    INST {DataP/Reg_F/U231} {A1} {^} {ZN} {^} {} {OR4_X1} {0.030} {0.000} {0.012} {} {0.370} {0.006} {} {1} {(139.71, 120.72) (140.64, 121.09)} 
    NET {} {} {} {} {} {DataP/b_out[31]} {} {0.000} {0.000} {0.012} {3.714} {0.370} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.364} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.364} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 862
PATH 863
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[23]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.373}
    {} {Slack Time} {0.365}
  END_SLK_CLC
  SLK 0.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.365} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.365} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.287} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.287} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.263} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.262} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.223} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.222} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.095} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.077} {} {} {} 
    INST {DataP/Reg_F/U393} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.319} {-0.046} {} {1} {(116.91, 135.77) (117.10, 135.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35782} {} {0.000} {0.000} {0.007} {1.730} {0.319} {-0.046} {} {} {} 
    INST {DataP/Reg_F/U396} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.017} {0.000} {0.009} {} {0.336} {-0.029} {} {1} {(115.20, 135.66) (115.00, 136.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35785} {} {0.000} {0.000} {0.009} {1.174} {0.336} {-0.029} {} {} {} 
    INST {DataP/Reg_F/U411} {A1} {^} {ZN} {^} {} {OR4_X1} {0.036} {0.000} {0.017} {} {0.372} {0.008} {} {1} {(113.18, 135.77) (112.25, 135.39)} 
    NET {} {} {} {} {} {DataP/b_out[23]} {} {0.000} {0.000} {0.017} {6.335} {0.373} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.365} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.365} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 863
PATH 864
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[9]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.648}
    {} {Slack Time} {0.365}
  END_SLK_CLC
  SLK 0.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.365} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.365} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.349} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.349} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.318} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.318} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.292} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.289} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.270} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.270} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.243} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.243} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.193} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.189} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.106} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.101} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.006} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.005} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.072} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.073} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.149} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.150} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.278} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.006} {0.000} {0.082} {101.852} {0.648} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.365} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.365} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 864
PATH 865
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[22]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[22]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.648}
    {} {Slack Time} {0.365}
  END_SLK_CLC
  SLK 0.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.365} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.365} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.349} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.349} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.318} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.318} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.292} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.289} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.270} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.270} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.243} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.243} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.193} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.189} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.106} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.101} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.006} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.005} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.072} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.073} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.149} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.150} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.278} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.006} {0.000} {0.082} {101.852} {0.648} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.365} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.365} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 865
PATH 866
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[25]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[25]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.372}
    {} {Slack Time} {0.365}
  END_SLK_CLC
  SLK 0.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.365} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.365} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.287} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.287} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.263} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.262} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.223} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.223} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.096} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.078} {} {} {} 
    INST {DataP/Reg_F/U353} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.034} {0.000} {0.008} {} {0.321} {-0.044} {} {1} {(126.22, 117.92) (126.41, 118.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35744} {} {0.000} {0.000} {0.008} {2.286} {0.321} {-0.044} {} {} {} 
    INST {DataP/Reg_F/U356} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.340} {-0.025} {} {1} {(131.16, 113.26) (130.96, 113.68)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35747} {} {0.000} {0.000} {0.010} {1.593} {0.340} {-0.025} {} {} {} 
    INST {DataP/Reg_F/U371} {A1} {^} {ZN} {^} {} {OR4_X1} {0.031} {0.000} {0.012} {} {0.371} {0.006} {} {1} {(138.19, 113.37) (139.12, 112.99)} 
    NET {} {} {} {} {} {DataP/b_out[25]} {} {0.000} {0.000} {0.012} {4.157} {0.372} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.365} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.365} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 866
PATH 867
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[27]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[27]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.372}
    {} {Slack Time} {0.365}
  END_SLK_CLC
  SLK 0.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.365} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.365} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.287} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.287} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.264} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.262} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.223} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.223} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.096} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.017} {0.000} {0.103} {85.128} {0.287} {-0.078} {} {} {} 
    INST {DataP/Reg_F/U313} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.034} {0.000} {0.008} {} {0.321} {-0.044} {} {1} {(115.46, 118.97) (115.27, 118.59)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35706} {} {0.000} {0.000} {0.008} {2.280} {0.321} {-0.044} {} {} {} 
    INST {DataP/Reg_F/U316} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.339} {-0.026} {} {1} {(109.88, 118.02) (109.67, 117.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35709} {} {0.000} {0.000} {0.010} {1.358} {0.339} {-0.026} {} {} {} 
    INST {DataP/Reg_F/U331} {A1} {^} {ZN} {^} {} {OR4_X1} {0.033} {0.000} {0.014} {} {0.372} {0.007} {} {1} {(109.50, 113.37) (110.43, 112.99)} 
    NET {} {} {} {} {} {DataP/b_out[27]} {} {0.000} {0.000} {0.014} {4.896} {0.372} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.365} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.365} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 867
PATH 868
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[9]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[24]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.372}
    {} {Slack Time} {0.367}
  END_SLK_CLC
  SLK 0.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.367} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.092} {0.000} {0.010} {} {0.092} {-0.275} {} {2} {(52.84, 71.26) (49.35, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[24]} {} {0.000} {0.000} {0.010} {5.716} {0.092} {-0.275} {} {} {} 
    INST {U4318} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.021} {} {0.123} {-0.244} {} {4} {(51.74, 79.77) (51.93, 79.59)} 
    NET {} {} {} {} {} {n4186} {} {0.000} {0.000} {0.021} {7.537} {0.123} {-0.244} {} {} {} 
    INST {DataP/Reg_F/U1084} {A3} {^} {ZN} {v} {} {NAND3_X1} {0.037} {0.000} {0.022} {} {0.159} {-0.208} {} {4} {(52.88, 85.36) (53.05, 85.64)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36349} {} {0.000} {0.000} {0.022} {6.420} {0.159} {-0.208} {} {} {} 
    INST {DataP/Reg_F/U1086} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.016} {} {0.188} {-0.179} {} {1} {(52.83, 89.92) (52.69, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36763} {} {0.000} {0.000} {0.016} {1.884} {0.188} {-0.179} {} {} {} 
    INST {DataP/Reg_F/FE_OFC123_n36763} {A} {^} {Z} {^} {} {BUF_X2} {0.114} {0.000} {0.109} {} {0.301} {-0.066} {} {32} {(53.07, 89.92) (53.48, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN123_n36763} {} {0.006} {0.000} {0.109} {89.325} {0.307} {-0.059} {} {} {} 
    INST {DataP/Reg_F/U1511} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.328} {-0.039} {} {1} {(69.17, 90.86) (69.03, 90.59)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36766} {} {0.000} {0.000} {0.007} {1.763} {0.328} {-0.039} {} {} {} 
    INST {DataP/Reg_F/U1513} {A3} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.009} {} {0.347} {-0.020} {} {1} {(68.65, 92.82) (68.64, 92.40)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36808} {} {0.000} {0.000} {0.009} {1.130} {0.347} {-0.020} {} {} {} 
    INST {DataP/Reg_F/U958} {A1} {^} {ZN} {^} {} {OR4_X1} {0.025} {0.000} {0.007} {} {0.372} {0.005} {} {1} {(68.46, 93.77) (69.39, 93.39)} 
    NET {} {} {} {} {} {DataP/a_out[9]} {} {0.000} {0.000} {0.007} {1.778} {0.372} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.367} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 868
PATH 869
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[20]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.375}
    {} {Slack Time} {0.367}
  END_SLK_CLC
  SLK 0.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.367} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.289} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.289} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.265} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.264} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.225} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.225} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.098} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.080} {} {} {} 
    INST {DataP/Reg_F/U453} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.034} {0.000} {0.008} {} {0.321} {-0.046} {} {1} {(126.22, 134.72) (126.41, 135.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35839} {} {0.000} {0.000} {0.008} {2.196} {0.321} {-0.046} {} {} {} 
    INST {DataP/Reg_F/U456} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.339} {-0.028} {} {1} {(131.42, 138.46) (131.62, 138.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35842} {} {0.000} {0.000} {0.009} {1.154} {0.339} {-0.028} {} {} {} 
    INST {DataP/Reg_F/U471} {A1} {^} {ZN} {^} {} {OR4_X1} {0.036} {0.000} {0.017} {} {0.375} {0.008} {} {1} {(133.25, 138.56) (134.18, 138.19)} 
    NET {} {} {} {} {} {DataP/b_out[20]} {} {0.000} {0.000} {0.017} {6.108} {0.375} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.367} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 869
PATH 870
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/B_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[21]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[17]} {QN} {DFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.375}
    {} {Slack Time} {0.367}
  END_SLK_CLC
  SLK 0.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.367} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[17]} {CK} {^} {QN} {^} {} {DFFR_X1} {0.078} {0.000} {0.019} {} {0.078} {-0.289} {} {3} {(30.04, 65.66) (26.93, 65.64)} 
    NET {} {} {} {} {} {n486} {} {0.000} {0.000} {0.019} {6.353} {0.078} {-0.289} {} {} {} 
    INST {U2605} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.013} {} {0.102} {-0.265} {} {5} {(21.48, 71.36) (21.34, 70.99)} 
    NET {} {} {} {} {} {DataP/add_S2[1]} {} {0.001} {0.000} {0.013} {10.420} {0.103} {-0.264} {} {} {} 
    INST {DataP/Reg_F/U1563} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.039} {0.000} {0.031} {} {0.142} {-0.225} {} {1} {(19.51, 98.31) (19.71, 98.69)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36846} {} {0.000} {0.000} {0.031} {2.589} {0.142} {-0.225} {} {} {} 
    INST {DataP/Reg_F/FE_OFC106_n36846} {A} {^} {Z} {^} {} {BUF_X2} {0.127} {0.000} {0.102} {} {0.269} {-0.098} {} {32} {(19.63, 106.72) (20.04, 107.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN106_n36846} {} {0.018} {0.000} {0.103} {85.128} {0.287} {-0.080} {} {} {} 
    INST {DataP/Reg_F/U433} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.033} {0.000} {0.008} {} {0.321} {-0.046} {} {1} {(126.41, 135.77) (126.60, 135.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35820} {} {0.000} {0.000} {0.008} {2.101} {0.321} {-0.046} {} {} {} 
    INST {DataP/Reg_F/U436} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.339} {-0.028} {} {1} {(131.23, 135.66) (131.44, 136.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35823} {} {0.000} {0.000} {0.010} {1.667} {0.339} {-0.028} {} {} {} 
    INST {DataP/Reg_F/U451} {A1} {^} {ZN} {^} {} {OR4_X1} {0.035} {0.000} {0.015} {} {0.374} {0.007} {} {1} {(139.21, 135.77) (138.28, 135.39)} 
    NET {} {} {} {} {} {DataP/b_out[21]} {} {0.000} {0.000} {0.015} {5.545} {0.375} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.367} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 870
PATH 871
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[20]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[20]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.367}
  END_SLK_CLC
  SLK 0.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.367} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.367} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.352} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.352} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.321} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.321} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.294} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.291} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.273} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.272} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.246} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.246} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.195} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.191} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.108} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.103} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.009} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.007} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.070} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.070} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.147} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.148} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.275} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.367} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 871
PATH 872
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[21]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[21]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.367}
  END_SLK_CLC
  SLK 0.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.367} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.367} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.352} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.352} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.321} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.321} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.294} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.291} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.273} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.272} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.246} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.246} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.195} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.191} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.108} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.103} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.009} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.007} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.070} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.070} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.147} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.148} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.275} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.367} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 872
PATH 873
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[22]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[22]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.367}
  END_SLK_CLC
  SLK 0.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.367} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.367} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.352} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.352} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.321} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.321} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.294} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.291} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.273} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.272} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.246} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.246} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.195} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.191} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.108} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.104} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.009} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.007} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.069} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.070} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.147} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.148} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.275} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.367} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 873
PATH 874
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[12]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.367}
  END_SLK_CLC
  SLK 0.367
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.367} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.367} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.352} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.352} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.321} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.321} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.294} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.292} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.273} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.273} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.246} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.246} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.196} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.191} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.109} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.104} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.009} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.007} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.069} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.070} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.147} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.148} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.275} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.367} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.367} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 874
PATH 875
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.651}
    {} {Slack Time} {0.368}
  END_SLK_CLC
  SLK 0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.368} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.368} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.353} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.353} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.322} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.322} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.295} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.293} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.274} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.274} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.247} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.247} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.197} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.192} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.110} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.105} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.010} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.008} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.068} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.069} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.145} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.147} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.274} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.009} {0.000} {0.082} {101.852} {0.651} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.368} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.368} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 875
PATH 876
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[9]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[9]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.652}
    {} {Slack Time} {0.368}
  END_SLK_CLC
  SLK 0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.368} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.368} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.353} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.353} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.322} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.322} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.295} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.293} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.274} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.274} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.247} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.247} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.197} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.192} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.110} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.105} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.010} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.009} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.068} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.069} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.145} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.146} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.274} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.009} {0.000} {0.082} {101.852} {0.652} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.368} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.368} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 876
PATH 877
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.652}
    {} {Slack Time} {0.368}
  END_SLK_CLC
  SLK 0.368
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.368} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.368} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.353} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.353} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.322} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.322} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.295} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.293} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.274} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.274} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.247} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.247} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.197} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.192} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.110} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.105} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.010} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.009} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.068} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.069} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.145} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.146} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.274} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.009} {0.000} {0.082} {101.852} {0.652} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.368} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.368} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 877
PATH 878
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.652}
    {} {Slack Time} {0.369}
  END_SLK_CLC
  SLK 0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.369} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.369} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.353} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.353} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.322} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.322} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.296} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.293} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.274} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.274} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.247} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.247} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.197} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.193} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.110} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.105} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.010} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.009} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.068} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.069} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.145} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.146} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.274} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.010} {0.000} {0.082} {101.852} {0.652} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.369} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.369} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 878
PATH 879
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.652}
    {} {Slack Time} {0.369}
  END_SLK_CLC
  SLK 0.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.369} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.369} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.354} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.354} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.323} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.323} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.296} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.293} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.275} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.274} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.248} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.248} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.197} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.193} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.110} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.105} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.011} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.009} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.068} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.068} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.145} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.146} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.273} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.010} {0.000} {0.082} {101.852} {0.652} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.369} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.369} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 879
PATH 880
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.653}
    {} {Slack Time} {0.370}
  END_SLK_CLC
  SLK 0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.370} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.370} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.354} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.354} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.324} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.323} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.297} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.294} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.276} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.275} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.249} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.249} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.198} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.194} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.111} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.106} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.011} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.010} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.067} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.067} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.144} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.145} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.272} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.370} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.370} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 880
PATH 881
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[21]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[21]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.653}
    {} {Slack Time} {0.370}
  END_SLK_CLC
  SLK 0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.370} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.370} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.355} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.355} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.324} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.324} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.297} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.294} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.276} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.275} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.249} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.249} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.198} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.194} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.111} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.107} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.012} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.010} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.066} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.067} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.144} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.145} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.272} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.370} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.370} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 881
PATH 882
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[20]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[20]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.653}
    {} {Slack Time} {0.370}
  END_SLK_CLC
  SLK 0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.370} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.370} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.355} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.355} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.324} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.324} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.297} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.294} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.276} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.275} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.249} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.249} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.198} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.194} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.111} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.107} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.012} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.010} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.066} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.067} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.144} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.145} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.272} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.370} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.370} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 882
PATH 883
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[23]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[23]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.654}
    {} {Slack Time} {0.370}
  END_SLK_CLC
  SLK 0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.370} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.370} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.355} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.355} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.324} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.324} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.297} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.295} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.276} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.276} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.249} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.249} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.199} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.194} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.112} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.107} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.012} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.010} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.066} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.067} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.144} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.145} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.272} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.654} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.370} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.370} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 883
PATH 884
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[23]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[23]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.283}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.283}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.654}
    {} {Slack Time} {0.370}
  END_SLK_CLC
  SLK 0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.370} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.370} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.355} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.355} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.324} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.324} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.297} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.295} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.276} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.276} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.249} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.249} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.199} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.194} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.112} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.107} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.012} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.010} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.066} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.067} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.143} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.145} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.272} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.654} {0.283} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.370} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.370} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 884
PATH 885
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[8]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[8]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[24]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.376}
    {} {Slack Time} {0.371}
  END_SLK_CLC
  SLK 0.371
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.371} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.371} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.092} {0.000} {0.010} {} {0.092} {-0.279} {} {2} {(52.84, 71.26) (49.35, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[24]} {} {0.000} {0.000} {0.010} {5.716} {0.092} {-0.279} {} {} {} 
    INST {U4318} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.021} {} {0.123} {-0.249} {} {4} {(51.74, 79.77) (51.93, 79.59)} 
    NET {} {} {} {} {} {n4186} {} {0.000} {0.000} {0.021} {7.537} {0.123} {-0.249} {} {} {} 
    INST {DataP/Reg_F/U1084} {A3} {^} {ZN} {v} {} {NAND3_X1} {0.037} {0.000} {0.022} {} {0.159} {-0.212} {} {4} {(52.88, 85.36) (53.05, 85.64)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36349} {} {0.000} {0.000} {0.022} {6.420} {0.159} {-0.212} {} {} {} 
    INST {DataP/Reg_F/U1086} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.016} {} {0.188} {-0.184} {} {1} {(52.83, 89.92) (52.69, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36763} {} {0.000} {0.000} {0.016} {1.884} {0.188} {-0.184} {} {} {} 
    INST {DataP/Reg_F/FE_OFC123_n36763} {A} {^} {Z} {^} {} {BUF_X2} {0.114} {0.000} {0.109} {} {0.301} {-0.070} {} {32} {(53.07, 89.92) (53.48, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN123_n36763} {} {0.010} {0.000} {0.109} {89.325} {0.311} {-0.060} {} {} {} 
    INST {DataP/Reg_F/U1491} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.332} {-0.039} {} {1} {(81.89, 90.86) (81.76, 90.59)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36739} {} {0.000} {0.000} {0.007} {1.790} {0.332} {-0.039} {} {} {} 
    INST {DataP/Reg_F/U1493} {A3} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.009} {} {0.351} {-0.020} {} {1} {(79.93, 90.86) (79.95, 91.28)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36757} {} {0.000} {0.000} {0.009} {1.347} {0.351} {-0.020} {} {} {} 
    INST {DataP/Reg_F/U957} {A1} {^} {ZN} {^} {} {OR4_X1} {0.025} {0.000} {0.007} {} {0.376} {0.005} {} {1} {(81.45, 93.77) (80.52, 93.39)} 
    NET {} {} {} {} {} {DataP/a_out[8]} {} {0.000} {0.000} {0.007} {1.694} {0.376} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.371} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.371} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 885
PATH 886
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[14]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[24]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.376}
    {} {Slack Time} {0.374}
  END_SLK_CLC
  SLK 0.374
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.374} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.374} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.092} {0.000} {0.010} {} {0.092} {-0.282} {} {2} {(52.84, 71.26) (49.35, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[24]} {} {0.000} {0.000} {0.010} {5.716} {0.092} {-0.282} {} {} {} 
    INST {U4318} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.021} {} {0.123} {-0.252} {} {4} {(51.74, 79.77) (51.93, 79.59)} 
    NET {} {} {} {} {} {n4186} {} {0.000} {0.000} {0.021} {7.537} {0.123} {-0.252} {} {} {} 
    INST {DataP/Reg_F/U1084} {A3} {^} {ZN} {v} {} {NAND3_X1} {0.037} {0.000} {0.022} {} {0.159} {-0.215} {} {4} {(52.88, 85.36) (53.05, 85.64)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36349} {} {0.000} {0.000} {0.022} {6.420} {0.159} {-0.215} {} {} {} 
    INST {DataP/Reg_F/U1086} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.016} {} {0.188} {-0.187} {} {1} {(52.83, 89.92) (52.69, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36763} {} {0.000} {0.000} {0.016} {1.884} {0.188} {-0.187} {} {} {} 
    INST {DataP/Reg_F/FE_OFC123_n36763} {A} {^} {Z} {^} {} {BUF_X2} {0.114} {0.000} {0.109} {} {0.301} {-0.073} {} {32} {(53.07, 89.92) (53.48, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN123_n36763} {} {0.001} {0.000} {0.109} {89.325} {0.303} {-0.071} {} {} {} 
    INST {DataP/Reg_F/U1201} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.324} {-0.050} {} {1} {(44.47, 90.02) (44.33, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36449} {} {0.000} {0.000} {0.007} {1.837} {0.324} {-0.050} {} {} {} 
    INST {DataP/Reg_F/U1203} {A3} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.009} {} {0.343} {-0.031} {} {1} {(43.95, 93.66) (43.94, 94.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36467} {} {0.000} {0.000} {0.009} {1.112} {0.343} {-0.031} {} {} {} 
    INST {DataP/Reg_F/U949} {A1} {^} {ZN} {^} {} {OR4_X1} {0.026} {0.000} {0.009} {} {0.369} {-0.005} {} {1} {(44.90, 95.52) (45.83, 95.89)} 
    NET {} {} {} {} {} {DataP/a_out[14]} {} {0.000} {0.000} {0.009} {2.475} {0.369} {-0.005} {} {} {} 
    INST {U1856} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.004} {} {0.376} {0.002} {} {1} {(46.99, 85.36) (47.16, 84.99)} 
    NET {} {} {} {} {} {n1987} {} {0.000} {0.000} {0.004} {1.544} {0.376} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.374} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.374} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 886
PATH 887
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[15]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[24]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.379}
    {} {Slack Time} {0.377}
  END_SLK_CLC
  SLK 0.377
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.377} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.377} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.092} {0.000} {0.010} {} {0.092} {-0.285} {} {2} {(52.84, 71.26) (49.35, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[24]} {} {0.000} {0.000} {0.010} {5.716} {0.092} {-0.285} {} {} {} 
    INST {U4318} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.021} {} {0.123} {-0.255} {} {4} {(51.74, 79.77) (51.93, 79.59)} 
    NET {} {} {} {} {} {n4186} {} {0.000} {0.000} {0.021} {7.537} {0.123} {-0.255} {} {} {} 
    INST {DataP/Reg_F/U1084} {A3} {^} {ZN} {v} {} {NAND3_X1} {0.037} {0.000} {0.022} {} {0.159} {-0.218} {} {4} {(52.88, 85.36) (53.05, 85.64)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36349} {} {0.000} {0.000} {0.022} {6.420} {0.159} {-0.218} {} {} {} 
    INST {DataP/Reg_F/U1086} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.016} {} {0.188} {-0.190} {} {1} {(52.83, 89.92) (52.69, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36763} {} {0.000} {0.000} {0.016} {1.884} {0.188} {-0.190} {} {} {} 
    INST {DataP/Reg_F/FE_OFC123_n36763} {A} {^} {Z} {^} {} {BUF_X2} {0.114} {0.000} {0.109} {} {0.301} {-0.076} {} {32} {(53.07, 89.92) (53.48, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN123_n36763} {} {0.001} {0.000} {0.109} {89.325} {0.303} {-0.074} {} {} {} 
    INST {DataP/Reg_F/U1221} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.023} {0.000} {0.008} {} {0.325} {-0.052} {} {1} {(35.34, 90.86) (35.21, 90.59)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36469} {} {0.000} {0.000} {0.008} {2.118} {0.325} {-0.052} {} {} {} 
    INST {DataP/Reg_F/U1223} {A3} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.009} {} {0.345} {-0.032} {} {1} {(39.01, 90.86) (38.99, 91.28)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36487} {} {0.000} {0.000} {0.009} {1.139} {0.345} {-0.032} {} {} {} 
    INST {DataP/Reg_F/U950} {A1} {^} {ZN} {^} {} {OR4_X1} {0.027} {0.000} {0.009} {} {0.372} {-0.006} {} {1} {(38.63, 89.92) (39.56, 90.29)} 
    NET {} {} {} {} {} {DataP/a_out[15]} {} {0.000} {0.000} {0.009} {2.650} {0.372} {-0.006} {} {} {} 
    INST {U1857} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.004} {} {0.379} {0.002} {} {1} {(46.61, 85.36) (46.78, 84.99)} 
    NET {} {} {} {} {} {n1988} {} {0.000} {0.000} {0.004} {1.809} {0.379} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.377} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 887
PATH 888
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[2]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.385}
    {} {Slack Time} {0.379}
  END_SLK_CLC
  SLK 0.379
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.379} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.379} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.293} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.293} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.259} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.259} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.239} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.239} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.205} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.205} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.083} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.016} {0.000} {0.101} {85.068} {0.312} {-0.067} {} {} {} 
    INST {DataP/Reg_F/U1360} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.022} {0.000} {0.008} {} {0.334} {-0.045} {} {1} {(107.55, 104.02) (107.41, 104.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36608} {} {0.000} {0.000} {0.008} {1.944} {0.334} {-0.045} {} {} {} 
    INST {DataP/Reg_F/U1363} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.011} {} {0.354} {-0.025} {} {1} {(109.57, 102.06) (109.78, 102.48)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36615} {} {0.000} {0.000} {0.011} {2.109} {0.354} {-0.025} {} {} {} 
    INST {DataP/Reg_F/U955} {A3} {^} {ZN} {^} {} {OR4_X1} {0.031} {0.000} {0.009} {} {0.385} {0.006} {} {1} {(106.65, 92.72) (107.20, 93.09)} 
    NET {} {} {} {} {} {DataP/a_out[2]} {} {0.000} {0.000} {0.009} {2.766} {0.385} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.379} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.379} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 888
PATH 889
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[4]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[22]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.386}
    {} {Slack Time} {0.384}
  END_SLK_CLC
  SLK 0.384
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.384} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.384} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[22]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.298} {} {2} {(51.12, 73.22) (47.64, 73.45)} 
    NET {} {} {} {} {} {DataP/IR1[22]} {} {0.000} {0.000} {0.007} {1.945} {0.086} {-0.298} {} {} {} 
    INST {U4314} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.036} {0.000} {0.027} {} {0.122} {-0.262} {} {5} {(50.60, 74.17) (50.79, 74.00)} 
    NET {} {} {} {} {} {n4188} {} {0.000} {0.000} {0.027} {10.600} {0.122} {-0.262} {} {} {} 
    INST {U2595} {A} {^} {ZN} {v} {} {INV_X1} {0.021} {0.000} {0.012} {} {0.142} {-0.242} {} {4} {(51.05, 88.17) (50.88, 87.79)} 
    NET {} {} {} {} {} {n491} {} {0.000} {0.000} {0.012} {7.137} {0.142} {-0.242} {} {} {} 
    INST {DataP/Reg_F/U1096} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.036} {0.000} {0.028} {} {0.179} {-0.205} {} {1} {(48.70, 90.97) (48.50, 90.59)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36771} {} {0.000} {0.000} {0.028} {2.253} {0.179} {-0.205} {} {} {} 
    INST {DataP/Reg_F/FE_OFC105_n36771} {A} {^} {Z} {^} {} {BUF_X2} {0.118} {0.000} {0.107} {} {0.297} {-0.087} {} {32} {(48.32, 95.52) (48.73, 95.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN105_n36771} {} {0.006} {0.000} {0.107} {86.231} {0.302} {-0.082} {} {} {} 
    INST {DataP/Reg_F/U1415} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.007} {} {0.334} {-0.050} {} {1} {(87.84, 95.52) (88.03, 95.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36664} {} {0.000} {0.000} {0.007} {1.711} {0.334} {-0.050} {} {} {} 
    INST {DataP/Reg_F/U1418} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.352} {-0.032} {} {1} {(88.29, 93.66) (88.50, 94.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36676} {} {0.000} {0.000} {0.010} {1.414} {0.352} {-0.032} {} {} {} 
    INST {DataP/Reg_F/U942} {A2} {^} {ZN} {^} {} {OR4_X1} {0.028} {0.000} {0.008} {} {0.380} {-0.004} {} {1} {(92.59, 93.77) (93.33, 93.39)} 
    NET {} {} {} {} {} {DataP/a_out[4]} {} {0.000} {0.000} {0.008} {2.303} {0.380} {-0.004} {} {} {} 
    INST {U1860} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.003} {} {0.386} {0.002} {} {1} {(93.23, 85.36) (93.06, 84.99)} 
    NET {} {} {} {} {} {n2003} {} {0.000} {0.000} {0.003} {1.237} {0.386} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.384} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.384} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 889
PATH 890
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[13]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[13]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.387}
    {} {Slack Time} {0.385}
  END_SLK_CLC
  SLK 0.385
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.385} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.385} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.300} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.300} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.265} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.265} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.245} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.245} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.211} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.211} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.089} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.007} {0.000} {0.101} {85.068} {0.303} {-0.082} {} {} {} 
    INST {DataP/Reg_F/U1190} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.324} {-0.061} {} {1} {(51.87, 121.66) (52.00, 121.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36438} {} {0.000} {0.000} {0.007} {1.803} {0.324} {-0.061} {} {} {} 
    INST {DataP/Reg_F/U1193} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.012} {} {0.344} {-0.041} {} {1} {(50.79, 123.62) (50.59, 123.20)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36445} {} {0.000} {0.000} {0.012} {2.238} {0.344} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U946} {A3} {^} {ZN} {^} {} {OR4_X1} {0.035} {0.000} {0.013} {} {0.380} {-0.006} {} {1} {(54.21, 112.31) (54.76, 112.69)} 
    NET {} {} {} {} {} {DataP/a_out[13]} {} {0.000} {0.000} {0.013} {4.494} {0.380} {-0.005} {} {} {} 
    INST {U1855} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.004} {} {0.387} {0.002} {} {1} {(54.21, 85.36) (54.38, 84.99)} 
    NET {} {} {} {} {} {n1986} {} {0.000} {0.000} {0.004} {1.265} {0.387} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.385} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.385} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 890
PATH 891
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[1]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.389}
    {} {Slack Time} {0.387}
  END_SLK_CLC
  SLK 0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.387} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.387} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.302} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.302} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.267} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.267} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.247} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.247} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.213} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.213} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.091} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.010} {0.000} {0.101} {85.068} {0.306} {-0.081} {} {} {} 
    INST {DataP/Reg_F/U1254} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.020} {0.000} {0.007} {} {0.327} {-0.061} {} {1} {(65.17, 123.62) (65.04, 123.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36502} {} {0.000} {0.000} {0.007} {1.645} {0.327} {-0.061} {} {} {} 
    INST {DataP/Reg_F/U1257} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.011} {} {0.346} {-0.041} {} {1} {(65.11, 124.46) (65.31, 124.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36509} {} {0.000} {0.000} {0.011} {2.148} {0.347} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U944} {A3} {^} {ZN} {^} {} {OR4_X1} {0.035} {-0.002} {0.014} {} {0.382} {-0.006} {} {1} {(65.04, 112.31) (65.59, 112.69)} 
    NET {} {} {} {} {} {DataP/a_out[1]} {} {0.000} {0.000} {0.014} {5.060} {0.382} {-0.005} {} {} {} 
    INST {U1850} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.005} {} {0.389} {0.002} {} {1} {(65.42, 84.31) (65.59, 84.69)} 
    NET {} {} {} {} {} {n1981} {} {0.000} {0.000} {0.005} {1.217} {0.389} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.387} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.387} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 891
PATH 892
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[28]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[28]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[24]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.390}
    {} {Slack Time} {0.388}
  END_SLK_CLC
  SLK 0.388
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.388} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.388} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[24]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.092} {0.000} {0.010} {} {0.092} {-0.296} {} {2} {(52.84, 71.26) (49.35, 71.03)} 
    NET {} {} {} {} {} {DataP/IR1[24]} {} {0.000} {0.000} {0.010} {5.716} {0.092} {-0.296} {} {} {} 
    INST {U4318} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.031} {0.000} {0.021} {} {0.123} {-0.266} {} {4} {(51.74, 79.77) (51.93, 79.59)} 
    NET {} {} {} {} {} {n4186} {} {0.000} {0.000} {0.021} {7.537} {0.123} {-0.266} {} {} {} 
    INST {DataP/Reg_F/U1084} {A3} {^} {ZN} {v} {} {NAND3_X1} {0.037} {0.000} {0.022} {} {0.159} {-0.229} {} {4} {(52.88, 85.36) (53.05, 85.64)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36349} {} {0.000} {0.000} {0.022} {6.420} {0.159} {-0.229} {} {} {} 
    INST {DataP/Reg_F/U1086} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.028} {0.000} {0.016} {} {0.188} {-0.201} {} {1} {(52.83, 89.92) (52.69, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36763} {} {0.000} {0.000} {0.016} {1.884} {0.188} {-0.201} {} {} {} 
    INST {DataP/Reg_F/FE_OFC123_n36763} {A} {^} {Z} {^} {} {BUF_X2} {0.114} {0.000} {0.109} {} {0.301} {-0.087} {} {32} {(53.07, 89.92) (53.48, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN123_n36763} {} {0.018} {0.000} {0.110} {89.325} {0.319} {-0.069} {} {} {} 
    INST {DataP/Reg_F/U1311} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.020} {0.000} {0.007} {} {0.339} {-0.049} {} {1} {(112.48, 90.02) (112.61, 90.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36559} {} {0.000} {0.000} {0.007} {1.681} {0.339} {-0.049} {} {} {} 
    INST {DataP/Reg_F/U1313} {A3} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.009} {} {0.358} {-0.030} {} {1} {(112.92, 90.86) (112.91, 91.28)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36577} {} {0.000} {0.000} {0.009} {1.177} {0.358} {-0.030} {} {} {} 
    INST {DataP/Reg_F/U952} {A1} {^} {ZN} {^} {} {OR4_X1} {0.025} {0.000} {0.008} {} {0.384} {-0.005} {} {1} {(115.20, 92.72) (116.13, 93.09)} 
    NET {} {} {} {} {} {DataP/a_out[28]} {} {0.000} {0.000} {0.008} {2.167} {0.384} {-0.005} {} {} {} 
    INST {U1849} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.003} {} {0.390} {0.002} {} {1} {(116.22, 87.11) (116.05, 87.49)} 
    NET {} {} {} {} {} {n1980} {} {0.000} {0.000} {0.003} {1.290} {0.390} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.388} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.388} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 892
PATH 893
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[30]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.390}
    {} {Slack Time} {0.388}
  END_SLK_CLC
  SLK 0.388
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.388} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.388} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.303} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.303} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.268} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.268} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.248} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.248} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.214} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.214} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.092} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.017} {0.000} {0.101} {85.068} {0.313} {-0.075} {} {} {} 
    INST {DataP/Reg_F/U1380} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.022} {0.000} {0.008} {} {0.335} {-0.053} {} {1} {(135.47, 104.02) (135.34, 104.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36628} {} {0.000} {0.000} {0.008} {2.016} {0.335} {-0.053} {} {} {} 
    INST {DataP/Reg_F/U1383} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.354} {-0.034} {} {1} {(131.42, 104.02) (131.62, 103.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36635} {} {0.000} {0.000} {0.010} {1.594} {0.354} {-0.034} {} {} {} 
    INST {DataP/Reg_F/U943} {A3} {^} {ZN} {^} {} {OR4_X1} {0.029} {0.000} {0.008} {} {0.383} {-0.005} {} {1} {(130.97, 95.52) (131.52, 95.89)} 
    NET {} {} {} {} {} {DataP/a_out[30]} {} {0.000} {0.000} {0.008} {2.297} {0.383} {-0.005} {} {} {} 
    INST {U1858} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.004} {} {0.390} {0.002} {} {1} {(131.42, 88.17) (131.25, 87.79)} 
    NET {} {} {} {} {} {n2001} {} {0.000} {0.000} {0.004} {1.709} {0.390} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.388} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.388} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 893
PATH 894
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[22]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.391}
    {} {Slack Time} {0.389}
  END_SLK_CLC
  SLK 0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.389} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.389} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.303} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.303} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.269} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.269} {} {} {} 
    INST {DataP/Reg_F/U1088} {A3} {^} {ZN} {v} {} {NAND3_X1} {0.056} {0.000} {0.037} {} {0.176} {-0.213} {} {7} {(51.74, 90.97) (51.91, 91.24)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36358} {} {0.000} {0.000} {0.037} {12.510} {0.176} {-0.213} {} {} {} 
    INST {DataP/Reg_F/U1094} {A1} {v} {ZN} {^} {} {NOR2_X1} {0.034} {0.000} {0.015} {} {0.211} {-0.179} {} {1} {(51.48, 96.56) (51.62, 96.19)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36772} {} {0.000} {0.000} {0.015} {1.533} {0.211} {-0.179} {} {} {} 
    INST {DataP/Reg_F/FE_OFC108_n36772} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.097} {0.000} {0.075} {} {0.308} {-0.081} {} {32} {(51.93, 96.56) (52.30, 96.22)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN108_n36772} {} {0.001} {0.000} {0.075} {91.443} {0.309} {-0.080} {} {} {} 
    INST {DataP/Reg_F/U1265} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.022} {0.000} {0.007} {} {0.331} {-0.058} {} {1} {(54.73, 95.62) (54.59, 95.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36514} {} {0.000} {0.000} {0.007} {1.848} {0.331} {-0.058} {} {} {} 
    INST {DataP/Reg_F/U134} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.348} {-0.041} {} {1} {(56.75, 95.62) (56.95, 95.20)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35537} {} {0.000} {0.000} {0.010} {1.221} {0.348} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U135} {A4} {^} {ZN} {^} {} {OR4_X1} {0.031} {0.000} {0.010} {} {0.380} {-0.009} {} {1} {(58.77, 95.52) (59.13, 95.89)} 
    NET {} {} {} {} {} {DataP/a_out[22]} {} {0.000} {0.000} {0.010} {3.186} {0.380} {-0.009} {} {} {} 
    INST {U1975} {A} {^} {ZN} {v} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.391} {0.002} {} {1} {(70.74, 88.17) (70.91, 87.79)} 
    NET {} {} {} {} {} {n1995} {} {0.000} {0.000} {0.006} {3.928} {0.391} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.389} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 894
PATH 895
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[0]} {D} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[22]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.396}
    {} {Slack Time} {0.389}
  END_SLK_CLC
  SLK 0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.389} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.389} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[22]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.304} {} {2} {(51.12, 73.22) (47.64, 73.45)} 
    NET {} {} {} {} {} {DataP/IR1[22]} {} {0.000} {0.000} {0.007} {1.945} {0.086} {-0.304} {} {} {} 
    INST {U4314} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.036} {0.000} {0.027} {} {0.122} {-0.268} {} {5} {(50.60, 74.17) (50.79, 74.00)} 
    NET {} {} {} {} {} {n4188} {} {0.000} {0.000} {0.027} {10.600} {0.122} {-0.268} {} {} {} 
    INST {DataP/Reg_F/U903} {A2} {^} {ZN} {v} {} {NOR3_X1} {0.014} {0.000} {0.007} {} {0.136} {-0.253} {} {1} {(49.08, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.007} {1.760} {0.136} {-0.253} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {v} {Z} {v} {} {BUF_X2} {0.069} {0.000} {0.047} {} {0.205} {-0.184} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.007} {0.000} {0.047} {80.305} {0.212} {-0.178} {} {} {} 
    INST {DataP/Reg_F/U194} {B1} {v} {ZN} {^} {} {AOI22_X1} {0.047} {0.000} {0.016} {} {0.258} {-0.131} {} {1} {(42.43, 129.12) (42.62, 129.49)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35593} {} {0.000} {0.000} {0.016} {1.864} {0.258} {-0.131} {} {} {} 
    INST {DataP/Reg_F/U197} {A2} {^} {ZN} {v} {} {NAND4_X1} {0.027} {0.000} {0.014} {} {0.286} {-0.104} {} {1} {(43.38, 132.02) (43.18, 131.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35596} {} {0.000} {0.000} {0.014} {1.163} {0.286} {-0.104} {} {} {} 
    INST {DataP/Reg_F/U211} {A1} {v} {ZN} {v} {} {OR4_X1} {0.092} {-0.006} {0.023} {} {0.378} {-0.011} {} {1} {(46.23, 134.72) (47.16, 135.09)} 
    NET {} {} {} {} {} {DataP/a_out[0]} {} {0.000} {0.000} {0.023} {6.489} {0.379} {-0.011} {} {} {} 
    INST {U2104} {A} {v} {ZN} {^} {} {INV_X1} {0.018} {0.000} {0.009} {} {0.396} {0.007} {} {1} {(57.63, 87.11) (57.80, 87.49)} 
    NET {} {} {} {} {} {n1999} {} {0.000} {0.000} {0.009} {1.452} {0.396} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.389} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 895
PATH 896
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[3]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.390}
  END_SLK_CLC
  SLK 0.390
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.390} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.390} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.304} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.304} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.269} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.269} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.249} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.249} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.215} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.215} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.093} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.014} {0.000} {0.101} {85.068} {0.311} {-0.079} {} {} {} 
    INST {DataP/Reg_F/U1400} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.332} {-0.058} {} {1} {(96.14, 130.06) (96.27, 129.79)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36648} {} {0.000} {0.000} {0.007} {1.820} {0.332} {-0.058} {} {} {} 
    INST {DataP/Reg_F/U1403} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.350} {-0.039} {} {1} {(93.92, 130.06) (93.72, 130.48)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36655} {} {0.000} {0.000} {0.010} {1.477} {0.350} {-0.039} {} {} {} 
    INST {DataP/Reg_F/U941} {A3} {^} {ZN} {^} {} {OR4_X1} {0.030} {0.000} {0.009} {} {0.380} {-0.009} {} {1} {(94.11, 135.77) (94.66, 135.39)} 
    NET {} {} {} {} {} {DataP/a_out[3]} {} {0.000} {0.000} {0.009} {2.779} {0.380} {-0.009} {} {} {} 
    INST {U1859} {A} {^} {ZN} {v} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.392} {0.002} {} {1} {(94.56, 123.52) (94.39, 123.89)} 
    NET {} {} {} {} {} {n2002} {} {0.000} {0.000} {0.006} {4.122} {0.392} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.390} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 896
PATH 897
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[29]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[29]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.390}
  END_SLK_CLC
  SLK 0.390
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.390} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.390} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.304} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.304} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.269} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.269} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.249} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.249} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.216} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.216} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.094} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.017} {0.000} {0.101} {85.068} {0.313} {-0.077} {} {} {} 
    INST {DataP/Reg_F/U1340} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.022} {0.000} {0.008} {} {0.335} {-0.054} {} {1} {(137.56, 104.02) (137.43, 104.29)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36588} {} {0.000} {0.000} {0.008} {2.028} {0.335} {-0.054} {} {} {} 
    INST {DataP/Reg_F/U1343} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.354} {-0.036} {} {1} {(133.44, 104.02) (133.24, 103.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36595} {} {0.000} {0.000} {0.010} {1.680} {0.354} {-0.036} {} {} {} 
    INST {DataP/Reg_F/U956} {A3} {^} {ZN} {^} {} {OR4_X1} {0.030} {0.000} {0.009} {} {0.385} {-0.005} {} {1} {(133.51, 95.52) (132.96, 95.89)} 
    NET {} {} {} {} {} {DataP/a_out[29]} {} {0.000} {0.000} {0.009} {2.821} {0.385} {-0.005} {} {} {} 
    INST {U1847} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.004} {} {0.392} {0.002} {} {1} {(127.81, 87.11) (127.64, 87.49)} 
    NET {} {} {} {} {} {n1978} {} {0.000} {0.000} {0.004} {1.479} {0.392} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.390} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 897
PATH 898
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[10]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.390}
  END_SLK_CLC
  SLK 0.390
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.390} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.390} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.304} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.304} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.269} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.269} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.249} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.249} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.216} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.216} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.094} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.008} {0.000} {0.101} {85.068} {0.304} {-0.086} {} {} {} 
    INST {DataP/Reg_F/U1130} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.326} {-0.064} {} {1} {(15.20, 130.06) (15.33, 129.79)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36378} {} {0.000} {0.000} {0.007} {1.865} {0.326} {-0.064} {} {} {} 
    INST {DataP/Reg_F/U1133} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.011} {} {0.345} {-0.044} {} {1} {(15.07, 134.82) (14.87, 134.40)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36385} {} {0.000} {0.000} {0.011} {2.133} {0.346} {-0.044} {} {} {} 
    INST {DataP/Reg_F/U947} {A3} {^} {ZN} {^} {} {OR4_X1} {0.033} {0.000} {0.011} {} {0.379} {-0.011} {} {1} {(26.54, 137.52) (25.99, 137.89)} 
    NET {} {} {} {} {} {DataP/a_out[10]} {} {0.000} {0.000} {0.011} {3.774} {0.379} {-0.011} {} {} {} 
    INST {U1852} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {-0.001} {0.008} {} {0.392} {0.002} {} {1} {(39.01, 123.52) (39.18, 123.89)} 
    NET {} {} {} {} {} {n1983} {} {0.000} {0.000} {0.008} {5.290} {0.392} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.390} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 898
PATH 899
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[6]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.390}
  END_SLK_CLC
  SLK 0.390
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.390} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.390} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.305} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.305} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.270} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.270} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.250} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.250} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.216} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.216} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.094} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.013} {0.000} {0.101} {85.068} {0.309} {-0.081} {} {} {} 
    INST {DataP/Reg_F/U1460} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.022} {0.000} {0.008} {} {0.331} {-0.059} {} {1} {(80.38, 130.06) (80.24, 129.79)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36708} {} {0.000} {0.000} {0.008} {1.940} {0.331} {-0.059} {} {} {} 
    INST {DataP/Reg_F/U1463} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.350} {-0.041} {} {1} {(82.59, 132.02) (82.80, 131.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36715} {} {0.000} {0.000} {0.010} {1.525} {0.350} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U939} {A3} {^} {ZN} {^} {} {OR4_X1} {0.030} {0.000} {0.009} {} {0.380} {-0.010} {} {1} {(79.29, 135.77) (79.84, 135.39)} 
    NET {} {} {} {} {} {DataP/a_out[6]} {} {0.000} {0.000} {0.009} {2.798} {0.380} {-0.010} {} {} {} 
    INST {U1862} {A} {^} {ZN} {v} {} {INV_X1} {0.012} {0.000} {0.007} {} {0.392} {0.002} {} {1} {(81.19, 123.52) (81.36, 123.89)} 
    NET {} {} {} {} {} {n2005} {} {0.000} {0.000} {0.007} {4.918} {0.393} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.390} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 899
PATH 900
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[12]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.394}
    {} {Slack Time} {0.392}
  END_SLK_CLC
  SLK 0.392
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.392} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.392} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.306} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.306} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.271} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.271} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.251} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.251} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.218} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.218} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.095} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.012} {0.000} {0.101} {85.068} {0.308} {-0.083} {} {} {} 
    INST {DataP/Reg_F/U1170} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.329} {-0.063} {} {1} {(75.05, 124.46) (75.18, 124.19)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36418} {} {0.000} {0.000} {0.007} {1.697} {0.329} {-0.063} {} {} {} 
    INST {DataP/Reg_F/U1173} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.012} {} {0.349} {-0.042} {} {1} {(74.61, 126.42) (74.81, 126.00)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36425} {} {0.000} {0.000} {0.012} {2.359} {0.349} {-0.042} {} {} {} 
    INST {DataP/Reg_F/U945} {A3} {^} {ZN} {^} {} {OR4_X1} {0.037} {0.000} {0.014} {} {0.386} {-0.005} {} {1} {(73.85, 113.37) (73.30, 112.99)} 
    NET {} {} {} {} {} {DataP/a_out[12]} {} {0.000} {0.000} {0.014} {5.021} {0.386} {-0.005} {} {} {} 
    INST {U1854} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.005} {} {0.394} {0.002} {} {1} {(72.33, 82.56) (72.16, 82.19)} 
    NET {} {} {} {} {} {n1985} {} {0.000} {0.000} {0.005} {1.154} {0.394} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.392} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 900
PATH 901
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[5]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.394}
    {} {Slack Time} {0.392}
  END_SLK_CLC
  SLK 0.392
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.392} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.392} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.306} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.306} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.271} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.271} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.251} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.251} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.218} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.218} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.096} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.014} {0.000} {0.101} {85.068} {0.310} {-0.082} {} {} {} 
    INST {DataP/Reg_F/U1440} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.022} {0.000} {0.008} {} {0.332} {-0.060} {} {1} {(94.44, 121.66) (94.30, 121.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36688} {} {0.000} {0.000} {0.008} {1.967} {0.332} {-0.060} {} {} {} 
    INST {DataP/Reg_F/U1443} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.351} {-0.041} {} {1} {(90.88, 121.66) (90.67, 122.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36695} {} {0.000} {0.000} {0.010} {1.680} {0.351} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U940} {A3} {^} {ZN} {^} {} {OR4_X1} {0.035} {0.000} {0.013} {} {0.386} {-0.006} {} {1} {(89.74, 113.37) (90.29, 112.99)} 
    NET {} {} {} {} {} {DataP/a_out[5]} {} {0.000} {0.000} {0.013} {4.448} {0.386} {-0.006} {} {} {} 
    INST {U1861} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.005} {} {0.394} {0.002} {} {1} {(97.91, 85.36) (98.08, 84.99)} 
    NET {} {} {} {} {} {n2004} {} {0.000} {0.000} {0.005} {1.462} {0.394} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.392} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 901
PATH 902
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[11]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[11]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.393}
  END_SLK_CLC
  SLK 0.393
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.393} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.393} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.307} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.307} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.272} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.272} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.252} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.252} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.219} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.219} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.097} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.008} {0.000} {0.101} {85.068} {0.304} {-0.089} {} {} {} 
    INST {DataP/Reg_F/U1150} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.023} {0.000} {0.008} {} {0.327} {-0.066} {} {1} {(15.20, 127.26) (15.33, 126.99)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36398} {} {0.000} {0.000} {0.008} {2.095} {0.327} {-0.066} {} {} {} 
    INST {DataP/Reg_F/U1153} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.011} {} {0.347} {-0.046} {} {1} {(15.26, 132.86) (15.05, 133.28)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36405} {} {0.000} {0.000} {0.011} {2.160} {0.347} {-0.046} {} {} {} 
    INST {DataP/Reg_F/U948} {A3} {^} {ZN} {^} {} {OR4_X1} {0.033} {0.000} {0.011} {} {0.381} {-0.012} {} {1} {(28.18, 132.97) (28.73, 132.59)} 
    NET {} {} {} {} {} {DataP/a_out[11]} {} {0.000} {0.000} {0.011} {3.722} {0.381} {-0.012} {} {} {} 
    INST {U1853} {A} {^} {ZN} {v} {} {INV_X1} {0.014} {0.000} {0.008} {} {0.395} {0.002} {} {1} {(40.15, 123.52) (40.32, 123.89)} 
    NET {} {} {} {} {} {n1984} {} {0.000} {0.000} {0.008} {5.695} {0.395} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.393} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.393} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 902
PATH 903
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[27]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[27]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.393}
  END_SLK_CLC
  SLK 0.393
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.393} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.393} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.307} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.307} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.272} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.272} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.252} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.252} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.219} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.219} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.097} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.015} {0.000} {0.101} {85.068} {0.311} {-0.082} {} {} {} 
    INST {DataP/Reg_F/U1300} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.333} {-0.060} {} {1} {(108.88, 123.62) (108.74, 123.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36548} {} {0.000} {0.000} {0.007} {1.849} {0.333} {-0.060} {} {} {} 
    INST {DataP/Reg_F/U1303} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.351} {-0.041} {} {1} {(110.71, 121.66) (110.92, 122.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36555} {} {0.000} {0.000} {0.010} {1.749} {0.351} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U954} {A3} {^} {ZN} {^} {} {OR4_X1} {0.036} {0.000} {0.014} {} {0.387} {-0.005} {} {1} {(108.05, 115.12) (107.50, 115.49)} 
    NET {} {} {} {} {} {DataP/a_out[27]} {} {0.000} {0.000} {0.014} {4.934} {0.388} {-0.005} {} {} {} 
    INST {U1846} {A} {^} {ZN} {v} {} {INV_X1} {0.007} {0.000} {0.005} {} {0.395} {0.002} {} {1} {(105.77, 85.36) (105.60, 84.99)} 
    NET {} {} {} {} {} {n1977} {} {0.000} {0.000} {0.005} {1.204} {0.395} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.393} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.393} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 903
PATH 904
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[17]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.393}
  END_SLK_CLC
  SLK 0.393
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.393} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.393} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.307} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.307} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.273} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.273} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.253} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.253} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.219} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.219} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.097} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.006} {0.000} {0.101} {85.068} {0.303} {-0.090} {} {} {} 
    INST {DataP/Reg_F/U23} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.008} {} {0.333} {-0.060} {} {1} {(47.56, 129.12) (47.94, 129.49)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35431} {} {0.000} {0.000} {0.008} {1.694} {0.333} {-0.060} {} {} {} 
    INST {DataP/Reg_F/U26} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.353} {-0.040} {} {1} {(47.37, 130.06) (47.16, 130.48)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35434} {} {0.000} {0.000} {0.010} {1.790} {0.353} {-0.040} {} {} {} 
    INST {DataP/Reg_F/U40} {A1} {^} {ZN} {^} {} {OR4_X1} {0.035} {0.000} {0.015} {} {0.387} {-0.006} {} {1} {(55.73, 131.91) (56.66, 132.29)} 
    NET {} {} {} {} {} {DataP/a_out[17]} {} {0.000} {0.000} {0.015} {5.394} {0.387} {-0.006} {} {} {} 
    INST {U1894} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.005} {} {0.395} {0.002} {} {1} {(61.62, 88.17) (61.79, 87.79)} 
    NET {} {} {} {} {} {n1990} {} {0.000} {0.000} {0.005} {1.286} {0.395} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.393} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.393} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 904
PATH 905
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[26]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[26]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.396}
    {} {Slack Time} {0.394}
  END_SLK_CLC
  SLK 0.394
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.394} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.394} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.308} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.308} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.273} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.273} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.253} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.253} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.219} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.219} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.097} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.015} {0.000} {0.101} {85.068} {0.311} {-0.082} {} {} {} 
    INST {DataP/Reg_F/U1280} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.332} {-0.061} {} {1} {(101.84, 121.66) (101.71, 121.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36528} {} {0.000} {0.000} {0.007} {1.789} {0.332} {-0.061} {} {} {} 
    INST {DataP/Reg_F/U1283} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.010} {} {0.350} {-0.043} {} {1} {(100.45, 120.82) (100.66, 120.40)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36535} {} {0.000} {0.000} {0.010} {1.381} {0.350} {-0.043} {} {} {} 
    INST {DataP/Reg_F/U953} {A3} {^} {ZN} {^} {} {OR4_X1} {0.037} {0.000} {0.015} {} {0.387} {-0.006} {} {1} {(99.43, 116.17) (99.98, 115.79)} 
    NET {} {} {} {} {} {DataP/a_out[26]} {} {0.000} {0.000} {0.015} {5.533} {0.388} {-0.006} {} {} {} 
    INST {U1848} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.005} {} {0.396} {0.002} {} {1} {(102.66, 84.31) (102.83, 84.69)} 
    NET {} {} {} {} {} {n1979} {} {0.000} {0.000} {0.005} {1.417} {0.396} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.394} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.394} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 905
PATH 906
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[7]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.397}
    {} {Slack Time} {0.394}
  END_SLK_CLC
  SLK 0.394
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.394} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.394} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.309} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.309} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.274} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.274} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.254} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.254} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.220} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.220} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.098} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.013} {0.000} {0.101} {85.068} {0.309} {-0.085} {} {} {} 
    INST {DataP/Reg_F/U1480} {A1} {^} {ZN} {v} {} {AOI22_X1} {0.021} {0.000} {0.007} {} {0.331} {-0.063} {} {1} {(75.81, 130.06) (75.68, 129.79)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36728} {} {0.000} {0.000} {0.007} {1.871} {0.331} {-0.063} {} {} {} 
    INST {DataP/Reg_F/U1483} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.350} {-0.045} {} {1} {(73.47, 132.02) (73.67, 131.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36735} {} {0.000} {0.000} {0.010} {1.599} {0.350} {-0.045} {} {} {} 
    INST {DataP/Reg_F/U951} {A3} {^} {ZN} {^} {} {OR4_X1} {0.035} {0.000} {0.013} {} {0.385} {-0.010} {} {1} {(68.27, 134.72) (68.82, 135.09)} 
    NET {} {} {} {} {} {DataP/a_out[7]} {} {0.000} {0.000} {0.013} {4.610} {0.385} {-0.010} {} {} {} 
    INST {U1851} {A} {^} {ZN} {v} {} {INV_X1} {0.012} {0.000} {0.007} {} {0.397} {0.002} {} {1} {(74.35, 103.92) (74.52, 104.29)} 
    NET {} {} {} {} {} {n1982} {} {0.000} {0.000} {0.007} {3.505} {0.397} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.394} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.394} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 906
PATH 907
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[24]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.397}
    {} {Slack Time} {0.395}
  END_SLK_CLC
  SLK 0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.395} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.395} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.309} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.309} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.274} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.274} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.254} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.254} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.220} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.220} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.098} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.015} {0.000} {0.101} {85.068} {0.311} {-0.083} {} {} {} 
    INST {DataP/Reg_F/U156} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.008} {} {0.342} {-0.053} {} {1} {(102.16, 130.16) (101.78, 129.79)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35557} {} {0.000} {0.000} {0.008} {1.688} {0.342} {-0.053} {} {} {} 
    INST {DataP/Reg_F/U159} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.360} {-0.035} {} {1} {(101.40, 132.02) (101.61, 131.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35560} {} {0.000} {0.000} {0.009} {1.149} {0.360} {-0.035} {} {} {} 
    INST {DataP/Reg_F/U173} {A1} {^} {ZN} {^} {} {OR4_X1} {0.026} {0.000} {0.008} {} {0.385} {-0.009} {} {1} {(103.23, 131.91) (104.16, 132.29)} 
    NET {} {} {} {} {} {DataP/a_out[24]} {} {0.000} {0.000} {0.008} {2.219} {0.385} {-0.009} {} {} {} 
    INST {U2025} {A} {^} {ZN} {v} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.397} {0.002} {} {1} {(104.56, 124.56) (104.73, 124.19)} 
    NET {} {} {} {} {} {n1997} {} {0.000} {0.000} {0.006} {4.428} {0.397} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.395} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.395} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 907
PATH 908
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[16]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[16]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.397}
    {} {Slack Time} {0.395}
  END_SLK_CLC
  SLK 0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.395} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.395} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.309} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.309} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.274} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.274} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.254} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.254} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.221} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.221} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.098} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.008} {0.000} {0.101} {85.068} {0.305} {-0.090} {} {} {} 
    INST {DataP/Reg_F/U4} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.008} {} {0.335} {-0.059} {} {1} {(15.07, 120.72) (15.45, 121.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35413} {} {0.000} {0.000} {0.008} {1.667} {0.335} {-0.059} {} {} {} 
    INST {DataP/Reg_F/U7} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.011} {} {0.355} {-0.040} {} {1} {(15.26, 121.66) (15.05, 122.08)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35416} {} {0.000} {0.000} {0.011} {1.915} {0.355} {-0.040} {} {} {} 
    INST {DataP/Reg_F/U21} {A1} {^} {ZN} {^} {} {OR4_X1} {0.028} {0.000} {0.010} {} {0.383} {-0.011} {} {1} {(25.71, 121.77) (26.64, 121.39)} 
    NET {} {} {} {} {} {DataP/a_out[16]} {} {0.000} {0.000} {0.010} {2.952} {0.383} {-0.011} {} {} {} 
    INST {U1871} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.397} {0.002} {} {1} {(40.15, 121.77) (40.32, 121.39)} 
    NET {} {} {} {} {} {n1989} {} {0.000} {0.000} {0.007} {5.514} {0.397} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.395} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.395} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 908
PATH 909
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[18]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.400}
    {} {Slack Time} {0.398}
  END_SLK_CLC
  SLK 0.398
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.398} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.398} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.312} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.312} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.277} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.277} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.257} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.257} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.224} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.224} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.102} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.008} {0.000} {0.101} {85.068} {0.305} {-0.093} {} {} {} 
    INST {DataP/Reg_F/U42} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.008} {} {0.336} {-0.062} {} {1} {(14.69, 107.77) (15.07, 107.39)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35449} {} {0.000} {0.000} {0.008} {1.709} {0.336} {-0.062} {} {} {} 
    INST {DataP/Reg_F/U45} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.355} {-0.043} {} {1} {(15.07, 109.62) (14.87, 109.20)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35452} {} {0.000} {0.000} {0.010} {1.835} {0.355} {-0.043} {} {} {} 
    INST {DataP/Reg_F/U59} {A1} {^} {ZN} {^} {} {OR4_X1} {0.032} {0.000} {0.013} {} {0.387} {-0.010} {} {1} {(25.71, 109.52) (26.64, 109.89)} 
    NET {} {} {} {} {} {DataP/a_out[18]} {} {0.000} {0.000} {0.013} {4.590} {0.388} {-0.010} {} {} {} 
    INST {U1907} {A} {^} {ZN} {v} {} {INV_X1} {0.012} {0.000} {0.007} {} {0.400} {0.002} {} {1} {(32.17, 85.36) (32.34, 84.99)} 
    NET {} {} {} {} {} {n1991} {} {0.000} {0.000} {0.007} {3.732} {0.400} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.398} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.398} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 909
PATH 910
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[19]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.401}
    {} {Slack Time} {0.399}
  END_SLK_CLC
  SLK 0.399
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.399} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.399} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.313} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.313} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.278} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.278} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.258} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.258} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.224} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.224} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.102} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.008} {0.000} {0.101} {85.068} {0.304} {-0.094} {} {} {} 
    INST {DataP/Reg_F/U61} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.031} {0.000} {0.008} {} {0.336} {-0.063} {} {1} {(14.88, 118.97) (15.26, 118.59)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35467} {} {0.000} {0.000} {0.008} {1.730} {0.336} {-0.063} {} {} {} 
    INST {DataP/Reg_F/U64} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.020} {0.000} {0.011} {} {0.355} {-0.043} {} {1} {(15.26, 116.06) (15.05, 116.48)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35470} {} {0.000} {0.000} {0.011} {2.041} {0.355} {-0.043} {} {} {} 
    INST {DataP/Reg_F/U78} {A1} {^} {ZN} {^} {} {OR4_X1} {0.033} {0.000} {0.013} {} {0.388} {-0.010} {} {1} {(26.85, 116.17) (27.78, 115.79)} 
    NET {} {} {} {} {} {DataP/a_out[19]} {} {0.000} {0.000} {0.013} {4.645} {0.388} {-0.010} {} {} {} 
    INST {U1927} {A} {^} {ZN} {v} {} {INV_X1} {0.012} {0.000} {0.007} {} {0.400} {0.002} {} {1} {(30.84, 87.11) (31.01, 87.49)} 
    NET {} {} {} {} {} {n1992} {} {0.000} {0.000} {0.007} {3.658} {0.401} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.399} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.399} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 910
PATH 911
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[25]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[25]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.402}
    {} {Slack Time} {0.400}
  END_SLK_CLC
  SLK 0.400
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.400} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.400} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.314} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.314} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.279} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.279} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.259} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.259} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.225} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.225} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.103} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.017} {0.000} {0.101} {85.068} {0.313} {-0.086} {} {} {} 
    INST {DataP/Reg_F/U175} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.345} {-0.054} {} {1} {(138.07, 115.12) (137.69, 115.49)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35575} {} {0.000} {0.000} {0.008} {1.921} {0.345} {-0.054} {} {} {} 
    INST {DataP/Reg_F/U178} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.363} {-0.037} {} {1} {(133.51, 115.22) (133.72, 114.80)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35578} {} {0.000} {0.000} {0.009} {1.110} {0.363} {-0.037} {} {} {} 
    INST {DataP/Reg_F/U192} {A1} {^} {ZN} {^} {} {OR4_X1} {0.027} {0.000} {0.009} {} {0.390} {-0.009} {} {1} {(133.89, 113.37) (132.96, 112.99)} 
    NET {} {} {} {} {} {DataP/a_out[25]} {} {0.000} {0.000} {0.009} {2.803} {0.390} {-0.009} {} {} {} 
    INST {U2065} {A} {^} {ZN} {v} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.401} {0.002} {} {1} {(124.77, 109.52) (124.60, 109.89)} 
    NET {} {} {} {} {} {n1998} {} {0.000} {0.000} {0.006} {4.162} {0.402} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.400} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.400} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 911
PATH 912
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[23]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.402}
    {} {Slack Time} {0.400}
  END_SLK_CLC
  SLK 0.400
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.400} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.400} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.314} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.314} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.120} {-0.279} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.120} {-0.279} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.140} {-0.259} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.140} {-0.259} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.225} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.225} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.103} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.015} {0.000} {0.101} {85.068} {0.311} {-0.088} {} {} {} 
    INST {DataP/Reg_F/U137} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.343} {-0.056} {} {1} {(110.52, 130.16) (110.14, 129.79)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35539} {} {0.000} {0.000} {0.008} {1.933} {0.343} {-0.056} {} {} {} 
    INST {DataP/Reg_F/U140} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.361} {-0.039} {} {1} {(113.30, 132.02) (113.09, 131.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35542} {} {0.000} {0.000} {0.009} {1.192} {0.361} {-0.039} {} {} {} 
    INST {DataP/Reg_F/U154} {A1} {^} {ZN} {^} {} {OR4_X1} {0.027} {0.000} {0.009} {} {0.388} {-0.011} {} {1} {(113.56, 134.72) (112.63, 135.09)} 
    NET {} {} {} {} {} {DataP/a_out[23]} {} {0.000} {0.000} {0.009} {2.823} {0.388} {-0.011} {} {} {} 
    INST {U1998} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.402} {0.002} {} {1} {(112.42, 124.56) (112.25, 124.19)} 
    NET {} {} {} {} {} {n1996} {} {0.000} {0.000} {0.007} {5.427} {0.402} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.400} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.400} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 912
PATH 913
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[20]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.407}
    {} {Slack Time} {0.404}
  END_SLK_CLC
  SLK 0.404
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.404} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.404} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.319} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.319} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.284} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.284} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.264} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.264} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.230} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.230} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.108} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.017} {0.000} {0.101} {85.068} {0.314} {-0.091} {} {} {} 
    INST {DataP/Reg_F/U80} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.346} {-0.059} {} {1} {(137.31, 129.12) (136.93, 129.49)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35485} {} {0.000} {0.000} {0.008} {1.938} {0.346} {-0.059} {} {} {} 
    INST {DataP/Reg_F/U83} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.364} {-0.040} {} {1} {(133.89, 130.06) (134.09, 130.48)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35488} {} {0.000} {0.000} {0.010} {1.459} {0.364} {-0.040} {} {} {} 
    INST {DataP/Reg_F/U97} {A1} {^} {ZN} {^} {} {OR4_X1} {0.029} {0.000} {0.010} {} {0.393} {-0.011} {} {1} {(133.51, 137.52) (132.58, 137.89)} 
    NET {} {} {} {} {} {DataP/a_out[20]} {} {0.000} {0.000} {0.010} {3.378} {0.394} {-0.011} {} {} {} 
    INST {U1944} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.406} {0.002} {} {1} {(120.59, 127.37) (120.42, 126.99)} 
    NET {} {} {} {} {} {n1993} {} {0.000} {0.000} {0.007} {4.972} {0.407} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.404} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.404} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 913
PATH 914
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[31]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[31]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.407}
    {} {Slack Time} {0.404}
  END_SLK_CLC
  SLK 0.404
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.404} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.404} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.319} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.319} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.284} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.284} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.264} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.264} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.230} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.230} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.108} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.017} {0.000} {0.101} {85.068} {0.314} {-0.091} {} {} {} 
    INST {DataP/Reg_F/U233} {B1} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.346} {-0.058} {} {1} {(137.69, 123.52) (137.50, 123.89)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35630} {} {0.000} {0.000} {0.008} {1.975} {0.346} {-0.058} {} {} {} 
    INST {DataP/Reg_F/U236} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.018} {0.000} {0.009} {} {0.364} {-0.041} {} {1} {(133.32, 124.46) (133.53, 124.88)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35633} {} {0.000} {0.000} {0.009} {1.320} {0.364} {-0.041} {} {} {} 
    INST {DataP/Reg_F/U251} {A1} {^} {ZN} {^} {} {OR4_X1} {0.030} {0.000} {0.011} {} {0.393} {-0.011} {} {1} {(133.51, 120.72) (132.58, 121.09)} 
    NET {} {} {} {} {} {DataP/a_out[31]} {} {0.000} {0.000} {0.011} {3.593} {0.393} {-0.011} {} {} {} 
    INST {U2125} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.407} {0.002} {} {1} {(124.39, 109.52) (124.22, 109.89)} 
    NET {} {} {} {} {} {n2006} {} {0.000} {0.000} {0.007} {4.928} {0.407} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.404} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.404} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 914
PATH 915
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DataP/ID_EXs/A_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[21]} {D} {DFFS_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DataP/IF_IDs/IR_OUT_reg[23]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.411}
    {} {Slack Time} {0.409}
  END_SLK_CLC
  SLK 0.409
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {-0.409} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {-0.409} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DataP/IF_IDs/IR_OUT_reg[23]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {-0.323} {} {2} {(42.55, 76.02) (46.03, 76.25)} 
    NET {} {} {} {} {} {DataP/IR1[23]} {} {0.000} {0.000} {0.007} {2.012} {0.086} {-0.323} {} {} {} 
    INST {U4316} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.035} {0.000} {0.026} {} {0.121} {-0.288} {} {5} {(50.03, 74.17) (50.22, 74.00)} 
    NET {} {} {} {} {} {n4187} {} {0.000} {0.000} {0.026} {10.086} {0.121} {-0.288} {} {} {} 
    INST {U2596} {A} {^} {ZN} {v} {} {INV_X1} {0.020} {0.000} {0.012} {} {0.141} {-0.268} {} {4} {(49.65, 89.92) (49.82, 90.29)} 
    NET {} {} {} {} {} {n492} {} {0.000} {0.000} {0.012} {6.885} {0.141} {-0.268} {} {} {} 
    INST {DataP/Reg_F/U903} {A1} {v} {ZN} {^} {} {NOR3_X1} {0.034} {0.000} {0.026} {} {0.174} {-0.234} {} {1} {(49.27, 92.72) (49.06, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/n36784} {} {0.000} {0.000} {0.026} {1.950} {0.174} {-0.234} {} {} {} 
    INST {DataP/Reg_F/FE_OFC201_n36784} {A} {^} {Z} {^} {} {BUF_X2} {0.122} {0.000} {0.101} {} {0.296} {-0.112} {} {32} {(48.13, 92.72) (48.54, 93.09)} 
    NET {} {} {} {} {} {DataP/Reg_F/FE_OFN201_n36784} {} {0.017} {0.000} {0.101} {85.068} {0.314} {-0.095} {} {} {} 
    INST {DataP/Reg_F/U99} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.032} {0.000} {0.008} {} {0.346} {-0.063} {} {1} {(137.69, 130.16) (137.31, 129.79)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35503} {} {0.000} {0.000} {0.008} {1.985} {0.346} {-0.063} {} {} {} 
    INST {DataP/Reg_F/U102} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.019} {0.000} {0.010} {} {0.365} {-0.044} {} {1} {(134.39, 132.02) (134.19, 131.60)} 
    NET {} {} {} {} {} {DataP/Reg_F/n35506} {} {0.000} {0.000} {0.010} {1.744} {0.365} {-0.044} {} {} {} 
    INST {DataP/Reg_F/U116} {A1} {^} {ZN} {^} {} {OR4_X1} {0.032} {0.000} {0.013} {} {0.398} {-0.011} {} {1} {(136.17, 140.31) (135.24, 140.69)} 
    NET {} {} {} {} {} {DataP/a_out[21]} {} {0.000} {0.000} {0.013} {4.601} {0.398} {-0.011} {} {} {} 
    INST {U1965} {A} {^} {ZN} {v} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.411} {0.002} {} {1} {(119.64, 127.37) (119.47, 126.99)} 
    NET {} {} {} {} {} {n1994} {} {0.000} {0.000} {0.007} {4.296} {0.411} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.409} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.409} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 915
PATH 916
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[14]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[14]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.134}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.544}
    {} {Slack Time} {0.410}
  END_SLK_CLC
  SLK 0.410
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.410} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.410} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.395} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.395} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.364} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.364} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.337} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.335} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.316} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.316} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.289} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.289} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.239} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.234} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.152} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.147} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.052} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.051} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.026} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.027} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.103} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.000} {0.000} {0.050} {21.302} {0.514} {0.103} {} {} {} 
    INST {FE_OFC60_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.008} {} {0.544} {0.134} {} {1} {(51.17, 79.77) (51.53, 79.43)} 
    NET {} {} {} {} {} {FE_OFN60_Rst} {} {0.000} {0.000} {0.008} {1.660} {0.544} {0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.410} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 916
PATH 917
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[12]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.134}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.544}
    {} {Slack Time} {0.411}
  END_SLK_CLC
  SLK 0.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.411} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.411} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.395} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.395} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.364} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.364} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.338} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.335} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.316} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.316} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.289} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.289} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.239} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.235} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.152} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.147} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.052} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.051} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.026} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.027} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.103} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.000} {0.000} {0.050} {21.302} {0.514} {0.104} {} {} {} 
    INST {FE_OFC62_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.030} {0.000} {0.008} {} {0.544} {0.134} {} {1} {(54.02, 76.97) (54.38, 76.63)} 
    NET {} {} {} {} {} {FE_OFN62_Rst} {} {0.000} {0.000} {0.008} {1.481} {0.544} {0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.411} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.411} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 917
PATH 918
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[15]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[15]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.134}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.544}
    {} {Slack Time} {0.411}
  END_SLK_CLC
  SLK 0.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.411} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.411} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.395} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.395} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.364} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.364} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.338} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.335} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.316} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.316} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.289} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.289} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.239} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.235} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.152} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.147} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.052} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.051} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.026} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.027} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.103} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.000} {0.000} {0.050} {21.302} {0.514} {0.103} {} {} {} 
    INST {FE_OFC61_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.030} {0.000} {0.008} {} {0.544} {0.134} {} {1} {(54.02, 81.52) (54.38, 81.85)} 
    NET {} {} {} {} {} {FE_OFN61_Rst} {} {0.000} {0.000} {0.008} {1.653} {0.544} {0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.411} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.411} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 918
PATH 919
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[10]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[10]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.134}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.545}
    {} {Slack Time} {0.411}
  END_SLK_CLC
  SLK 0.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.411} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.411} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.396} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.396} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.365} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.365} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.338} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.336} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.317} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.317} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.290} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.290} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.240} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.235} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.153} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.148} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.053} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.051} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.025} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.026} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.103} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.104} {} {} {} 
    INST {FE_OFC66_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.030} {0.000} {0.008} {} {0.545} {0.134} {} {1} {(58.39, 85.36) (58.75, 85.03)} 
    NET {} {} {} {} {} {FE_OFN66_Rst} {} {0.000} {0.000} {0.008} {1.575} {0.545} {0.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.411} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.411} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 919
PATH 920
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[0]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.643}
    {} {Slack Time} {0.418}
  END_SLK_CLC
  SLK 0.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.418} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.418} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.402} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.402} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.371} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.371} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.345} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.342} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.323} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.323} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.296} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.296} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.246} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.242} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.159} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.154} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.059} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.058} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.019} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.020} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.096} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.097} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.225} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.001} {0.000} {0.081} {101.852} {0.643} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.418} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.418} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 920
PATH 921
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.418}
  END_SLK_CLC
  SLK 0.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.418} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.418} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.403} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.403} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.372} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.372} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.345} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.343} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.324} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.324} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.297} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.297} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.247} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.242} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.160} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.155} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.060} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.059} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.018} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.019} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.095} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.096} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.224} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.644} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.418} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.418} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 921
PATH 922
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.418}
  END_SLK_CLC
  SLK 0.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.418} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.418} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.403} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.403} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.372} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.372} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.345} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.343} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.324} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.324} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.297} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.297} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.247} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.242} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.160} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.155} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.060} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.059} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.018} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.019} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.095} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.096} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.224} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.644} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.418} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.418} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 922
PATH 923
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.645}
    {} {Slack Time} {0.419}
  END_SLK_CLC
  SLK 0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.419} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.419} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.403} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.403} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.372} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.372} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.346} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.343} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.324} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.324} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.297} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.297} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.247} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.243} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.160} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.155} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.060} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.059} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.018} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.019} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.095} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.096} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.224} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.419} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 923
PATH 924
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.645}
    {} {Slack Time} {0.419}
  END_SLK_CLC
  SLK 0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.419} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.419} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.403} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.403} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.373} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.372} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.346} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.343} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.325} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.324} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.298} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.298} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.247} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.243} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.160} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.155} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.060} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.059} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.018} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.018} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.095} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.096} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.223} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.419} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 924
PATH 925
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[17]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.645}
    {} {Slack Time} {0.419}
  END_SLK_CLC
  SLK 0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.419} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.419} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.404} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.404} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.373} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.373} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.346} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.343} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.325} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.324} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.298} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.298} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.247} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.243} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.160} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.155} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.061} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.059} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.018} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.018} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.095} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.096} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.223} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.419} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 925
PATH 926
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[17]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.645}
    {} {Slack Time} {0.419}
  END_SLK_CLC
  SLK 0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.419} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.419} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.404} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.404} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.373} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.373} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.346} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.343} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.325} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.324} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.298} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.298} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.247} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.243} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.160} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.155} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.061} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.059} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.018} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.018} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.095} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.096} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.223} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.419} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 926
PATH 927
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[13]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[13]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.645}
    {} {Slack Time} {0.419}
  END_SLK_CLC
  SLK 0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.419} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.419} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.404} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.404} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.373} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.373} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.346} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.343} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.325} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.324} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.298} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.298} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.247} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.243} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.160} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.155} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.061} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.059} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.018} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.018} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.095} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.096} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.223} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.419} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 927
PATH 928
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[1]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.646}
    {} {Slack Time} {0.420}
  END_SLK_CLC
  SLK 0.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.420} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.420} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.405} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.405} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.374} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.374} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.347} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.345} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.326} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.326} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.299} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.299} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.249} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.244} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.162} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.157} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.062} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.061} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.016} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.017} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.093} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.094} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.222} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.004} {0.000} {0.082} {101.852} {0.646} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.420} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.420} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 928
PATH 929
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[12]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.647}
    {} {Slack Time} {0.421}
  END_SLK_CLC
  SLK 0.421
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.421} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.421} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.406} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.406} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.375} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.375} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.348} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.346} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.327} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.327} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.300} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.300} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.250} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.245} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.163} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.158} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.063} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.062} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.015} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.016} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.092} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.093} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.221} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.005} {0.000} {0.082} {101.852} {0.647} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.421} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.421} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 929
PATH 930
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[9]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.649}
    {} {Slack Time} {0.423}
  END_SLK_CLC
  SLK 0.423
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.423} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.423} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.408} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.408} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.377} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.377} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.350} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.348} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.329} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.329} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.302} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.302} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.252} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.247} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.165} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.160} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.065} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.013} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.014} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.090} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.219} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.007} {0.000} {0.082} {101.852} {0.649} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.423} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.423} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 930
PATH 931
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[20]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.408} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.408} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.377} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.377} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.348} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.329} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.329} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.302} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.302} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.252} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.165} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.160} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.065} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.013} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.014} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.090} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.219} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.007} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 931
PATH 932
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.408} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.408} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.377} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.377} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.348} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.329} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.329} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.302} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.302} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.252} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.165} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.160} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.065} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.013} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.014} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.090} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.219} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.007} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 932
PATH 933
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[22]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.408} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.408} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.377} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.377} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.348} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.329} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.329} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.302} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.302} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.252} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.165} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.160} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.065} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.013} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.014} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.090} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.219} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.007} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 933
PATH 934
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[8]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.409} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.409} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.378} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.378} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.348} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.330} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.329} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.303} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.303} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.252} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.165} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.160} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.066} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.013} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.013} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.090} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.218} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 934
PATH 935
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[22]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.409} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.409} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.378} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.378} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.348} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.330} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.329} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.303} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.303} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.252} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.165} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.161} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.066} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.012} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.013} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.090} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.218} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 935
PATH 936
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.409} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.409} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.378} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.378} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.348} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.330} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.329} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.303} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.303} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.252} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.165} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.161} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.066} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.012} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.013} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.090} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.218} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 936
PATH 937
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[12]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.409} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.409} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.378} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.378} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.349} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.330} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.330} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.303} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.303} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.253} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.166} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.161} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.066} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.012} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.013} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.090} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.218} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 937
PATH 938
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[9]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.409} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.409} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.378} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.378} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.349} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.330} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.330} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.303} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.303} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.253} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.166} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.161} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.066} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.064} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.012} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.013} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.089} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.091} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.218} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 938
PATH 939
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[8]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.424} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.424} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.409} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.409} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.378} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.378} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.351} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.349} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.330} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.330} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.303} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.303} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.253} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.248} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.166} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.161} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.066} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.065} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.012} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.013} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.089} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.090} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.218} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.424} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 939
PATH 940
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[7]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.425}
  END_SLK_CLC
  SLK 0.425
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.425} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.425} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.409} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.409} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.378} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.378} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.352} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.349} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.330} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.330} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.303} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.303} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.253} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.249} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.166} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.161} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.066} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.065} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.012} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.013} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.089} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.090} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.218} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.425} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.425} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 940
PATH 941
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[6]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.650}
    {} {Slack Time} {0.425}
  END_SLK_CLC
  SLK 0.425
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.425} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.425} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.409} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.409} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.378} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.378} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.352} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.349} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.330} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.330} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.303} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.303} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.253} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.249} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.166} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.161} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.066} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.065} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.012} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.013} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.089} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.090} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.218} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.425} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.425} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 941
PATH 942
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.651}
    {} {Slack Time} {0.425}
  END_SLK_CLC
  SLK 0.425
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.425} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.425} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.410} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.410} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.379} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.379} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.352} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.349} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.331} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.330} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.304} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.304} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.253} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.249} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.166} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.161} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.067} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.065} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.012} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.012} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.089} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.090} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.217} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.009} {0.000} {0.082} {101.852} {0.651} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.425} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.425} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 942
PATH 943
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[7]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.651}
    {} {Slack Time} {0.426}
  END_SLK_CLC
  SLK 0.426
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.426} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.426} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.410} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.410} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.379} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.379} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.353} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.350} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.331} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.331} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.304} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.304} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.254} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.250} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.167} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.162} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.067} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.066} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.011} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.012} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.088} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.089} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.217} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.009} {0.000} {0.082} {101.852} {0.651} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.426} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.426} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 943
PATH 944
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[7]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.652}
    {} {Slack Time} {0.426}
  END_SLK_CLC
  SLK 0.426
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.426} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.426} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.411} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.411} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.380} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.380} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.353} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.351} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.332} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.332} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.305} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.305} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.255} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.250} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.168} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.163} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.068} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.066} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.010} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.011} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.087} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.089} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.216} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.010} {0.000} {0.082} {101.852} {0.652} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.426} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.426} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 944
PATH 945
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[6]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.653}
    {} {Slack Time} {0.427}
  END_SLK_CLC
  SLK 0.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.427} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.427} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.411} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.411} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.380} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.380} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.354} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.351} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.332} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.332} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.305} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.305} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.255} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.251} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.168} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.163} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.068} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.067} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.010} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.011} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.087} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.088} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.216} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.010} {0.000} {0.082} {101.852} {0.653} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.427} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 945
PATH 946
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[6]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.653}
    {} {Slack Time} {0.427}
  END_SLK_CLC
  SLK 0.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.427} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.427} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.412} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.412} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.381} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.381} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.354} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.351} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.333} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.332} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.306} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.306} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.255} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.251} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.168} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.164} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.069} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.067} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.009} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.010} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.087} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.088} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.215} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.427} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 946
PATH 947
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.653}
    {} {Slack Time} {0.427}
  END_SLK_CLC
  SLK 0.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.427} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.427} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.412} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.412} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.381} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.381} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.354} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.351} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.333} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.332} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.306} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.306} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.255} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.251} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.169} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.164} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.069} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.067} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.009} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.010} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.087} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.088} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.215} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.427} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 947
PATH 948
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[20]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.653}
    {} {Slack Time} {0.427}
  END_SLK_CLC
  SLK 0.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.427} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.427} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.412} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.412} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.381} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.381} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.354} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.352} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.333} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.333} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.306} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.306} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.256} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.251} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.169} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.164} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.069} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.067} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.009} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.010} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.087} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.088} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.215} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.427} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 948
PATH 949
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.654}
    {} {Slack Time} {0.427}
  END_SLK_CLC
  SLK 0.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.427} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.427} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.412} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.412} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.381} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.381} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.354} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.352} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.333} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.333} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.306} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.306} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.256} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.251} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.169} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.164} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.069} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.068} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.009} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.010} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.086} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.087} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.215} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.654} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.427} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 949
PATH 950
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[21]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.654}
    {} {Slack Time} {0.428}
  END_SLK_CLC
  SLK 0.428
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.428} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.428} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.412} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.412} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.381} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.381} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.355} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.352} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.333} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.333} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.306} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.306} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.256} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.252} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.169} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.164} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.069} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.068} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.009} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.010} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.086} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.087} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.215} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.654} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.428} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 950
PATH 951
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[23]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.654}
    {} {Slack Time} {0.428}
  END_SLK_CLC
  SLK 0.428
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.428} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.428} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.412} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.412} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.381} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.381} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.355} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.352} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.333} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.333} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.306} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.306} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.256} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.252} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.169} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.164} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.069} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.068} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.009} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.010} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.086} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.087} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.215} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.654} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.428} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 951
PATH 952
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[23]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.654}
    {} {Slack Time} {0.428}
  END_SLK_CLC
  SLK 0.428
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.428} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.428} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.412} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.412} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.381} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.381} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.355} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.352} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.333} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.333} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.306} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.306} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.256} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.252} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.169} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.164} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.069} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.068} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.009} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.010} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.086} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.087} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.215} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.654} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.428} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 952
PATH 953
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[23]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.226}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.226}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.654}
    {} {Slack Time} {0.428}
  END_SLK_CLC
  SLK 0.428
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.428} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.428} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.412} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.412} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.381} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.381} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.355} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.352} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.333} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.333} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.306} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.306} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.256} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.252} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.169} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.164} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.069} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.068} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {0.009} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {0.010} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.086} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.087} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.215} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.654} {0.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.428} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 953
PATH 954
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[21]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.307}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.307}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {0.482}
  END_SLK_CLC
  SLK 0.482
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.482} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.482} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.467} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.467} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.436} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.436} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.409} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.406} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.388} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.387} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.361} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.361} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.310} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.306} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.224} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.219} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.124} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.122} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.046} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.045} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.032} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.033} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.160} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.163} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.307} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.000} {0.000} {0.101} {43.630} {0.789} {0.307} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.482} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.482} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 954
PATH 955
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[24]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.307}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.307}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {0.482}
  END_SLK_CLC
  SLK 0.482
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.482} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.482} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.467} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.467} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.436} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.436} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.409} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.407} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.388} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.388} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.361} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.361} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.311} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.306} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.224} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.219} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.124} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.122} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.046} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.045} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.032} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.033} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.160} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.163} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.307} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.000} {0.000} {0.101} {43.630} {0.789} {0.307} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.482} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.482} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 955
PATH 956
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/IMM_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/IMM_OUT_reg[30]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.307}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.307}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.483}
  END_SLK_CLC
  SLK 0.483
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.483} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.483} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.468} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.468} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.437} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.437} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.410} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.408} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.389} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.389} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.362} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.362} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.312} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.307} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.225} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.220} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.125} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.123} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.047} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.046} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.030} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.032} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.159} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.161} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.306} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.001} {0.000} {0.101} {43.630} {0.790} {0.307} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.483} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.483} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 956
PATH 957
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.307}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.307}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.793}
    {} {Slack Time} {0.486}
  END_SLK_CLC
  SLK 0.486
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.486} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.486} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.470} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.470} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.439} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.439} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.413} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.410} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.391} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.391} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.364} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.364} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.314} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.310} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.227} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.222} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.127} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.126} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.049} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.048} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.029} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.157} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.159} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.303} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.793} {0.307} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.486} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.486} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 957
PATH 958
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.284}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.284}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.782}
    {} {Slack Time} {0.498}
  END_SLK_CLC
  SLK 0.498
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.498} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.498} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.482} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.482} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.451} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.451} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.425} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.422} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.403} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.403} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.376} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.376} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.326} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.322} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.239} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.234} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.139} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.138} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.061} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.060} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.016} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.017} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.145} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.156} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.283} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.002} {0.000} {0.083} {100.437} {0.782} {0.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.498} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.498} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 958
PATH 959
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.285}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.785}
    {} {Slack Time} {0.500}
  END_SLK_CLC
  SLK 0.500
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.500} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.500} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.485} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.485} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.454} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.454} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.427} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.424} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.406} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.405} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.379} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.379} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.328} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.324} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.241} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.236} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.142} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.140} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.063} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.063} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.014} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.015} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.142} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.153} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.280} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.004} {0.000} {0.083} {100.437} {0.785} {0.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.500} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.500} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 959
PATH 960
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.285}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.786}
    {} {Slack Time} {0.501}
  END_SLK_CLC
  SLK 0.501
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.501} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.501} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.486} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.486} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.455} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.455} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.428} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.425} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.407} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.406} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.380} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.380} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.329} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.325} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.242} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.238} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.143} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.141} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.065} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.064} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.013} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.014} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.141} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.152} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.279} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.006} {0.000} {0.083} {100.437} {0.786} {0.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.501} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.501} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 960
PATH 961
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[26]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[26]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.285}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.504}
  END_SLK_CLC
  SLK 0.504
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.504} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.504} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.489} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.489} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.458} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.458} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.431} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.429} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.410} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.410} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.383} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.383} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.333} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.328} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.246} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.241} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.146} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.144} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.068} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.067} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.009} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.011} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.138} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.149} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.276} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.009} {0.000} {0.083} {100.437} {0.790} {0.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.504} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.504} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 961
PATH 962
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[24]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.285}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.507}
  END_SLK_CLC
  SLK 0.507
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.507} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.507} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.491} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.491} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.460} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.460} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.434} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.431} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.412} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.412} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.385} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.385} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.335} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.331} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.248} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.243} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.148} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.147} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.070} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.069} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.007} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.008} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.136} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.147} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.274} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.012} {0.000} {0.083} {100.437} {0.792} {0.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.507} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.507} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 962
PATH 963
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[28]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[28]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.794}
    {} {Slack Time} {0.508}
  END_SLK_CLC
  SLK 0.508
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.508} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.508} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.493} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.493} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.462} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.462} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.435} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.433} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.414} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.414} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.387} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.387} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.337} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.332} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.250} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.245} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.150} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.148} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.072} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.071} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.005} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.007} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.134} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.145} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.272} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.014} {0.000} {0.083} {100.437} {0.794} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.508} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.508} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 963
PATH 964
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[27]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[27]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.794}
    {} {Slack Time} {0.508}
  END_SLK_CLC
  SLK 0.508
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.508} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.508} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.493} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.493} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.462} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.462} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.435} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.433} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.414} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.414} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.387} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.387} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.337} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.332} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.250} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.245} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.150} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.148} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.072} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.071} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.005} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.007} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.134} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.145} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.272} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.014} {0.000} {0.083} {100.437} {0.794} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.508} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.508} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 964
PATH 965
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[24]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[24]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.294}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.509}
  END_SLK_CLC
  SLK 0.509
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.509} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.509} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.493} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.493} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.463} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.462} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.436} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.433} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.415} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.414} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.388} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.388} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.337} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.333} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.250} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.245} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.150} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.149} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.072} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.072} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.005} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.006} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.133} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.142} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.275} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.019} {0.000} {0.090} {108.973} {0.803} {0.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.509} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.509} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 965
PATH 966
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[31]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[31]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.294}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.509}
  END_SLK_CLC
  SLK 0.509
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.509} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.509} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.494} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.494} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.463} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.463} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.436} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.434} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.415} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.415} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.388} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.388} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.338} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.333} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.251} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.246} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.151} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.150} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.073} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.072} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.004} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.005} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.133} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.141} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.274} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.019} {0.000} {0.090} {108.973} {0.803} {0.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.509} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.509} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 966
PATH 967
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[24]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[24]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.294}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.510}
  END_SLK_CLC
  SLK 0.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.510} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.510} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.494} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.494} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.463} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.463} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.437} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.434} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.415} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.415} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.388} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.388} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.338} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.334} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.251} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.246} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.151} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.150} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.073} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.072} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.004} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.005} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.133} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.141} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.274} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.803} {0.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.510} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 967
PATH 968
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[25]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[25]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.294}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.510}
  END_SLK_CLC
  SLK 0.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.510} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.510} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.494} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.494} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.463} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.463} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.437} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.434} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.415} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.415} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.388} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.388} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.338} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.334} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.251} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.246} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.151} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.150} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.073} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.072} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.004} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.005} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.133} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.141} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.274} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.803} {0.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.510} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 968
PATH 969
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[25]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[25]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.294}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.510}
  END_SLK_CLC
  SLK 0.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.510} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.510} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.495} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.495} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.464} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.464} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.437} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.435} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.416} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.416} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.389} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.389} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.339} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.334} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.252} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.247} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.152} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.150} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.074} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.073} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.004} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.005} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.132} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.140} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.274} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.510} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 969
PATH 970
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/aluOpcode1_reg[3]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.294}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.510}
  END_SLK_CLC
  SLK 0.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.510} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.510} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.495} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.495} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.464} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.464} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.437} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.435} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.416} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.416} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.389} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.389} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.339} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.334} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.252} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.247} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.152} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.151} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.074} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.073} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.003} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.004} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.132} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.140} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.273} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.021} {0.000} {0.090} {108.973} {0.804} {0.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.510} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 970
PATH 971
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[23]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.797}
    {} {Slack Time} {0.511}
  END_SLK_CLC
  SLK 0.511
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.511} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.511} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.496} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.496} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.465} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.465} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.438} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.436} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.417} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.417} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.390} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.390} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.340} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.335} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.253} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.248} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.153} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.152} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.075} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.074} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.002} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.003} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.131} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.142} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.269} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.017} {0.000} {0.083} {100.437} {0.797} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.511} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 971
PATH 972
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.512}
  END_SLK_CLC
  SLK 0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.512} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.512} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.497} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.497} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.466} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.466} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.439} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.436} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.418} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.417} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.391} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.391} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.340} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.336} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.254} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.249} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.154} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.152} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.076} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.075} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.002} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.003} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.130} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.141} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.268} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.017} {0.000} {0.083} {100.437} {0.798} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.512} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.512} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 972
PATH 973
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[2]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.799}
    {} {Slack Time} {0.514}
  END_SLK_CLC
  SLK 0.514
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.514} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.514} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.498} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.498} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.467} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.467} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.441} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.438} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.419} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.419} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.392} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.392} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.342} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.338} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.255} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.250} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.155} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.154} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.077} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.076} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {0.000} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {0.001} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.129} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.140} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.267} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.019} {0.000} {0.083} {100.437} {0.799} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.514} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.514} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 973
PATH 974
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[20]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.801}
    {} {Slack Time} {0.516}
  END_SLK_CLC
  SLK 0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.516} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.516} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.500} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.500} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.469} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.469} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.443} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.440} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.421} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.421} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.394} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.394} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.344} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.340} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.257} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.252} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.157} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.156} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.079} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.078} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.002} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.001} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.127} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.138} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.265} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.021} {0.000} {0.083} {100.437} {0.801} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.516} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 974
PATH 975
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[30]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.516}
  END_SLK_CLC
  SLK 0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.516} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.516} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.500} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.500} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.470} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.469} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.443} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.440} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.422} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.421} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.395} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.395} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.344} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.340} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.257} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.252} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.157} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.156} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.079} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.079} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.002} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.001} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.126} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.137} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.264} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.021} {0.000} {0.084} {100.437} {0.802} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.516} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 975
PATH 976
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[21]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.516}
  END_SLK_CLC
  SLK 0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.516} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.516} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.501} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.501} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.470} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.470} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.443} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.440} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.422} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.421} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.395} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.395} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.344} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.340} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.257} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.252} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.156} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.079} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.079} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.002} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.001} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.126} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.137} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.264} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.021} {0.000} {0.084} {100.437} {0.802} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.516} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 976
PATH 977
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[25]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[25]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.516}
  END_SLK_CLC
  SLK 0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.516} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.516} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.501} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.501} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.470} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.470} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.443} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.441} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.422} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.422} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.395} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.395} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.345} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.340} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.258} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.253} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.156} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.080} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.079} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.003} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.001} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.126} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.137} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.264} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.022} {0.000} {0.084} {100.437} {0.802} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.516} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 977
PATH 978
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[29]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[29]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.516}
  END_SLK_CLC
  SLK 0.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.516} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.516} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.501} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.501} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.470} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.470} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.443} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.441} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.422} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.422} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.395} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.395} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.345} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.340} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.258} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.253} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.157} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.080} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.079} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.003} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.002} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.126} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.137} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.264} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.022} {0.000} {0.084} {100.437} {0.802} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.516} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 978
PATH 979
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/B_OUT_reg[31]} {CK}
  ENDPT {DataP/ID_EXs/B_OUT_reg[31]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.286}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.286}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.517}
  END_SLK_CLC
  SLK 0.517
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.517} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.517} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.501} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.501} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.470} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.470} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.444} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.441} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.422} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.422} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.395} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.395} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.345} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.341} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.258} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.253} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.158} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.157} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.080} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.079} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.003} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.002} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.126} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.137} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.264} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.022} {0.000} {0.084} {100.437} {0.802} {0.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.517} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.517} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 979
PATH 980
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[1]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.540}
  END_SLK_CLC
  SLK 0.540
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.540} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.540} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.525} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.525} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.494} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.494} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.467} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.464} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.446} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.445} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.419} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.419} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.368} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.364} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.281} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.277} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.182} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.180} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.104} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.103} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.026} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.025} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.102} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.105} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.249} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.001} {0.000} {0.101} {43.630} {0.790} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.540} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.540} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 980
PATH 981
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[0]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.541}
  END_SLK_CLC
  SLK 0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.541} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.541} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.525} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.525} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.494} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.494} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.468} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.465} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.446} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.446} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.419} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.419} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.369} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.365} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.282} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.277} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.182} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.181} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.104} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.103} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.027} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.026} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.102} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.104} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.248} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.001} {0.000} {0.101} {43.630} {0.790} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.541} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 981
PATH 982
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[17]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.541}
  END_SLK_CLC
  SLK 0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.541} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.541} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.525} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.525} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.494} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.494} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.468} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.465} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.446} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.446} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.419} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.419} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.369} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.365} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.282} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.277} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.182} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.181} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.104} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.103} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.027} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.026} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.102} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.104} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.248} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.001} {0.000} {0.101} {43.630} {0.790} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.541} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 982
PATH 983
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[12]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.791}
    {} {Slack Time} {0.541}
  END_SLK_CLC
  SLK 0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.541} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.541} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.526} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.526} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.495} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.495} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.468} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.465} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.447} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.446} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.420} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.420} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.369} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.365} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.282} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.278} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.183} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.181} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.105} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.104} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.027} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.026} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.101} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.104} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.248} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.002} {0.000} {0.101} {43.630} {0.791} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.541} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 983
PATH 984
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[19]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.791}
    {} {Slack Time} {0.541}
  END_SLK_CLC
  SLK 0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.541} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.541} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.526} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.526} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.495} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.495} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.468} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.466} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.447} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.447} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.420} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.420} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.370} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.365} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.283} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.278} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.183} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.181} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.105} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.104} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.027} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.026} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.101} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.104} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.248} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.002} {0.000} {0.101} {43.630} {0.791} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.541} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 984
PATH 985
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[0]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[0]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.791}
    {} {Slack Time} {0.541}
  END_SLK_CLC
  SLK 0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.541} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.541} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.526} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.526} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.495} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.495} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.468} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.466} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.447} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.447} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.420} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.420} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.370} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.365} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.283} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.278} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.183} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.181} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.105} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.104} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.026} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.101} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.103} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.248} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.002} {0.000} {0.101} {43.630} {0.791} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.541} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 985
PATH 986
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[9]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[9]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.791}
    {} {Slack Time} {0.541}
  END_SLK_CLC
  SLK 0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.541} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.541} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.526} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.526} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.495} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.495} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.468} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.466} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.447} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.447} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.420} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.420} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.370} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.365} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.283} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.278} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.183} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.181} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.105} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.104} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.026} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.101} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.103} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.248} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.002} {0.000} {0.101} {43.630} {0.791} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.541} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 986
PATH 987
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[1]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[1]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.791}
    {} {Slack Time} {0.541}
  END_SLK_CLC
  SLK 0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.541} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.541} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.526} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.526} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.495} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.495} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.468} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.466} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.447} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.447} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.420} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.420} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.370} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.365} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.283} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.278} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.183} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.181} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.105} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.104} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.026} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.101} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.103} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.248} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.002} {0.000} {0.101} {43.630} {0.791} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.541} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 987
PATH 988
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[12]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[12]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.791}
    {} {Slack Time} {0.541}
  END_SLK_CLC
  SLK 0.541
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.541} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.541} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.526} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.526} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.495} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.495} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.468} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.466} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.447} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.447} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.420} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.420} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.370} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.365} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.283} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.278} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.183} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.181} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.105} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.104} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.026} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.101} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.103} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.248} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.002} {0.000} {0.101} {43.630} {0.791} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.541} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 988
PATH 989
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[18]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.791}
    {} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.542} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.542} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.526} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.526} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.495} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.495} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.469} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.466} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.447} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.447} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.420} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.420} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.370} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.366} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.283} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.278} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.183} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.182} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.105} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.104} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.027} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.101} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.103} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.247} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.002} {0.000} {0.101} {43.630} {0.791} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.542} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 989
PATH 990
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[17]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.542} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.542} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.496} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.469} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.466} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.448} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.447} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.421} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.421} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.370} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.366} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.182} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.105} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.027} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.100} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.103} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.247} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.792} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.542} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 990
PATH 991
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[17]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.542} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.542} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.496} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.469} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.467} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.448} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.448} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.421} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.421} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.371} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.366} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.182} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.105} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.027} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.100} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.103} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.247} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.792} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.542} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 991
PATH 992
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[17]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[17]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.542} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.542} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.496} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.469} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.467} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.448} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.448} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.421} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.421} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.371} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.366} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.182} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.105} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.028} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.027} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.100} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.103} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.247} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.792} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.542} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 992
PATH 993
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[18]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.542} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.542} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.496} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.469} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.467} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.448} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.448} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.421} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.421} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.371} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.366} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.183} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.105} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.029} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.028} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.100} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.102} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.247} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.792} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.542} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 993
PATH 994
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[18]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.543}
  END_SLK_CLC
  SLK 0.543
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.543} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.543} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.496} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.470} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.467} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.448} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.448} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.421} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.421} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.371} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.367} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.183} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.105} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.029} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.028} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.100} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.102} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.247} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.792} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.543} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.543} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 994
PATH 995
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[19]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.543}
  END_SLK_CLC
  SLK 0.543
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.543} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.543} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.496} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.470} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.467} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.448} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.448} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.421} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.421} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.371} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.367} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.183} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.105} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.029} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.028} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.100} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.102} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.246} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.792} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.543} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.543} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 995
PATH 996
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[18]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[18]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.543}
  END_SLK_CLC
  SLK 0.543
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.543} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.543} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.496} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.470} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.467} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.448} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.448} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.421} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.421} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.371} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.367} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.183} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.105} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.029} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.028} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.100} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.102} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.246} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.792} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.543} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.543} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 996
PATH 997
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[19]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.793}
    {} {Slack Time} {0.543}
  END_SLK_CLC
  SLK 0.543
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.543} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.543} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.497} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.470} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.467} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.449} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.448} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.422} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.422} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.371} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.367} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.183} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.106} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.029} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.028} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.099} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.102} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.246} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.793} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.543} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.543} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 997
PATH 998
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[19]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[19]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.250}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.793}
    {} {Slack Time} {0.543}
  END_SLK_CLC
  SLK 0.543
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.543} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.543} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.527} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.527} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.497} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.496} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.470} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.467} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.449} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.448} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.422} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.422} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.371} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.367} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.284} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.279} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.184} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.183} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.106} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.106} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.029} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.028} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.099} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.002} {0.000} {0.081} {101.852} {0.645} {0.102} {} {} {} 
    INST {FE_OFC70_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.144} {0.000} {0.101} {} {0.789} {0.246} {} {25} {(66.94, 74.17) (67.30, 73.83)} 
    NET {} {} {} {} {} {FE_OFN70_Rst} {} {0.003} {0.000} {0.101} {43.630} {0.793} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.543} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.543} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 998
PATH 999
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[6]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[6]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.235}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.235}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.785}
    {} {Slack Time} {0.549}
  END_SLK_CLC
  SLK 0.549
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.549} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.549} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.534} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.534} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.503} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.503} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.476} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.474} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.455} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.455} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.428} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.428} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.378} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.373} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.291} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.286} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.191} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.189} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.113} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.112} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.035} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.034} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.093} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.101} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.235} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.001} {0.000} {0.089} {108.973} {0.785} {0.235} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.549} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.549} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 999
PATH 1000
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.787}
    {} {Slack Time} {0.551}
  END_SLK_CLC
  SLK 0.551
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.551} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.551} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.536} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.536} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.505} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.505} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.478} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.475} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.457} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.456} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.430} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.430} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.379} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.375} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.293} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.288} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.193} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.191} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.115} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.114} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.037} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.036} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.091} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.099} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.233} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.003} {0.000} {0.089} {108.973} {0.787} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.551} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.551} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1000
PATH 1001
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[5]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.787}
    {} {Slack Time} {0.552}
  END_SLK_CLC
  SLK 0.552
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.552} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.552} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.536} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.536} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.505} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.505} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.479} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.476} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.457} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.457} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.430} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.430} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.380} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.376} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.293} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.288} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.193} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.192} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.115} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.114} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.038} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.037} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.091} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.099} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.232} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.003} {0.000} {0.089} {108.973} {0.787} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.552} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.552} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1001
PATH 1002
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[20]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {0.553}
  END_SLK_CLC
  SLK 0.553
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.553} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.553} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.537} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.537} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.506} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.506} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.480} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.477} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.458} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.458} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.431} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.431} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.381} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.377} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.294} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.289} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.194} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.193} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.116} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.115} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.039} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.038} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.090} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.098} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.231} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.005} {0.000} {0.089} {108.973} {0.789} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.553} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.553} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1002
PATH 1003
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[4]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.554}
  END_SLK_CLC
  SLK 0.554
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.554} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.554} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.538} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.538} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.508} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.507} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.481} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.478} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.460} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.459} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.433} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.433} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.382} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.378} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.295} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.290} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.195} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.194} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.117} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.117} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.040} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.039} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.088} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.097} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.230} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.006} {0.000} {0.090} {108.973} {0.790} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.554} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.554} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1003
PATH 1004
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[3]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.554}
  END_SLK_CLC
  SLK 0.554
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.554} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.554} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.538} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.538} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.508} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.507} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.481} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.478} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.460} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.459} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.433} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.433} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.382} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.378} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.295} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.290} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.195} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.194} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.117} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.117} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.040} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.039} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.088} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.097} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.230} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.006} {0.000} {0.090} {108.973} {0.790} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.554} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.554} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1004
PATH 1005
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.554}
  END_SLK_CLC
  SLK 0.554
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.554} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.554} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.539} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.539} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.508} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.508} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.481} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.478} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.460} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.459} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.433} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.433} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.382} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.378} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.295} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.291} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.196} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.194} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.118} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.117} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.040} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.039} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.088} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.096} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.230} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.006} {0.000} {0.090} {108.973} {0.790} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.554} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.554} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1005
PATH 1006
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[2]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.554}
  END_SLK_CLC
  SLK 0.554
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.554} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.554} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.539} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.539} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.508} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.508} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.481} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.479} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.460} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.460} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.433} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.433} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.383} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.378} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.296} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.291} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.196} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.194} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.118} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.117} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.041} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.039} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.088} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.096} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.230} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.007} {0.000} {0.090} {108.973} {0.790} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.554} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.554} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1006
PATH 1007
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[5]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.227}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.227}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.782}
    {} {Slack Time} {0.555}
  END_SLK_CLC
  SLK 0.555
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.555} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.555} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.539} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.539} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.508} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.508} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.482} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.479} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.460} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.460} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.433} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.433} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.383} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.379} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.296} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.291} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.196} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.195} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.118} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.117} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.041} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.040} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.088} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.098} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.226} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.002} {0.000} {0.083} {100.437} {0.782} {0.227} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.555} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.555} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1007
PATH 1008
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[21]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.227}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.227}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.783}
    {} {Slack Time} {0.556}
  END_SLK_CLC
  SLK 0.556
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.556} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.556} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.540} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.540} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.509} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.509} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.483} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.480} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.461} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.461} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.434} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.434} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.384} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.380} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.297} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.292} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.197} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.196} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.119} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.118} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.042} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.041} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.087} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.098} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.225} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.003} {0.000} {0.083} {100.437} {0.783} {0.227} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.556} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.556} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1008
PATH 1009
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.792}
    {} {Slack Time} {0.556}
  END_SLK_CLC
  SLK 0.556
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.556} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.556} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.540} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.540} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.509} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.509} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.483} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.480} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.461} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.461} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.434} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.434} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.384} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.380} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.297} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.292} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.197} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.196} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.119} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.118} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.042} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.041} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.087} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.095} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.228} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.008} {0.000} {0.090} {108.973} {0.792} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.556} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.556} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1009
PATH 1010
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.793}
    {} {Slack Time} {0.556}
  END_SLK_CLC
  SLK 0.556
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.556} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.556} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.541} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.541} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.510} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.510} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.483} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.481} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.462} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.462} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.435} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.435} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.385} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.380} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.298} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.293} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.198} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.196} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.120} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.119} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.043} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.041} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.086} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.094} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.228} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.009} {0.000} {0.090} {108.973} {0.793} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.556} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.556} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1010
PATH 1011
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[4]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.227}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.227}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.784}
    {} {Slack Time} {0.556}
  END_SLK_CLC
  SLK 0.556
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.556} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.556} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.541} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.541} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.510} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.510} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.483} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.481} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.462} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.462} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.435} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.435} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.385} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.380} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.298} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.293} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.198} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.197} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.120} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.119} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.043} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.042} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.086} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.097} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.224} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.004} {0.000} {0.083} {100.437} {0.784} {0.227} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.556} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.556} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1011
PATH 1012
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[30]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.794}
    {} {Slack Time} {0.557}
  END_SLK_CLC
  SLK 0.557
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.557} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.557} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.542} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.542} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.511} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.511} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.484} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.482} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.463} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.463} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.436} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.436} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.386} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.381} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.299} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.294} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.199} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.197} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.121} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.120} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.044} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.042} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.085} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.093} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.227} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.010} {0.000} {0.090} {108.973} {0.794} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.557} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.557} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1012
PATH 1013
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[21]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.785}
    {} {Slack Time} {0.558}
  END_SLK_CLC
  SLK 0.558
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.558} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.558} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.542} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.542} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.511} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.511} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.485} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.482} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.463} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.463} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.436} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.436} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.386} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.382} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.299} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.294} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.199} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.198} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.121} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.120} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.044} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.043} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.085} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.095} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.223} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.005} {0.000} {0.083} {100.437} {0.785} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.558} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1013
PATH 1014
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[3]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.786}
    {} {Slack Time} {0.558}
  END_SLK_CLC
  SLK 0.558
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.558} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.558} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.543} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.543} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.512} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.512} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.485} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.482} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.464} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.463} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.437} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.437} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.386} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.382} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.300} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.295} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.200} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.198} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.122} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.121} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.044} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.043} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.084} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.095} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.222} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.005} {0.000} {0.083} {100.437} {0.786} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.558} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1014
PATH 1015
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[31]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[31]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.795}
    {} {Slack Time} {0.559}
  END_SLK_CLC
  SLK 0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.559} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.559} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.543} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.543} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.512} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.512} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.486} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.483} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.464} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.464} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.437} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.437} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.387} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.383} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.300} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.295} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.200} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.199} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.122} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.121} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.045} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.044} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.084} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.092} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.225} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.011} {0.000} {0.090} {108.973} {0.795} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.559} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1015
PATH 1016
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[31]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[31]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.795}
    {} {Slack Time} {0.559}
  END_SLK_CLC
  SLK 0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.559} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.559} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.544} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.544} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.513} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.513} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.486} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.483} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.465} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.464} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.438} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.438} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.387} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.383} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.300} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.295} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.201} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.199} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.122} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.122} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.045} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.044} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.083} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.092} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.225} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.011} {0.000} {0.090} {108.973} {0.795} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.559} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1016
PATH 1017
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[23]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.795}
    {} {Slack Time} {0.559}
  END_SLK_CLC
  SLK 0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.559} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.559} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.544} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.544} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.513} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.513} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.486} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.483} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.465} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.464} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.438} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.438} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.387} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.383} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.300} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.296} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.201} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.199} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.123} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.122} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.045} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.044} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.083} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.091} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.225} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.011} {0.000} {0.090} {108.973} {0.795} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.559} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1017
PATH 1018
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[21]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.795}
    {} {Slack Time} {0.559}
  END_SLK_CLC
  SLK 0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.559} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.559} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.544} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.544} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.513} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.513} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.486} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.483} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.465} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.464} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.438} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.438} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.387} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.383} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.301} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.296} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.201} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.199} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.123} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.122} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.045} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.044} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.083} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.091} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.225} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.012} {0.000} {0.090} {108.973} {0.795} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.559} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1018
PATH 1019
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[7]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[7]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.796}
    {} {Slack Time} {0.559}
  END_SLK_CLC
  SLK 0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.559} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.559} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.544} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.544} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.513} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.513} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.486} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.484} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.465} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.465} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.438} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.438} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.388} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.383} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.301} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.296} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.201} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.199} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.123} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.122} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.044} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.083} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.091} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.225} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.012} {0.000} {0.090} {108.973} {0.796} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.559} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1019
PATH 1020
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[22]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.796}
    {} {Slack Time} {0.559}
  END_SLK_CLC
  SLK 0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.559} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.559} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.544} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.544} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.513} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.513} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.486} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.484} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.465} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.465} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.438} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.438} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.388} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.383} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.301} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.296} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.201} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.200} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.123} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.122} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.045} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.083} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.091} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.224} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.012} {0.000} {0.090} {108.973} {0.796} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.559} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1020
PATH 1021
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[8]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[8]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.796}
    {} {Slack Time} {0.559}
  END_SLK_CLC
  SLK 0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.559} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.559} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.544} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.544} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.513} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.513} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.486} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.484} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.465} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.465} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.438} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.438} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.388} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.383} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.301} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.296} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.201} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.200} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.123} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.122} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.045} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.083} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.091} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.224} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.012} {0.000} {0.090} {108.973} {0.796} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.559} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1021
PATH 1022
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[22]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.796}
    {} {Slack Time} {0.560}
  END_SLK_CLC
  SLK 0.560
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.560} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.560} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.544} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.544} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.513} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.513} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.487} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.484} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.465} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.465} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.438} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.438} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.388} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.384} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.301} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.296} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.201} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.200} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.123} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.122} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.045} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.083} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.091} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.224} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.012} {0.000} {0.090} {108.973} {0.796} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.560} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.560} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1022
PATH 1023
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[20]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.796}
    {} {Slack Time} {0.560}
  END_SLK_CLC
  SLK 0.560
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.560} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.560} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.544} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.544} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.513} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.513} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.487} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.484} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.465} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.465} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.438} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.438} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.388} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.384} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.301} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.296} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.201} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.200} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.123} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.122} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.045} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.083} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.091} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.224} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.012} {0.000} {0.090} {108.973} {0.796} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.560} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.560} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1023
PATH 1024
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[24]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {0.560}
  END_SLK_CLC
  SLK 0.560
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.560} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.560} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.545} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.545} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.514} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.514} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.487} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.484} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.466} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.465} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.439} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.439} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.388} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.384} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.301} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.296} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.202} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.200} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.123} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.123} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.045} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.082} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.093} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.220} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.007} {0.000} {0.083} {100.437} {0.788} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.560} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.560} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1024
PATH 1025
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[28]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {0.560}
  END_SLK_CLC
  SLK 0.560
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.560} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.560} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.545} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.545} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.514} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.514} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.487} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.484} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.466} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.465} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.439} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.439} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.388} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.384} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.301} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.297} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.202} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.200} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.124} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.123} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.045} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.082} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.093} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.220} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.007} {0.000} {0.083} {100.437} {0.788} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.560} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.560} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1025
PATH 1026
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[4]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.788}
    {} {Slack Time} {0.560}
  END_SLK_CLC
  SLK 0.560
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.560} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.560} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.545} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.545} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.514} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.514} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.487} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.485} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.466} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.466} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.439} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.439} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.389} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.384} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.302} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.297} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.202} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.200} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.124} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.123} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.045} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.082} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.093} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.220} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.008} {0.000} {0.083} {100.437} {0.788} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.560} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.560} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1026
PATH 1027
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[28]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.797}
    {} {Slack Time} {0.560}
  END_SLK_CLC
  SLK 0.560
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.560} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.560} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.545} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.545} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.514} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.514} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.487} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.485} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.466} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.466} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.439} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.439} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.389} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.384} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.302} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.297} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.202} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.200} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.124} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.123} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.046} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.045} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.082} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.090} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.224} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.013} {0.000} {0.090} {108.973} {0.797} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.560} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.560} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1027
PATH 1028
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[26]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.789}
    {} {Slack Time} {0.561}
  END_SLK_CLC
  SLK 0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.561} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.561} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.545} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.545} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.515} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.514} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.488} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.485} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.467} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.466} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.440} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.440} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.389} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.385} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.302} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.297} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.202} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.201} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.124} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.124} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.047} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.046} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.081} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.092} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.219} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.008} {0.000} {0.083} {100.437} {0.789} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.561} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1028
PATH 1029
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[27]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.561}
  END_SLK_CLC
  SLK 0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.561} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.561} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.546} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.546} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.515} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.515} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.488} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.485} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.467} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.466} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.440} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.440} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.389} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.385} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.303} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.298} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.203} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.201} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.125} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.124} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.047} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.046} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.081} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.089} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.223} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.014} {0.000} {0.090} {108.973} {0.798} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.561} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1029
PATH 1030
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[29]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.561}
  END_SLK_CLC
  SLK 0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.561} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.561} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.546} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.546} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.515} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.515} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.488} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.485} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.467} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.466} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.440} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.440} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.389} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.385} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.303} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.298} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.203} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.201} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.125} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.124} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.047} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.046} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.081} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.089} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.223} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.014} {0.000} {0.090} {108.973} {0.798} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.561} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1030
PATH 1031
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[28]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.561}
  END_SLK_CLC
  SLK 0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.561} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.561} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.546} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.546} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.515} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.515} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.488} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.485} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.467} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.466} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.440} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.440} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.389} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.385} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.303} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.298} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.203} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.201} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.125} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.124} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.047} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.046} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.081} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.089} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.223} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.014} {0.000} {0.090} {108.973} {0.798} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.561} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1031
PATH 1032
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[30]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.561}
  END_SLK_CLC
  SLK 0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.561} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.561} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.546} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.546} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.515} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.515} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.488} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.485} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.467} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.466} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.440} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.440} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.389} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.385} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.303} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.298} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.203} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.201} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.125} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.124} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.047} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.046} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.081} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.089} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.223} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.014} {0.000} {0.090} {108.973} {0.798} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.561} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1032
PATH 1033
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[29]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.236}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.561}
  END_SLK_CLC
  SLK 0.561
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.561} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.561} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.546} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.546} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.515} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.515} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.488} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.486} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.467} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.467} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.440} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.440} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.390} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.385} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.303} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.298} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.203} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.201} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.125} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.124} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.048} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.046} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.081} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.089} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.223} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.014} {0.000} {0.090} {108.973} {0.798} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.561} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1033
PATH 1034
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[26]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.799}
    {} {Slack Time} {0.562}
  END_SLK_CLC
  SLK 0.562
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.562} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.562} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.547} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.547} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.516} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.516} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.489} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.487} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.468} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.468} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.441} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.441} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.391} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.386} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.304} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.299} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.204} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.202} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.126} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.125} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.049} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.047} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.080} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.088} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.222} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.015} {0.000} {0.090} {108.973} {0.799} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.562} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.562} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1034
PATH 1035
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[26]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.799}
    {} {Slack Time} {0.563}
  END_SLK_CLC
  SLK 0.563
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.563} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.563} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.547} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.547} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.516} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.516} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.490} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.487} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.468} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.468} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.441} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.441} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.391} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.387} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.304} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.299} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.204} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.203} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.126} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.125} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.049} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.048} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.080} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.088} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.221} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.015} {0.000} {0.090} {108.973} {0.799} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.563} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.563} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1035
PATH 1036
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[27]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.799}
    {} {Slack Time} {0.563}
  END_SLK_CLC
  SLK 0.563
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.563} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.563} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.547} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.547} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.516} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.516} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.490} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.487} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.468} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.468} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.441} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.441} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.391} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.387} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.304} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.299} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.204} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.203} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.126} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.125} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.049} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.048} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.080} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.088} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.221} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.015} {0.000} {0.090} {108.973} {0.799} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.563} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.563} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1036
PATH 1037
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[3]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[3]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.791}
    {} {Slack Time} {0.563}
  END_SLK_CLC
  SLK 0.563
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.563} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.563} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.547} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.547} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.516} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.516} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.490} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.487} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.468} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.468} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.441} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.441} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.391} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.387} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.304} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.299} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.204} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.203} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.126} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.125} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.049} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.048} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.080} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.091} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.218} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.010} {0.000} {0.083} {100.437} {0.791} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.563} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.563} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1037
PATH 1038
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[27]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.800}
    {} {Slack Time} {0.563}
  END_SLK_CLC
  SLK 0.563
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.563} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.563} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.548} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.548} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.517} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.517} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.490} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.488} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.469} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.469} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.442} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.442} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.392} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.387} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.305} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.300} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.205} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.203} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.127} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.126} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.049} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.048} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.079} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.087} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.221} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.016} {0.000} {0.090} {108.973} {0.800} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.563} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.563} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1038
PATH 1039
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[27]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.801}
    {} {Slack Time} {0.564}
  END_SLK_CLC
  SLK 0.564
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.564} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.564} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.549} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.549} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.518} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.518} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.491} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.489} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.470} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.470} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.443} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.443} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.393} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.388} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.306} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.301} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.206} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.204} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.128} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.127} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.051} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.049} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.078} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.086} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.220} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.017} {0.000} {0.090} {108.973} {0.801} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.564} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.564} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1039
PATH 1040
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[5]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[5]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.793}
    {} {Slack Time} {0.565}
  END_SLK_CLC
  SLK 0.565
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.565} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.565} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.549} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.549} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.518} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.518} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.492} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.489} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.470} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.470} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.443} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.443} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.393} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.389} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.306} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.301} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.206} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.205} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.128} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.127} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.051} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.050} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.078} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.089} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.216} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.012} {0.000} {0.083} {100.437} {0.793} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.565} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.565} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1040
PATH 1041
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[24]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.801}
    {} {Slack Time} {0.565}
  END_SLK_CLC
  SLK 0.565
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.565} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.565} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.549} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.549} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.518} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.518} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.492} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.489} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.470} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.470} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.443} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.443} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.393} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.389} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.306} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.301} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.206} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.205} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.128} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.127} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.051} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.050} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.078} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.086} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.219} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.017} {0.000} {0.090} {108.973} {0.801} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.565} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.565} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1041
PATH 1042
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[24]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.565}
  END_SLK_CLC
  SLK 0.565
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.565} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.565} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.550} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.550} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.519} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.519} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.492} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.489} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.471} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.470} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.444} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.444} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.393} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.389} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.306} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.301} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.207} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.205} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.128} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.128} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.051} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.050} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.077} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.086} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.219} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.018} {0.000} {0.090} {108.973} {0.802} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.565} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.565} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1042
PATH 1043
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[25]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.566}
  END_SLK_CLC
  SLK 0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.566} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.566} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.550} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.550} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.519} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.519} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.493} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.490} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.471} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.471} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.444} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.444} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.394} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.390} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.307} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.302} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.207} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.206} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.129} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.128} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.052} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.051} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.077} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.085} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.218} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.018} {0.000} {0.090} {108.973} {0.802} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.566} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.566} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1043
PATH 1044
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/ALU_OUT_reg[24]} {CK}
  ENDPT {DataP/EX_MEM_s/ALU_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.566}
  END_SLK_CLC
  SLK 0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.566} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.566} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.550} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.550} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.520} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.519} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.493} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.490} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.472} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.471} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.445} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.445} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.394} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.390} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.307} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.302} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.207} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.206} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.129} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.129} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.052} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.051} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.076} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.085} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.218} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.018} {0.000} {0.090} {108.973} {0.802} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.566} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.566} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1044
PATH 1045
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.566}
  END_SLK_CLC
  SLK 0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.566} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.566} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.551} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.551} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.520} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.520} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.493} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.490} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.472} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.471} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.445} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.445} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.394} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.390} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.307} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.302} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.208} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.206} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.129} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.129} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.052} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.051} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.076} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.085} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.218} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.019} {0.000} {0.090} {108.973} {0.803} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.566} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.566} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1045
PATH 1046
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[27]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.794}
    {} {Slack Time} {0.566}
  END_SLK_CLC
  SLK 0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.566} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.566} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.551} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.551} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.520} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.520} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.493} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.490} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.472} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.471} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.445} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.445} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.394} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.390} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.307} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.303} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.208} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.206} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.130} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.129} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.052} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.051} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.076} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.087} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.214} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.014} {0.000} {0.083} {100.437} {0.794} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.566} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.566} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1046
PATH 1047
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[25]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.566}
  END_SLK_CLC
  SLK 0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.566} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.566} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.551} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.551} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.520} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.520} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.493} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.490} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.472} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.471} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.445} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.445} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.394} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.390} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.307} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.303} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.208} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.206} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.130} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.129} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.052} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.051} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.076} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.084} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.218} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.019} {0.000} {0.090} {108.973} {0.803} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.566} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.566} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1047
PATH 1048
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/ALU_OUT_reg[24]} {CK}
  ENDPT {DataP/MEM_WB_s/ALU_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.566}
  END_SLK_CLC
  SLK 0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.566} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.566} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.551} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.551} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.520} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.520} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.493} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.490} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.472} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.471} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.445} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.445} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.394} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.390} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.307} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.303} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.208} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.206} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.130} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.129} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.052} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.051} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.076} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.084} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.218} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.019} {0.000} {0.090} {108.973} {0.803} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.566} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.566} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1048
PATH 1049
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[20]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.566}
  END_SLK_CLC
  SLK 0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.566} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.566} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.551} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.551} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.520} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.520} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.493} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.490} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.472} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.471} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.445} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.445} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.394} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.390} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.307} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.303} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.208} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.206} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.130} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.129} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.052} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.051} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.076} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.084} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.218} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.019} {0.000} {0.090} {108.973} {0.803} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.566} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.566} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1049
PATH 1050
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.803}
    {} {Slack Time} {0.566}
  END_SLK_CLC
  SLK 0.566
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.566} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.566} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.551} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.551} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.520} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.520} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.493} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.491} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.472} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.472} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.445} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.445} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.395} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.390} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.308} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.303} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.208} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.206} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.130} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.129} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.053} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.051} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.076} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.084} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.218} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.019} {0.000} {0.090} {108.973} {0.803} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.566} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.566} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1050
PATH 1051
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.795}
    {} {Slack Time} {0.567}
  END_SLK_CLC
  SLK 0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.567} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.567} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.551} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.551} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.520} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.494} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.491} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.472} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.395} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.391} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.308} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.303} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.208} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.207} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.130} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.053} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.052} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.086} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.213} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.015} {0.000} {0.083} {100.437} {0.795} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.567} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1051
PATH 1052
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[25]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.567}
  END_SLK_CLC
  SLK 0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.567} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.567} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.494} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.491} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.472} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.395} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.391} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.308} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.303} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.207} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.130} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.053} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.052} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.084} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.217} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.567} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1052
PATH 1053
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[26]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.567}
  END_SLK_CLC
  SLK 0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.567} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.567} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.494} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.491} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.472} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.395} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.391} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.207} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.053} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.052} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.217} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.567} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1053
PATH 1054
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[26]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.796}
    {} {Slack Time} {0.567}
  END_SLK_CLC
  SLK 0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.567} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.567} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.494} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.391} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.207} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.053} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.052} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.086} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.213} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.015} {0.000} {0.083} {100.437} {0.796} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.567} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1054
PATH 1055
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.567}
  END_SLK_CLC
  SLK 0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.567} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.567} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.494} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.391} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.207} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.052} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.217} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.567} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1055
PATH 1056
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[25]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.567}
  END_SLK_CLC
  SLK 0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.567} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.567} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.494} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.391} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.207} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.052} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.217} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.567} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1056
PATH 1057
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[24]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.567}
  END_SLK_CLC
  SLK 0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.567} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.567} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.494} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.391} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.567} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1057
PATH 1058
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[25]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.567}
  END_SLK_CLC
  SLK 0.567
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.567} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.567} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.494} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.391} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.567} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1058
PATH 1059
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1059
PATH 1060
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[22]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.021} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1060
PATH 1061
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[23]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.804}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.521} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.473} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.446} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.446} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.130} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.075} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.021} {0.000} {0.090} {108.973} {0.804} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1061
PATH 1062
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[21]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.805}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.522} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.474} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.447} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.447} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.131} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.074} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.021} {0.000} {0.090} {108.973} {0.805} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1062
PATH 1063
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.805}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.522} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.474} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.447} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.447} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.131} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.074} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.021} {0.000} {0.090} {108.973} {0.805} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1063
PATH 1064
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[25]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.805}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.522} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.474} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.447} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.447} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.131} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.074} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.021} {0.000} {0.090} {108.973} {0.805} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1064
PATH 1065
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[23]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.796}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.552} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.552} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.522} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.521} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.474} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.447} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.447} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.209} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.131} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.074} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.085} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.212} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.016} {0.000} {0.083} {100.437} {0.796} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1065
PATH 1066
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[24]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[24]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.805}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.553} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.553} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.522} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.522} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.474} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.447} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.447} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.210} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.131} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.074} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.021} {0.000} {0.090} {108.973} {0.805} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1066
PATH 1067
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[25]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.237}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.237}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.805}
    {} {Slack Time} {0.568}
  END_SLK_CLC
  SLK 0.568
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.568} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.568} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.553} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.553} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.522} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.522} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.495} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.492} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.474} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.473} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.447} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.447} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.396} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.392} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.309} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.304} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.210} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.208} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.131} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.131} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.054} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.053} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.074} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.083} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.216} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.021} {0.000} {0.090} {108.973} {0.805} {0.237} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.568} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1067
PATH 1068
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[27]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.569}
  END_SLK_CLC
  SLK 0.569
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.569} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.569} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.554} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.554} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.523} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.523} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.496} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.493} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.475} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.474} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.448} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.448} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.397} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.393} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.310} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.306} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.211} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.209} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.133} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.132} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.055} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.054} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.073} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.084} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.211} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.017} {0.000} {0.083} {100.437} {0.798} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.569} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.569} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1068
PATH 1069
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[22]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[22]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.569}
  END_SLK_CLC
  SLK 0.569
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.569} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.569} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.554} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.554} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.523} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.523} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.496} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.493} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.475} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.474} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.448} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.448} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.397} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.393} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.311} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.306} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.211} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.209} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.133} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.132} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.055} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.054} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.073} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.084} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.211} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.017} {0.000} {0.083} {100.437} {0.798} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.569} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.569} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1069
PATH 1070
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[2]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[2]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.569}
  END_SLK_CLC
  SLK 0.569
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.569} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.569} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.554} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.554} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.523} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.523} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.496} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.494} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.475} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.475} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.448} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.448} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.398} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.393} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.311} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.306} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.211} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.209} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.133} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.132} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.056} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.054} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.073} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.084} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.211} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.017} {0.000} {0.083} {100.437} {0.798} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.569} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.569} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1070
PATH 1071
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[23]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[23]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.570}
  END_SLK_CLC
  SLK 0.570
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.570} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.570} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.554} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.554} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.523} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.523} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.497} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.494} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.475} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.475} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.448} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.448} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.398} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.394} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.311} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.306} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.211} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.210} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.133} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.132} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.056} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.055} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.073} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.084} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.211} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.018} {0.000} {0.083} {100.437} {0.798} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.570} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.570} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1071
PATH 1072
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[31]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[31]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.570}
  END_SLK_CLC
  SLK 0.570
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.570} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.570} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.554} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.554} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.523} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.523} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.497} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.494} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.475} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.475} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.448} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.448} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.398} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.394} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.311} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.306} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.211} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.210} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.133} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.132} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.056} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.055} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.073} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.083} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.211} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.018} {0.000} {0.083} {100.437} {0.798} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.570} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.570} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1072
PATH 1073
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[20]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.570}
  END_SLK_CLC
  SLK 0.570
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.570} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.570} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.554} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.554} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.524} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.523} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.497} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.494} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.476} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.475} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.449} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.449} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.398} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.394} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.311} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.306} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.211} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.210} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.133} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.133} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.056} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.055} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.072} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.083} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.210} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.018} {0.000} {0.083} {100.437} {0.798} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.570} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.570} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1073
PATH 1074
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[21]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.570}
  END_SLK_CLC
  SLK 0.570
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.570} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.570} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.554} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.554} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.524} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.523} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.497} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.494} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.476} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.475} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.449} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.449} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.398} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.394} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.311} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.306} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.211} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.210} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.133} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.133} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.056} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.055} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.072} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.083} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.210} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.018} {0.000} {0.083} {100.437} {0.798} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.570} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.570} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1074
PATH 1075
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[25]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.799}
    {} {Slack Time} {0.570}
  END_SLK_CLC
  SLK 0.570
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.570} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.570} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.555} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.555} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.524} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.524} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.497} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.494} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.476} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.475} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.449} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.449} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.398} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.394} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.312} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.307} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.212} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.210} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.134} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.133} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.056} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.055} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.072} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.083} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.210} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.018} {0.000} {0.083} {100.437} {0.799} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.570} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.570} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1075
PATH 1076
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[28]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.799}
    {} {Slack Time} {0.571}
  END_SLK_CLC
  SLK 0.571
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.571} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.571} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.555} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.555} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.524} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.524} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.498} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.495} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.476} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.476} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.449} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.449} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.399} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.395} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.312} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.307} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.212} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.211} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.134} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.133} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.057} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.056} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.072} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.083} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.210} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.019} {0.000} {0.083} {100.437} {0.799} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.571} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1076
PATH 1077
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[29]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.800}
    {} {Slack Time} {0.571}
  END_SLK_CLC
  SLK 0.571
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.571} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.571} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.556} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.556} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.525} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.525} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.498} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.496} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.477} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.477} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.450} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.450} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.400} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.395} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.313} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.308} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.213} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.211} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.135} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.134} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.057} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.056} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.071} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.082} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.209} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.019} {0.000} {0.083} {100.437} {0.800} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.571} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1077
PATH 1078
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/A_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/A_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.800}
    {} {Slack Time} {0.571}
  END_SLK_CLC
  SLK 0.571
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.571} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.571} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.556} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.556} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.525} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.525} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.498} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.496} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.477} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.477} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.450} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.450} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.400} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.395} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.313} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.308} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.213} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.211} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.135} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.134} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.058} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.056} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.071} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.082} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.209} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.020} {0.000} {0.083} {100.437} {0.800} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.571} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1078
PATH 1079
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[25]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[25]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.573}
  END_SLK_CLC
  SLK 0.573
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.573} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.573} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.558} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.558} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.527} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.527} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.500} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.498} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.479} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.479} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.452} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.452} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.402} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.397} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.315} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.310} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.215} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.213} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.137} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.136} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.059} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.058} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.069} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.080} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.207} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.021} {0.000} {0.084} {100.437} {0.802} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.573} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.573} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1079
PATH 1080
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[20]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[20]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.573}
  END_SLK_CLC
  SLK 0.573
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.573} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.573} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.558} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.558} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.527} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.527} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.500} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.498} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.479} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.479} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.452} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.452} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.402} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.397} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.315} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.310} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.215} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.213} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.137} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.136} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.059} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.058} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.069} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.080} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.207} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.021} {0.000} {0.084} {100.437} {0.802} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.573} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.573} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1080
PATH 1081
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[30]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.574}
  END_SLK_CLC
  SLK 0.574
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.574} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.574} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.558} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.558} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.527} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.527} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.501} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.498} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.479} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.479} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.452} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.452} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.402} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.398} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.315} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.310} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.215} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.214} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.137} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.136} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.060} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.059} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.069} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.080} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.207} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.022} {0.000} {0.084} {100.437} {0.802} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.574} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.574} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1081
PATH 1082
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[21]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[21]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.574}
  END_SLK_CLC
  SLK 0.574
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.574} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.574} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.558} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.558} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.527} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.527} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.501} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.498} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.479} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.479} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.452} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.452} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.402} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.398} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.315} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.310} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.215} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.214} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.137} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.136} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.060} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.059} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.069} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.080} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.207} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.022} {0.000} {0.084} {100.437} {0.802} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.574} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.574} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1082
PATH 1083
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[29]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.574}
  END_SLK_CLC
  SLK 0.574
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.574} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.574} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.558} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.558} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.527} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.527} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.501} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.498} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.479} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.479} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.452} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.452} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.402} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.398} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.315} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.310} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.215} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.214} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.137} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.136} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.060} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.059} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.069} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.080} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.207} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.022} {0.000} {0.084} {100.437} {0.802} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.574} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.574} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1083
PATH 1084
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/B_OUT_reg[31]} {CK}
  ENDPT {DataP/EX_MEM_s/B_OUT_reg[31]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.229}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.802}
    {} {Slack Time} {0.574}
  END_SLK_CLC
  SLK 0.574
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.574} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.574} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.558} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.558} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.527} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.527} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.501} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.498} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.479} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.479} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.452} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.452} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.402} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.398} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.315} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.310} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.215} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.214} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.137} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.136} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.060} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.059} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.069} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.011} {0.000} {0.082} {101.852} {0.653} {0.079} {} {} {} 
    INST {FE_OFC71_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.082} {} {0.780} {0.207} {} {63} {(83.09, 85.36) (83.45, 85.02)} 
    NET {} {} {} {} {} {FE_OFN71_Rst} {} {0.022} {0.000} {0.084} {100.437} {0.802} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.574} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.574} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1084
PATH 1085
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[26]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[26]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.936}
    {} {Slack Time} {0.634}
  END_SLK_CLC
  SLK 0.634
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.634} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.634} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.618} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.618} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.587} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.587} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.561} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.558} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.539} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.539} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.512} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.512} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.462} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.458} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.375} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.370} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.275} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.274} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.197} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.196} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.120} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.119} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.009} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.017} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.150} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.170} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.301} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.002} {0.000} {0.097} {81.191} {0.936} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.634} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1085
PATH 1086
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/aluOpcode1_reg[1]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.936}
    {} {Slack Time} {0.634}
  END_SLK_CLC
  SLK 0.634
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.634} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.634} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.618} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.618} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.587} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.587} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.561} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.558} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.539} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.539} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.512} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.512} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.462} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.458} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.375} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.370} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.275} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.274} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.197} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.196} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.120} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.119} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.009} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.017} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.150} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.170} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.300} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.002} {0.000} {0.097} {81.191} {0.936} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.634} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1086
PATH 1087
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[29]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[29]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.936}
    {} {Slack Time} {0.634}
  END_SLK_CLC
  SLK 0.634
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.634} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.634} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.618} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.618} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.587} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.587} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.561} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.558} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.539} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.539} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.512} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.512} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.462} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.458} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.375} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.370} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.275} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.274} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.197} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.196} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.120} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.119} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.009} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.017} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.150} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.170} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.300} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.002} {0.000} {0.097} {81.191} {0.936} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.634} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1087
PATH 1088
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/aluOpcode1_reg[0]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.937}
    {} {Slack Time} {0.635}
  END_SLK_CLC
  SLK 0.635
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.635} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.635} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.620} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.620} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.589} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.589} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.562} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.560} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.541} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.541} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.514} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.514} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.464} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.459} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.377} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.372} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.277} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.275} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.199} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.198} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.121} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.120} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.007} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.015} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.149} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.169} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.299} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.003} {0.000} {0.097} {81.191} {0.937} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.635} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.635} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1088
PATH 1089
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/aluOpcode1_reg[2]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.938}
    {} {Slack Time} {0.636}
  END_SLK_CLC
  SLK 0.636
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.636} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.636} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.621} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.621} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.590} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.590} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.563} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.560} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.542} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.541} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.515} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.515} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.464} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.460} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.377} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.373} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.278} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.276} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.200} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.199} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.122} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.121} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.006} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.014} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.148} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.168} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.298} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.004} {0.000} {0.097} {81.191} {0.938} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.636} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.636} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1089
PATH 1090
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[28]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[28]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.941}
    {} {Slack Time} {0.638}
  END_SLK_CLC
  SLK 0.638
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.638} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.638} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.623} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.623} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.592} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.592} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.565} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.563} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.544} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.544} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.517} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.517} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.467} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.462} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.380} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.375} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.280} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.278} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.202} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.201} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.125} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.123} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.004} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.012} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.146} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.165} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.296} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.006} {0.000} {0.097} {81.191} {0.941} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.638} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.638} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1090
PATH 1091
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[26]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[26]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.639}
  END_SLK_CLC
  SLK 0.639
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.639} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.639} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.624} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.624} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.593} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.593} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.566} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.564} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.545} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.545} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.518} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.518} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.468} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.463} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.381} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.376} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.281} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.280} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.203} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.202} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.126} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.125} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.003} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.011} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.144} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.164} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.295} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.007} {0.000} {0.097} {81.191} {0.942} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.639} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.639} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1091
PATH 1092
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[27]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[27]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.640}
  END_SLK_CLC
  SLK 0.640
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.640} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.640} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.625} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.625} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.594} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.594} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.567} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.564} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.546} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.545} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.519} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.519} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.468} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.464} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.382} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.377} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.282} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.280} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.204} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.203} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.126} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.125} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.002} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.010} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.144} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.164} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.294} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.640} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.640} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1092
PATH 1093
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[27]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[27]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.943}
    {} {Slack Time} {0.641}
  END_SLK_CLC
  SLK 0.641
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.641} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.641} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.626} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.626} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.595} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.595} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.568} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.565} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.547} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.546} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.520} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.520} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.469} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.465} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.382} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.378} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.283} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.281} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.205} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.204} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.127} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.126} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.001} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.009} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.143} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.163} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.293} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.009} {0.000} {0.097} {81.191} {0.943} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.641} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.641} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1093
PATH 1094
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[28]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[28]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.943}
    {} {Slack Time} {0.641}
  END_SLK_CLC
  SLK 0.641
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.641} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.641} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.626} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.626} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.595} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.595} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.568} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.565} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.547} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.546} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.520} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.520} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.469} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.465} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.383} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.378} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.283} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.281} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.205} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.204} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.127} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.126} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.001} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.009} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.143} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.163} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.293} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.009} {0.000} {0.097} {81.191} {0.943} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.641} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.641} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1094
PATH 1095
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[29]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[29]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.642}
  END_SLK_CLC
  SLK 0.642
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.642} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.642} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.626} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.626} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.595} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.595} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.569} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.566} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.547} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.547} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.520} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.520} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.470} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.466} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.383} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.378} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.283} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.282} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.205} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.204} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.128} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.127} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.001} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.009} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.142} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.162} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.293} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.642} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1095
PATH 1096
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/LMD_OUT_reg[30]} {CK}
  ENDPT {DataP/MEM_WB_s/LMD_OUT_reg[30]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.642}
  END_SLK_CLC
  SLK 0.642
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.642} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.642} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.626} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.626} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.595} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.595} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.569} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.566} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.547} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.547} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.520} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.520} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.470} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.466} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.383} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.378} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.283} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.282} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.205} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.204} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.128} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.127} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.001} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.009} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.142} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.162} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.292} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.642} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1096
PATH 1097
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[31]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[31]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.642}
  END_SLK_CLC
  SLK 0.642
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.642} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.642} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.627} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.627} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.596} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.596} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.569} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.566} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.548} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.547} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.521} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.521} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.470} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.466} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.384} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.379} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.284} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.282} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.206} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.205} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.128} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.127} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {0.000} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.008} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.142} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.162} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.292} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.642} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1097
PATH 1098
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[31]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[31]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.643}
  END_SLK_CLC
  SLK 0.643
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.643} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.643} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.627} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.627} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.596} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.596} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.570} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.567} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.548} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.548} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.521} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.521} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.471} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.467} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.384} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.379} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.284} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.283} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.206} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.205} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.129} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.128} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.000} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.008} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.141} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.161} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.292} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.011} {0.000} {0.097} {81.191} {0.945} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.643} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.643} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1098
PATH 1099
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/IF_IDs/NPC_L_OUT_reg[30]} {CK}
  ENDPT {DataP/IF_IDs/NPC_L_OUT_reg[30]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.302}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.302}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.643}
  END_SLK_CLC
  SLK 0.643
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.643} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.643} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.628} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.628} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.597} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.597} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.570} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.567} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.549} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.548} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.522} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.522} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.471} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.467} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.384} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.379} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.285} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.283} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.206} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.206} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.129} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.128} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.001} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {0.008} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.141} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.161} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.291} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.011} {0.000} {0.097} {81.191} {0.945} {0.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.643} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.643} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1099
PATH 1100
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[26]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.937}
    {} {Slack Time} {0.692}
  END_SLK_CLC
  SLK 0.692
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.692} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.692} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.676} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.676} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.646} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.645} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.619} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.616} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.598} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.597} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.571} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.571} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.520} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.516} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.433} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.428} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.333} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.332} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.255} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.255} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.178} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.177} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.050} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.041} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.092} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.112} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.242} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.002} {0.000} {0.097} {81.191} {0.937} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.692} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.692} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1100
PATH 1101
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU_I/aluOpcode1_reg[4]} {CK}
  ENDPT {CU_I/aluOpcode1_reg[4]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.940}
    {} {Slack Time} {0.695}
  END_SLK_CLC
  SLK 0.695
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.695} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.695} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.680} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.680} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.649} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.649} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.622} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.619} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.601} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.600} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.574} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.574} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.523} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.519} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.436} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.431} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.337} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.335} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.258} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.258} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.181} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.180} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.053} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.044} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.089} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.109} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.239} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.006} {0.000} {0.097} {81.191} {0.940} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.695} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.695} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1101
PATH 1102
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[26]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.681} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.681} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.650} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.621} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.602} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.525} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.438} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.433} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.338} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.260} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.183} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.046} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.107} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1102
PATH 1103
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[26]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.682} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.682} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.651} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.621} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.602} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.525} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.438} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.433} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.339} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.260} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.183} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.046} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.107} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1103
PATH 1104
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[27]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.682} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.682} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.651} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.621} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.602} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.525} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.439} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.434} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.339} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.261} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.183} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.047} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.107} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1104
PATH 1105
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[27]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.682} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.682} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.651} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.622} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.603} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.526} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.439} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.434} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.339} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.261} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.183} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.047} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.107} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1105
PATH 1106
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[28]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.682} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.682} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.651} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.622} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.603} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.526} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.439} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.434} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.339} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.261} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.183} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.047} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.107} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1106
PATH 1107
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.682} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.682} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.651} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.622} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.603} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.526} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.439} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.434} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.339} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.261} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.183} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.047} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.107} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1107
PATH 1108
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[26]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[26]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.682} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.682} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.651} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.622} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.603} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.526} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.439} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.434} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.339} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.261} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.184} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.047} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.106} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1108
PATH 1109
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[28]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.682} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.682} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.651} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.622} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.603} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.526} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.439} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.434} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.339} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.261} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.184} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.047} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.106} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1109
PATH 1110
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[28]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.942}
    {} {Slack Time} {0.697}
  END_SLK_CLC
  SLK 0.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.697} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.697} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.682} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.682} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.651} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.651} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.624} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.622} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.603} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.603} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.576} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.576} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.526} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.521} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.439} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.434} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.339} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.337} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.261} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.260} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.184} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.182} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.055} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.047} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.087} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.106} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.237} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.008} {0.000} {0.097} {81.191} {0.942} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.697} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.697} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1110
PATH 1111
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[27]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[27]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.943}
    {} {Slack Time} {0.698}
  END_SLK_CLC
  SLK 0.698
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.698} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.698} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.683} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.683} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.652} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.652} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.625} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.622} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.604} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.603} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.577} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.577} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.526} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.522} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.439} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.434} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.340} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.338} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.261} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.261} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.184} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.183} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.056} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.047} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.086} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.106} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.236} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.009} {0.000} {0.097} {81.191} {0.943} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.698} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.698} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1111
PATH 1112
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[29]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.699} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.699} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.683} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.683} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.652} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.652} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.626} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.623} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.604} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.604} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.577} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.577} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.527} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.523} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.440} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.435} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.340} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.339} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.262} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.261} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.184} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.056} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.048} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.085} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.105} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.699} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.699} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1112
PATH 1113
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[29]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.699} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.699} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.683} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.683} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.652} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.626} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.623} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.604} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.527} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.523} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.440} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.435} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.340} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.339} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.262} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.184} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.048} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.085} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.105} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.699} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.699} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1113
PATH 1114
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[29]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.699} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.699} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.683} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.683} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.652} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.626} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.623} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.604} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.527} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.523} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.440} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.435} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.340} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.339} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.262} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.184} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.048} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.085} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.105} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.699} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.699} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1114
PATH 1115
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[28]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.699} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.699} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.684} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.684} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.653} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.626} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.623} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.604} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.527} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.523} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.440} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.435} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.341} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.339} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.262} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.184} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.048} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.085} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.105} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.699} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.699} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1115
PATH 1116
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[28]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[28]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.699} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.699} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.684} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.684} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.653} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.626} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.623} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.604} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.527} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.523} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.440} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.435} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.341} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.339} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.262} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.184} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.048} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.085} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.105} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.699} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.699} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1116
PATH 1117
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[31]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[31]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.699} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.699} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.684} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.684} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.653} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.626} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.623} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.604} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.527} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.523} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.440} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.436} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.341} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.339} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.263} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.184} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.049} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.085} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.105} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.699} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.699} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1117
PATH 1118
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[31]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[31]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.944}
    {} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.699} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.699} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.684} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.684} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.653} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.626} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.623} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.604} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.527} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.523} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.441} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.436} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.341} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.339} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.263} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.185} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.184} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.049} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.085} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.105} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.944} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.699} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.699} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1118
PATH 1119
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/MEM_WB_s/NPC_L_OUT_reg[30]} {CK}
  ENDPT {DataP/MEM_WB_s/NPC_L_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.700}
  END_SLK_CLC
  SLK 0.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.700} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.700} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.684} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.684} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.653} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.627} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.624} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.605} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.528} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.524} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.441} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.436} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.341} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.340} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.263} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.186} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.185} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.049} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.084} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.104} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.945} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.700} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1119
PATH 1120
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_L_OUT_reg[30]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_L_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.700}
  END_SLK_CLC
  SLK 0.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.700} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.700} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.684} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.684} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.653} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.627} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.624} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.605} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.528} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.524} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.441} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.436} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.341} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.340} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.263} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.186} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.185} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.049} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.084} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.104} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.945} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.700} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1120
PATH 1121
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_L_OUT_reg[30]} {CK}
  ENDPT {DataP/ID_EXs/NPC_L_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.700}
  END_SLK_CLC
  SLK 0.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.700} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.700} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.684} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.684} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.653} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.653} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.627} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.624} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.605} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.605} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.578} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.578} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.528} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.524} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.441} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.436} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.341} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.340} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.263} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.262} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.186} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.185} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.057} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.049} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.084} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.104} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.235} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.010} {0.000} {0.097} {81.191} {0.945} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.700} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1121
PATH 1122
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[31]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[31]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.700}
  END_SLK_CLC
  SLK 0.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.700} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.700} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.685} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.685} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.654} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.654} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.627} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.625} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.606} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.606} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.579} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.579} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.529} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.524} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.442} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.437} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.342} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.340} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.264} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.263} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.186} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.185} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.058} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.050} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.084} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.104} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.234} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.011} {0.000} {0.097} {81.191} {0.945} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.700} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1122
PATH 1123
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[29]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.700}
  END_SLK_CLC
  SLK 0.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.700} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.700} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.685} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.685} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.654} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.654} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.627} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.625} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.606} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.606} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.579} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.579} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.529} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.524} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.442} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.437} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.342} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.340} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.264} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.263} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.187} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.185} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.058} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.050} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.084} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.103} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.234} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.011} {0.000} {0.097} {81.191} {0.945} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.700} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1123
PATH 1124
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/ID_EXs/NPC_OUT_reg[29]} {CK}
  ENDPT {DataP/ID_EXs/NPC_OUT_reg[29]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.700}
  END_SLK_CLC
  SLK 0.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.700} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.700} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.685} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.685} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.654} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.654} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.627} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.625} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.606} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.606} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.579} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.579} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.529} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.524} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.442} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.437} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.342} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.340} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.264} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.263} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.187} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.185} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.058} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.050} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.084} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.103} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.234} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.011} {0.000} {0.097} {81.191} {0.945} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.700} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1124
PATH 1125
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[30]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[30]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.700}
  END_SLK_CLC
  SLK 0.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.700} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.700} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.685} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.685} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.654} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.654} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.627} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.625} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.606} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.606} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.579} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.579} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.529} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.524} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.442} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.437} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.342} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.341} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.264} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.263} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.187} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.186} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.058} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.050} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.083} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.103} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.234} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.011} {0.000} {0.097} {81.191} {0.945} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.700} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1125
PATH 1126
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DataP/EX_MEM_s/NPC_OUT_reg[31]} {CK}
  ENDPT {DataP/EX_MEM_s/NPC_OUT_reg[31]} {SN} {DFFS_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {Rst} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.245}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.245}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.945}
    {} {Slack Time} {0.700}
  END_SLK_CLC
  SLK 0.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {Rst} {^} {} {} {Rst} {} {} {} {0.002} {6.459} {0.000} {-0.700} {} {3} {(0.00, 75.53) } 
    NET {} {} {} {} {} {Rst} {} {0.000} {0.000} {0.002} {6.459} {0.000} {-0.700} {} {} {} 
    INST {FE_PHC284_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.015} {0.000} {0.005} {} {0.015} {-0.685} {} {1} {(8.61, 71.36) (9.02, 70.99)} 
    NET {} {} {} {} {} {FE_PHN284_Rst} {} {0.000} {0.000} {0.005} {1.164} {0.015} {-0.685} {} {} {} 
    INST {FE_PHC281_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.031} {0.000} {0.016} {} {0.046} {-0.654} {} {1} {(10.32, 71.36) (10.68, 71.03)} 
    NET {} {} {} {} {} {FE_PHN281_Rst} {} {0.000} {0.000} {0.016} {6.823} {0.046} {-0.654} {} {} {} 
    INST {FE_OFC1_Rst} {A} {^} {Z} {^} {} {BUF_X8} {0.027} {0.000} {0.010} {} {0.073} {-0.627} {} {4} {(9.56, 73.11) (10.50, 73.49)} 
    NET {} {} {} {} {} {FE_OFN1_Rst} {} {0.003} {0.000} {0.010} {25.947} {0.076} {-0.625} {} {} {} 
    INST {FE_PHC293_FE_OFN1_Rst} {A} {^} {Z} {^} {} {BUF_X16} {0.019} {0.000} {0.004} {} {0.094} {-0.606} {} {1} {(33.12, 48.97) (34.83, 48.59)} 
    NET {} {} {} {} {} {FE_PHN293_FE_OFN1_Rst} {} {0.000} {0.000} {0.004} {5.104} {0.095} {-0.606} {} {} {} 
    INST {FE_PHC291_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.027} {0.000} {0.008} {} {0.121} {-0.579} {} {1} {(12.98, 73.11) (13.36, 73.49)} 
    NET {} {} {} {} {} {FE_PHN291_FE_OFN1_Rst} {} {0.000} {0.000} {0.008} {1.724} {0.121} {-0.579} {} {} {} 
    INST {FE_PHC285_FE_OFN1_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.050} {0.000} {0.025} {} {0.172} {-0.529} {} {22} {(11.27, 71.36) (11.63, 71.02)} 
    NET {} {} {} {} {} {FE_PHN285_FE_OFN1_Rst} {} {0.004} {0.000} {0.025} {29.608} {0.176} {-0.524} {} {} {} 
    INST {FE_OFC22_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.083} {0.000} {0.058} {} {0.259} {-0.442} {} {30} {(23.81, 57.37) (24.21, 56.99)} 
    NET {} {} {} {} {} {FE_OFN22_Rst} {} {0.005} {0.000} {0.058} {48.567} {0.264} {-0.437} {} {} {} 
    INST {FE_OFC30_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.095} {0.000} {0.066} {} {0.358} {-0.342} {} {21} {(30.46, 82.56) (30.82, 82.23)} 
    NET {} {} {} {} {} {FE_OFN30_Rst} {} {0.002} {0.000} {0.066} {28.606} {0.360} {-0.341} {} {} {} 
    INST {FE_OFC49_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.077} {0.000} {0.048} {} {0.437} {-0.264} {} {13} {(47.37, 85.36) (47.73, 85.03)} 
    NET {} {} {} {} {} {FE_OFN49_Rst} {} {0.001} {0.000} {0.048} {20.735} {0.437} {-0.263} {} {} {} 
    INST {FE_OFC55_Rst} {A} {^} {Z} {^} {} {BUF_X1} {0.076} {0.000} {0.050} {} {0.514} {-0.187} {} {15} {(52.88, 79.77) (53.24, 79.43)} 
    NET {} {} {} {} {} {FE_OFN55_Rst} {} {0.001} {0.000} {0.050} {21.302} {0.515} {-0.186} {} {} {} 
    INST {FE_OFC65_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.127} {0.000} {0.081} {} {0.642} {-0.058} {} {62} {(62.00, 84.31) (62.37, 84.66)} 
    NET {} {} {} {} {} {FE_OFN65_Rst} {} {0.008} {0.000} {0.082} {101.852} {0.650} {-0.050} {} {} {} 
    INST {FE_OFC72_Rst} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.133} {0.000} {0.089} {} {0.784} {0.083} {} {63} {(79.67, 64.72) (80.03, 65.06)} 
    NET {} {} {} {} {} {FE_OFN72_Rst} {} {0.020} {0.000} {0.090} {108.973} {0.804} {0.103} {} {} {} 
    INST {FE_OFC73_Rst} {A} {^} {Z} {^} {} {BUF_X2} {0.130} {0.000} {0.097} {} {0.934} {0.234} {} {45} {(81.19, 34.97) (81.59, 34.59)} 
    NET {} {} {} {} {} {FE_OFN73_Rst} {} {0.011} {0.000} {0.097} {81.191} {0.945} {0.245} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {Clk} {^} {} {} {Clk} {} {} {} {0.000} {721.635} {0.000} {0.700} {} {578} {(0.00, 75.67) } 
    NET {} {} {} {} {} {Clk} {} {0.000} {0.000} {0.000} {721.635} {0.000} {0.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1126

