{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702520961648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702520961648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 10:29:21 2023 " "Processing started: Thu Dec 14 10:29:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702520961648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520961648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520961648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702520961872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702520961872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "src/display_divider.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520966956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520966956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/random_num.v 1 1 " "Found 1 design units, including 1 entities, in source file src/random_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_num " "Found entity 1: random_num" {  } { { "src/random_num.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/random_num.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520966957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520966957 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg_scan.v(170) " "Verilog HDL information at seg_scan.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702520966959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520966959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520966959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debouce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_debouce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "src/key_debouce.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/key_debouce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520966961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520966961 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_state.v(179) " "Verilog HDL information at display_state.v(179): always construct contains both blocking and non-blocking assignments" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 179 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702520966962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_state.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_state " "Found entity 1: display_state" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520966962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520966962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520966964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520966964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520966965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520966965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702520966995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_state display_state:display_state_inst " "Elaborating entity \"display_state\" for hierarchy \"display_state:display_state_inst\"" {  } { { "src/display.v" "display_state_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520966997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ran_num_reg display_state.v(46) " "Verilog HDL or VHDL warning at display_state.v(46): object \"ran_num_reg\" assigned a value but never read" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702520966998 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_error display_state.v(47) " "Verilog HDL or VHDL warning at display_state.v(47): object \"final_error\" assigned a value but never read" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702520966998 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DISP_1_5_out display_state.v(61) " "Verilog HDL or VHDL warning at display_state.v(61): object \"DISP_1_5_out\" assigned a value but never read" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702520966998 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_state.v(187) " "Verilog HDL assignment warning at display_state.v(187): truncated value with size 32 to match size of target (5)" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702520966998 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_state.v(244) " "Verilog HDL assignment warning at display_state.v(244): truncated value with size 8 to match size of target (4)" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702520966998 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_state.v(245) " "Verilog HDL assignment warning at display_state.v(245): truncated value with size 8 to match size of target (4)" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702520966998 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 display_state.v(247) " "Verilog HDL assignment warning at display_state.v(247): truncated value with size 5 to match size of target (4)" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702520966998 "|display|display_state:display_state_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan display_state:display_state_inst\|seg_scan:seg_scan_inst " "Elaborating entity \"seg_scan\" for hierarchy \"display_state:display_state_inst\|seg_scan:seg_scan_inst\"" {  } { { "src/display_state.v" "seg_scan_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520966998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_scan.v(164) " "Verilog HDL assignment warning at seg_scan.v(164): truncated value with size 32 to match size of target (3)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702520967000 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row_sel seg_scan.v(170) " "Verilog HDL Always Construct warning at seg_scan.v(170): inferring latch(es) for variable \"row_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702520967004 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_sel seg_scan.v(170) " "Verilog HDL Always Construct warning at seg_scan.v(170): inferring latch(es) for variable \"col_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702520967004 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] seg_scan.v(170) " "Inferred latch for \"col_sel\[0\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967007 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] seg_scan.v(170) " "Inferred latch for \"col_sel\[1\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967007 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] seg_scan.v(170) " "Inferred latch for \"col_sel\[2\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967007 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[3\] seg_scan.v(170) " "Inferred latch for \"col_sel\[3\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967007 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[4\] seg_scan.v(170) " "Inferred latch for \"col_sel\[4\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[5\] seg_scan.v(170) " "Inferred latch for \"col_sel\[5\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[6\] seg_scan.v(170) " "Inferred latch for \"col_sel\[6\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[7\] seg_scan.v(170) " "Inferred latch for \"col_sel\[7\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] seg_scan.v(170) " "Inferred latch for \"row_sel\[0\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] seg_scan.v(170) " "Inferred latch for \"row_sel\[1\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] seg_scan.v(170) " "Inferred latch for \"row_sel\[2\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[3\] seg_scan.v(170) " "Inferred latch for \"row_sel\[3\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[4\] seg_scan.v(170) " "Inferred latch for \"row_sel\[4\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[5\] seg_scan.v(170) " "Inferred latch for \"row_sel\[5\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[6\] seg_scan.v(170) " "Inferred latch for \"row_sel\[6\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[7\] seg_scan.v(170) " "Inferred latch for \"row_sel\[7\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967008 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_num display_state:display_state_inst\|random_num:random_num_inst " "Elaborating entity \"random_num\" for hierarchy \"display_state:display_state_inst\|random_num:random_num_inst\"" {  } { { "src/display_state.v" "random_num_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520967020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random_num.v(21) " "Verilog HDL assignment warning at random_num.v(21): truncated value with size 32 to match size of target (3)" {  } { { "src/random_num.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/random_num.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702520967021 "|display|display_state:display_state_inst|random_num:random_num_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_divider display_state:display_state_inst\|display_divider:divider_inst " "Elaborating entity \"display_divider\" for hierarchy \"display_state:display_state_inst\|display_divider:divider_inst\"" {  } { { "src/display_state.v" "divider_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520967021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:seg_led_inst " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:seg_led_inst\"" {  } { { "src/display.v" "seg_led_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520967022 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_led.v(26) " "Verilog HDL Case Statement information at seg_led.v(26): all case item expressions in this case statement are onehot" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_led_r seg_led.v(35) " "Verilog HDL Always Construct warning at seg_led.v(35): inferring latch(es) for variable \"seg_led_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[0\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[0\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[1\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[1\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[2\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[2\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[3\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[3\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[4\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[4\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[5\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[5\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[6\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[6\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[7\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[7\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 "|display|seg_led:seg_led_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_divider seg_led:seg_led_inst\|display_divider:divider_inst " "Elaborating entity \"display_divider\" for hierarchy \"seg_led:seg_led_inst\|display_divider:divider_inst\"" {  } { { "src/seg_led.v" "divider_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520967023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:key_debounce_restart " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:key_debounce_restart\"" {  } { { "src/display.v" "key_debounce_restart" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520967024 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_state:display_state_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_state:display_state_inst\|Mod0\"" {  } { { "src/display_state.v" "Mod0" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702520967279 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_state:display_state_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_state:display_state_inst\|Div0\"" {  } { { "src/display_state.v" "Div0" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702520967279 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_state:display_state_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_state:display_state_inst\|Mod1\"" {  } { { "src/display_state.v" "Mod1" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702520967279 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702520967279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_state:display_state_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_state:display_state_inst\|lpm_divide:Mod0\"" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520967313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_state:display_state_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"display_state:display_state_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967313 ""}  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702520967313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tnl " "Found entity 1: lpm_divide_tnl" {  } { { "db/lpm_divide_tnl.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/lpm_divide_tnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/alt_u_div_hie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_state:display_state_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_state:display_state_inst\|lpm_divide:Div0\"" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520967556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_state:display_state_inst\|lpm_divide:Div0 " "Instantiated megafunction \"display_state:display_state_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967556 ""}  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702520967556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qvl " "Found entity 1: lpm_divide_qvl" {  } { { "db/lpm_divide_qvl.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/lpm_divide_qvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702520967590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520967590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_state:display_state_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_state:display_state_inst\|lpm_divide:Mod1\"" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702520967595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_state:display_state_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"display_state:display_state_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702520967595 ""}  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702520967595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[0\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[0\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[1\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[1\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[2\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[0\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[3\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[1\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[4\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[0\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[5\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[1\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[6\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[0\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[7\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[1\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[0\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[1\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[2\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[3\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[4\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[5\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[6\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[7\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|row_sel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[0\] " "Latch seg_led:seg_led_inst\|seg_led_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967671 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[1\] " "Latch seg_led:seg_led_inst\|seg_led_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[2\] " "Latch seg_led:seg_led_inst\|seg_led_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[3\] " "Latch seg_led:seg_led_inst\|seg_led_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[4\] " "Latch seg_led:seg_led_inst\|seg_led_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[5\] " "Latch seg_led:seg_led_inst\|seg_led_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[6\] " "Latch seg_led:seg_led_inst\|seg_led_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[1\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[1\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[7\] " "Latch seg_led:seg_led_inst\|seg_led_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702520967672 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702520967672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[3\] VCC " "Pin \"seg_sel\[3\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702520967884 "|display|seg_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[4\] VCC " "Pin \"seg_sel\[4\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702520967884 "|display|seg_sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[5\] VCC " "Pin \"seg_sel\[5\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702520967884 "|display|seg_sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[6\] VCC " "Pin \"seg_sel\[6\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702520967884 "|display|seg_sel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[7\] VCC " "Pin \"seg_sel\[7\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702520967884 "|display|seg_sel[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702520967884 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } } { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 126 -1 0 } } { "src/key_debouce.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/key_debouce.v" 60 -1 0 } } { "src/key_debouce.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/key_debouce.v" 52 -1 0 } } { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 28 -1 0 } } { "src/random_num.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/random_num.v" 16 -1 0 } } { "src/key_debouce.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/key_debouce.v" 23 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702520967890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "727 " "Implemented 727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702520968116 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702520968116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "680 " "Implemented 680 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702520968116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702520968116 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/display_sight_test_final_rick/output_files/display.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/display_sight_test_final_rick/output_files/display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520968143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702520968156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 10:29:28 2023 " "Processing ended: Thu Dec 14 10:29:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702520968156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702520968156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702520968156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702520968156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702520969152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702520969153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 10:29:28 2023 " "Processing started: Thu Dec 14 10:29:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702520969153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702520969153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off display -c display " "Command: quartus_fit --read_settings_files=off --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702520969153 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702520969231 ""}
{ "Info" "0" "" "Project  = display" {  } {  } 0 0 "Project  = display" 0 0 "Fitter" 0 0 1702520969232 ""}
{ "Info" "0" "" "Revision = display" {  } {  } 0 0 "Revision = display" 0 0 "Fitter" 0 0 1702520969232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702520969265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702520969265 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "display EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702520969266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702520969295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702520969295 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702520969319 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702520969321 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702520969356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702520969356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702520969356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702520969356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702520969356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702520969356 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 47 " "No exact pin location assignment(s) for 8 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702520969372 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702520969392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "display.sdc " "Synopsys Design Constraints File file not found: 'display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702520969392 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702520969393 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1702520969397 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1702520969397 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702520969397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702520969397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 display_state:display_state_inst\|DISP_DATA\[12\] " "   1.000 display_state:display_state_inst\|DISP_DATA\[12\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702520969397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p " "   1.000 seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702520969397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 seg_led:seg_led_inst\|sel_r\[0\] " "   1.000 seg_led:seg_led_inst\|sel_r\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702520969397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      sys_clk " "   1.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702520969397 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702520969397 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702520969402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702520969402 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702520969406 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sys_clk Global clock in PIN 18 " "Automatically promoted signal \"sys_clk\" to use Global clock in PIN 18" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702520969415 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|Mux16~7 Global clock " "Automatically promoted signal \"display_state:display_state_inst\|seg_scan:seg_scan_inst\|Mux16~7\" to use Global clock" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702520969415 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "seg_led:seg_led_inst\|seg_led_r\[7\]~5 Global clock " "Automatically promoted signal \"seg_led:seg_led_inst\|seg_led_r\[7\]~5\" to use Global clock" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702520969415 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p Global clock " "Automatically promoted signal \"seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p\" to use Global clock" {  } { { "src/display_divider.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_divider.v" 29 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702520969415 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702520969415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1702520969418 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1702520969438 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1702520969470 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1702520969470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1702520969470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702520969470 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702520969472 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702520969472 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702520969472 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 20 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702520969473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 26 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702520969473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702520969473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 15 15 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702520969473 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702520969473 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702520969473 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702520969482 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702520969484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702520969554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702520969716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702520969718 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702520970861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702520970861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702520970893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/ShuDianShiYan/display_sight_test_final_rick/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702520971104 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702520971104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702520971752 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702520971752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702520971752 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702520971762 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702520971768 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1702520971791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/display_sight_test_final_rick/output_files/display.fit.smsg " "Generated suppressed messages file D:/ShuDianShiYan/display_sight_test_final_rick/output_files/display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702520971814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6072 " "Peak virtual memory: 6072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702520971833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 10:29:31 2023 " "Processing ended: Thu Dec 14 10:29:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702520971833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702520971833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702520971833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702520971833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702520972676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702520972676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 10:29:32 2023 " "Processing started: Thu Dec 14 10:29:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702520972676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702520972676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off display -c display " "Command: quartus_asm --read_settings_files=off --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702520972676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702520972877 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702520972903 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702520972907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702520972979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 10:29:32 2023 " "Processing ended: Thu Dec 14 10:29:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702520972979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702520972979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702520972979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702520972979 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702520973548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702520973954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702520973954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 10:29:33 2023 " "Processing started: Thu Dec 14 10:29:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702520973954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702520973954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta display -c display " "Command: quartus_sta display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702520973954 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702520974037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702520974092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702520974092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702520974122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702520974122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702520974161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702520974458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702520974482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "display.sdc " "Synopsys Design Constraints File file not found: 'display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702520974494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702520974495 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_state:display_state_inst\|DISP_DATA\[12\] display_state:display_state_inst\|DISP_DATA\[12\] " "create_clock -period 1.000 -name display_state:display_state_inst\|DISP_DATA\[12\] display_state:display_state_inst\|DISP_DATA\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702520974496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_led:seg_led_inst\|sel_r\[0\] seg_led:seg_led_inst\|sel_r\[0\] " "create_clock -period 1.000 -name seg_led:seg_led_inst\|sel_r\[0\] seg_led:seg_led_inst\|sel_r\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702520974496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p " "create_clock -period 1.000 -name seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702520974496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702520974496 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702520974496 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702520974498 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1702520974506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702520974507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.548 " "Worst-case setup slack is -14.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.548             -97.992 seg_led:seg_led_inst\|sel_r\[0\]  " "  -14.548             -97.992 seg_led:seg_led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.915           -1260.204 sys_clk  " "  -11.915           -1260.204 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.197             -73.135 display_state:display_state_inst\|DISP_DATA\[12\]  " "   -8.197             -73.135 display_state:display_state_inst\|DISP_DATA\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505              -4.539 seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p  " "   -2.505              -4.539 seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702520974508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -11.075 " "Worst-case hold slack is -11.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.075            -134.407 display_state:display_state_inst\|DISP_DATA\[12\]  " "  -11.075            -134.407 display_state:display_state_inst\|DISP_DATA\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604              -7.074 seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p  " "   -3.604              -7.074 seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.279             -20.765 seg_led:seg_led_inst\|sel_r\[0\]  " "   -3.279             -20.765 seg_led:seg_led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 sys_clk  " "    1.408               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702520974511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.979 " "Worst-case recovery slack is -5.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.979             -35.599 seg_led:seg_led_inst\|sel_r\[0\]  " "   -5.979             -35.599 seg_led:seg_led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702520974513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.473 " "Worst-case removal slack is -3.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.473             -22.703 seg_led:seg_led_inst\|sel_r\[0\]  " "   -3.473             -22.703 seg_led:seg_led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702520974514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.848 " "Worst-case minimum pulse width slack is -2.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848            -212.712 display_state:display_state_inst\|DISP_DATA\[12\]  " "   -2.848            -212.712 display_state:display_state_inst\|DISP_DATA\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 sys_clk  " "   -2.289              -2.289 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p  " "    0.234               0.000 seg_led:seg_led_inst\|display_divider:divider_inst\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 seg_led:seg_led_inst\|sel_r\[0\]  " "    0.500               0.000 seg_led:seg_led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702520974516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702520974516 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1702520974547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702520974555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702520974555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702520974579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 10:29:34 2023 " "Processing ended: Thu Dec 14 10:29:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702520974579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702520974579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702520974579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702520974579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702520975394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702520975394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 10:29:35 2023 " "Processing started: Thu Dec 14 10:29:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702520975394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702520975394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off display -c display " "Command: quartus_eda --read_settings_files=off --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702520975394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702520975651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "display.vo D:/ShuDianShiYan/display_sight_test_final_rick/simulation/modelsim/ simulation " "Generated file display.vo in folder \"D:/ShuDianShiYan/display_sight_test_final_rick/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702520975731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702520975744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 10:29:35 2023 " "Processing ended: Thu Dec 14 10:29:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702520975744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702520975744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702520975744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702520975744 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702520976311 ""}
