Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Sun Aug 25 07:15:38 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP_dft                            2.62e-02    0.110 1.05e+07    0.147 100.0
  U0_CLK_GATE (CLK_GATE)               1.83e-03 2.68e-03 3.73e+04 4.55e-03   3.1
  U1_ClkDiv (ClkDiv_test_1)            1.60e-04 2.91e-03 2.53e+05 3.33e-03   2.3
  U0_ClkDiv (ClkDiv_test_0)            2.59e-04 3.10e-03 2.94e+05 3.65e-03   2.5
1
