WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250159 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250159 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 1157626 cumulative IPC: 0.8638 (Simulation time: 00 hr 00 min 14 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 1157626 cumulative IPC: 0.8638 (Simulation time: 00 hr 00 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8638 instructions: 1000000 cycles: 1157626
CPU 0 Branch Prediction Accuracy: 96.74% MPKI: 10.53 Average ROB Occupancy at Mispredict: 32.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01
BRANCH_INDIRECT: 0.134
BRANCH_CONDITIONAL: 10.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.01
BRANCH_RETURN: 0.033

LLC TOTAL        ACCESS:      29511 HIT:      18218 MISS:      11293
LLC LOAD         ACCESS:      26170 HIT:      16947 MISS:       9223
LLC RFO          ACCESS:        380 HIT:         34 MISS:        346
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        335 HIT:        335 MISS:          0
LLC TRANSLATION  ACCESS:       2626 HIT:        902 MISS:       1724
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 687.7 cycles
cpu0_DTLB TOTAL        ACCESS:     136490 HIT:     115430 MISS:      21060
cpu0_DTLB LOAD         ACCESS:     136490 HIT:     115430 MISS:      21060
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 81.86 cycles
cpu0_ITLB TOTAL        ACCESS:      11107 HIT:      10354 MISS:        753
cpu0_ITLB LOAD         ACCESS:      11107 HIT:      10354 MISS:        753
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 15.46 cycles
cpu0_L1D TOTAL        ACCESS:     169597 HIT:     126127 MISS:      43470
cpu0_L1D LOAD         ACCESS:     108441 HIT:      70082 MISS:      38359
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      45574 HIT:      43404 MISS:       2170
cpu0_L1D TRANSLATION  ACCESS:      15582 HIT:      12641 MISS:       2941
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 191.5 cycles
cpu0_L1I TOTAL        ACCESS:      12204 HIT:      11120 MISS:       1084
cpu0_L1I LOAD         ACCESS:      12204 HIT:      11120 MISS:       1084
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 60.96 cycles
cpu0_L2C TOTAL        ACCESS:      30128 HIT:        952 MISS:      29176
cpu0_L2C LOAD         ACCESS:      26544 HIT:        374 MISS:      26170
cpu0_L2C RFO          ACCESS:        420 HIT:         40 MISS:        380
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        419 HIT:        419 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2745 HIT:        119 MISS:       2626
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 286.6 cycles
cpu0_STLB TOTAL        ACCESS:      15801 HIT:        292 MISS:      15509
cpu0_STLB LOAD         ACCESS:      15801 HIT:        292 MISS:      15509
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 105.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3204
  ROW_BUFFER_MISS:       8076
 AVG DBUS CONGESTED CYCLE: 3.863
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         25
  FULL:        101
