VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN gf180_ram_64x8_wrapper ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 889720 487760 ) ;
ROW ROW_0 GF018hv5v_mcu_sc7 13440 31360 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_1 GF018hv5v_mcu_sc7 13440 39200 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_2 GF018hv5v_mcu_sc7 13440 47040 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_3 GF018hv5v_mcu_sc7 13440 54880 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_4 GF018hv5v_mcu_sc7 13440 62720 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_5 GF018hv5v_mcu_sc7 13440 70560 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_6 GF018hv5v_mcu_sc7 13440 78400 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_7 GF018hv5v_mcu_sc7 13440 86240 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_8 GF018hv5v_mcu_sc7 13440 94080 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_9 GF018hv5v_mcu_sc7 13440 101920 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_10 GF018hv5v_mcu_sc7 13440 109760 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_11 GF018hv5v_mcu_sc7 13440 117600 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_12 GF018hv5v_mcu_sc7 13440 125440 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_13 GF018hv5v_mcu_sc7 13440 133280 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_14 GF018hv5v_mcu_sc7 13440 141120 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_15 GF018hv5v_mcu_sc7 13440 148960 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_16 GF018hv5v_mcu_sc7 13440 156800 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_17 GF018hv5v_mcu_sc7 13440 164640 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_18 GF018hv5v_mcu_sc7 13440 172480 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_19 GF018hv5v_mcu_sc7 13440 180320 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_20 GF018hv5v_mcu_sc7 13440 188160 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_21 GF018hv5v_mcu_sc7 13440 196000 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_22 GF018hv5v_mcu_sc7 13440 203840 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_23 GF018hv5v_mcu_sc7 13440 211680 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_24 GF018hv5v_mcu_sc7 13440 219520 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_25 GF018hv5v_mcu_sc7 13440 227360 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_26 GF018hv5v_mcu_sc7 13440 235200 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_27 GF018hv5v_mcu_sc7 13440 243040 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_28 GF018hv5v_mcu_sc7 13440 250880 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_29 GF018hv5v_mcu_sc7 13440 258720 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_30 GF018hv5v_mcu_sc7 13440 266560 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_31 GF018hv5v_mcu_sc7 13440 274400 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_32 GF018hv5v_mcu_sc7 13440 282240 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_33 GF018hv5v_mcu_sc7 13440 290080 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_34 GF018hv5v_mcu_sc7 13440 297920 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_35 GF018hv5v_mcu_sc7 13440 305760 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_36 GF018hv5v_mcu_sc7 13440 313600 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_37 GF018hv5v_mcu_sc7 13440 321440 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_38 GF018hv5v_mcu_sc7 13440 329280 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_39 GF018hv5v_mcu_sc7 13440 337120 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_40 GF018hv5v_mcu_sc7 13440 344960 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_41 GF018hv5v_mcu_sc7 13440 352800 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_42 GF018hv5v_mcu_sc7 13440 360640 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_43 GF018hv5v_mcu_sc7 13440 368480 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_44 GF018hv5v_mcu_sc7 13440 376320 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_45 GF018hv5v_mcu_sc7 13440 384160 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_46 GF018hv5v_mcu_sc7 13440 392000 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_47 GF018hv5v_mcu_sc7 13440 399840 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_48 GF018hv5v_mcu_sc7 13440 407680 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_49 GF018hv5v_mcu_sc7 13440 415520 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_50 GF018hv5v_mcu_sc7 13440 423360 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_51 GF018hv5v_mcu_sc7 13440 431200 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_52 GF018hv5v_mcu_sc7 13440 439040 N DO 770 BY 1 STEP 1120 0 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal1 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal1 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal2 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal2 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal3 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal3 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal4 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal4 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal5 ;
TRACKS Y 560 DO 885 STEP 1120 LAYER Metal5 ;
COMPONENTS 1 ;
    - RAM gf180mcu_fd_ip_sram__sram64x8m8wm1 ;
END COMPONENTS
PINS 36 ;
    - A[0] + NET A[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 530000 483760 ) N ;
    - A[1] + NET A[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 547000 483760 ) N ;
    - A[2] + NET A[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 564000 483760 ) N ;
    - A[3] + NET A[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 310000 483760 ) N ;
    - A[4] + NET A[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 320000 483760 ) N ;
    - A[5] + NET A[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 328000 483760 ) N ;
    - CEN + NET CEN + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 369000 483760 ) N ;
    - CLK + NET CLK + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 593000 483760 ) N ;
    - D[0] + NET D[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 854000 483760 ) N ;
    - D[1] + NET D[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 750000 483760 ) N ;
    - D[2] + NET D[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 738000 483760 ) N ;
    - D[3] + NET D[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 634000 483760 ) N ;
    - D[4] + NET D[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 258000 483760 ) N ;
    - D[5] + NET D[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 155000 483760 ) N ;
    - D[6] + NET D[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 142000 483760 ) N ;
    - D[7] + NET D[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 38000 483760 ) N ;
    - GWEN + NET GWEN + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 466240 483760 ) N ;
    - Q[0] + NET Q[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 839000 483760 ) N ;
    - Q[1] + NET Q[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 757000 483760 ) N ;
    - Q[2] + NET Q[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 731000 483760 ) N ;
    - Q[3] + NET Q[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 650000 483760 ) N ;
    - Q[4] + NET Q[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 243000 483760 ) N ;
    - Q[5] + NET Q[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 161000 483760 ) N ;
    - Q[6] + NET Q[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 135000 483760 ) N ;
    - Q[7] + NET Q[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 54000 483760 ) N ;
    - WEN[0] + NET WEN[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 847000 483760 ) N ;
    - WEN[1] + NET WEN[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 746000 483760 ) N ;
    - WEN[2] + NET WEN[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 742000 483760 ) N ;
    - WEN[3] + NET WEN[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 638000 483760 ) N ;
    - WEN[4] + NET WEN[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 251000 483760 ) N ;
    - WEN[5] + NET WEN[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 150500 483760 ) N ;
    - WEN[6] + NET WEN[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 146000 483760 ) N ;
    - WEN[7] + NET WEN[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 45000 483760 ) N ;
END PINS
NETS 36 ;
    - A[0] ( PIN A[0] ) ( RAM A[0] ) + USE SIGNAL ;
    - A[1] ( PIN A[1] ) ( RAM A[1] ) + USE SIGNAL ;
    - A[2] ( PIN A[2] ) ( RAM A[2] ) + USE SIGNAL ;
    - A[3] ( PIN A[3] ) ( RAM A[3] ) + USE SIGNAL ;
    - A[4] ( PIN A[4] ) ( RAM A[4] ) + USE SIGNAL ;
    - A[5] ( PIN A[5] ) ( RAM A[5] ) + USE SIGNAL ;
    - CEN ( PIN CEN ) ( RAM CEN ) + USE SIGNAL ;
    - CLK ( PIN CLK ) ( RAM CLK ) + USE SIGNAL ;
    - D[0] ( PIN D[0] ) ( RAM D[0] ) + USE SIGNAL ;
    - D[1] ( PIN D[1] ) ( RAM D[1] ) + USE SIGNAL ;
    - D[2] ( PIN D[2] ) ( RAM D[2] ) + USE SIGNAL ;
    - D[3] ( PIN D[3] ) ( RAM D[3] ) + USE SIGNAL ;
    - D[4] ( PIN D[4] ) ( RAM D[4] ) + USE SIGNAL ;
    - D[5] ( PIN D[5] ) ( RAM D[5] ) + USE SIGNAL ;
    - D[6] ( PIN D[6] ) ( RAM D[6] ) + USE SIGNAL ;
    - D[7] ( PIN D[7] ) ( RAM D[7] ) + USE SIGNAL ;
    - GWEN ( PIN GWEN ) ( RAM GWEN ) + USE SIGNAL ;
    - Q[0] ( PIN Q[0] ) ( RAM Q[0] ) + USE SIGNAL ;
    - Q[1] ( PIN Q[1] ) ( RAM Q[1] ) + USE SIGNAL ;
    - Q[2] ( PIN Q[2] ) ( RAM Q[2] ) + USE SIGNAL ;
    - Q[3] ( PIN Q[3] ) ( RAM Q[3] ) + USE SIGNAL ;
    - Q[4] ( PIN Q[4] ) ( RAM Q[4] ) + USE SIGNAL ;
    - Q[5] ( PIN Q[5] ) ( RAM Q[5] ) + USE SIGNAL ;
    - Q[6] ( PIN Q[6] ) ( RAM Q[6] ) + USE SIGNAL ;
    - Q[7] ( PIN Q[7] ) ( RAM Q[7] ) + USE SIGNAL ;
    - WEN[0] ( PIN WEN[0] ) ( RAM WEN[0] ) + USE SIGNAL ;
    - WEN[1] ( PIN WEN[1] ) ( RAM WEN[1] ) + USE SIGNAL ;
    - WEN[2] ( PIN WEN[2] ) ( RAM WEN[2] ) + USE SIGNAL ;
    - WEN[3] ( PIN WEN[3] ) ( RAM WEN[3] ) + USE SIGNAL ;
    - WEN[4] ( PIN WEN[4] ) ( RAM WEN[4] ) + USE SIGNAL ;
    - WEN[5] ( PIN WEN[5] ) ( RAM WEN[5] ) + USE SIGNAL ;
    - WEN[6] ( PIN WEN[6] ) ( RAM WEN[6] ) + USE SIGNAL ;
    - WEN[7] ( PIN WEN[7] ) ( RAM WEN[7] ) + USE SIGNAL ;
END NETS
END DESIGN
