Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  4 04:41:09 2024
| Host         : 9900k running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Car_Game_timing_summary_routed.rpt -pb Car_Game_timing_summary_routed.pb -rpx Car_Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Car_Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 357 register/latch pins with no clock driven by root clock pin: clk25_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1356 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.198        0.000                      0                  144        0.264        0.000                      0                  144        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.198        0.000                      0                  144        0.264        0.000                      0                  144        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 3.347ns (57.307%)  route 2.493ns (42.693%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    one_second_counter_reg[16]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    one_second_counter_reg[20]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.910 r  one_second_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.910    one_second_counter_reg[24]_i_1_n_6
    SLICE_X30Y28         FDCE                                         r  one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.433    14.774    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  one_second_counter_reg[25]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.109    15.108    one_second_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 3.339ns (57.249%)  route 2.493ns (42.751%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    one_second_counter_reg[16]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    one_second_counter_reg[20]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.902 r  one_second_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.902    one_second_counter_reg[24]_i_1_n_4
    SLICE_X30Y28         FDCE                                         r  one_second_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.433    14.774    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  one_second_counter_reg[27]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.109    15.108    one_second_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 3.263ns (56.684%)  route 2.493ns (43.316%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    one_second_counter_reg[16]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    one_second_counter_reg[20]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.826 r  one_second_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.826    one_second_counter_reg[24]_i_1_n_5
    SLICE_X30Y28         FDCE                                         r  one_second_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.433    14.774    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  one_second_counter_reg[26]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.109    15.108    one_second_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 3.243ns (56.533%)  route 2.493ns (43.467%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    one_second_counter_reg[16]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.587 r  one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.587    one_second_counter_reg[20]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.806 r  one_second_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.806    one_second_counter_reg[24]_i_1_n_7
    SLICE_X30Y28         FDCE                                         r  one_second_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.433    14.774    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  one_second_counter_reg[24]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X30Y28         FDCE (Setup_fdce_C_D)        0.109    15.108    one_second_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 3.230ns (56.435%)  route 2.493ns (43.565%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    one_second_counter_reg[16]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.793 r  one_second_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.793    one_second_counter_reg[20]_i_1_n_6
    SLICE_X30Y27         FDCE                                         r  one_second_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.431    14.772    clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  one_second_counter_reg[21]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.109    15.106    one_second_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 3.222ns (56.374%)  route 2.493ns (43.626%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    one_second_counter_reg[16]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.785 r  one_second_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.785    one_second_counter_reg[20]_i_1_n_4
    SLICE_X30Y27         FDCE                                         r  one_second_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.431    14.772    clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  one_second_counter_reg[23]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.109    15.106    one_second_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 3.146ns (55.786%)  route 2.493ns (44.214%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    one_second_counter_reg[16]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.709 r  one_second_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.709    one_second_counter_reg[20]_i_1_n_5
    SLICE_X30Y27         FDCE                                         r  one_second_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.431    14.772    clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  one_second_counter_reg[22]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.109    15.106    one_second_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 3.126ns (55.628%)  route 2.493ns (44.372%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    one_second_counter_reg[16]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.689 r  one_second_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.689    one_second_counter_reg[20]_i_1_n_7
    SLICE_X30Y27         FDCE                                         r  one_second_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.431    14.772    clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  one_second_counter_reg[20]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.109    15.106    one_second_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 3.113ns (55.525%)  route 2.493ns (44.475%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.676 r  one_second_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.676    one_second_counter_reg[16]_i_1_n_6
    SLICE_X30Y26         FDCE                                         r  one_second_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.430    14.771    clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  one_second_counter_reg[17]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.109    15.105    one_second_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_second_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 3.105ns (55.462%)  route 2.493ns (44.538%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  one_second_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  one_second_counter_reg[3]/Q
                         net (fo=3, routed)           0.834     6.421    one_second_counter_reg[3]
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  one_second_counter[0]_i_27/O
                         net (fo=1, routed)           0.000     6.545    one_second_counter[0]_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  one_second_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.104    one_second_counter_reg[0]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  one_second_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.218    one_second_counter_reg[0]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  one_second_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.332    one_second_counter_reg[0]_i_9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.489 f  one_second_counter_reg[0]_i_8/CO[1]
                         net (fo=29, routed)          1.642     9.131    geqOp
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.329     9.460 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.460    one_second_counter[0]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.993 r  one_second_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.993    one_second_counter_reg[0]_i_2_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    one_second_counter_reg[4]_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.236    one_second_counter_reg[8]_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.353    one_second_counter_reg[12]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.668 r  one_second_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.668    one_second_counter_reg[16]_i_1_n_4
    SLICE_X30Y26         FDCE                                         r  one_second_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.430    14.771    clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  one_second_counter_reg[19]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.109    15.105    one_second_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.706    counter_reg_n_0_[12]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    data0[12]
    SLICE_X35Y44         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.706    counter_reg_n_0_[16]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    data0[16]
    SLICE_X35Y45         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.706    counter_reg_n_0_[20]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    data0[20]
    SLICE_X35Y46         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    counter_reg_n_0_[24]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    data0[24]
    SLICE_X35Y47         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    counter_reg_n_0_[28]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    data0[28]
    SLICE_X35Y48         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.705    counter_reg_n_0_[4]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    data0[4]
    SLICE_X35Y42         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.706    counter_reg_n_0_[8]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    data0[8]
    SLICE_X35Y43         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.116     1.702    counter_reg_n_0_[13]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    data0[13]
    SLICE_X35Y45         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[17]/Q
                         net (fo=2, routed)           0.116     1.702    counter_reg_n_0_[17]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    data0[17]
    SLICE_X35Y46         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[21]/Q
                         net (fo=2, routed)           0.116     1.703    counter_reg_n_0_[21]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    data0[21]
    SLICE_X35Y47         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk25_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk25_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk25_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   displayed_number_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   displayed_number_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   displayed_number_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   displayed_number_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   displayed_number_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   displayed_number_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   displayed_number_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   displayed_number_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   displayed_number_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   displayed_number_reg[3]/C



