
NAVIG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007258  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080073dc  080073dc  000083dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073f4  080073f4  0000901c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080073f4  080073f4  000083f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073fc  080073fc  0000901c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073fc  080073fc  000083fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007400  08007400  00008400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08007404  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c04  20000020  08007420  00009020  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000c24  08007420  00009c24  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000901c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ee7  00000000  00000000  00009045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fcb  00000000  00000000  00020f2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d8  00000000  00000000  00023ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001129  00000000  00000000  000254d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000202a4  00000000  00000000  000265f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b21  00000000  00000000  0004689d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c06a3  00000000  00000000  000603be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00120a61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f3c  00000000  00000000  00120aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001269e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000020 	.word	0x20000020
 80001a0:	00000000 	.word	0x00000000
 80001a4:	080073c4 	.word	0x080073c4

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000024 	.word	0x20000024
 80001c0:	080073c4 	.word	0x080073c4

080001c4 <__aeabi_ldivmod>:
 80001c4:	b97b      	cbnz	r3, 80001e6 <__aeabi_ldivmod+0x22>
 80001c6:	b972      	cbnz	r2, 80001e6 <__aeabi_ldivmod+0x22>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bfbe      	ittt	lt
 80001cc:	2000      	movlt	r0, #0
 80001ce:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80001d2:	e006      	blt.n	80001e2 <__aeabi_ldivmod+0x1e>
 80001d4:	bf08      	it	eq
 80001d6:	2800      	cmpeq	r0, #0
 80001d8:	bf1c      	itt	ne
 80001da:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80001de:	f04f 30ff 	movne.w	r0, #4294967295
 80001e2:	f000 b9d7 	b.w	8000594 <__aeabi_idiv0>
 80001e6:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ea:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ee:	2900      	cmp	r1, #0
 80001f0:	db09      	blt.n	8000206 <__aeabi_ldivmod+0x42>
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	db1a      	blt.n	800022c <__aeabi_ldivmod+0x68>
 80001f6:	f000 f84d 	bl	8000294 <__udivmoddi4>
 80001fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000202:	b004      	add	sp, #16
 8000204:	4770      	bx	lr
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	2b00      	cmp	r3, #0
 800020e:	db1b      	blt.n	8000248 <__aeabi_ldivmod+0x84>
 8000210:	f000 f840 	bl	8000294 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4240      	negs	r0, r0
 8000220:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000224:	4252      	negs	r2, r2
 8000226:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800022a:	4770      	bx	lr
 800022c:	4252      	negs	r2, r2
 800022e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000232:	f000 f82f 	bl	8000294 <__udivmoddi4>
 8000236:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023e:	b004      	add	sp, #16
 8000240:	4240      	negs	r0, r0
 8000242:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000246:	4770      	bx	lr
 8000248:	4252      	negs	r2, r2
 800024a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800024e:	f000 f821 	bl	8000294 <__udivmoddi4>
 8000252:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000256:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025a:	b004      	add	sp, #16
 800025c:	4252      	negs	r2, r2
 800025e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000262:	4770      	bx	lr

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b98c 	b.w	8000594 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	468e      	mov	lr, r1
 800029c:	4604      	mov	r4, r0
 800029e:	4688      	mov	r8, r1
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d14a      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d962      	bls.n	8000370 <__udivmoddi4+0xdc>
 80002aa:	fab2 f682 	clz	r6, r2
 80002ae:	b14e      	cbz	r6, 80002c4 <__udivmoddi4+0x30>
 80002b0:	f1c6 0320 	rsb	r3, r6, #32
 80002b4:	fa01 f806 	lsl.w	r8, r1, r6
 80002b8:	fa20 f303 	lsr.w	r3, r0, r3
 80002bc:	40b7      	lsls	r7, r6
 80002be:	ea43 0808 	orr.w	r8, r3, r8
 80002c2:	40b4      	lsls	r4, r6
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002cc:	fa1f fc87 	uxth.w	ip, r7
 80002d0:	fb0e 8811 	mls	r8, lr, r1, r8
 80002d4:	fb01 f20c 	mul.w	r2, r1, ip
 80002d8:	0c23      	lsrs	r3, r4, #16
 80002da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002de:	429a      	cmp	r2, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x62>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002e8:	f080 80eb 	bcs.w	80004c2 <__udivmoddi4+0x22e>
 80002ec:	429a      	cmp	r2, r3
 80002ee:	f240 80e8 	bls.w	80004c2 <__udivmoddi4+0x22e>
 80002f2:	3902      	subs	r1, #2
 80002f4:	443b      	add	r3, r7
 80002f6:	1a9a      	subs	r2, r3, r2
 80002f8:	fbb2 f0fe 	udiv	r0, r2, lr
 80002fc:	fb0e 2210 	mls	r2, lr, r0, r2
 8000300:	fb00 fc0c 	mul.w	ip, r0, ip
 8000304:	b2a3      	uxth	r3, r4
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	459c      	cmp	ip, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x8e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f100 32ff 	add.w	r2, r0, #4294967295
 8000314:	f080 80d7 	bcs.w	80004c6 <__udivmoddi4+0x232>
 8000318:	459c      	cmp	ip, r3
 800031a:	f240 80d4 	bls.w	80004c6 <__udivmoddi4+0x232>
 800031e:	443b      	add	r3, r7
 8000320:	3802      	subs	r0, #2
 8000322:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000326:	2100      	movs	r1, #0
 8000328:	eba3 030c 	sub.w	r3, r3, ip
 800032c:	b11d      	cbz	r5, 8000336 <__udivmoddi4+0xa2>
 800032e:	2200      	movs	r2, #0
 8000330:	40f3      	lsrs	r3, r6
 8000332:	e9c5 3200 	strd	r3, r2, [r5]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d905      	bls.n	800034a <__udivmoddi4+0xb6>
 800033e:	b10d      	cbz	r5, 8000344 <__udivmoddi4+0xb0>
 8000340:	e9c5 0100 	strd	r0, r1, [r5]
 8000344:	2100      	movs	r1, #0
 8000346:	4608      	mov	r0, r1
 8000348:	e7f5      	b.n	8000336 <__udivmoddi4+0xa2>
 800034a:	fab3 f183 	clz	r1, r3
 800034e:	2900      	cmp	r1, #0
 8000350:	d146      	bne.n	80003e0 <__udivmoddi4+0x14c>
 8000352:	4573      	cmp	r3, lr
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0xc8>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 8108 	bhi.w	800056c <__udivmoddi4+0x2d8>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000362:	2001      	movs	r0, #1
 8000364:	4690      	mov	r8, r2
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0e5      	beq.n	8000336 <__udivmoddi4+0xa2>
 800036a:	e9c5 4800 	strd	r4, r8, [r5]
 800036e:	e7e2      	b.n	8000336 <__udivmoddi4+0xa2>
 8000370:	2a00      	cmp	r2, #0
 8000372:	f000 8091 	beq.w	8000498 <__udivmoddi4+0x204>
 8000376:	fab2 f682 	clz	r6, r2
 800037a:	2e00      	cmp	r6, #0
 800037c:	f040 80a5 	bne.w	80004ca <__udivmoddi4+0x236>
 8000380:	1a8a      	subs	r2, r1, r2
 8000382:	2101      	movs	r1, #1
 8000384:	0c03      	lsrs	r3, r0, #16
 8000386:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800038a:	b280      	uxth	r0, r0
 800038c:	b2bc      	uxth	r4, r7
 800038e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000392:	fb0e 221c 	mls	r2, lr, ip, r2
 8000396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800039a:	fb04 f20c 	mul.w	r2, r4, ip
 800039e:	429a      	cmp	r2, r3
 80003a0:	d907      	bls.n	80003b2 <__udivmoddi4+0x11e>
 80003a2:	18fb      	adds	r3, r7, r3
 80003a4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x11c>
 80003aa:	429a      	cmp	r2, r3
 80003ac:	f200 80e3 	bhi.w	8000576 <__udivmoddi4+0x2e2>
 80003b0:	46c4      	mov	ip, r8
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003b8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003bc:	fb02 f404 	mul.w	r4, r2, r4
 80003c0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003c4:	429c      	cmp	r4, r3
 80003c6:	d907      	bls.n	80003d8 <__udivmoddi4+0x144>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0x142>
 80003d0:	429c      	cmp	r4, r3
 80003d2:	f200 80cd 	bhi.w	8000570 <__udivmoddi4+0x2dc>
 80003d6:	4602      	mov	r2, r0
 80003d8:	1b1b      	subs	r3, r3, r4
 80003da:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003de:	e7a5      	b.n	800032c <__udivmoddi4+0x98>
 80003e0:	f1c1 0620 	rsb	r6, r1, #32
 80003e4:	408b      	lsls	r3, r1
 80003e6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ea:	431f      	orrs	r7, r3
 80003ec:	fa2e fa06 	lsr.w	sl, lr, r6
 80003f0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003f4:	fbba f8f9 	udiv	r8, sl, r9
 80003f8:	fa0e fe01 	lsl.w	lr, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fb09 aa18 	mls	sl, r9, r8, sl
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	ea43 030e 	orr.w	r3, r3, lr
 800040c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000410:	fb08 f00c 	mul.w	r0, r8, ip
 8000414:	0c1c      	lsrs	r4, r3, #16
 8000416:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800041a:	42a0      	cmp	r0, r4
 800041c:	fa02 f201 	lsl.w	r2, r2, r1
 8000420:	d90a      	bls.n	8000438 <__udivmoddi4+0x1a4>
 8000422:	193c      	adds	r4, r7, r4
 8000424:	f108 3aff 	add.w	sl, r8, #4294967295
 8000428:	f080 809e 	bcs.w	8000568 <__udivmoddi4+0x2d4>
 800042c:	42a0      	cmp	r0, r4
 800042e:	f240 809b 	bls.w	8000568 <__udivmoddi4+0x2d4>
 8000432:	f1a8 0802 	sub.w	r8, r8, #2
 8000436:	443c      	add	r4, r7
 8000438:	1a24      	subs	r4, r4, r0
 800043a:	b298      	uxth	r0, r3
 800043c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000440:	fb09 4413 	mls	r4, r9, r3, r4
 8000444:	fb03 fc0c 	mul.w	ip, r3, ip
 8000448:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800044c:	45a4      	cmp	ip, r4
 800044e:	d909      	bls.n	8000464 <__udivmoddi4+0x1d0>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f103 30ff 	add.w	r0, r3, #4294967295
 8000456:	f080 8085 	bcs.w	8000564 <__udivmoddi4+0x2d0>
 800045a:	45a4      	cmp	ip, r4
 800045c:	f240 8082 	bls.w	8000564 <__udivmoddi4+0x2d0>
 8000460:	3b02      	subs	r3, #2
 8000462:	443c      	add	r4, r7
 8000464:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000468:	eba4 040c 	sub.w	r4, r4, ip
 800046c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000470:	4564      	cmp	r4, ip
 8000472:	4643      	mov	r3, r8
 8000474:	46e1      	mov	r9, ip
 8000476:	d364      	bcc.n	8000542 <__udivmoddi4+0x2ae>
 8000478:	d061      	beq.n	800053e <__udivmoddi4+0x2aa>
 800047a:	b15d      	cbz	r5, 8000494 <__udivmoddi4+0x200>
 800047c:	ebbe 0203 	subs.w	r2, lr, r3
 8000480:	eb64 0409 	sbc.w	r4, r4, r9
 8000484:	fa04 f606 	lsl.w	r6, r4, r6
 8000488:	fa22 f301 	lsr.w	r3, r2, r1
 800048c:	431e      	orrs	r6, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e74e      	b.n	8000336 <__udivmoddi4+0xa2>
 8000498:	fbb1 fcf2 	udiv	ip, r1, r2
 800049c:	0c01      	lsrs	r1, r0, #16
 800049e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004a2:	b280      	uxth	r0, r0
 80004a4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004a8:	463b      	mov	r3, r7
 80004aa:	fbb1 f1f7 	udiv	r1, r1, r7
 80004ae:	4638      	mov	r0, r7
 80004b0:	463c      	mov	r4, r7
 80004b2:	46b8      	mov	r8, r7
 80004b4:	46be      	mov	lr, r7
 80004b6:	2620      	movs	r6, #32
 80004b8:	eba2 0208 	sub.w	r2, r2, r8
 80004bc:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004c0:	e765      	b.n	800038e <__udivmoddi4+0xfa>
 80004c2:	4601      	mov	r1, r0
 80004c4:	e717      	b.n	80002f6 <__udivmoddi4+0x62>
 80004c6:	4610      	mov	r0, r2
 80004c8:	e72b      	b.n	8000322 <__udivmoddi4+0x8e>
 80004ca:	f1c6 0120 	rsb	r1, r6, #32
 80004ce:	fa2e fc01 	lsr.w	ip, lr, r1
 80004d2:	40b7      	lsls	r7, r6
 80004d4:	fa0e fe06 	lsl.w	lr, lr, r6
 80004d8:	fa20 f101 	lsr.w	r1, r0, r1
 80004dc:	ea41 010e 	orr.w	r1, r1, lr
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	fbbc f8fe 	udiv	r8, ip, lr
 80004e8:	b2bc      	uxth	r4, r7
 80004ea:	fb0e cc18 	mls	ip, lr, r8, ip
 80004ee:	fb08 f904 	mul.w	r9, r8, r4
 80004f2:	0c0a      	lsrs	r2, r1, #16
 80004f4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80004f8:	40b0      	lsls	r0, r6
 80004fa:	4591      	cmp	r9, r2
 80004fc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000500:	b280      	uxth	r0, r0
 8000502:	d93e      	bls.n	8000582 <__udivmoddi4+0x2ee>
 8000504:	18ba      	adds	r2, r7, r2
 8000506:	f108 3cff 	add.w	ip, r8, #4294967295
 800050a:	d201      	bcs.n	8000510 <__udivmoddi4+0x27c>
 800050c:	4591      	cmp	r9, r2
 800050e:	d81f      	bhi.n	8000550 <__udivmoddi4+0x2bc>
 8000510:	eba2 0209 	sub.w	r2, r2, r9
 8000514:	fbb2 f9fe 	udiv	r9, r2, lr
 8000518:	fb09 f804 	mul.w	r8, r9, r4
 800051c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000520:	b28a      	uxth	r2, r1
 8000522:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000526:	4542      	cmp	r2, r8
 8000528:	d229      	bcs.n	800057e <__udivmoddi4+0x2ea>
 800052a:	18ba      	adds	r2, r7, r2
 800052c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000530:	d2c2      	bcs.n	80004b8 <__udivmoddi4+0x224>
 8000532:	4542      	cmp	r2, r8
 8000534:	d2c0      	bcs.n	80004b8 <__udivmoddi4+0x224>
 8000536:	f1a9 0102 	sub.w	r1, r9, #2
 800053a:	443a      	add	r2, r7
 800053c:	e7bc      	b.n	80004b8 <__udivmoddi4+0x224>
 800053e:	45c6      	cmp	lr, r8
 8000540:	d29b      	bcs.n	800047a <__udivmoddi4+0x1e6>
 8000542:	ebb8 0302 	subs.w	r3, r8, r2
 8000546:	eb6c 0c07 	sbc.w	ip, ip, r7
 800054a:	3801      	subs	r0, #1
 800054c:	46e1      	mov	r9, ip
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1e6>
 8000550:	eba7 0909 	sub.w	r9, r7, r9
 8000554:	444a      	add	r2, r9
 8000556:	fbb2 f9fe 	udiv	r9, r2, lr
 800055a:	f1a8 0c02 	sub.w	ip, r8, #2
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	e7db      	b.n	800051c <__udivmoddi4+0x288>
 8000564:	4603      	mov	r3, r0
 8000566:	e77d      	b.n	8000464 <__udivmoddi4+0x1d0>
 8000568:	46d0      	mov	r8, sl
 800056a:	e765      	b.n	8000438 <__udivmoddi4+0x1a4>
 800056c:	4608      	mov	r0, r1
 800056e:	e6fa      	b.n	8000366 <__udivmoddi4+0xd2>
 8000570:	443b      	add	r3, r7
 8000572:	3a02      	subs	r2, #2
 8000574:	e730      	b.n	80003d8 <__udivmoddi4+0x144>
 8000576:	f1ac 0c02 	sub.w	ip, ip, #2
 800057a:	443b      	add	r3, r7
 800057c:	e719      	b.n	80003b2 <__udivmoddi4+0x11e>
 800057e:	4649      	mov	r1, r9
 8000580:	e79a      	b.n	80004b8 <__udivmoddi4+0x224>
 8000582:	eba2 0209 	sub.w	r2, r2, r9
 8000586:	fbb2 f9fe 	udiv	r9, r2, lr
 800058a:	46c4      	mov	ip, r8
 800058c:	fb09 f804 	mul.w	r8, r9, r4
 8000590:	e7c4      	b.n	800051c <__udivmoddi4+0x288>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <BMP390_SPI_Write>:
#define BMP390_INT_PIN BMP_INT_Pin

uint8_t global_tx_buf[512];
uint8_t global_rx_buf[512];

void BMP390_SPI_Write(bmp390_handle *bmp390, uint8_t* data, uint16_t size) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0
 800059e:	60f8      	str	r0, [r7, #12]
 80005a0:	60b9      	str	r1, [r7, #8]
 80005a2:	4613      	mov	r3, r2
 80005a4:	80fb      	strh	r3, [r7, #6]
    HAL_SPI_Transmit(bmp390->spi_handle, data, size, 1000);
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	6818      	ldr	r0, [r3, #0]
 80005aa:	88fa      	ldrh	r2, [r7, #6]
 80005ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005b0:	68b9      	ldr	r1, [r7, #8]
 80005b2:	f004 fa9a 	bl	8004aea <HAL_SPI_Transmit>
}
 80005b6:	bf00      	nop
 80005b8:	3710      	adds	r7, #16
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}

080005be <BMP390_SPI_Read>:

void BMP390_SPI_Read(bmp390_handle *bmp390, uint8_t* data, uint16_t size) {
 80005be:	b580      	push	{r7, lr}
 80005c0:	b084      	sub	sp, #16
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	60f8      	str	r0, [r7, #12]
 80005c6:	60b9      	str	r1, [r7, #8]
 80005c8:	4613      	mov	r3, r2
 80005ca:	80fb      	strh	r3, [r7, #6]
    HAL_SPI_Receive(bmp390->spi_handle, data, size, 1000);
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	6818      	ldr	r0, [r3, #0]
 80005d0:	88fa      	ldrh	r2, [r7, #6]
 80005d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005d6:	68b9      	ldr	r1, [r7, #8]
 80005d8:	f004 fbcb 	bl	8004d72 <HAL_SPI_Receive>
}
 80005dc:	bf00      	nop
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <BMP390_Select>:

void BMP390_Select(bmp390_handle *bmp390) {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(BMP390_CSB_GPIO_PORT, BMP390_CSB_PIN, GPIO_PIN_RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2110      	movs	r1, #16
 80005f0:	4803      	ldr	r0, [pc, #12]	@ (8000600 <BMP390_Select+0x1c>)
 80005f2:	f002 fc3f 	bl	8002e74 <HAL_GPIO_WritePin>
}
 80005f6:	bf00      	nop
 80005f8:	3708      	adds	r7, #8
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40020000 	.word	0x40020000

08000604 <BMP390_Deselect>:

void BMP390_Deselect(bmp390_handle *bmp390) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(BMP390_CSB_GPIO_PORT, BMP390_CSB_PIN, GPIO_PIN_SET);
 800060c:	2201      	movs	r2, #1
 800060e:	2110      	movs	r1, #16
 8000610:	4803      	ldr	r0, [pc, #12]	@ (8000620 <BMP390_Deselect+0x1c>)
 8000612:	f002 fc2f 	bl	8002e74 <HAL_GPIO_WritePin>
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40020000 	.word	0x40020000

08000624 <BMP390_SPI_WriteRegister>:

void BMP390_SPI_WriteRegister(bmp390_handle *bmp390, uint8_t reg, uint8_t byte) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	460b      	mov	r3, r1
 800062e:	70fb      	strb	r3, [r7, #3]
 8000630:	4613      	mov	r3, r2
 8000632:	70bb      	strb	r3, [r7, #2]
    uint8_t instructions_buf[2] = {
 8000634:	78fb      	ldrb	r3, [r7, #3]
 8000636:	733b      	strb	r3, [r7, #12]
 8000638:	78bb      	ldrb	r3, [r7, #2]
 800063a:	737b      	strb	r3, [r7, #13]
        reg,
        byte
    };

    BMP390_Select(bmp390);
 800063c:	6878      	ldr	r0, [r7, #4]
 800063e:	f7ff ffd1 	bl	80005e4 <BMP390_Select>
    BMP390_SPI_Write(bmp390, instructions_buf, 2);
 8000642:	f107 030c 	add.w	r3, r7, #12
 8000646:	2202      	movs	r2, #2
 8000648:	4619      	mov	r1, r3
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f7ff ffa4 	bl	8000598 <BMP390_SPI_Write>
    BMP390_Deselect(bmp390);
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f7ff ffd7 	bl	8000604 <BMP390_Deselect>
}
 8000656:	bf00      	nop
 8000658:	3710      	adds	r7, #16
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <BMP390_SPI_ReadRegister>:

void BMP390_SPI_ReadRegister(bmp390_handle *bmp390, uint8_t reg, uint8_t* data, uint16_t size) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	60f8      	str	r0, [r7, #12]
 8000668:	607a      	str	r2, [r7, #4]
 800066a:	461a      	mov	r2, r3
 800066c:	460b      	mov	r3, r1
 800066e:	72fb      	strb	r3, [r7, #11]
 8000670:	4613      	mov	r3, r2
 8000672:	813b      	strh	r3, [r7, #8]
    global_tx_buf[0] = reg | 0x80;
 8000674:	7afb      	ldrb	r3, [r7, #11]
 8000676:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800067a:	b2da      	uxtb	r2, r3
 800067c:	4b13      	ldr	r3, [pc, #76]	@ (80006cc <BMP390_SPI_ReadRegister+0x6c>)
 800067e:	701a      	strb	r2, [r3, #0]

	BMP390_Select(bmp390);
 8000680:	68f8      	ldr	r0, [r7, #12]
 8000682:	f7ff ffaf 	bl	80005e4 <BMP390_Select>

	BMP390_SPI_Write(bmp390, global_tx_buf, 1);
 8000686:	2201      	movs	r2, #1
 8000688:	4910      	ldr	r1, [pc, #64]	@ (80006cc <BMP390_SPI_ReadRegister+0x6c>)
 800068a:	68f8      	ldr	r0, [r7, #12]
 800068c:	f7ff ff84 	bl	8000598 <BMP390_SPI_Write>
    BMP390_SPI_Read(bmp390, global_rx_buf, size + 1);
 8000690:	893b      	ldrh	r3, [r7, #8]
 8000692:	3301      	adds	r3, #1
 8000694:	b29b      	uxth	r3, r3
 8000696:	461a      	mov	r2, r3
 8000698:	490d      	ldr	r1, [pc, #52]	@ (80006d0 <BMP390_SPI_ReadRegister+0x70>)
 800069a:	68f8      	ldr	r0, [r7, #12]
 800069c:	f7ff ff8f 	bl	80005be <BMP390_SPI_Read>

	while (bmp390->spi_handle->State == HAL_SPI_STATE_BUSY);
 80006a0:	bf00      	nop
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	d0f8      	beq.n	80006a2 <BMP390_SPI_ReadRegister+0x42>

	BMP390_Deselect(bmp390);
 80006b0:	68f8      	ldr	r0, [r7, #12]
 80006b2:	f7ff ffa7 	bl	8000604 <BMP390_Deselect>

	memcpy(data, global_rx_buf + 1, size);
 80006b6:	4907      	ldr	r1, [pc, #28]	@ (80006d4 <BMP390_SPI_ReadRegister+0x74>)
 80006b8:	893b      	ldrh	r3, [r7, #8]
 80006ba:	461a      	mov	r2, r3
 80006bc:	6878      	ldr	r0, [r7, #4]
 80006be:	f006 fe73 	bl	80073a8 <memcpy>
}
 80006c2:	bf00      	nop
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	2000003c 	.word	0x2000003c
 80006d0:	2000023c 	.word	0x2000023c
 80006d4:	2000023d 	.word	0x2000023d

080006d8 <BMP390_ParseCalibData>:
	BMP390_SPI_ReadRegister(bmp390, BMP390_INT_STATUS, &interrupt_status, 1);

	return (interrupt_status >> 3) & 0x01;
}

void BMP390_ParseCalibData(bmp390_handle *bmp390, uint8_t* data) {
 80006d8:	b480      	push	{r7}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	6039      	str	r1, [r7, #0]
	bmp390->calib->par_t1 = CONCAT_BYTES(data[1], data[0]);
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	3301      	adds	r3, #1
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	b21b      	sxth	r3, r3
 80006ea:	021b      	lsls	r3, r3, #8
 80006ec:	b21a      	sxth	r2, r3
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	b21b      	sxth	r3, r3
 80006f4:	4313      	orrs	r3, r2
 80006f6:	b21a      	sxth	r2, r3
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	b292      	uxth	r2, r2
 80006fe:	801a      	strh	r2, [r3, #0]
	bmp390->calib->par_t2 = CONCAT_BYTES(data[3], data[2]);
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	3303      	adds	r3, #3
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	b21b      	sxth	r3, r3
 8000708:	021b      	lsls	r3, r3, #8
 800070a:	b21a      	sxth	r2, r3
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	3302      	adds	r3, #2
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	b21b      	sxth	r3, r3
 8000714:	4313      	orrs	r3, r2
 8000716:	b21a      	sxth	r2, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68db      	ldr	r3, [r3, #12]
 800071c:	b292      	uxth	r2, r2
 800071e:	805a      	strh	r2, [r3, #2]
	bmp390->calib->par_t3 = (int8_t)data[4];
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	3304      	adds	r3, #4
 8000724:	781a      	ldrb	r2, [r3, #0]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	b252      	sxtb	r2, r2
 800072c:	711a      	strb	r2, [r3, #4]
	bmp390->calib->par_p1 = (int16_t)CONCAT_BYTES(data[6], data[5]);
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	3306      	adds	r3, #6
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	b21b      	sxth	r3, r3
 8000736:	021b      	lsls	r3, r3, #8
 8000738:	b219      	sxth	r1, r3
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	3305      	adds	r3, #5
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	b21a      	sxth	r2, r3
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	68db      	ldr	r3, [r3, #12]
 8000746:	430a      	orrs	r2, r1
 8000748:	b212      	sxth	r2, r2
 800074a:	80da      	strh	r2, [r3, #6]
	bmp390->calib->par_p2 = (int16_t)CONCAT_BYTES(data[8], data[7]);
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	3308      	adds	r3, #8
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	b21b      	sxth	r3, r3
 8000754:	021b      	lsls	r3, r3, #8
 8000756:	b219      	sxth	r1, r3
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	3307      	adds	r3, #7
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	b21a      	sxth	r2, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	68db      	ldr	r3, [r3, #12]
 8000764:	430a      	orrs	r2, r1
 8000766:	b212      	sxth	r2, r2
 8000768:	811a      	strh	r2, [r3, #8]
	bmp390->calib->par_p3 = (int8_t)data[9];
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	3309      	adds	r3, #9
 800076e:	781a      	ldrb	r2, [r3, #0]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	b252      	sxtb	r2, r2
 8000776:	729a      	strb	r2, [r3, #10]
	bmp390->calib->par_p4 = (int8_t)data[10];
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	330a      	adds	r3, #10
 800077c:	781a      	ldrb	r2, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	68db      	ldr	r3, [r3, #12]
 8000782:	b252      	sxtb	r2, r2
 8000784:	72da      	strb	r2, [r3, #11]
	bmp390->calib->par_p5 = CONCAT_BYTES(data[12], data[11]);
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	330c      	adds	r3, #12
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	021b      	lsls	r3, r3, #8
 8000790:	b21a      	sxth	r2, r3
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	330b      	adds	r3, #11
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	b21b      	sxth	r3, r3
 800079a:	4313      	orrs	r3, r2
 800079c:	b21a      	sxth	r2, r3
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	68db      	ldr	r3, [r3, #12]
 80007a2:	b292      	uxth	r2, r2
 80007a4:	819a      	strh	r2, [r3, #12]
	bmp390->calib->par_p6 = CONCAT_BYTES(data[14], data[13]);
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	330e      	adds	r3, #14
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b21b      	sxth	r3, r3
 80007ae:	021b      	lsls	r3, r3, #8
 80007b0:	b21a      	sxth	r2, r3
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	330d      	adds	r3, #13
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	b21b      	sxth	r3, r3
 80007ba:	4313      	orrs	r3, r2
 80007bc:	b21a      	sxth	r2, r3
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	68db      	ldr	r3, [r3, #12]
 80007c2:	b292      	uxth	r2, r2
 80007c4:	81da      	strh	r2, [r3, #14]
	bmp390->calib->par_p7 = (int8_t)data[15];
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	330f      	adds	r3, #15
 80007ca:	781a      	ldrb	r2, [r3, #0]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	68db      	ldr	r3, [r3, #12]
 80007d0:	b252      	sxtb	r2, r2
 80007d2:	741a      	strb	r2, [r3, #16]
	bmp390->calib->par_p8 = (int8_t)data[16];
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	3310      	adds	r3, #16
 80007d8:	781a      	ldrb	r2, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	68db      	ldr	r3, [r3, #12]
 80007de:	b252      	sxtb	r2, r2
 80007e0:	745a      	strb	r2, [r3, #17]
	bmp390->calib->par_p9 = (int16_t)CONCAT_BYTES(data[18], data[17]);
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	3312      	adds	r3, #18
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b21b      	sxth	r3, r3
 80007ea:	021b      	lsls	r3, r3, #8
 80007ec:	b219      	sxth	r1, r3
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	3311      	adds	r3, #17
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	b21a      	sxth	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	68db      	ldr	r3, [r3, #12]
 80007fa:	430a      	orrs	r2, r1
 80007fc:	b212      	sxth	r2, r2
 80007fe:	825a      	strh	r2, [r3, #18]
	bmp390->calib->par_p10 = (int8_t)data[19];
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	3313      	adds	r3, #19
 8000804:	781a      	ldrb	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	68db      	ldr	r3, [r3, #12]
 800080a:	b252      	sxtb	r2, r2
 800080c:	751a      	strb	r2, [r3, #20]
	bmp390->calib->par_p11 = (int8_t)data[20];
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	3314      	adds	r3, #20
 8000812:	781a      	ldrb	r2, [r3, #0]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	68db      	ldr	r3, [r3, #12]
 8000818:	b252      	sxtb	r2, r2
 800081a:	755a      	strb	r2, [r3, #21]
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr

08000826 <BMP390_ReadCalibData>:

void BMP390_ReadCalibData(bmp390_handle *bmp390) {
 8000826:	b580      	push	{r7, lr}
 8000828:	b088      	sub	sp, #32
 800082a:	af00      	add	r7, sp, #0
 800082c:	6078      	str	r0, [r7, #4]
	uint8_t calib_data_buffer[BMP390_CALIB_DATA_LEN] = {0};
 800082e:	f107 0308 	add.w	r3, r7, #8
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]
 800083c:	611a      	str	r2, [r3, #16]
 800083e:	751a      	strb	r2, [r3, #20]

	BMP390_SPI_ReadRegister(bmp390, BMP390_CALIB, calib_data_buffer, BMP390_CALIB_DATA_LEN);
 8000840:	f107 0208 	add.w	r2, r7, #8
 8000844:	2315      	movs	r3, #21
 8000846:	2131      	movs	r1, #49	@ 0x31
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	f7ff ff09 	bl	8000660 <BMP390_SPI_ReadRegister>

	BMP390_ParseCalibData(bmp390, calib_data_buffer);
 800084e:	f107 0308 	add.w	r3, r7, #8
 8000852:	4619      	mov	r1, r3
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff3f 	bl	80006d8 <BMP390_ParseCalibData>
}
 800085a:	bf00      	nop
 800085c:	3720      	adds	r7, #32
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <BMP390_CompensateTemperature>:

int64_t BMP390_CompensateTemperature(bmp390_handle *bmp390) {
 8000862:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000866:	b0a6      	sub	sp, #152	@ 0x98
 8000868:	af00      	add	r7, sp, #0
 800086a:	65f8      	str	r0, [r7, #92]	@ 0x5c
	int64_t partial_data4;
	int64_t partial_data5;
	int64_t partial_data6;
	int64_t comp_temp;

	partial_data1 = ((int64_t)bmp390->uncomp_data->temperature - (256 * bmp390->calib->par_t1));
 800086c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800086e:	689b      	ldr	r3, [r3, #8]
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	2200      	movs	r2, #0
 8000874:	643b      	str	r3, [r7, #64]	@ 0x40
 8000876:	647a      	str	r2, [r7, #68]	@ 0x44
 8000878:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	881b      	ldrh	r3, [r3, #0]
 800087e:	021b      	lsls	r3, r3, #8
 8000880:	17da      	asrs	r2, r3, #31
 8000882:	469a      	mov	sl, r3
 8000884:	4693      	mov	fp, r2
 8000886:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800088a:	4611      	mov	r1, r2
 800088c:	ebb1 010a 	subs.w	r1, r1, sl
 8000890:	6239      	str	r1, [r7, #32]
 8000892:	eb63 030b 	sbc.w	r3, r3, fp
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
 8000898:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800089c:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
	partial_data2 = bmp390->calib->par_t2 * partial_data1;
 80008a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80008a2:	68db      	ldr	r3, [r3, #12]
 80008a4:	885b      	ldrh	r3, [r3, #2]
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	2200      	movs	r2, #0
 80008aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80008ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80008ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80008b2:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 80008b6:	4652      	mov	r2, sl
 80008b8:	fb02 f203 	mul.w	r2, r2, r3
 80008bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80008c0:	4659      	mov	r1, fp
 80008c2:	fb01 f303 	mul.w	r3, r1, r3
 80008c6:	441a      	add	r2, r3
 80008c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80008cc:	4651      	mov	r1, sl
 80008ce:	fba3 8901 	umull	r8, r9, r3, r1
 80008d2:	eb02 0309 	add.w	r3, r2, r9
 80008d6:	4699      	mov	r9, r3
 80008d8:	e9c7 8922 	strd	r8, r9, [r7, #136]	@ 0x88
 80008dc:	e9c7 8922 	strd	r8, r9, [r7, #136]	@ 0x88
	partial_data3 = (partial_data1 * partial_data1);
 80008e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80008e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80008e8:	fb03 f102 	mul.w	r1, r3, r2
 80008ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80008f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80008f4:	fb02 f303 	mul.w	r3, r2, r3
 80008f8:	18ca      	adds	r2, r1, r3
 80008fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80008fe:	fba3 3103 	umull	r3, r1, r3, r3
 8000902:	6579      	str	r1, [r7, #84]	@ 0x54
 8000904:	653b      	str	r3, [r7, #80]	@ 0x50
 8000906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000908:	18d3      	adds	r3, r2, r3
 800090a:	657b      	str	r3, [r7, #84]	@ 0x54
 800090c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000910:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
 8000914:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
	partial_data4 = (int64_t)partial_data3 * bmp390->calib->par_t3;
 8000918:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8000920:	b25b      	sxtb	r3, r3
 8000922:	17da      	asrs	r2, r3, #31
 8000924:	633b      	str	r3, [r7, #48]	@ 0x30
 8000926:	637a      	str	r2, [r7, #52]	@ 0x34
 8000928:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800092c:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	@ 0x30
 8000930:	4642      	mov	r2, r8
 8000932:	fb02 f203 	mul.w	r2, r2, r3
 8000936:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800093a:	4649      	mov	r1, r9
 800093c:	fb01 f303 	mul.w	r3, r1, r3
 8000940:	441a      	add	r2, r3
 8000942:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000946:	4641      	mov	r1, r8
 8000948:	fba3 3101 	umull	r3, r1, r3, r1
 800094c:	64f9      	str	r1, [r7, #76]	@ 0x4c
 800094e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000950:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000952:	18d3      	adds	r3, r2, r3
 8000954:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000956:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800095a:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 800095e:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
	partial_data5 = ((int64_t)(partial_data2 * 262144) + partial_data4);
 8000962:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 0100 	mov.w	r1, #0
 800096e:	0499      	lsls	r1, r3, #18
 8000970:	ea41 3192 	orr.w	r1, r1, r2, lsr #14
 8000974:	0490      	lsls	r0, r2, #18
 8000976:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800097a:	1816      	adds	r6, r2, r0
 800097c:	61be      	str	r6, [r7, #24]
 800097e:	414b      	adcs	r3, r1
 8000980:	61fb      	str	r3, [r7, #28]
 8000982:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000986:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	partial_data6 = partial_data5 / 4294967296;
 800098a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800098e:	2b00      	cmp	r3, #0
 8000990:	da06      	bge.n	80009a0 <BMP390_CompensateTemperature+0x13e>
 8000992:	1e51      	subs	r1, r2, #1
 8000994:	6139      	str	r1, [r7, #16]
 8000996:	f143 0300 	adc.w	r3, r3, #0
 800099a:	617b      	str	r3, [r7, #20]
 800099c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80009a0:	f04f 0000 	mov.w	r0, #0
 80009a4:	f04f 0100 	mov.w	r1, #0
 80009a8:	0018      	movs	r0, r3
 80009aa:	17d9      	asrs	r1, r3, #31
 80009ac:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68

	// store t_lin for pressure calculation
	bmp390->calib->t_lin = partial_data6;
 80009b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80009b2:	68d9      	ldr	r1, [r3, #12]
 80009b4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80009b8:	e9c1 2306 	strd	r2, r3, [r1, #24]
	comp_temp = (int64_t)((partial_data6 * 25) / 16384);
 80009bc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80009c0:	4602      	mov	r2, r0
 80009c2:	460b      	mov	r3, r1
 80009c4:	1896      	adds	r6, r2, r2
 80009c6:	60be      	str	r6, [r7, #8]
 80009c8:	415b      	adcs	r3, r3
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80009d0:	1814      	adds	r4, r2, r0
 80009d2:	eb43 0501 	adc.w	r5, r3, r1
 80009d6:	f04f 0200 	mov.w	r2, #0
 80009da:	f04f 0300 	mov.w	r3, #0
 80009de:	00eb      	lsls	r3, r5, #3
 80009e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009e4:	00e2      	lsls	r2, r4, #3
 80009e6:	4614      	mov	r4, r2
 80009e8:	461d      	mov	r5, r3
 80009ea:	1823      	adds	r3, r4, r0
 80009ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009ee:	eb45 0301 	adc.w	r3, r5, r1
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80009f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	da08      	bge.n	8000a0e <BMP390_CompensateTemperature+0x1ac>
 80009fc:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8000a00:	1851      	adds	r1, r2, r1
 8000a02:	6039      	str	r1, [r7, #0]
 8000a04:	f143 0300 	adc.w	r3, r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000a0e:	f04f 0000 	mov.w	r0, #0
 8000a12:	f04f 0100 	mov.w	r1, #0
 8000a16:	0b90      	lsrs	r0, r2, #14
 8000a18:	ea40 4083 	orr.w	r0, r0, r3, lsl #18
 8000a1c:	1399      	asrs	r1, r3, #14
 8000a1e:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60

	return comp_temp;
 8000a22:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
}
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	3798      	adds	r7, #152	@ 0x98
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000a32:	4770      	bx	lr

08000a34 <BMP390_CompensatePressure>:

uint64_t BMP390_CompensatePressure(bmp390_handle *bmp390) {
 8000a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000a38:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc
	int64_t partial_data6;
	int64_t offset;
	int64_t sensitivity;
	uint64_t comp_press;

	partial_data1 = bmp390->calib->t_lin * bmp390->calib->t_lin;
 8000a42:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8000a4c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000a50:	68db      	ldr	r3, [r3, #12]
 8000a52:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000a56:	fb02 f501 	mul.w	r5, r2, r1
 8000a5a:	fb00 f403 	mul.w	r4, r0, r3
 8000a5e:	442c      	add	r4, r5
 8000a60:	fba0 8902 	umull	r8, r9, r0, r2
 8000a64:	eb04 0309 	add.w	r3, r4, r9
 8000a68:	4699      	mov	r9, r3
 8000a6a:	e9c7 8980 	strd	r8, r9, [r7, #512]	@ 0x200
 8000a6e:	e9c7 8980 	strd	r8, r9, [r7, #512]	@ 0x200
	partial_data2 = partial_data1 / 64;
 8000a72:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	@ 0x200
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	da09      	bge.n	8000a8e <BMP390_CompensatePressure+0x5a>
 8000a7a:	f112 013f 	adds.w	r1, r2, #63	@ 0x3f
 8000a7e:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8000a82:	f143 0300 	adc.w	r3, r3, #0
 8000a86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000a8a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8000a8e:	f04f 0000 	mov.w	r0, #0
 8000a92:	f04f 0100 	mov.w	r1, #0
 8000a96:	0990      	lsrs	r0, r2, #6
 8000a98:	ea40 6083 	orr.w	r0, r0, r3, lsl #26
 8000a9c:	1199      	asrs	r1, r3, #6
 8000a9e:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
	partial_data3 = (partial_data2 * bmp390->calib->t_lin) / 256;
 8000aa2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000aac:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 8000ab0:	fb03 f001 	mul.w	r0, r3, r1
 8000ab4:	f8d7 11fc 	ldr.w	r1, [r7, #508]	@ 0x1fc
 8000ab8:	fb02 f101 	mul.w	r1, r2, r1
 8000abc:	4408      	add	r0, r1
 8000abe:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 8000ac2:	fba1 ab02 	umull	sl, fp, r1, r2
 8000ac6:	eb00 030b 	add.w	r3, r0, fp
 8000aca:	469b      	mov	fp, r3
 8000acc:	4652      	mov	r2, sl
 8000ace:	465b      	mov	r3, fp
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	da09      	bge.n	8000ae8 <BMP390_CompensatePressure+0xb4>
 8000ad4:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8000ad8:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8000adc:	f143 0300 	adc.w	r3, r3, #0
 8000ae0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000ae4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	f04f 0100 	mov.w	r1, #0
 8000af0:	0a10      	lsrs	r0, r2, #8
 8000af2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000af6:	1219      	asrs	r1, r3, #8
 8000af8:	e9c7 017c 	strd	r0, r1, [r7, #496]	@ 0x1f0
	partial_data4 = (bmp390->calib->par_p8 * partial_data3) / 32;
 8000afc:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8000b06:	b25b      	sxtb	r3, r3
 8000b08:	17da      	asrs	r2, r3, #31
 8000b0a:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8000b0e:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8000b12:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000b16:	e9d7 4552 	ldrd	r4, r5, [r7, #328]	@ 0x148
 8000b1a:	462a      	mov	r2, r5
 8000b1c:	fb02 f203 	mul.w	r2, r2, r3
 8000b20:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b24:	4621      	mov	r1, r4
 8000b26:	fb01 f303 	mul.w	r3, r1, r3
 8000b2a:	441a      	add	r2, r3
 8000b2c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000b30:	4621      	mov	r1, r4
 8000b32:	fba3 3101 	umull	r3, r1, r3, r1
 8000b36:	f8c7 11b4 	str.w	r1, [r7, #436]	@ 0x1b4
 8000b3a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8000b3e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000b42:	18d3      	adds	r3, r2, r3
 8000b44:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8000b48:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	@ 0x1b0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	da07      	bge.n	8000b60 <BMP390_CompensatePressure+0x12c>
 8000b50:	f112 011f 	adds.w	r1, r2, #31
 8000b54:	67b9      	str	r1, [r7, #120]	@ 0x78
 8000b56:	f143 0300 	adc.w	r3, r3, #0
 8000b5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000b5c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	f04f 0100 	mov.w	r1, #0
 8000b68:	0950      	lsrs	r0, r2, #5
 8000b6a:	ea40 60c3 	orr.w	r0, r0, r3, lsl #27
 8000b6e:	1159      	asrs	r1, r3, #5
 8000b70:	e9c7 017a 	strd	r0, r1, [r7, #488]	@ 0x1e8
	partial_data5 = (bmp390->calib->par_p7 * partial_data1) * 16;
 8000b74:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000b78:	68db      	ldr	r3, [r3, #12]
 8000b7a:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8000b7e:	b25b      	sxtb	r3, r3
 8000b80:	17da      	asrs	r2, r3, #31
 8000b82:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8000b86:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8000b8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000b8e:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 8000b92:	462a      	mov	r2, r5
 8000b94:	fb02 f203 	mul.w	r2, r2, r3
 8000b98:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000b9c:	4621      	mov	r1, r4
 8000b9e:	fb01 f303 	mul.w	r3, r1, r3
 8000ba2:	441a      	add	r2, r3
 8000ba4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000ba8:	4621      	mov	r1, r4
 8000baa:	fba3 3101 	umull	r3, r1, r3, r1
 8000bae:	f8c7 11ac 	str.w	r1, [r7, #428]	@ 0x1ac
 8000bb2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8000bb6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000bba:	18d3      	adds	r3, r2, r3
 8000bbc:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 8000bcc:	4629      	mov	r1, r5
 8000bce:	010b      	lsls	r3, r1, #4
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	4629      	mov	r1, r5
 8000bd4:	4604      	mov	r4, r0
 8000bd6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000bda:	4601      	mov	r1, r0
 8000bdc:	010a      	lsls	r2, r1, #4
 8000bde:	e9c7 2378 	strd	r2, r3, [r7, #480]	@ 0x1e0
	partial_data6 = (bmp390->calib->par_p6 * bmp390->calib->t_lin) * 4194304;
 8000be2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	89db      	ldrh	r3, [r3, #14]
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	2200      	movs	r2, #0
 8000bee:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8000bf2:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8000bf6:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000c00:	e9d7 454e 	ldrd	r4, r5, [r7, #312]	@ 0x138
 8000c04:	4629      	mov	r1, r5
 8000c06:	fb02 f001 	mul.w	r0, r2, r1
 8000c0a:	4621      	mov	r1, r4
 8000c0c:	fb01 f103 	mul.w	r1, r1, r3
 8000c10:	4401      	add	r1, r0
 8000c12:	4620      	mov	r0, r4
 8000c14:	fba0 3202 	umull	r3, r2, r0, r2
 8000c18:	f8c7 21a4 	str.w	r2, [r7, #420]	@ 0x1a4
 8000c1c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000c20:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000c24:	18cb      	adds	r3, r1, r3
 8000c26:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000c2a:	f04f 0200 	mov.w	r2, #0
 8000c2e:	f04f 0300 	mov.w	r3, #0
 8000c32:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	@ 0x1a0
 8000c36:	4629      	mov	r1, r5
 8000c38:	058b      	lsls	r3, r1, #22
 8000c3a:	4620      	mov	r0, r4
 8000c3c:	4629      	mov	r1, r5
 8000c3e:	4604      	mov	r4, r0
 8000c40:	ea43 2394 	orr.w	r3, r3, r4, lsr #10
 8000c44:	4601      	mov	r1, r0
 8000c46:	058a      	lsls	r2, r1, #22
 8000c48:	e9c7 2376 	strd	r2, r3, [r7, #472]	@ 0x1d8
	offset = (bmp390->calib->par_p5 * 140737488355328) + partial_data4 + partial_data5 + partial_data6;
 8000c4c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000c50:	68db      	ldr	r3, [r3, #12]
 8000c52:	899b      	ldrh	r3, [r3, #12]
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	2200      	movs	r2, #0
 8000c58:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8000c5c:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 8000c60:	f04f 0000 	mov.w	r0, #0
 8000c64:	f04f 0100 	mov.w	r1, #0
 8000c68:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000c6c:	03d9      	lsls	r1, r3, #15
 8000c6e:	2000      	movs	r0, #0
 8000c70:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
 8000c74:	1884      	adds	r4, r0, r2
 8000c76:	f8c7 4128 	str.w	r4, [r7, #296]	@ 0x128
 8000c7a:	eb41 0303 	adc.w	r3, r1, r3
 8000c7e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8000c82:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 8000c86:	e9d7 454a 	ldrd	r4, r5, [r7, #296]	@ 0x128
 8000c8a:	4621      	mov	r1, r4
 8000c8c:	1889      	adds	r1, r1, r2
 8000c8e:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 8000c92:	4629      	mov	r1, r5
 8000c94:	eb43 0101 	adc.w	r1, r3, r1
 8000c98:	f8c7 1124 	str.w	r1, [r7, #292]	@ 0x124
 8000c9c:	e9d7 2376 	ldrd	r2, r3, [r7, #472]	@ 0x1d8
 8000ca0:	e9d7 4548 	ldrd	r4, r5, [r7, #288]	@ 0x120
 8000ca4:	4621      	mov	r1, r4
 8000ca6:	1851      	adds	r1, r2, r1
 8000ca8:	6739      	str	r1, [r7, #112]	@ 0x70
 8000caa:	4629      	mov	r1, r5
 8000cac:	eb43 0101 	adc.w	r1, r3, r1
 8000cb0:	6779      	str	r1, [r7, #116]	@ 0x74
 8000cb2:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 8000cb6:	e9c7 3474 	strd	r3, r4, [r7, #464]	@ 0x1d0
	partial_data2 = (bmp390->calib->par_p4 * partial_data3) / 32;
 8000cba:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000cbe:	68db      	ldr	r3, [r3, #12]
 8000cc0:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8000cc4:	b25b      	sxtb	r3, r3
 8000cc6:	17da      	asrs	r2, r3, #31
 8000cc8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000ccc:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8000cd0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000cd4:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 8000cd8:	462a      	mov	r2, r5
 8000cda:	fb02 f203 	mul.w	r2, r2, r3
 8000cde:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000ce2:	4621      	mov	r1, r4
 8000ce4:	fb01 f303 	mul.w	r3, r1, r3
 8000ce8:	441a      	add	r2, r3
 8000cea:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000cee:	4621      	mov	r1, r4
 8000cf0:	fba3 3101 	umull	r3, r1, r3, r1
 8000cf4:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 8000cf8:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8000cfc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8000d00:	18d3      	adds	r3, r2, r3
 8000d02:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000d06:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	@ 0x198
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	da07      	bge.n	8000d1e <BMP390_CompensatePressure+0x2ea>
 8000d0e:	f112 011f 	adds.w	r1, r2, #31
 8000d12:	66b9      	str	r1, [r7, #104]	@ 0x68
 8000d14:	f143 0300 	adc.w	r3, r3, #0
 8000d18:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000d1a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8000d1e:	f04f 0000 	mov.w	r0, #0
 8000d22:	f04f 0100 	mov.w	r1, #0
 8000d26:	0950      	lsrs	r0, r2, #5
 8000d28:	ea40 60c3 	orr.w	r0, r0, r3, lsl #27
 8000d2c:	1159      	asrs	r1, r3, #5
 8000d2e:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
	partial_data4 = (bmp390->calib->par_p3 * partial_data1) * 4;
 8000d32:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8000d3c:	b25b      	sxtb	r3, r3
 8000d3e:	17da      	asrs	r2, r3, #31
 8000d40:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8000d44:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8000d48:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000d4c:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 8000d50:	462a      	mov	r2, r5
 8000d52:	fb02 f203 	mul.w	r2, r2, r3
 8000d56:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8000d5a:	4621      	mov	r1, r4
 8000d5c:	fb01 f303 	mul.w	r3, r1, r3
 8000d60:	441a      	add	r2, r3
 8000d62:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000d66:	4621      	mov	r1, r4
 8000d68:	fba3 3101 	umull	r3, r1, r3, r1
 8000d6c:	f8c7 1194 	str.w	r1, [r7, #404]	@ 0x194
 8000d70:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8000d74:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8000d78:	18d3      	adds	r3, r2, r3
 8000d7a:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8000d7e:	f04f 0200 	mov.w	r2, #0
 8000d82:	f04f 0300 	mov.w	r3, #0
 8000d86:	e9d7 4564 	ldrd	r4, r5, [r7, #400]	@ 0x190
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	008b      	lsls	r3, r1, #2
 8000d8e:	4620      	mov	r0, r4
 8000d90:	4629      	mov	r1, r5
 8000d92:	4604      	mov	r4, r0
 8000d94:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8000d98:	4601      	mov	r1, r0
 8000d9a:	008a      	lsls	r2, r1, #2
 8000d9c:	e9c7 237a 	strd	r2, r3, [r7, #488]	@ 0x1e8
	partial_data5 = (bmp390->calib->par_p2 - 16384) * bmp390->calib->t_lin * 2097152;
 8000da0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000da4:	68db      	ldr	r3, [r3, #12]
 8000da6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000daa:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8000dae:	17da      	asrs	r2, r3, #31
 8000db0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8000db4:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8000db8:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000dc2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 8000dc6:	4629      	mov	r1, r5
 8000dc8:	fb02 f001 	mul.w	r0, r2, r1
 8000dcc:	4621      	mov	r1, r4
 8000dce:	fb01 f103 	mul.w	r1, r1, r3
 8000dd2:	4401      	add	r1, r0
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	fba0 3202 	umull	r3, r2, r0, r2
 8000dda:	f8c7 218c 	str.w	r2, [r7, #396]	@ 0x18c
 8000dde:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8000de2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8000de6:	18cb      	adds	r3, r1, r3
 8000de8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8000dec:	f04f 0200 	mov.w	r2, #0
 8000df0:	f04f 0300 	mov.w	r3, #0
 8000df4:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 8000df8:	4629      	mov	r1, r5
 8000dfa:	054b      	lsls	r3, r1, #21
 8000dfc:	4620      	mov	r0, r4
 8000dfe:	4629      	mov	r1, r5
 8000e00:	4604      	mov	r4, r0
 8000e02:	ea43 23d4 	orr.w	r3, r3, r4, lsr #11
 8000e06:	4601      	mov	r1, r0
 8000e08:	054a      	lsls	r2, r1, #21
 8000e0a:	e9c7 2378 	strd	r2, r3, [r7, #480]	@ 0x1e0
	sensitivity = ((bmp390->calib->par_p1 - 16384) * 70368744177664) + partial_data2 + partial_data4 + partial_data5;
 8000e0e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000e18:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8000e1c:	17da      	asrs	r2, r3, #31
 8000e1e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000e22:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8000e26:	f04f 0000 	mov.w	r0, #0
 8000e2a:	f04f 0100 	mov.w	r1, #0
 8000e2e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8000e32:	0399      	lsls	r1, r3, #14
 8000e34:	2000      	movs	r0, #0
 8000e36:	e9d7 237e 	ldrd	r2, r3, [r7, #504]	@ 0x1f8
 8000e3a:	1884      	adds	r4, r0, r2
 8000e3c:	f8c7 40f8 	str.w	r4, [r7, #248]	@ 0xf8
 8000e40:	eb41 0303 	adc.w	r3, r1, r3
 8000e44:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000e48:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
 8000e4c:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8000e50:	4621      	mov	r1, r4
 8000e52:	1889      	adds	r1, r1, r2
 8000e54:	f8c7 10f0 	str.w	r1, [r7, #240]	@ 0xf0
 8000e58:	4629      	mov	r1, r5
 8000e5a:	eb43 0101 	adc.w	r1, r3, r1
 8000e5e:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8000e62:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 8000e66:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8000e6a:	4621      	mov	r1, r4
 8000e6c:	1851      	adds	r1, r2, r1
 8000e6e:	6639      	str	r1, [r7, #96]	@ 0x60
 8000e70:	4629      	mov	r1, r5
 8000e72:	eb43 0101 	adc.w	r1, r3, r1
 8000e76:	6679      	str	r1, [r7, #100]	@ 0x64
 8000e78:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	@ 0x60
 8000e7c:	e9c7 3472 	strd	r3, r4, [r7, #456]	@ 0x1c8
	partial_data1 = (sensitivity / 16777216) * bmp390->uncomp_data->pressure;
 8000e80:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	@ 0x1c8
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	da08      	bge.n	8000e9a <BMP390_CompensatePressure+0x466>
 8000e88:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8000e8c:	1851      	adds	r1, r2, r1
 8000e8e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8000e90:	f143 0300 	adc.w	r3, r3, #0
 8000e94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000e96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000e9a:	f04f 0000 	mov.w	r0, #0
 8000e9e:	f04f 0100 	mov.w	r1, #0
 8000ea2:	0e10      	lsrs	r0, r2, #24
 8000ea4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8000ea8:	1619      	asrs	r1, r3, #24
 8000eaa:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000eb8:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8000ebc:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8000ec0:	4623      	mov	r3, r4
 8000ec2:	fb03 f201 	mul.w	r2, r3, r1
 8000ec6:	462b      	mov	r3, r5
 8000ec8:	fb00 f303 	mul.w	r3, r0, r3
 8000ecc:	4413      	add	r3, r2
 8000ece:	4622      	mov	r2, r4
 8000ed0:	fba0 2102 	umull	r2, r1, r0, r2
 8000ed4:	f8c7 115c 	str.w	r1, [r7, #348]	@ 0x15c
 8000ed8:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8000edc:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8000ee0:	4413      	add	r3, r2
 8000ee2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8000ee6:	e9d7 3456 	ldrd	r3, r4, [r7, #344]	@ 0x158
 8000eea:	e9c7 3480 	strd	r3, r4, [r7, #512]	@ 0x200
 8000eee:	e9c7 3480 	strd	r3, r4, [r7, #512]	@ 0x200
	partial_data2 = bmp390->calib->par_p10 * bmp390->calib->t_lin;
 8000ef2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8000efc:	b25b      	sxtb	r3, r3
 8000efe:	17da      	asrs	r2, r3, #31
 8000f00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000f04:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8000f08:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000f0c:	68db      	ldr	r3, [r3, #12]
 8000f0e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000f12:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000f16:	4629      	mov	r1, r5
 8000f18:	fb02 f001 	mul.w	r0, r2, r1
 8000f1c:	4621      	mov	r1, r4
 8000f1e:	fb01 f103 	mul.w	r1, r1, r3
 8000f22:	4401      	add	r1, r0
 8000f24:	4620      	mov	r0, r4
 8000f26:	fba0 3202 	umull	r3, r2, r0, r2
 8000f2a:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8000f2e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8000f32:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000f36:	18cb      	adds	r3, r1, r3
 8000f38:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000f3c:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	@ 0x150
 8000f40:	e9c7 347e 	strd	r3, r4, [r7, #504]	@ 0x1f8
 8000f44:	e9c7 347e 	strd	r3, r4, [r7, #504]	@ 0x1f8
	partial_data3 = partial_data2 + (65536 * bmp390->calib->par_p9);
 8000f48:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000f52:	041b      	lsls	r3, r3, #16
 8000f54:	17da      	asrs	r2, r3, #31
 8000f56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000f5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8000f5e:	e9d7 237e 	ldrd	r2, r3, [r7, #504]	@ 0x1f8
 8000f62:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8000f66:	4621      	mov	r1, r4
 8000f68:	1851      	adds	r1, r2, r1
 8000f6a:	6539      	str	r1, [r7, #80]	@ 0x50
 8000f6c:	4629      	mov	r1, r5
 8000f6e:	eb43 0101 	adc.w	r1, r3, r1
 8000f72:	6579      	str	r1, [r7, #84]	@ 0x54
 8000f74:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 8000f78:	e9c7 347c 	strd	r3, r4, [r7, #496]	@ 0x1f0
	partial_data4 = (partial_data3 * bmp390->uncomp_data->pressure) / 8192;
 8000f7c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2200      	movs	r2, #0
 8000f86:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8000f8a:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8000f8e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000f92:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8000f96:	462a      	mov	r2, r5
 8000f98:	fb02 f203 	mul.w	r2, r2, r3
 8000f9c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000fa0:	4621      	mov	r1, r4
 8000fa2:	fb01 f303 	mul.w	r3, r1, r3
 8000fa6:	441a      	add	r2, r3
 8000fa8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000fac:	4621      	mov	r1, r4
 8000fae:	fba3 3101 	umull	r3, r1, r3, r1
 8000fb2:	f8c7 1184 	str.w	r1, [r7, #388]	@ 0x184
 8000fb6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000fba:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8000fbe:	18d3      	adds	r3, r2, r3
 8000fc0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000fc4:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	da08      	bge.n	8000fde <BMP390_CompensatePressure+0x5aa>
 8000fcc:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8000fd0:	1851      	adds	r1, r2, r1
 8000fd2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8000fd4:	f143 0300 	adc.w	r3, r3, #0
 8000fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000fda:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000fde:	f04f 0000 	mov.w	r0, #0
 8000fe2:	f04f 0100 	mov.w	r1, #0
 8000fe6:	0b50      	lsrs	r0, r2, #13
 8000fe8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000fec:	1359      	asrs	r1, r3, #13
 8000fee:	e9c7 017a 	strd	r0, r1, [r7, #488]	@ 0x1e8

	/* dividing by 10 followed by multiplying by 10
	 * To avoid overflow caused by (bmp390->uncomp_data->pressure * partial_data4)
	 */
	partial_data5 = (bmp390->uncomp_data->pressure * (partial_data4 / 10)) / 512;
 8000ff2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001000:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001004:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8001008:	f04f 020a 	mov.w	r2, #10
 800100c:	f04f 0300 	mov.w	r3, #0
 8001010:	f7ff f8d8 	bl	80001c4 <__aeabi_ldivmod>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 800101c:	4629      	mov	r1, r5
 800101e:	fb02 f001 	mul.w	r0, r2, r1
 8001022:	4621      	mov	r1, r4
 8001024:	fb01 f103 	mul.w	r1, r1, r3
 8001028:	4401      	add	r1, r0
 800102a:	4620      	mov	r0, r4
 800102c:	fba0 3202 	umull	r3, r2, r0, r2
 8001030:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001034:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001038:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800103c:	18cb      	adds	r3, r1, r3
 800103e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001042:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001046:	2b00      	cmp	r3, #0
 8001048:	da08      	bge.n	800105c <BMP390_CompensatePressure+0x628>
 800104a:	f240 11ff 	movw	r1, #511	@ 0x1ff
 800104e:	1851      	adds	r1, r2, r1
 8001050:	6439      	str	r1, [r7, #64]	@ 0x40
 8001052:	f143 0300 	adc.w	r3, r3, #0
 8001056:	647b      	str	r3, [r7, #68]	@ 0x44
 8001058:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800105c:	f04f 0000 	mov.w	r0, #0
 8001060:	f04f 0100 	mov.w	r1, #0
 8001064:	0a50      	lsrs	r0, r2, #9
 8001066:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800106a:	1259      	asrs	r1, r3, #9
 800106c:	e9c7 0178 	strd	r0, r1, [r7, #480]	@ 0x1e0
	partial_data5 = partial_data5 * 10;
 8001070:	e9d7 4578 	ldrd	r4, r5, [r7, #480]	@ 0x1e0
 8001074:	4622      	mov	r2, r4
 8001076:	462b      	mov	r3, r5
 8001078:	f04f 0000 	mov.w	r0, #0
 800107c:	f04f 0100 	mov.w	r1, #0
 8001080:	0099      	lsls	r1, r3, #2
 8001082:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001086:	0090      	lsls	r0, r2, #2
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	1911      	adds	r1, r2, r4
 800108e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001090:	416b      	adcs	r3, r5
 8001092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001094:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8001098:	460b      	mov	r3, r1
 800109a:	18db      	adds	r3, r3, r3
 800109c:	633b      	str	r3, [r7, #48]	@ 0x30
 800109e:	4613      	mov	r3, r2
 80010a0:	eb42 0303 	adc.w	r3, r2, r3
 80010a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80010a6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80010aa:	e9c7 3478 	strd	r3, r4, [r7, #480]	@ 0x1e0
	partial_data6 = (int64_t)((uint64_t)bmp390->uncomp_data->pressure * (uint64_t)bmp390->uncomp_data->pressure);
 80010ae:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2200      	movs	r2, #0
 80010b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80010bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80010c0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80010ce:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80010d2:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80010d6:	4622      	mov	r2, r4
 80010d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80010dc:	4641      	mov	r1, r8
 80010de:	fb01 f202 	mul.w	r2, r1, r2
 80010e2:	464d      	mov	r5, r9
 80010e4:	4618      	mov	r0, r3
 80010e6:	4621      	mov	r1, r4
 80010e8:	4603      	mov	r3, r0
 80010ea:	fb03 f305 	mul.w	r3, r3, r5
 80010ee:	4413      	add	r3, r2
 80010f0:	4602      	mov	r2, r0
 80010f2:	4641      	mov	r1, r8
 80010f4:	fba2 2101 	umull	r2, r1, r2, r1
 80010f8:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
 80010fc:	f8c7 2170 	str.w	r2, [r7, #368]	@ 0x170
 8001100:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001104:	4413      	add	r3, r2
 8001106:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800110a:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	@ 0x170
 800110e:	e9c7 3476 	strd	r3, r4, [r7, #472]	@ 0x1d8
	partial_data2 = (bmp390->calib->par_p11 * partial_data6) / 65536;
 8001112:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	f993 3015 	ldrsb.w	r3, [r3, #21]
 800111c:	b25b      	sxtb	r3, r3
 800111e:	17da      	asrs	r2, r3, #31
 8001120:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001124:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001128:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800112c:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001130:	462a      	mov	r2, r5
 8001132:	fb02 f203 	mul.w	r2, r2, r3
 8001136:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 800113a:	4621      	mov	r1, r4
 800113c:	fb01 f303 	mul.w	r3, r1, r3
 8001140:	441a      	add	r2, r3
 8001142:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001146:	4621      	mov	r1, r4
 8001148:	fba3 3101 	umull	r3, r1, r3, r1
 800114c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
 8001150:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001154:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001158:	18d3      	adds	r3, r2, r3
 800115a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 800115e:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 8001162:	2b00      	cmp	r3, #0
 8001164:	da08      	bge.n	8001178 <BMP390_CompensatePressure+0x744>
 8001166:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800116a:	1851      	adds	r1, r2, r1
 800116c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800116e:	f143 0300 	adc.w	r3, r3, #0
 8001172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001174:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001178:	f04f 0000 	mov.w	r0, #0
 800117c:	f04f 0100 	mov.w	r1, #0
 8001180:	0c10      	lsrs	r0, r2, #16
 8001182:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001186:	1419      	asrs	r1, r3, #16
 8001188:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
	partial_data3 = (partial_data2 * bmp390->uncomp_data->pressure) / 128;
 800118c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2200      	movs	r2, #0
 8001196:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800119a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800119e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80011a2:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 80011a6:	462a      	mov	r2, r5
 80011a8:	fb02 f203 	mul.w	r2, r2, r3
 80011ac:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80011b0:	4621      	mov	r1, r4
 80011b2:	fb01 f303 	mul.w	r3, r1, r3
 80011b6:	441a      	add	r2, r3
 80011b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80011bc:	4621      	mov	r1, r4
 80011be:	fba3 3101 	umull	r3, r1, r3, r1
 80011c2:	f8c7 1164 	str.w	r1, [r7, #356]	@ 0x164
 80011c6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80011ca:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80011ce:	18d3      	adds	r3, r2, r3
 80011d0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80011d4:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 80011d8:	2b00      	cmp	r3, #0
 80011da:	da07      	bge.n	80011ec <BMP390_CompensatePressure+0x7b8>
 80011dc:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 80011e0:	6239      	str	r1, [r7, #32]
 80011e2:	f143 0300 	adc.w	r3, r3, #0
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80011e8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011ec:	f04f 0000 	mov.w	r0, #0
 80011f0:	f04f 0100 	mov.w	r1, #0
 80011f4:	09d0      	lsrs	r0, r2, #7
 80011f6:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 80011fa:	11d9      	asrs	r1, r3, #7
 80011fc:	e9c7 017c 	strd	r0, r1, [r7, #496]	@ 0x1f0
	partial_data4 = (offset / 4) + partial_data1 + partial_data5 + partial_data3;
 8001200:	e9d7 2374 	ldrd	r2, r3, [r7, #464]	@ 0x1d0
 8001204:	2b00      	cmp	r3, #0
 8001206:	da06      	bge.n	8001216 <BMP390_CompensatePressure+0x7e2>
 8001208:	1cd1      	adds	r1, r2, #3
 800120a:	61b9      	str	r1, [r7, #24]
 800120c:	f143 0300 	adc.w	r3, r3, #0
 8001210:	61fb      	str	r3, [r7, #28]
 8001212:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001216:	f04f 0000 	mov.w	r0, #0
 800121a:	f04f 0100 	mov.w	r1, #0
 800121e:	0890      	lsrs	r0, r2, #2
 8001220:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 8001224:	1099      	asrs	r1, r3, #2
 8001226:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	@ 0x200
 800122a:	1884      	adds	r4, r0, r2
 800122c:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001230:	eb41 0303 	adc.w	r3, r1, r3
 8001234:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001238:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800123c:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 8001240:	4621      	mov	r1, r4
 8001242:	1889      	adds	r1, r1, r2
 8001244:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001248:	4629      	mov	r1, r5
 800124a:	eb43 0101 	adc.w	r1, r3, r1
 800124e:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001252:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	@ 0x1f0
 8001256:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800125a:	4621      	mov	r1, r4
 800125c:	1851      	adds	r1, r2, r1
 800125e:	6139      	str	r1, [r7, #16]
 8001260:	4629      	mov	r1, r5
 8001262:	eb43 0101 	adc.w	r1, r3, r1
 8001266:	6179      	str	r1, [r7, #20]
 8001268:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800126c:	e9c7 347a 	strd	r3, r4, [r7, #488]	@ 0x1e8
	comp_press = (((uint64_t)partial_data4 * 25) / (uint64_t)1099511627776);
 8001270:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	1894      	adds	r4, r2, r2
 800127a:	60bc      	str	r4, [r7, #8]
 800127c:	415b      	adcs	r3, r3
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001284:	1814      	adds	r4, r2, r0
 8001286:	603c      	str	r4, [r7, #0]
 8001288:	414b      	adcs	r3, r1
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001298:	464c      	mov	r4, r9
 800129a:	00e3      	lsls	r3, r4, #3
 800129c:	46c4      	mov	ip, r8
 800129e:	ea43 735c 	orr.w	r3, r3, ip, lsr #29
 80012a2:	4644      	mov	r4, r8
 80012a4:	00e2      	lsls	r2, r4, #3
 80012a6:	4614      	mov	r4, r2
 80012a8:	461d      	mov	r5, r3
 80012aa:	4623      	mov	r3, r4
 80012ac:	181b      	adds	r3, r3, r0
 80012ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80012b2:	462b      	mov	r3, r5
 80012b4:	eb41 0303 	adc.w	r3, r1, r3
 80012b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80012bc:	f04f 0200 	mov.w	r2, #0
 80012c0:	f04f 0300 	mov.w	r3, #0
 80012c4:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80012c8:	0a0a      	lsrs	r2, r1, #8
 80012ca:	2300      	movs	r3, #0
 80012cc:	e9c7 2370 	strd	r2, r3, [r7, #448]	@ 0x1c0

	return comp_press;
 80012d0:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	@ 0x1c0
}
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80012dc:	46bd      	mov	sp, r7
 80012de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080012e2 <BMP390_Init>:

void BMP390_Init(bmp390_handle *bmp390) {
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
	// BMP390_SPI_WriteRegister(bmp390, BMP390_CMD, 0xB6);
	// HAL_Delay(10);

	BMP390_SPI_WriteRegister(bmp390, BMP390_PWR_CTRL, 0x33);
 80012ea:	2233      	movs	r2, #51	@ 0x33
 80012ec:	211b      	movs	r1, #27
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff f998 	bl	8000624 <BMP390_SPI_WriteRegister>

	// BMP390_SPI_WriteRegister(bmp390, BMP390_ODR, 0x03);

	// BMP390_SPI_WriteRegister(bmp390, BMP390_CONFIG, 0x02);

	BMP390_SPI_WriteRegister(bmp390, BMP390_INT_CTRL, 0x42);
 80012f4:	2242      	movs	r2, #66	@ 0x42
 80012f6:	2119      	movs	r1, #25
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff f993 	bl	8000624 <BMP390_SPI_WriteRegister>

	// uint8_t interrupt_status = BMP390_GetInterruptStatus(bmp390);

	HAL_Delay(50);
 80012fe:	2032      	movs	r0, #50	@ 0x32
 8001300:	f001 f9fe 	bl	8002700 <HAL_Delay>

	BMP390_ReadCalibData(bmp390);
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff fa8e 	bl	8000826 <BMP390_ReadCalibData>

	HAL_Delay(50);
 800130a:	2032      	movs	r0, #50	@ 0x32
 800130c:	f001 f9f8 	bl	8002700 <HAL_Delay>
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <BMP390_Read>:

void BMP390_Read(bmp390_handle *bmp390) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	@ 0x28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
    uint8_t data[6];

    BMP390_SPI_ReadRegister(bmp390, BMP390_DATA_0, data, 6);
 8001320:	f107 0208 	add.w	r2, r7, #8
 8001324:	2306      	movs	r3, #6
 8001326:	2104      	movs	r1, #4
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff f999 	bl	8000660 <BMP390_SPI_ReadRegister>

    uint32_t pressure = (data[2] << 16) | (data[1] << 8) | data[0];
 800132e:	7abb      	ldrb	r3, [r7, #10]
 8001330:	041a      	lsls	r2, r3, #16
 8001332:	7a7b      	ldrb	r3, [r7, #9]
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	4313      	orrs	r3, r2
 8001338:	7a3a      	ldrb	r2, [r7, #8]
 800133a:	4313      	orrs	r3, r2
 800133c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t temperature = (data[5] << 16) | (data[4] << 8) | data[3];
 800133e:	7b7b      	ldrb	r3, [r7, #13]
 8001340:	041a      	lsls	r2, r3, #16
 8001342:	7b3b      	ldrb	r3, [r7, #12]
 8001344:	021b      	lsls	r3, r3, #8
 8001346:	4313      	orrs	r3, r2
 8001348:	7afa      	ldrb	r2, [r7, #11]
 800134a:	4313      	orrs	r3, r2
 800134c:	623b      	str	r3, [r7, #32]

    bmp390->uncomp_data->pressure = pressure;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001354:	601a      	str	r2, [r3, #0]
    bmp390->uncomp_data->temperature = temperature;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	6a3a      	ldr	r2, [r7, #32]
 800135c:	605a      	str	r2, [r3, #4]

    int64_t comp_temperature = BMP390_CompensateTemperature(bmp390);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff fa7f 	bl	8000862 <BMP390_CompensateTemperature>
 8001364:	e9c7 0106 	strd	r0, r1, [r7, #24]
    uint64_t comp_pressure = BMP390_CompensatePressure(bmp390);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff fb63 	bl	8000a34 <BMP390_CompensatePressure>
 800136e:	e9c7 0104 	strd	r0, r1, [r7, #16]

    bmp390->data->temperature = comp_temperature;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	69fa      	ldr	r2, [r7, #28]
 800137c:	60da      	str	r2, [r3, #12]
    bmp390->data->pressure = comp_pressure;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	697a      	ldr	r2, [r7, #20]
 8001388:	605a      	str	r2, [r3, #4]
}
 800138a:	bf00      	nop
 800138c:	3728      	adds	r7, #40	@ 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <BNO055_WriteRegister>:
#define BNO055_RESET_GPIO_Port IMU_RESET_GPIO_Port
#define BNO055_RESET_Pin IMU_RESET_Pin

#define BNO055_LINEAR_PASS_ALPHA 0.1

HAL_StatusTypeDef BNO055_WriteRegister(bno055_handle *bno055, uint8_t reg, uint8_t value) {
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af02      	add	r7, sp, #8
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	460b      	mov	r3, r1
 800139c:	70fb      	strb	r3, [r7, #3]
 800139e:	4613      	mov	r3, r2
 80013a0:	70bb      	strb	r3, [r7, #2]
    uint8_t instructions_buf[2] = {
 80013a2:	78fb      	ldrb	r3, [r7, #3]
 80013a4:	733b      	strb	r3, [r7, #12]
 80013a6:	78bb      	ldrb	r3, [r7, #2]
 80013a8:	737b      	strb	r3, [r7, #13]
        reg,
        value
    };

    return HAL_I2C_Master_Transmit(bno055->i2c_handle, bno055->address << 1, instructions_buf, 2, 100);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6818      	ldr	r0, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	791b      	ldrb	r3, [r3, #4]
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	b299      	uxth	r1, r3
 80013b6:	f107 020c 	add.w	r2, r7, #12
 80013ba:	2364      	movs	r3, #100	@ 0x64
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	2302      	movs	r3, #2
 80013c0:	f001 fecc 	bl	800315c <HAL_I2C_Master_Transmit>
 80013c4:	4603      	mov	r3, r0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <BNO055_ReadRegister>:

HAL_StatusTypeDef BNO055_ReadRegister(bno055_handle *bno055, uint8_t reg, uint8_t* data, uint8_t size) {
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b088      	sub	sp, #32
 80013d2:	af02      	add	r7, sp, #8
 80013d4:	60f8      	str	r0, [r7, #12]
 80013d6:	607a      	str	r2, [r7, #4]
 80013d8:	461a      	mov	r2, r3
 80013da:	460b      	mov	r3, r1
 80013dc:	72fb      	strb	r3, [r7, #11]
 80013de:	4613      	mov	r3, r2
 80013e0:	72bb      	strb	r3, [r7, #10]
    HAL_StatusTypeDef status_tx = HAL_I2C_Master_Transmit(bno055->i2c_handle, bno055->address << 1, &reg, 1, 100);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6818      	ldr	r0, [r3, #0]
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	791b      	ldrb	r3, [r3, #4]
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	b299      	uxth	r1, r3
 80013ee:	f107 020b 	add.w	r2, r7, #11
 80013f2:	2364      	movs	r3, #100	@ 0x64
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	f001 feb0 	bl	800315c <HAL_I2C_Master_Transmit>
 80013fc:	4603      	mov	r3, r0
 80013fe:	75fb      	strb	r3, [r7, #23]
    HAL_StatusTypeDef status_rx = HAL_I2C_Master_Receive(bno055->i2c_handle, bno055->address << 1, data, size, 100);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6818      	ldr	r0, [r3, #0]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	791b      	ldrb	r3, [r3, #4]
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	b299      	uxth	r1, r3
 800140c:	7abb      	ldrb	r3, [r7, #10]
 800140e:	b29b      	uxth	r3, r3
 8001410:	2264      	movs	r2, #100	@ 0x64
 8001412:	9200      	str	r2, [sp, #0]
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	f001 ff9f 	bl	8003358 <HAL_I2C_Master_Receive>
 800141a:	4603      	mov	r3, r0
 800141c:	75bb      	strb	r3, [r7, #22]

    if (status_tx == HAL_ERROR || status_rx == HAL_ERROR) return HAL_ERROR;
 800141e:	7dfb      	ldrb	r3, [r7, #23]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d002      	beq.n	800142a <BNO055_ReadRegister+0x5c>
 8001424:	7dbb      	ldrb	r3, [r7, #22]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d101      	bne.n	800142e <BNO055_ReadRegister+0x60>
 800142a:	2301      	movs	r3, #1
 800142c:	e010      	b.n	8001450 <BNO055_ReadRegister+0x82>
    if (status_tx == HAL_BUSY || status_rx == HAL_BUSY) return HAL_BUSY;
 800142e:	7dfb      	ldrb	r3, [r7, #23]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d002      	beq.n	800143a <BNO055_ReadRegister+0x6c>
 8001434:	7dbb      	ldrb	r3, [r7, #22]
 8001436:	2b02      	cmp	r3, #2
 8001438:	d101      	bne.n	800143e <BNO055_ReadRegister+0x70>
 800143a:	2302      	movs	r3, #2
 800143c:	e008      	b.n	8001450 <BNO055_ReadRegister+0x82>
    if (status_tx == HAL_TIMEOUT || status_rx == HAL_TIMEOUT) return HAL_TIMEOUT;
 800143e:	7dfb      	ldrb	r3, [r7, #23]
 8001440:	2b03      	cmp	r3, #3
 8001442:	d002      	beq.n	800144a <BNO055_ReadRegister+0x7c>
 8001444:	7dbb      	ldrb	r3, [r7, #22]
 8001446:	2b03      	cmp	r3, #3
 8001448:	d101      	bne.n	800144e <BNO055_ReadRegister+0x80>
 800144a:	2303      	movs	r3, #3
 800144c:	e000      	b.n	8001450 <BNO055_ReadRegister+0x82>

    return HAL_OK;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <BNO055_ReadChipID>:

uint8_t BNO055_ReadChipID(bno055_handle *bno055) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
    BNO055_SetPage(bno055, 0);
 8001460:	2100      	movs	r1, #0
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f000 f80c 	bl	8001480 <BNO055_SetPage>

    uint8_t chip_id;
    BNO055_ReadRegister(bno055, BNO055_CHIP_ID_ADDR, &chip_id, 1);
 8001468:	f107 020f 	add.w	r2, r7, #15
 800146c:	2301      	movs	r3, #1
 800146e:	2100      	movs	r1, #0
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff ffac 	bl	80013ce <BNO055_ReadRegister>
    return chip_id;
 8001476:	7bfb      	ldrb	r3, [r7, #15]
}
 8001478:	4618      	mov	r0, r3
 800147a:	3710      	adds	r7, #16
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <BNO055_SetPage>:
    uint8_t mag_id;
    BNO055_ReadRegister(bno055, BNO055_MAG_ID_ADDR, &mag_id, 1);
    return mag_id;
}

void BNO055_SetPage(bno055_handle *bno055, uint8_t page) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	460b      	mov	r3, r1
 800148a:	70fb      	strb	r3, [r7, #3]
    BNO055_WriteRegister(bno055, BNO055_PAGE_ID_ADDR, page);
 800148c:	78fb      	ldrb	r3, [r7, #3]
 800148e:	461a      	mov	r2, r3
 8001490:	2107      	movs	r1, #7
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff ff7d 	bl	8001392 <BNO055_WriteRegister>
}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <BNO055_SetPwrMode>:

void BNO055_SetPwrMode(bno055_handle *bno055, bno055_pwr_mode pwr_mode) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	70fb      	strb	r3, [r7, #3]
    BNO055_WriteRegister(bno055, BNO055_PWR_MODE_ADDR, pwr_mode);
 80014ac:	78fb      	ldrb	r3, [r7, #3]
 80014ae:	461a      	mov	r2, r3
 80014b0:	213e      	movs	r1, #62	@ 0x3e
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff ff6d 	bl	8001392 <BNO055_WriteRegister>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <BNO055_SetOprMode>:

void BNO055_SetOprMode(bno055_handle *bno055, bno055_opr_mode opr_mode) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	70fb      	strb	r3, [r7, #3]
    BNO055_WriteRegister(bno055, BNO055_OPR_MODE_ADDR, opr_mode);
 80014cc:	78fb      	ldrb	r3, [r7, #3]
 80014ce:	461a      	mov	r2, r3
 80014d0:	213d      	movs	r1, #61	@ 0x3d
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff ff5d 	bl	8001392 <BNO055_WriteRegister>
}
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <BNO055_SetUnits>:

void BNO055_SetUnits(bno055_handle *bno055, bno055_units acc, bno055_units gyr, bno055_units eul, bno055_units temp) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	4608      	mov	r0, r1
 80014ea:	4611      	mov	r1, r2
 80014ec:	461a      	mov	r2, r3
 80014ee:	4603      	mov	r3, r0
 80014f0:	70fb      	strb	r3, [r7, #3]
 80014f2:	460b      	mov	r3, r1
 80014f4:	70bb      	strb	r3, [r7, #2]
 80014f6:	4613      	mov	r3, r2
 80014f8:	707b      	strb	r3, [r7, #1]
    BNO055_WriteRegister(bno055, BNO055_UNIT_SEL_ADDR, acc + gyr + eul + temp);
 80014fa:	78fa      	ldrb	r2, [r7, #3]
 80014fc:	78bb      	ldrb	r3, [r7, #2]
 80014fe:	4413      	add	r3, r2
 8001500:	b2da      	uxtb	r2, r3
 8001502:	787b      	ldrb	r3, [r7, #1]
 8001504:	4413      	add	r3, r2
 8001506:	b2da      	uxtb	r2, r3
 8001508:	7c3b      	ldrb	r3, [r7, #16]
 800150a:	4413      	add	r3, r2
 800150c:	b2db      	uxtb	r3, r3
 800150e:	461a      	mov	r2, r3
 8001510:	213b      	movs	r1, #59	@ 0x3b
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7ff ff3d 	bl	8001392 <BNO055_WriteRegister>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <BNO055_ConfigureAcc>:

void BNO055_ConfigureAcc(bno055_handle *bno055, acc_g_range g_range, acc_bandwidth bandwidth, acc_opr_mode opr_mode) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	4608      	mov	r0, r1
 800152a:	4611      	mov	r1, r2
 800152c:	461a      	mov	r2, r3
 800152e:	4603      	mov	r3, r0
 8001530:	70fb      	strb	r3, [r7, #3]
 8001532:	460b      	mov	r3, r1
 8001534:	70bb      	strb	r3, [r7, #2]
 8001536:	4613      	mov	r3, r2
 8001538:	707b      	strb	r3, [r7, #1]
    BNO055_WriteRegister(bno055, BNO055_ACC_CONFIG_ADDR, g_range + bandwidth + opr_mode);
 800153a:	78fa      	ldrb	r2, [r7, #3]
 800153c:	78bb      	ldrb	r3, [r7, #2]
 800153e:	4413      	add	r3, r2
 8001540:	b2da      	uxtb	r2, r3
 8001542:	787b      	ldrb	r3, [r7, #1]
 8001544:	4413      	add	r3, r2
 8001546:	b2db      	uxtb	r3, r3
 8001548:	461a      	mov	r2, r3
 800154a:	2108      	movs	r1, #8
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7ff ff20 	bl	8001392 <BNO055_WriteRegister>
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <BNO055_ConfigureGyr>:

void BNO055_ConfigureGyr(bno055_handle *bno055, gyr_range range, gyr_bandwidth bandwidth, gyr_opr_mode opr_mode) {
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
 8001562:	4608      	mov	r0, r1
 8001564:	4611      	mov	r1, r2
 8001566:	461a      	mov	r2, r3
 8001568:	4603      	mov	r3, r0
 800156a:	70fb      	strb	r3, [r7, #3]
 800156c:	460b      	mov	r3, r1
 800156e:	70bb      	strb	r3, [r7, #2]
 8001570:	4613      	mov	r3, r2
 8001572:	707b      	strb	r3, [r7, #1]
    BNO055_WriteRegister(bno055, BNO055_GYR_CONFIG_0_ADDR, range + bandwidth);
 8001574:	78fa      	ldrb	r2, [r7, #3]
 8001576:	78bb      	ldrb	r3, [r7, #2]
 8001578:	4413      	add	r3, r2
 800157a:	b2db      	uxtb	r3, r3
 800157c:	461a      	mov	r2, r3
 800157e:	210a      	movs	r1, #10
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff ff06 	bl	8001392 <BNO055_WriteRegister>
    BNO055_WriteRegister(bno055, BNO055_GYR_CONFIG_1_ADDR, opr_mode);
 8001586:	787b      	ldrb	r3, [r7, #1]
 8001588:	461a      	mov	r2, r3
 800158a:	210b      	movs	r1, #11
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff ff00 	bl	8001392 <BNO055_WriteRegister>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <BNO055_ConfigureMag>:

void BNO055_ConfigureMag(bno055_handle *bno055, mag_data_rate data_rate, mag_opr_mode opr_mode, mag_pwr_mode pwr_mode) {
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
 80015a2:	4608      	mov	r0, r1
 80015a4:	4611      	mov	r1, r2
 80015a6:	461a      	mov	r2, r3
 80015a8:	4603      	mov	r3, r0
 80015aa:	70fb      	strb	r3, [r7, #3]
 80015ac:	460b      	mov	r3, r1
 80015ae:	70bb      	strb	r3, [r7, #2]
 80015b0:	4613      	mov	r3, r2
 80015b2:	707b      	strb	r3, [r7, #1]
    BNO055_WriteRegister(bno055, BNO055_MAG_CONFIG_ADDR, data_rate + opr_mode + pwr_mode);
 80015b4:	78fa      	ldrb	r2, [r7, #3]
 80015b6:	78bb      	ldrb	r3, [r7, #2]
 80015b8:	4413      	add	r3, r2
 80015ba:	b2da      	uxtb	r2, r3
 80015bc:	787b      	ldrb	r3, [r7, #1]
 80015be:	4413      	add	r3, r2
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	461a      	mov	r2, r3
 80015c4:	2109      	movs	r1, #9
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff fee3 	bl	8001392 <BNO055_WriteRegister>
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <BNO055_Configure>:

void BNO055_Configure(bno055_handle *bno055, bno055_config* config) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af02      	add	r7, sp, #8
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
	BNO055_ConfigureAcc(bno055, config->acc_config.g_range, config->acc_config.bandwidth, config->acc_config.opr_mode);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	7999      	ldrb	r1, [r3, #6]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	79da      	ldrb	r2, [r3, #7]
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	7a1b      	ldrb	r3, [r3, #8]
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff ff98 	bl	8001520 <BNO055_ConfigureAcc>
	BNO055_ConfigureGyr(bno055, config->gyr_config.range, config->gyr_config.bandwidth, config->gyr_config.opr_mode);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	7a59      	ldrb	r1, [r3, #9]
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	7a9a      	ldrb	r2, [r3, #10]
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	7adb      	ldrb	r3, [r3, #11]
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff ffac 	bl	800155a <BNO055_ConfigureGyr>
	BNO055_ConfigureMag(bno055, config->mag_config.data_rate, config->mag_config.opr_mode, config->mag_config.pwr_mode);
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	7b19      	ldrb	r1, [r3, #12]
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	7b5a      	ldrb	r2, [r3, #13]
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	7b9b      	ldrb	r3, [r3, #14]
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ffc3 	bl	800159a <BNO055_ConfigureMag>

	BNO055_SetUnits(bno055, config->units.acc, config->units.gyr, config->units.eul, config->units.temp);
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	7899      	ldrb	r1, [r3, #2]
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	78da      	ldrb	r2, [r3, #3]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	7918      	ldrb	r0, [r3, #4]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	795b      	ldrb	r3, [r3, #5]
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	4603      	mov	r3, r0
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ff59 	bl	80014e0 <BNO055_SetUnits>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
	...

08001638 <BNO055_Init>:

HAL_StatusTypeDef BNO055_Init(bno055_handle *bno055, bno055_config* config) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(BNO055_RESET_GPIO_Port, BNO055_RESET_Pin, GPIO_PIN_SET);
 8001642:	2201      	movs	r2, #1
 8001644:	2110      	movs	r1, #16
 8001646:	4822      	ldr	r0, [pc, #136]	@ (80016d0 <BNO055_Init+0x98>)
 8001648:	f001 fc14 	bl	8002e74 <HAL_GPIO_WritePin>

	HAL_Delay(700);
 800164c:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001650:	f001 f856 	bl	8002700 <HAL_Delay>

	uint8_t chip_id = BNO055_ReadChipID(bno055);
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f7ff feff 	bl	8001458 <BNO055_ReadChipID>
 800165a:	4603      	mov	r3, r0
 800165c:	73fb      	strb	r3, [r7, #15]

    if (chip_id != BNO055_CHIP_ID) return HAL_ERROR;
 800165e:	7bfb      	ldrb	r3, [r7, #15]
 8001660:	2ba0      	cmp	r3, #160	@ 0xa0
 8001662:	d001      	beq.n	8001668 <BNO055_Init+0x30>
 8001664:	2301      	movs	r3, #1
 8001666:	e02e      	b.n	80016c6 <BNO055_Init+0x8e>

    BNO055_SetOprMode(bno055, BNO055_OPR_CONFIG);
 8001668:	2100      	movs	r1, #0
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7ff ff28 	bl	80014c0 <BNO055_SetOprMode>

    // TODO: select using external oscillator

    HAL_Delay(50);
 8001670:	2032      	movs	r0, #50	@ 0x32
 8001672:	f001 f845 	bl	8002700 <HAL_Delay>

    BNO055_SetPwrMode(bno055, config->pwr_mode);
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	4619      	mov	r1, r3
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff0f 	bl	80014a0 <BNO055_SetPwrMode>
    HAL_Delay(50);
 8001682:	2032      	movs	r0, #50	@ 0x32
 8001684:	f001 f83c 	bl	8002700 <HAL_Delay>

    BNO055_SetPage(bno055, 1);
 8001688:	2101      	movs	r1, #1
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff fef8 	bl	8001480 <BNO055_SetPage>
    HAL_Delay(50);
 8001690:	2032      	movs	r0, #50	@ 0x32
 8001692:	f001 f835 	bl	8002700 <HAL_Delay>

    BNO055_Configure(bno055, config);
 8001696:	6839      	ldr	r1, [r7, #0]
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff ff9b 	bl	80015d4 <BNO055_Configure>
    HAL_Delay(50);
 800169e:	2032      	movs	r0, #50	@ 0x32
 80016a0:	f001 f82e 	bl	8002700 <HAL_Delay>

	BNO055_SetPage(bno055, 0);
 80016a4:	2100      	movs	r1, #0
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff feea 	bl	8001480 <BNO055_SetPage>
	HAL_Delay(50);
 80016ac:	2032      	movs	r0, #50	@ 0x32
 80016ae:	f001 f827 	bl	8002700 <HAL_Delay>

    BNO055_SetOprMode(bno055, config->opr_mode);
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	785b      	ldrb	r3, [r3, #1]
 80016b6:	4619      	mov	r1, r3
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f7ff ff01 	bl	80014c0 <BNO055_SetOprMode>
    HAL_Delay(50);
 80016be:	2032      	movs	r0, #50	@ 0x32
 80016c0:	f001 f81e 	bl	8002700 <HAL_Delay>

    return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40020400 	.word	0x40020400

080016d4 <BNO055_ReadAcc>:

void BNO055_ReadAcc(bno055_handle *bno055) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];

    BNO055_ReadRegister(bno055, BNO055_ACC_DATA_ADDR, buffer, 6);
 80016dc:	f107 020c 	add.w	r2, r7, #12
 80016e0:	2306      	movs	r3, #6
 80016e2:	2108      	movs	r1, #8
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff fe72 	bl	80013ce <BNO055_ReadRegister>

    uint16_t x = (uint16_t)((buffer[1] << 8) | buffer[0]);
 80016ea:	7b7b      	ldrb	r3, [r7, #13]
 80016ec:	b21b      	sxth	r3, r3
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	b21a      	sxth	r2, r3
 80016f2:	7b3b      	ldrb	r3, [r7, #12]
 80016f4:	b21b      	sxth	r3, r3
 80016f6:	4313      	orrs	r3, r2
 80016f8:	b21b      	sxth	r3, r3
 80016fa:	82fb      	strh	r3, [r7, #22]
    uint16_t y = (uint16_t)((buffer[3] << 8) | buffer[2]);
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
 80016fe:	b21b      	sxth	r3, r3
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	b21a      	sxth	r2, r3
 8001704:	7bbb      	ldrb	r3, [r7, #14]
 8001706:	b21b      	sxth	r3, r3
 8001708:	4313      	orrs	r3, r2
 800170a:	b21b      	sxth	r3, r3
 800170c:	82bb      	strh	r3, [r7, #20]
    uint16_t z = (uint16_t)((buffer[5] << 8) | buffer[4]);
 800170e:	7c7b      	ldrb	r3, [r7, #17]
 8001710:	b21b      	sxth	r3, r3
 8001712:	021b      	lsls	r3, r3, #8
 8001714:	b21a      	sxth	r2, r3
 8001716:	7c3b      	ldrb	r3, [r7, #16]
 8001718:	b21b      	sxth	r3, r3
 800171a:	4313      	orrs	r3, r2
 800171c:	b21b      	sxth	r3, r3
 800171e:	827b      	strh	r3, [r7, #18]

    bno055->data->ax = x;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	8afa      	ldrh	r2, [r7, #22]
 8001726:	801a      	strh	r2, [r3, #0]
    bno055->data->ay = y;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	8aba      	ldrh	r2, [r7, #20]
 800172e:	805a      	strh	r2, [r3, #2]
    bno055->data->az = z;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	8a7a      	ldrh	r2, [r7, #18]
 8001736:	809a      	strh	r2, [r3, #4]
}
 8001738:	bf00      	nop
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <BNO055_ReadGyr>:

void BNO055_ReadGyr(bno055_handle *bno055) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];

    BNO055_ReadRegister(bno055, BNO055_GYR_DATA_ADDR, buffer, 6);
 8001748:	f107 020c 	add.w	r2, r7, #12
 800174c:	2306      	movs	r3, #6
 800174e:	2114      	movs	r1, #20
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fe3c 	bl	80013ce <BNO055_ReadRegister>

    uint16_t x = (uint16_t)((buffer[1] << 8) | buffer[0]);
 8001756:	7b7b      	ldrb	r3, [r7, #13]
 8001758:	b21b      	sxth	r3, r3
 800175a:	021b      	lsls	r3, r3, #8
 800175c:	b21a      	sxth	r2, r3
 800175e:	7b3b      	ldrb	r3, [r7, #12]
 8001760:	b21b      	sxth	r3, r3
 8001762:	4313      	orrs	r3, r2
 8001764:	b21b      	sxth	r3, r3
 8001766:	82fb      	strh	r3, [r7, #22]
    uint16_t y = (uint16_t)((buffer[3] << 8) | buffer[2]);
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	b21b      	sxth	r3, r3
 800176c:	021b      	lsls	r3, r3, #8
 800176e:	b21a      	sxth	r2, r3
 8001770:	7bbb      	ldrb	r3, [r7, #14]
 8001772:	b21b      	sxth	r3, r3
 8001774:	4313      	orrs	r3, r2
 8001776:	b21b      	sxth	r3, r3
 8001778:	82bb      	strh	r3, [r7, #20]
    uint16_t z = (uint16_t)((buffer[5] << 8) | buffer[4]);
 800177a:	7c7b      	ldrb	r3, [r7, #17]
 800177c:	b21b      	sxth	r3, r3
 800177e:	021b      	lsls	r3, r3, #8
 8001780:	b21a      	sxth	r2, r3
 8001782:	7c3b      	ldrb	r3, [r7, #16]
 8001784:	b21b      	sxth	r3, r3
 8001786:	4313      	orrs	r3, r2
 8001788:	b21b      	sxth	r3, r3
 800178a:	827b      	strh	r3, [r7, #18]

    bno055->data->gx = x;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	8afa      	ldrh	r2, [r7, #22]
 8001792:	80da      	strh	r2, [r3, #6]
    bno055->data->gy = y;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	8aba      	ldrh	r2, [r7, #20]
 800179a:	811a      	strh	r2, [r3, #8]
    bno055->data->gz = z;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	8a7a      	ldrh	r2, [r7, #18]
 80017a2:	815a      	strh	r2, [r3, #10]
}
 80017a4:	bf00      	nop
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <BNO055_ReadMag>:

void BNO055_ReadMag(bno055_handle *bno055) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];

    BNO055_ReadRegister(bno055, BNO055_MAG_DATA_ADDR, buffer, 6);
 80017b4:	f107 020c 	add.w	r2, r7, #12
 80017b8:	2306      	movs	r3, #6
 80017ba:	210e      	movs	r1, #14
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7ff fe06 	bl	80013ce <BNO055_ReadRegister>

    uint16_t x = (uint16_t)((buffer[1] << 8) | buffer[0]);
 80017c2:	7b7b      	ldrb	r3, [r7, #13]
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	021b      	lsls	r3, r3, #8
 80017c8:	b21a      	sxth	r2, r3
 80017ca:	7b3b      	ldrb	r3, [r7, #12]
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	4313      	orrs	r3, r2
 80017d0:	b21b      	sxth	r3, r3
 80017d2:	82fb      	strh	r3, [r7, #22]
    uint16_t y = (uint16_t)((buffer[3] << 8) | buffer[2]);
 80017d4:	7bfb      	ldrb	r3, [r7, #15]
 80017d6:	b21b      	sxth	r3, r3
 80017d8:	021b      	lsls	r3, r3, #8
 80017da:	b21a      	sxth	r2, r3
 80017dc:	7bbb      	ldrb	r3, [r7, #14]
 80017de:	b21b      	sxth	r3, r3
 80017e0:	4313      	orrs	r3, r2
 80017e2:	b21b      	sxth	r3, r3
 80017e4:	82bb      	strh	r3, [r7, #20]
    uint16_t z = (uint16_t)((buffer[5] << 8) | buffer[4]);
 80017e6:	7c7b      	ldrb	r3, [r7, #17]
 80017e8:	b21b      	sxth	r3, r3
 80017ea:	021b      	lsls	r3, r3, #8
 80017ec:	b21a      	sxth	r2, r3
 80017ee:	7c3b      	ldrb	r3, [r7, #16]
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	4313      	orrs	r3, r2
 80017f4:	b21b      	sxth	r3, r3
 80017f6:	827b      	strh	r3, [r7, #18]

    bno055->data->mx = x;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	8afa      	ldrh	r2, [r7, #22]
 80017fe:	819a      	strh	r2, [r3, #12]
    bno055->data->my = y;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	8aba      	ldrh	r2, [r7, #20]
 8001806:	81da      	strh	r2, [r3, #14]
    bno055->data->mz = z;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	8a7a      	ldrh	r2, [r7, #18]
 800180e:	821a      	strh	r2, [r3, #16]
}
 8001810:	bf00      	nop
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <HAL_UART_TxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
        // empty
    }
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr
	...

0800182c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a04      	ldr	r2, [pc, #16]	@ (800184c <HAL_UART_ErrorCallback+0x20>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d102      	bne.n	8001844 <HAL_UART_ErrorCallback+0x18>
		HAL_UART_Abort(&huart2);
 800183e:	4804      	ldr	r0, [pc, #16]	@ (8001850 <HAL_UART_ErrorCallback+0x24>)
 8001840:	f004 fc65 	bl	800610e <HAL_UART_Abort>
	}
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40004400 	.word	0x40004400
 8001850:	200005e0 	.word	0x200005e0

08001854 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001854:	b5b0      	push	{r4, r5, r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001858:	f000 fee4 	bl	8002624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800185c:	f000 f8c6 	bl	80019ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001860:	f000 fac0 	bl	8001de4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001864:	f000 f91e 	bl	8001aa4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001868:	f000 f9a6 	bl	8001bb8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800186c:	f000 fa66 	bl	8001d3c <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001870:	f000 fa8e 	bl	8001d90 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C2_Init();
 8001874:	f000 f944 	bl	8001b00 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001878:	f000 f970 	bl	8001b5c <MX_I2C3_Init>
  MX_TIM3_Init();
 800187c:	f000 f9d2 	bl	8001c24 <MX_TIM3_Init>
  MX_CRC_Init();
 8001880:	f000 f8fc 	bl	8001a7c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  bmp390.spi_handle = &hspi1;
 8001884:	4b4a      	ldr	r3, [pc, #296]	@ (80019b0 <main+0x15c>)
 8001886:	4a4b      	ldr	r2, [pc, #300]	@ (80019b4 <main+0x160>)
 8001888:	601a      	str	r2, [r3, #0]
  bmp390.data = &bmp390_sensor_data;
 800188a:	4b49      	ldr	r3, [pc, #292]	@ (80019b0 <main+0x15c>)
 800188c:	4a4a      	ldr	r2, [pc, #296]	@ (80019b8 <main+0x164>)
 800188e:	605a      	str	r2, [r3, #4]
  bmp390.uncomp_data = &bmp390_sensor_uncomp_data;
 8001890:	4b47      	ldr	r3, [pc, #284]	@ (80019b0 <main+0x15c>)
 8001892:	4a4a      	ldr	r2, [pc, #296]	@ (80019bc <main+0x168>)
 8001894:	609a      	str	r2, [r3, #8]
  bmp390.calib = &bmp390_sensor_calib;
 8001896:	4b46      	ldr	r3, [pc, #280]	@ (80019b0 <main+0x15c>)
 8001898:	4a49      	ldr	r2, [pc, #292]	@ (80019c0 <main+0x16c>)
 800189a:	60da      	str	r2, [r3, #12]
  bmp390.error = &bmp390_sensor_error;
 800189c:	4b44      	ldr	r3, [pc, #272]	@ (80019b0 <main+0x15c>)
 800189e:	4a49      	ldr	r2, [pc, #292]	@ (80019c4 <main+0x170>)
 80018a0:	611a      	str	r2, [r3, #16]
  bmp390.status = &bmp390_sensor_status;
 80018a2:	4b43      	ldr	r3, [pc, #268]	@ (80019b0 <main+0x15c>)
 80018a4:	4a48      	ldr	r2, [pc, #288]	@ (80019c8 <main+0x174>)
 80018a6:	615a      	str	r2, [r3, #20]
  BMP390_Init(&bmp390);
 80018a8:	4841      	ldr	r0, [pc, #260]	@ (80019b0 <main+0x15c>)
 80018aa:	f7ff fd1a 	bl	80012e2 <BMP390_Init>

  bno055.i2c_handle = &hi2c1;
 80018ae:	4b47      	ldr	r3, [pc, #284]	@ (80019cc <main+0x178>)
 80018b0:	4a47      	ldr	r2, [pc, #284]	@ (80019d0 <main+0x17c>)
 80018b2:	601a      	str	r2, [r3, #0]
  bno055.address = 0x29;
 80018b4:	4b45      	ldr	r3, [pc, #276]	@ (80019cc <main+0x178>)
 80018b6:	2229      	movs	r2, #41	@ 0x29
 80018b8:	711a      	strb	r2, [r3, #4]
  bno055.data = &bno055_sensor_data;
 80018ba:	4b44      	ldr	r3, [pc, #272]	@ (80019cc <main+0x178>)
 80018bc:	4a45      	ldr	r2, [pc, #276]	@ (80019d4 <main+0x180>)
 80018be:	609a      	str	r2, [r3, #8]
  BNO055_Init(&bno055, &bno055_sensor_config);
 80018c0:	4945      	ldr	r1, [pc, #276]	@ (80019d8 <main+0x184>)
 80018c2:	4842      	ldr	r0, [pc, #264]	@ (80019cc <main+0x178>)
 80018c4:	f7ff feb8 	bl	8001638 <BNO055_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  data.time = HAL_GetTick();
 80018c8:	f000 ff10 	bl	80026ec <HAL_GetTick>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2200      	movs	r2, #0
 80018d0:	461c      	mov	r4, r3
 80018d2:	4615      	mov	r5, r2
 80018d4:	4b41      	ldr	r3, [pc, #260]	@ (80019dc <main+0x188>)
 80018d6:	4622      	mov	r2, r4
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	462a      	mov	r2, r5
 80018dc:	605a      	str	r2, [r3, #4]

	  data.bmp390.pressure = bmp390.data->pressure;
 80018de:	4b34      	ldr	r3, [pc, #208]	@ (80019b0 <main+0x15c>)
 80018e0:	6859      	ldr	r1, [r3, #4]
 80018e2:	680a      	ldr	r2, [r1, #0]
 80018e4:	684b      	ldr	r3, [r1, #4]
 80018e6:	493d      	ldr	r1, [pc, #244]	@ (80019dc <main+0x188>)
 80018e8:	3120      	adds	r1, #32
 80018ea:	3906      	subs	r1, #6
 80018ec:	600a      	str	r2, [r1, #0]
 80018ee:	604b      	str	r3, [r1, #4]
	  data.bmp390.temperature = bmp390.data->temperature;
 80018f0:	4b2f      	ldr	r3, [pc, #188]	@ (80019b0 <main+0x15c>)
 80018f2:	6859      	ldr	r1, [r3, #4]
 80018f4:	688a      	ldr	r2, [r1, #8]
 80018f6:	68cb      	ldr	r3, [r1, #12]
 80018f8:	4938      	ldr	r1, [pc, #224]	@ (80019dc <main+0x188>)
 80018fa:	3120      	adds	r1, #32
 80018fc:	3102      	adds	r1, #2
 80018fe:	600a      	str	r2, [r1, #0]
 8001900:	604b      	str	r3, [r1, #4]

	  BNO055_ReadAcc(&bno055);
 8001902:	4832      	ldr	r0, [pc, #200]	@ (80019cc <main+0x178>)
 8001904:	f7ff fee6 	bl	80016d4 <BNO055_ReadAcc>
	  BNO055_ReadMag(&bno055);
 8001908:	4830      	ldr	r0, [pc, #192]	@ (80019cc <main+0x178>)
 800190a:	f7ff ff4f 	bl	80017ac <BNO055_ReadMag>
	  BNO055_ReadGyr(&bno055);
 800190e:	482f      	ldr	r0, [pc, #188]	@ (80019cc <main+0x178>)
 8001910:	f7ff ff16 	bl	8001740 <BNO055_ReadGyr>

	  data.bno055.ax = bno055.data->ax;
 8001914:	4b2d      	ldr	r3, [pc, #180]	@ (80019cc <main+0x178>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	b29a      	uxth	r2, r3
 800191c:	4b2f      	ldr	r3, [pc, #188]	@ (80019dc <main+0x188>)
 800191e:	811a      	strh	r2, [r3, #8]
	  data.bno055.ay = bno055.data->ay;
 8001920:	4b2a      	ldr	r3, [pc, #168]	@ (80019cc <main+0x178>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	885b      	ldrh	r3, [r3, #2]
 8001926:	b29a      	uxth	r2, r3
 8001928:	4b2c      	ldr	r3, [pc, #176]	@ (80019dc <main+0x188>)
 800192a:	815a      	strh	r2, [r3, #10]
	  data.bno055.az = bno055.data->az;
 800192c:	4b27      	ldr	r3, [pc, #156]	@ (80019cc <main+0x178>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	889b      	ldrh	r3, [r3, #4]
 8001932:	b29a      	uxth	r2, r3
 8001934:	4b29      	ldr	r3, [pc, #164]	@ (80019dc <main+0x188>)
 8001936:	819a      	strh	r2, [r3, #12]

	  data.bno055.gx = bno055.data->gx;
 8001938:	4b24      	ldr	r3, [pc, #144]	@ (80019cc <main+0x178>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	88db      	ldrh	r3, [r3, #6]
 800193e:	b29a      	uxth	r2, r3
 8001940:	4b26      	ldr	r3, [pc, #152]	@ (80019dc <main+0x188>)
 8001942:	81da      	strh	r2, [r3, #14]
	  data.bno055.gy = bno055.data->gy;
 8001944:	4b21      	ldr	r3, [pc, #132]	@ (80019cc <main+0x178>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	891b      	ldrh	r3, [r3, #8]
 800194a:	b29a      	uxth	r2, r3
 800194c:	4b23      	ldr	r3, [pc, #140]	@ (80019dc <main+0x188>)
 800194e:	821a      	strh	r2, [r3, #16]
	  data.bno055.gz = bno055.data->gz;
 8001950:	4b1e      	ldr	r3, [pc, #120]	@ (80019cc <main+0x178>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	895b      	ldrh	r3, [r3, #10]
 8001956:	b29a      	uxth	r2, r3
 8001958:	4b20      	ldr	r3, [pc, #128]	@ (80019dc <main+0x188>)
 800195a:	825a      	strh	r2, [r3, #18]

	  data.bno055.mx = bno055.data->mx;
 800195c:	4b1b      	ldr	r3, [pc, #108]	@ (80019cc <main+0x178>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	899b      	ldrh	r3, [r3, #12]
 8001962:	b29a      	uxth	r2, r3
 8001964:	4b1d      	ldr	r3, [pc, #116]	@ (80019dc <main+0x188>)
 8001966:	829a      	strh	r2, [r3, #20]
	  data.bno055.my = bno055.data->my;
 8001968:	4b18      	ldr	r3, [pc, #96]	@ (80019cc <main+0x178>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	89db      	ldrh	r3, [r3, #14]
 800196e:	b29a      	uxth	r2, r3
 8001970:	4b1a      	ldr	r3, [pc, #104]	@ (80019dc <main+0x188>)
 8001972:	82da      	strh	r2, [r3, #22]
	  data.bno055.mz = bno055.data->mz;
 8001974:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <main+0x178>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	8a1b      	ldrh	r3, [r3, #16]
 800197a:	b29a      	uxth	r2, r3
 800197c:	4b17      	ldr	r3, [pc, #92]	@ (80019dc <main+0x188>)
 800197e:	831a      	strh	r2, [r3, #24]

	  build_packet(&packet, &data);
 8001980:	4916      	ldr	r1, [pc, #88]	@ (80019dc <main+0x188>)
 8001982:	4817      	ldr	r0, [pc, #92]	@ (80019e0 <main+0x18c>)
 8001984:	f000 fde0 	bl	8002548 <build_packet>
	  packet_to_bytes(&packet, tx_data);
 8001988:	4916      	ldr	r1, [pc, #88]	@ (80019e4 <main+0x190>)
 800198a:	4815      	ldr	r0, [pc, #84]	@ (80019e0 <main+0x18c>)
 800198c:	f000 fe0d 	bl	80025aa <packet_to_bytes>

	  // handle sending packet
	  if (HAL_UART_GetState(&huart2) == HAL_UART_STATE_READY) {
 8001990:	4815      	ldr	r0, [pc, #84]	@ (80019e8 <main+0x194>)
 8001992:	f004 ff4d 	bl	8006830 <HAL_UART_GetState>
 8001996:	4603      	mov	r3, r0
 8001998:	2b20      	cmp	r3, #32
 800199a:	d104      	bne.n	80019a6 <main+0x152>
	      HAL_UART_Transmit_IT(&huart2, tx_data, PACKET_SIZE);
 800199c:	2236      	movs	r2, #54	@ 0x36
 800199e:	4911      	ldr	r1, [pc, #68]	@ (80019e4 <main+0x190>)
 80019a0:	4811      	ldr	r0, [pc, #68]	@ (80019e8 <main+0x194>)
 80019a2:	f004 fb7f 	bl	80060a4 <HAL_UART_Transmit_IT>
	  }

	  HAL_Delay(50);
 80019a6:	2032      	movs	r0, #50	@ 0x32
 80019a8:	f000 feaa 	bl	8002700 <HAL_Delay>
	  data.time = HAL_GetTick();
 80019ac:	e78c      	b.n	80018c8 <main+0x74>
 80019ae:	bf00      	nop
 80019b0:	20000b48 	.word	0x20000b48
 80019b4:	20000540 	.word	0x20000540
 80019b8:	20000b04 	.word	0x20000b04
 80019bc:	20000b14 	.word	0x20000b14
 80019c0:	20000b20 	.word	0x20000b20
 80019c4:	20000b40 	.word	0x20000b40
 80019c8:	20000b44 	.word	0x20000b44
 80019cc:	20000b74 	.word	0x20000b74
 80019d0:	20000444 	.word	0x20000444
 80019d4:	20000b60 	.word	0x20000b60
 80019d8:	20000000 	.word	0x20000000
 80019dc:	20000b80 	.word	0x20000b80
 80019e0:	20000bb0 	.word	0x20000bb0
 80019e4:	20000be8 	.word	0x20000be8
 80019e8:	200005e0 	.word	0x200005e0

080019ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b092      	sub	sp, #72	@ 0x48
 80019f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019f2:	f107 0318 	add.w	r3, r7, #24
 80019f6:	2230      	movs	r2, #48	@ 0x30
 80019f8:	2100      	movs	r1, #0
 80019fa:	4618      	mov	r0, r3
 80019fc:	f005 fca7 	bl	800734e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a00:	1d3b      	adds	r3, r7, #4
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]
 8001a0c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a12:	2301      	movs	r3, #1
 8001a14:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a16:	2302      	movs	r3, #2
 8001a18:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a1a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a1e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001a20:	2306      	movs	r3, #6
 8001a22:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001a24:	23c0      	movs	r3, #192	@ 0xc0
 8001a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a28:	2304      	movs	r3, #4
 8001a2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001a2c:	2308      	movs	r3, #8
 8001a2e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a30:	f107 0318 	add.w	r3, r7, #24
 8001a34:	4618      	mov	r0, r3
 8001a36:	f002 fb55 	bl	80040e4 <HAL_RCC_OscConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001a40:	f000 faa8 	bl	8001f94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a44:	230f      	movs	r3, #15
 8001a46:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a50:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a5a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a5c:	1d3b      	adds	r3, r7, #4
 8001a5e:	2103      	movs	r1, #3
 8001a60:	4618      	mov	r0, r3
 8001a62:	f002 fd93 	bl	800458c <HAL_RCC_ClockConfig>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001a6c:	f000 fa92 	bl	8001f94 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001a70:	f002 fe78 	bl	8004764 <HAL_RCC_EnableCSS>
}
 8001a74:	bf00      	nop
 8001a76:	3748      	adds	r7, #72	@ 0x48
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <MX_CRC_Init+0x20>)
 8001a82:	4a07      	ldr	r2, [pc, #28]	@ (8001aa0 <MX_CRC_Init+0x24>)
 8001a84:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001a86:	4805      	ldr	r0, [pc, #20]	@ (8001a9c <MX_CRC_Init+0x20>)
 8001a88:	f000 ff6b 	bl	8002962 <HAL_CRC_Init>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001a92:	f000 fa7f 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	2000043c 	.word	0x2000043c
 8001aa0:	40023000 	.word	0x40023000

08001aa4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001aaa:	4a13      	ldr	r2, [pc, #76]	@ (8001af8 <MX_I2C1_Init+0x54>)
 8001aac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001aae:	4b11      	ldr	r3, [pc, #68]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ab0:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <MX_I2C1_Init+0x58>)
 8001ab2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ac2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ac6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ada:	4b06      	ldr	r3, [pc, #24]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ae0:	4804      	ldr	r0, [pc, #16]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ae2:	f001 f9f7 	bl	8002ed4 <HAL_I2C_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001aec:	f000 fa52 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20000444 	.word	0x20000444
 8001af8:	40005400 	.word	0x40005400
 8001afc:	000186a0 	.word	0x000186a0

08001b00 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b06:	4a13      	ldr	r2, [pc, #76]	@ (8001b54 <MX_I2C2_Init+0x54>)
 8001b08:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b0c:	4a12      	ldr	r2, [pc, #72]	@ (8001b58 <MX_I2C2_Init+0x58>)
 8001b0e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b1e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b22:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b24:	4b0a      	ldr	r3, [pc, #40]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b2a:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b30:	4b07      	ldr	r3, [pc, #28]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b36:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b3c:	4804      	ldr	r0, [pc, #16]	@ (8001b50 <MX_I2C2_Init+0x50>)
 8001b3e:	f001 f9c9 	bl	8002ed4 <HAL_I2C_Init>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b48:	f000 fa24 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000498 	.word	0x20000498
 8001b54:	40005800 	.word	0x40005800
 8001b58:	000186a0 	.word	0x000186a0

08001b5c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001b60:	4b12      	ldr	r3, [pc, #72]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b62:	4a13      	ldr	r2, [pc, #76]	@ (8001bb0 <MX_I2C3_Init+0x54>)
 8001b64:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001b66:	4b11      	ldr	r3, [pc, #68]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b68:	4a12      	ldr	r2, [pc, #72]	@ (8001bb4 <MX_I2C3_Init+0x58>)
 8001b6a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001b72:	4b0e      	ldr	r3, [pc, #56]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b78:	4b0c      	ldr	r3, [pc, #48]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b7a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b7e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b80:	4b0a      	ldr	r3, [pc, #40]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001b86:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b8c:	4b07      	ldr	r3, [pc, #28]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b92:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001b98:	4804      	ldr	r0, [pc, #16]	@ (8001bac <MX_I2C3_Init+0x50>)
 8001b9a:	f001 f99b 	bl	8002ed4 <HAL_I2C_Init>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001ba4:	f000 f9f6 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001ba8:	bf00      	nop
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	200004ec 	.word	0x200004ec
 8001bb0:	40005c00 	.word	0x40005c00
 8001bb4:	000186a0 	.word	0x000186a0

08001bb8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bbc:	4b17      	ldr	r3, [pc, #92]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bbe:	4a18      	ldr	r2, [pc, #96]	@ (8001c20 <MX_SPI1_Init+0x68>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bc2:	4b16      	ldr	r3, [pc, #88]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bc4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001bc8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bca:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bd0:	4b12      	ldr	r3, [pc, #72]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bd6:	4b11      	ldr	r3, [pc, #68]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001be2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001be4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001be8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bea:	4b0c      	ldr	r3, [pc, #48]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bec:	2218      	movs	r2, #24
 8001bee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bf6:	4b09      	ldr	r3, [pc, #36]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bfc:	4b07      	ldr	r3, [pc, #28]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c02:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001c04:	220a      	movs	r2, #10
 8001c06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c08:	4804      	ldr	r0, [pc, #16]	@ (8001c1c <MX_SPI1_Init+0x64>)
 8001c0a:	f002 fee5 	bl	80049d8 <HAL_SPI_Init>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c14:	f000 f9be 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000540 	.word	0x20000540
 8001c20:	40013000 	.word	0x40013000

08001c24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08e      	sub	sp, #56	@ 0x38
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	605a      	str	r2, [r3, #4]
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c38:	f107 0320 	add.w	r3, r7, #32
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c42:	1d3b      	adds	r3, r7, #4
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
 8001c50:	615a      	str	r2, [r3, #20]
 8001c52:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c54:	4b37      	ldr	r3, [pc, #220]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001c56:	4a38      	ldr	r2, [pc, #224]	@ (8001d38 <MX_TIM3_Init+0x114>)
 8001c58:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c5a:	4b36      	ldr	r3, [pc, #216]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c60:	4b34      	ldr	r3, [pc, #208]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c66:	4b33      	ldr	r3, [pc, #204]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001c68:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c6c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6e:	4b31      	ldr	r3, [pc, #196]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c74:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c7a:	482e      	ldr	r0, [pc, #184]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001c7c:	f003 fc2a 	bl	80054d4 <HAL_TIM_Base_Init>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001c86:	f000 f985 	bl	8001f94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c90:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c94:	4619      	mov	r1, r3
 8001c96:	4827      	ldr	r0, [pc, #156]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001c98:	f003 fd86 	bl	80057a8 <HAL_TIM_ConfigClockSource>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001ca2:	f000 f977 	bl	8001f94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ca6:	4823      	ldr	r0, [pc, #140]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001ca8:	f003 fc63 	bl	8005572 <HAL_TIM_PWM_Init>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001cb2:	f000 f96f 	bl	8001f94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cbe:	f107 0320 	add.w	r3, r7, #32
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	481b      	ldr	r0, [pc, #108]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001cc6:	f004 f923 	bl	8005f10 <HAL_TIMEx_MasterConfigSynchronization>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001cd0:	f000 f960 	bl	8001f94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd4:	2360      	movs	r3, #96	@ 0x60
 8001cd6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4812      	ldr	r0, [pc, #72]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001cec:	f003 fc9a 	bl	8005624 <HAL_TIM_PWM_ConfigChannel>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001cf6:	f000 f94d 	bl	8001f94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	2204      	movs	r2, #4
 8001cfe:	4619      	mov	r1, r3
 8001d00:	480c      	ldr	r0, [pc, #48]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001d02:	f003 fc8f 	bl	8005624 <HAL_TIM_PWM_ConfigChannel>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001d0c:	f000 f942 	bl	8001f94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d10:	1d3b      	adds	r3, r7, #4
 8001d12:	2208      	movs	r2, #8
 8001d14:	4619      	mov	r1, r3
 8001d16:	4807      	ldr	r0, [pc, #28]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001d18:	f003 fc84 	bl	8005624 <HAL_TIM_PWM_ConfigChannel>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001d22:	f000 f937 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d26:	4803      	ldr	r0, [pc, #12]	@ (8001d34 <MX_TIM3_Init+0x110>)
 8001d28:	f000 fabc 	bl	80022a4 <HAL_TIM_MspPostInit>

}
 8001d2c:	bf00      	nop
 8001d2e:	3738      	adds	r7, #56	@ 0x38
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20000598 	.word	0x20000598
 8001d38:	40000400 	.word	0x40000400

08001d3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d40:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d42:	4a12      	ldr	r2, [pc, #72]	@ (8001d8c <MX_USART2_UART_Init+0x50>)
 8001d44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d54:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d60:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d62:	220c      	movs	r2, #12
 8001d64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d66:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d6c:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d72:	4805      	ldr	r0, [pc, #20]	@ (8001d88 <MX_USART2_UART_Init+0x4c>)
 8001d74:	f004 f946 	bl	8006004 <HAL_UART_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d7e:	f000 f909 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	200005e0 	.word	0x200005e0
 8001d8c:	40004400 	.word	0x40004400

08001d90 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001d94:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001d96:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d9a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001d9c:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001d9e:	2204      	movs	r2, #4
 8001da0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001da2:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001da4:	2202      	movs	r2, #2
 8001da6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001da8:	4b0d      	ldr	r3, [pc, #52]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001dae:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001db0:	2202      	movs	r2, #2
 8001db2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001db4:	4b0a      	ldr	r3, [pc, #40]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001dba:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001dc0:	4b07      	ldr	r3, [pc, #28]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001dc6:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001dcc:	4804      	ldr	r0, [pc, #16]	@ (8001de0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001dce:	f002 f87a 	bl	8003ec6 <HAL_PCD_Init>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8001dd8:	f000 f8dc 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20000628 	.word	0x20000628

08001de4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08a      	sub	sp, #40	@ 0x28
 8001de8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dea:	f107 0314 	add.w	r3, r7, #20
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]
 8001df8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	613b      	str	r3, [r7, #16]
 8001dfe:	4b52      	ldr	r3, [pc, #328]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	4a51      	ldr	r2, [pc, #324]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e04:	f043 0304 	orr.w	r3, r3, #4
 8001e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0a:	4b4f      	ldr	r3, [pc, #316]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	f003 0304 	and.w	r3, r3, #4
 8001e12:	613b      	str	r3, [r7, #16]
 8001e14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1e:	4a4a      	ldr	r2, [pc, #296]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e26:	4b48      	ldr	r3, [pc, #288]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	60bb      	str	r3, [r7, #8]
 8001e36:	4b44      	ldr	r3, [pc, #272]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	4a43      	ldr	r2, [pc, #268]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e42:	4b41      	ldr	r3, [pc, #260]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	60bb      	str	r3, [r7, #8]
 8001e4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	4b3d      	ldr	r3, [pc, #244]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	4a3c      	ldr	r2, [pc, #240]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e58:	f043 0302 	orr.w	r3, r3, #2
 8001e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001f48 <MX_GPIO_Init+0x164>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2110      	movs	r1, #16
 8001e6e:	4837      	ldr	r0, [pc, #220]	@ (8001f4c <MX_GPIO_Init+0x168>)
 8001e70:	f001 f800 	bl	8002e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GNSS_RESET_Pin|IMU_RESET_Pin|ERROR_LED_Pin|GENERAL_LED_Pin, GPIO_PIN_RESET);
 8001e74:	2200      	movs	r2, #0
 8001e76:	f44f 7145 	mov.w	r1, #788	@ 0x314
 8001e7a:	4835      	ldr	r0, [pc, #212]	@ (8001f50 <MX_GPIO_Init+0x16c>)
 8001e7c:	f000 fffa 	bl	8002e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 8001e80:	2310      	movs	r3, #16
 8001e82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001e84:	2311      	movs	r3, #17
 8001e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	4619      	mov	r1, r3
 8001e96:	482d      	ldr	r0, [pc, #180]	@ (8001f4c <MX_GPIO_Init+0x168>)
 8001e98:	f000 fe4e 	bl	8002b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP_INT_Pin */
  GPIO_InitStruct.Pin = BMP_INT_Pin;
 8001e9c:	2310      	movs	r3, #16
 8001e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ea0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 8001eaa:	f107 0314 	add.w	r3, r7, #20
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4828      	ldr	r0, [pc, #160]	@ (8001f54 <MX_GPIO_Init+0x170>)
 8001eb2:	f000 fe41 	bl	8002b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_PPS_Pin */
  GPIO_InitStruct.Pin = GNSS_PPS_Pin;
 8001eb6:	2320      	movs	r3, #32
 8001eb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GNSS_PPS_GPIO_Port, &GPIO_InitStruct);
 8001ec2:	f107 0314 	add.w	r3, r7, #20
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4822      	ldr	r0, [pc, #136]	@ (8001f54 <MX_GPIO_Init+0x170>)
 8001eca:	f000 fe35 	bl	8002b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : GNSS_INT_Pin IMU_INT_Pin */
  GPIO_InitStruct.Pin = GNSS_INT_Pin|IMU_INT_Pin;
 8001ece:	2321      	movs	r3, #33	@ 0x21
 8001ed0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ed2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ed6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	481b      	ldr	r0, [pc, #108]	@ (8001f50 <MX_GPIO_Init+0x16c>)
 8001ee4:	f000 fe28 	bl	8002b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_LNA_Pin */
  GPIO_InitStruct.Pin = GNSS_LNA_Pin;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eec:	2300      	movs	r3, #0
 8001eee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GNSS_LNA_GPIO_Port, &GPIO_InitStruct);
 8001ef4:	f107 0314 	add.w	r3, r7, #20
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4815      	ldr	r0, [pc, #84]	@ (8001f50 <MX_GPIO_Init+0x16c>)
 8001efc:	f000 fe1c 	bl	8002b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : GNSS_RESET_Pin IMU_RESET_Pin ERROR_LED_Pin GENERAL_LED_Pin */
  GPIO_InitStruct.Pin = GNSS_RESET_Pin|IMU_RESET_Pin|ERROR_LED_Pin|GENERAL_LED_Pin;
 8001f00:	f44f 7345 	mov.w	r3, #788	@ 0x314
 8001f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f06:	2301      	movs	r3, #1
 8001f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f12:	f107 0314 	add.w	r3, r7, #20
 8001f16:	4619      	mov	r1, r3
 8001f18:	480d      	ldr	r0, [pc, #52]	@ (8001f50 <MX_GPIO_Init+0x16c>)
 8001f1a:	f000 fe0d 	bl	8002b38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2100      	movs	r1, #0
 8001f22:	200a      	movs	r0, #10
 8001f24:	f000 fce7 	bl	80028f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001f28:	200a      	movs	r0, #10
 8001f2a:	f000 fd00 	bl	800292e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2100      	movs	r1, #0
 8001f32:	2017      	movs	r0, #23
 8001f34:	f000 fcdf 	bl	80028f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001f38:	2017      	movs	r0, #23
 8001f3a:	f000 fcf8 	bl	800292e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f3e:	bf00      	nop
 8001f40:	3728      	adds	r7, #40	@ 0x28
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40020000 	.word	0x40020000
 8001f50:	40020400 	.word	0x40020400
 8001f54:	40020800 	.word	0x40020800

08001f58 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin) {
 8001f62:	88fb      	ldrh	r3, [r7, #6]
 8001f64:	2b20      	cmp	r3, #32
 8001f66:	d009      	beq.n	8001f7c <HAL_GPIO_EXTI_Callback+0x24>
 8001f68:	2b20      	cmp	r3, #32
 8001f6a:	dc09      	bgt.n	8001f80 <HAL_GPIO_EXTI_Callback+0x28>
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d009      	beq.n	8001f84 <HAL_GPIO_EXTI_Callback+0x2c>
 8001f70:	2b10      	cmp	r3, #16
 8001f72:	d105      	bne.n	8001f80 <HAL_GPIO_EXTI_Callback+0x28>
  case GPIO_PIN_4:
	  BMP390_Read(&bmp390);
 8001f74:	4806      	ldr	r0, [pc, #24]	@ (8001f90 <HAL_GPIO_EXTI_Callback+0x38>)
 8001f76:	f7ff f9cf 	bl	8001318 <BMP390_Read>
	  break;
 8001f7a:	e004      	b.n	8001f86 <HAL_GPIO_EXTI_Callback+0x2e>
  case GPIO_PIN_5:
	  break;
 8001f7c:	bf00      	nop
 8001f7e:	e002      	b.n	8001f86 <HAL_GPIO_EXTI_Callback+0x2e>
  case GPIO_PIN_0:
	  break;
  default:
	  break;
 8001f80:	bf00      	nop
 8001f82:	e000      	b.n	8001f86 <HAL_GPIO_EXTI_Callback+0x2e>
	  break;
 8001f84:	bf00      	nop
  }
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000b48 	.word	0x20000b48

08001f94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
}
 8001f9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <Error_Handler+0x8>

08001fa0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	607b      	str	r3, [r7, #4]
 8001faa:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe8 <HAL_MspInit+0x48>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fae:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe8 <HAL_MspInit+0x48>)
 8001fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <HAL_MspInit+0x48>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	603b      	str	r3, [r7, #0]
 8001fc6:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <HAL_MspInit+0x48>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	4a07      	ldr	r2, [pc, #28]	@ (8001fe8 <HAL_MspInit+0x48>)
 8001fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd2:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <HAL_MspInit+0x48>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr
 8001fe8:	40023800 	.word	0x40023800

08001fec <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <HAL_CRC_MspInit+0x38>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d10d      	bne.n	800201a <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <HAL_CRC_MspInit+0x3c>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	4a08      	ldr	r2, [pc, #32]	@ (8002028 <HAL_CRC_MspInit+0x3c>)
 8002008:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800200c:	6313      	str	r3, [r2, #48]	@ 0x30
 800200e:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <HAL_CRC_MspInit+0x3c>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800201a:	bf00      	nop
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr
 8002024:	40023000 	.word	0x40023000
 8002028:	40023800 	.word	0x40023800

0800202c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08e      	sub	sp, #56	@ 0x38
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a5b      	ldr	r2, [pc, #364]	@ (80021b8 <HAL_I2C_MspInit+0x18c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d12c      	bne.n	80020a8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	623b      	str	r3, [r7, #32]
 8002052:	4b5a      	ldr	r3, [pc, #360]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002056:	4a59      	ldr	r2, [pc, #356]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 8002058:	f043 0302 	orr.w	r3, r3, #2
 800205c:	6313      	str	r3, [r2, #48]	@ 0x30
 800205e:	4b57      	ldr	r3, [pc, #348]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	623b      	str	r3, [r7, #32]
 8002068:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800206a:	23c0      	movs	r3, #192	@ 0xc0
 800206c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800206e:	2312      	movs	r3, #18
 8002070:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002072:	2300      	movs	r3, #0
 8002074:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002076:	2303      	movs	r3, #3
 8002078:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800207a:	2304      	movs	r3, #4
 800207c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002082:	4619      	mov	r1, r3
 8002084:	484e      	ldr	r0, [pc, #312]	@ (80021c0 <HAL_I2C_MspInit+0x194>)
 8002086:	f000 fd57 	bl	8002b38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
 800208e:	4b4b      	ldr	r3, [pc, #300]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	4a4a      	ldr	r2, [pc, #296]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 8002094:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002098:	6413      	str	r3, [r2, #64]	@ 0x40
 800209a:	4b48      	ldr	r3, [pc, #288]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a2:	61fb      	str	r3, [r7, #28]
 80020a4:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 80020a6:	e083      	b.n	80021b0 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C2)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a45      	ldr	r2, [pc, #276]	@ (80021c4 <HAL_I2C_MspInit+0x198>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d12d      	bne.n	800210e <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	61bb      	str	r3, [r7, #24]
 80020b6:	4b41      	ldr	r3, [pc, #260]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	4a40      	ldr	r2, [pc, #256]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 80020bc:	f043 0302 	orr.w	r3, r3, #2
 80020c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c2:	4b3e      	ldr	r3, [pc, #248]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	61bb      	str	r3, [r7, #24]
 80020cc:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80020ce:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020d4:	2312      	movs	r3, #18
 80020d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020dc:	2303      	movs	r3, #3
 80020de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80020e0:	2304      	movs	r3, #4
 80020e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020e8:	4619      	mov	r1, r3
 80020ea:	4835      	ldr	r0, [pc, #212]	@ (80021c0 <HAL_I2C_MspInit+0x194>)
 80020ec:	f000 fd24 	bl	8002b38 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	4b31      	ldr	r3, [pc, #196]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	4a30      	ldr	r2, [pc, #192]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 80020fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002100:	4b2e      	ldr	r3, [pc, #184]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 8002102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002104:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	697b      	ldr	r3, [r7, #20]
}
 800210c:	e050      	b.n	80021b0 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C3)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a2d      	ldr	r2, [pc, #180]	@ (80021c8 <HAL_I2C_MspInit+0x19c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d14b      	bne.n	80021b0 <HAL_I2C_MspInit+0x184>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002118:	2300      	movs	r3, #0
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	4b27      	ldr	r3, [pc, #156]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	4a26      	ldr	r2, [pc, #152]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 8002122:	f043 0304 	orr.w	r3, r3, #4
 8002126:	6313      	str	r3, [r2, #48]	@ 0x30
 8002128:	4b24      	ldr	r3, [pc, #144]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 800212a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002134:	2300      	movs	r3, #0
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	4b20      	ldr	r3, [pc, #128]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 800213a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213c:	4a1f      	ldr	r2, [pc, #124]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	6313      	str	r3, [r2, #48]	@ 0x30
 8002144:	4b1d      	ldr	r3, [pc, #116]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 8002146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002150:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002154:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002156:	2312      	movs	r3, #18
 8002158:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002162:	2304      	movs	r3, #4
 8002164:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002166:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800216a:	4619      	mov	r1, r3
 800216c:	4817      	ldr	r0, [pc, #92]	@ (80021cc <HAL_I2C_MspInit+0x1a0>)
 800216e:	f000 fce3 	bl	8002b38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002172:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002176:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002178:	2312      	movs	r3, #18
 800217a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002180:	2303      	movs	r3, #3
 8002182:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002184:	2304      	movs	r3, #4
 8002186:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800218c:	4619      	mov	r1, r3
 800218e:	4810      	ldr	r0, [pc, #64]	@ (80021d0 <HAL_I2C_MspInit+0x1a4>)
 8002190:	f000 fcd2 	bl	8002b38 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002194:	2300      	movs	r3, #0
 8002196:	60bb      	str	r3, [r7, #8]
 8002198:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 800219a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219c:	4a07      	ldr	r2, [pc, #28]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 800219e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80021a4:	4b05      	ldr	r3, [pc, #20]	@ (80021bc <HAL_I2C_MspInit+0x190>)
 80021a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	68bb      	ldr	r3, [r7, #8]
}
 80021b0:	bf00      	nop
 80021b2:	3738      	adds	r7, #56	@ 0x38
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40005400 	.word	0x40005400
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020400 	.word	0x40020400
 80021c4:	40005800 	.word	0x40005800
 80021c8:	40005c00 	.word	0x40005c00
 80021cc:	40020800 	.word	0x40020800
 80021d0:	40020000 	.word	0x40020000

080021d4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b08a      	sub	sp, #40	@ 0x28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a19      	ldr	r2, [pc, #100]	@ (8002258 <HAL_SPI_MspInit+0x84>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d12b      	bne.n	800224e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	613b      	str	r3, [r7, #16]
 80021fa:	4b18      	ldr	r3, [pc, #96]	@ (800225c <HAL_SPI_MspInit+0x88>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	4a17      	ldr	r2, [pc, #92]	@ (800225c <HAL_SPI_MspInit+0x88>)
 8002200:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002204:	6453      	str	r3, [r2, #68]	@ 0x44
 8002206:	4b15      	ldr	r3, [pc, #84]	@ (800225c <HAL_SPI_MspInit+0x88>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800220e:	613b      	str	r3, [r7, #16]
 8002210:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	4b11      	ldr	r3, [pc, #68]	@ (800225c <HAL_SPI_MspInit+0x88>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	4a10      	ldr	r2, [pc, #64]	@ (800225c <HAL_SPI_MspInit+0x88>)
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	6313      	str	r3, [r2, #48]	@ 0x30
 8002222:	4b0e      	ldr	r3, [pc, #56]	@ (800225c <HAL_SPI_MspInit+0x88>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800222e:	23e0      	movs	r3, #224	@ 0xe0
 8002230:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002232:	2302      	movs	r3, #2
 8002234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002236:	2300      	movs	r3, #0
 8002238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800223a:	2303      	movs	r3, #3
 800223c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800223e:	2305      	movs	r3, #5
 8002240:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002242:	f107 0314 	add.w	r3, r7, #20
 8002246:	4619      	mov	r1, r3
 8002248:	4805      	ldr	r0, [pc, #20]	@ (8002260 <HAL_SPI_MspInit+0x8c>)
 800224a:	f000 fc75 	bl	8002b38 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800224e:	bf00      	nop
 8002250:	3728      	adds	r7, #40	@ 0x28
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40013000 	.word	0x40013000
 800225c:	40023800 	.word	0x40023800
 8002260:	40020000 	.word	0x40020000

08002264 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a0a      	ldr	r2, [pc, #40]	@ (800229c <HAL_TIM_Base_MspInit+0x38>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d10d      	bne.n	8002292 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <HAL_TIM_Base_MspInit+0x3c>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	4a08      	ldr	r2, [pc, #32]	@ (80022a0 <HAL_TIM_Base_MspInit+0x3c>)
 8002280:	f043 0302 	orr.w	r3, r3, #2
 8002284:	6413      	str	r3, [r2, #64]	@ 0x40
 8002286:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <HAL_TIM_Base_MspInit+0x3c>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002292:	bf00      	nop
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr
 800229c:	40000400 	.word	0x40000400
 80022a0:	40023800 	.word	0x40023800

080022a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b088      	sub	sp, #32
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ac:	f107 030c 	add.w	r3, r7, #12
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a12      	ldr	r2, [pc, #72]	@ (800230c <HAL_TIM_MspPostInit+0x68>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d11e      	bne.n	8002304 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <HAL_TIM_MspPostInit+0x6c>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ce:	4a10      	ldr	r2, [pc, #64]	@ (8002310 <HAL_TIM_MspPostInit+0x6c>)
 80022d0:	f043 0304 	orr.w	r3, r3, #4
 80022d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <HAL_TIM_MspPostInit+0x6c>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	f003 0304 	and.w	r3, r3, #4
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = STATUS_B_Pin|STATUS_G_Pin|STATUS_R_Pin;
 80022e2:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80022e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e8:	2302      	movs	r3, #2
 80022ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f0:	2300      	movs	r3, #0
 80022f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022f4:	2302      	movs	r3, #2
 80022f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f8:	f107 030c 	add.w	r3, r7, #12
 80022fc:	4619      	mov	r1, r3
 80022fe:	4805      	ldr	r0, [pc, #20]	@ (8002314 <HAL_TIM_MspPostInit+0x70>)
 8002300:	f000 fc1a 	bl	8002b38 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002304:	bf00      	nop
 8002306:	3720      	adds	r7, #32
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40000400 	.word	0x40000400
 8002310:	40023800 	.word	0x40023800
 8002314:	40020800 	.word	0x40020800

08002318 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b08a      	sub	sp, #40	@ 0x28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a1d      	ldr	r2, [pc, #116]	@ (80023ac <HAL_UART_MspInit+0x94>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d133      	bne.n	80023a2 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	4b1c      	ldr	r3, [pc, #112]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	4a1b      	ldr	r2, [pc, #108]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 8002344:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002348:	6413      	str	r3, [r2, #64]	@ 0x40
 800234a:	4b19      	ldr	r3, [pc, #100]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a14      	ldr	r2, [pc, #80]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002372:	230c      	movs	r3, #12
 8002374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002376:	2302      	movs	r3, #2
 8002378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237e:	2303      	movs	r3, #3
 8002380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002382:	2307      	movs	r3, #7
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002386:	f107 0314 	add.w	r3, r7, #20
 800238a:	4619      	mov	r1, r3
 800238c:	4809      	ldr	r0, [pc, #36]	@ (80023b4 <HAL_UART_MspInit+0x9c>)
 800238e:	f000 fbd3 	bl	8002b38 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002392:	2200      	movs	r2, #0
 8002394:	2100      	movs	r1, #0
 8002396:	2026      	movs	r0, #38	@ 0x26
 8002398:	f000 faad 	bl	80028f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800239c:	2026      	movs	r0, #38	@ 0x26
 800239e:	f000 fac6 	bl	800292e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80023a2:	bf00      	nop
 80023a4:	3728      	adds	r7, #40	@ 0x28
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40004400 	.word	0x40004400
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40020000 	.word	0x40020000

080023b8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08a      	sub	sp, #40	@ 0x28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c0:	f107 0314 	add.w	r3, r7, #20
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023d8:	d132      	bne.n	8002440 <HAL_PCD_MspInit+0x88>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <HAL_PCD_MspInit+0x90>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e2:	4a19      	ldr	r2, [pc, #100]	@ (8002448 <HAL_PCD_MspInit+0x90>)
 80023e4:	f043 0301 	orr.w	r3, r3, #1
 80023e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ea:	4b17      	ldr	r3, [pc, #92]	@ (8002448 <HAL_PCD_MspInit+0x90>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	613b      	str	r3, [r7, #16]
 80023f4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80023f6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80023fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002404:	2303      	movs	r3, #3
 8002406:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002408:	230a      	movs	r3, #10
 800240a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240c:	f107 0314 	add.w	r3, r7, #20
 8002410:	4619      	mov	r1, r3
 8002412:	480e      	ldr	r0, [pc, #56]	@ (800244c <HAL_PCD_MspInit+0x94>)
 8002414:	f000 fb90 	bl	8002b38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002418:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <HAL_PCD_MspInit+0x90>)
 800241a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800241c:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <HAL_PCD_MspInit+0x90>)
 800241e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002422:	6353      	str	r3, [r2, #52]	@ 0x34
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	4b07      	ldr	r3, [pc, #28]	@ (8002448 <HAL_PCD_MspInit+0x90>)
 800242a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800242c:	4a06      	ldr	r2, [pc, #24]	@ (8002448 <HAL_PCD_MspInit+0x90>)
 800242e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002432:	6453      	str	r3, [r2, #68]	@ 0x44
 8002434:	4b04      	ldr	r3, [pc, #16]	@ (8002448 <HAL_PCD_MspInit+0x90>)
 8002436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002438:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800243c:	60fb      	str	r3, [r7, #12]
 800243e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002440:	bf00      	nop
 8002442:	3728      	adds	r7, #40	@ 0x28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40023800 	.word	0x40023800
 800244c:	40020000 	.word	0x40020000

08002450 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002454:	f002 faa6 	bl	80049a4 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <NMI_Handler+0x8>

0800245c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <HardFault_Handler+0x4>

08002464 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <MemManage_Handler+0x4>

0800246c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002470:	bf00      	nop
 8002472:	e7fd      	b.n	8002470 <BusFault_Handler+0x4>

08002474 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <UsageFault_Handler+0x4>

0800247c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr

08002494 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024a4:	f000 f910 	bl	80026c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}

080024ac <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BMP_INT_Pin);
 80024b0:	2010      	movs	r0, #16
 80024b2:	f000 fcf7 	bl	8002ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}

080024ba <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_Pin);
 80024be:	2020      	movs	r0, #32
 80024c0:	f000 fcf0 	bl	8002ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024cc:	4802      	ldr	r0, [pc, #8]	@ (80024d8 <USART2_IRQHandler+0x10>)
 80024ce:	f003 ff09 	bl	80062e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	200005e0 	.word	0x200005e0

080024dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024e0:	bf00      	nop
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr

080024e8 <calculate_crc32>:

#include "util.h"

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b0a0      	sub	sp, #128	@ 0x80
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	3303      	adds	r3, #3
 80024f6:	f023 0303 	bic.w	r3, r3, #3
 80024fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 80024fc:	236c      	movs	r3, #108	@ 0x6c
 80024fe:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8002500:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002502:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002504:	429a      	cmp	r2, r3
 8002506:	d901      	bls.n	800250c <calculate_crc32+0x24>
 8002508:	2300      	movs	r3, #0
 800250a:	e016      	b.n	800253a <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 800250c:	f107 030c 	add.w	r3, r7, #12
 8002510:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f004 ff1a 	bl	800734e <memset>
    memcpy(buffer, data, len);
 800251a:	f107 030c 	add.w	r3, r7, #12
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	4618      	mov	r0, r3
 8002524:	f004 ff40 	bl	80073a8 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8002528:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800252a:	089a      	lsrs	r2, r3, #2
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	4619      	mov	r1, r3
 8002532:	4804      	ldr	r0, [pc, #16]	@ (8002544 <calculate_crc32+0x5c>)
 8002534:	f000 fa31 	bl	800299a <HAL_CRC_Calculate>
 8002538:	4603      	mov	r3, r0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3780      	adds	r7, #128	@ 0x80
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	2000043c 	.word	0x2000043c

08002548 <build_packet>:

void build_packet(sensor_packet* packet, raw_sensor_data* data) {
 8002548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
	packet->header = PACKET_HEADER;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	f062 0232 	orn	r2, r2, #50	@ 0x32
 800255a:	701a      	strb	r2, [r3, #0]
 800255c:	2200      	movs	r2, #0
 800255e:	f062 0254 	orn	r2, r2, #84	@ 0x54
 8002562:	705a      	strb	r2, [r3, #1]
	packet->data = *data;
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	1c90      	adds	r0, r2, #2
 800256a:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 800256e:	4602      	mov	r2, r0
 8002570:	4619      	mov	r1, r3
 8002572:	f8d1 c000 	ldr.w	ip, [r1]
 8002576:	684e      	ldr	r6, [r1, #4]
 8002578:	688d      	ldr	r5, [r1, #8]
 800257a:	68c9      	ldr	r1, [r1, #12]
 800257c:	f8c2 c000 	str.w	ip, [r2]
 8002580:	6056      	str	r6, [r2, #4]
 8002582:	6095      	str	r5, [r2, #8]
 8002584:	60d1      	str	r1, [r2, #12]
 8002586:	3310      	adds	r3, #16
 8002588:	3010      	adds	r0, #16
 800258a:	42a3      	cmp	r3, r4
 800258c:	d1ef      	bne.n	800256e <build_packet+0x26>
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3302      	adds	r3, #2
 8002592:	2130      	movs	r1, #48	@ 0x30
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff ffa7 	bl	80024e8 <calculate_crc32>
 800259a:	4602      	mov	r2, r0
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f8c3 2032 	str.w	r2, [r3, #50]	@ 0x32
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025aa <packet_to_bytes>:
    if (packet->header != PACKET_HEADER) return 0;
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
    return (packet->crc == expected);
}

void packet_to_bytes(sensor_packet* packet, uint8_t* bytes) {
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b082      	sub	sp, #8
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
 80025b2:	6039      	str	r1, [r7, #0]
	memset(bytes, 0x00, sizeof(sensor_packet));
 80025b4:	2236      	movs	r2, #54	@ 0x36
 80025b6:	2100      	movs	r1, #0
 80025b8:	6838      	ldr	r0, [r7, #0]
 80025ba:	f004 fec8 	bl	800734e <memset>
	memcpy(bytes, packet, sizeof(sensor_packet));
 80025be:	2236      	movs	r2, #54	@ 0x36
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	6838      	ldr	r0, [r7, #0]
 80025c4:	f004 fef0 	bl	80073a8 <memcpy>
}
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002608 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 80025d4:	f7ff ff82 	bl	80024dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025d8:	480c      	ldr	r0, [pc, #48]	@ (800260c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025da:	490d      	ldr	r1, [pc, #52]	@ (8002610 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002614 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025e0:	e002      	b.n	80025e8 <LoopCopyDataInit>

080025e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e6:	3304      	adds	r3, #4

080025e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025ec:	d3f9      	bcc.n	80025e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025f0:	4c0a      	ldr	r4, [pc, #40]	@ (800261c <LoopFillZerobss+0x22>)
  movs r3, #0
 80025f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f4:	e001      	b.n	80025fa <LoopFillZerobss>

080025f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f8:	3204      	adds	r2, #4

080025fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025fc:	d3fb      	bcc.n	80025f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80025fe:	f004 feaf 	bl	8007360 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002602:	f7ff f927 	bl	8001854 <main>
  bx  lr    
 8002606:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002608:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800260c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002610:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8002614:	08007404 	.word	0x08007404
  ldr r2, =_sbss
 8002618:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 800261c:	20000c24 	.word	0x20000c24

08002620 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002620:	e7fe      	b.n	8002620 <ADC_IRQHandler>
	...

08002624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002628:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <HAL_Init+0x40>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a0d      	ldr	r2, [pc, #52]	@ (8002664 <HAL_Init+0x40>)
 800262e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002632:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002634:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <HAL_Init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0a      	ldr	r2, [pc, #40]	@ (8002664 <HAL_Init+0x40>)
 800263a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800263e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002640:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <HAL_Init+0x40>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a07      	ldr	r2, [pc, #28]	@ (8002664 <HAL_Init+0x40>)
 8002646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800264a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800264c:	2003      	movs	r0, #3
 800264e:	f000 f947 	bl	80028e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002652:	200f      	movs	r0, #15
 8002654:	f000 f808 	bl	8002668 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002658:	f7ff fca2 	bl	8001fa0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40023c00 	.word	0x40023c00

08002668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002670:	4b12      	ldr	r3, [pc, #72]	@ (80026bc <HAL_InitTick+0x54>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	4b12      	ldr	r3, [pc, #72]	@ (80026c0 <HAL_InitTick+0x58>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	4619      	mov	r1, r3
 800267a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800267e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002682:	fbb2 f3f3 	udiv	r3, r2, r3
 8002686:	4618      	mov	r0, r3
 8002688:	f000 f95f 	bl	800294a <HAL_SYSTICK_Config>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e00e      	b.n	80026b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b0f      	cmp	r3, #15
 800269a:	d80a      	bhi.n	80026b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800269c:	2200      	movs	r2, #0
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	f04f 30ff 	mov.w	r0, #4294967295
 80026a4:	f000 f927 	bl	80028f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026a8:	4a06      	ldr	r2, [pc, #24]	@ (80026c4 <HAL_InitTick+0x5c>)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e000      	b.n	80026b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	20000010 	.word	0x20000010
 80026c0:	20000018 	.word	0x20000018
 80026c4:	20000014 	.word	0x20000014

080026c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026cc:	4b05      	ldr	r3, [pc, #20]	@ (80026e4 <HAL_IncTick+0x1c>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b05      	ldr	r3, [pc, #20]	@ (80026e8 <HAL_IncTick+0x20>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4413      	add	r3, r2
 80026d8:	4a03      	ldr	r2, [pc, #12]	@ (80026e8 <HAL_IncTick+0x20>)
 80026da:	6013      	str	r3, [r2, #0]
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr
 80026e4:	20000018 	.word	0x20000018
 80026e8:	20000c20 	.word	0x20000c20

080026ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  return uwTick;
 80026f0:	4b02      	ldr	r3, [pc, #8]	@ (80026fc <HAL_GetTick+0x10>)
 80026f2:	681b      	ldr	r3, [r3, #0]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr
 80026fc:	20000c20 	.word	0x20000c20

08002700 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002708:	f7ff fff0 	bl	80026ec <HAL_GetTick>
 800270c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002718:	d005      	beq.n	8002726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800271a:	4b0a      	ldr	r3, [pc, #40]	@ (8002744 <HAL_Delay+0x44>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4413      	add	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002726:	bf00      	nop
 8002728:	f7ff ffe0 	bl	80026ec <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	429a      	cmp	r2, r3
 8002736:	d8f7      	bhi.n	8002728 <HAL_Delay+0x28>
  {
  }
}
 8002738:	bf00      	nop
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000018 	.word	0x20000018

08002748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002764:	4013      	ands	r3, r2
 8002766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800277a:	4a04      	ldr	r2, [pc, #16]	@ (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	60d3      	str	r3, [r2, #12]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002794:	4b04      	ldr	r3, [pc, #16]	@ (80027a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	0a1b      	lsrs	r3, r3, #8
 800279a:	f003 0307 	and.w	r3, r3, #7
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	db0b      	blt.n	80027d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	f003 021f 	and.w	r2, r3, #31
 80027c4:	4906      	ldr	r1, [pc, #24]	@ (80027e0 <__NVIC_EnableIRQ+0x34>)
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	095b      	lsrs	r3, r3, #5
 80027cc:	2001      	movs	r0, #1
 80027ce:	fa00 f202 	lsl.w	r2, r0, r2
 80027d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027d6:	bf00      	nop
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr
 80027e0:	e000e100 	.word	0xe000e100

080027e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	6039      	str	r1, [r7, #0]
 80027ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	db0a      	blt.n	800280e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	b2da      	uxtb	r2, r3
 80027fc:	490c      	ldr	r1, [pc, #48]	@ (8002830 <__NVIC_SetPriority+0x4c>)
 80027fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002802:	0112      	lsls	r2, r2, #4
 8002804:	b2d2      	uxtb	r2, r2
 8002806:	440b      	add	r3, r1
 8002808:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800280c:	e00a      	b.n	8002824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	b2da      	uxtb	r2, r3
 8002812:	4908      	ldr	r1, [pc, #32]	@ (8002834 <__NVIC_SetPriority+0x50>)
 8002814:	79fb      	ldrb	r3, [r7, #7]
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	3b04      	subs	r3, #4
 800281c:	0112      	lsls	r2, r2, #4
 800281e:	b2d2      	uxtb	r2, r2
 8002820:	440b      	add	r3, r1
 8002822:	761a      	strb	r2, [r3, #24]
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	e000e100 	.word	0xe000e100
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002838:	b480      	push	{r7}
 800283a:	b089      	sub	sp, #36	@ 0x24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	f1c3 0307 	rsb	r3, r3, #7
 8002852:	2b04      	cmp	r3, #4
 8002854:	bf28      	it	cs
 8002856:	2304      	movcs	r3, #4
 8002858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	3304      	adds	r3, #4
 800285e:	2b06      	cmp	r3, #6
 8002860:	d902      	bls.n	8002868 <NVIC_EncodePriority+0x30>
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	3b03      	subs	r3, #3
 8002866:	e000      	b.n	800286a <NVIC_EncodePriority+0x32>
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800286c:	f04f 32ff 	mov.w	r2, #4294967295
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43da      	mvns	r2, r3
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	401a      	ands	r2, r3
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002880:	f04f 31ff 	mov.w	r1, #4294967295
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	fa01 f303 	lsl.w	r3, r1, r3
 800288a:	43d9      	mvns	r1, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002890:	4313      	orrs	r3, r2
         );
}
 8002892:	4618      	mov	r0, r3
 8002894:	3724      	adds	r7, #36	@ 0x24
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3b01      	subs	r3, #1
 80028a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028ac:	d301      	bcc.n	80028b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028ae:	2301      	movs	r3, #1
 80028b0:	e00f      	b.n	80028d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028b2:	4a0a      	ldr	r2, [pc, #40]	@ (80028dc <SysTick_Config+0x40>)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ba:	210f      	movs	r1, #15
 80028bc:	f04f 30ff 	mov.w	r0, #4294967295
 80028c0:	f7ff ff90 	bl	80027e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028c4:	4b05      	ldr	r3, [pc, #20]	@ (80028dc <SysTick_Config+0x40>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ca:	4b04      	ldr	r3, [pc, #16]	@ (80028dc <SysTick_Config+0x40>)
 80028cc:	2207      	movs	r2, #7
 80028ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	e000e010 	.word	0xe000e010

080028e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7ff ff2d 	bl	8002748 <__NVIC_SetPriorityGrouping>
}
 80028ee:	bf00      	nop
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b086      	sub	sp, #24
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	4603      	mov	r3, r0
 80028fe:	60b9      	str	r1, [r7, #8]
 8002900:	607a      	str	r2, [r7, #4]
 8002902:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002904:	2300      	movs	r3, #0
 8002906:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002908:	f7ff ff42 	bl	8002790 <__NVIC_GetPriorityGrouping>
 800290c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	68b9      	ldr	r1, [r7, #8]
 8002912:	6978      	ldr	r0, [r7, #20]
 8002914:	f7ff ff90 	bl	8002838 <NVIC_EncodePriority>
 8002918:	4602      	mov	r2, r0
 800291a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800291e:	4611      	mov	r1, r2
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff ff5f 	bl	80027e4 <__NVIC_SetPriority>
}
 8002926:	bf00      	nop
 8002928:	3718      	adds	r7, #24
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	b082      	sub	sp, #8
 8002932:	af00      	add	r7, sp, #0
 8002934:	4603      	mov	r3, r0
 8002936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff ff35 	bl	80027ac <__NVIC_EnableIRQ>
}
 8002942:	bf00      	nop
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b082      	sub	sp, #8
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f7ff ffa2 	bl	800289c <SysTick_Config>
 8002958:	4603      	mov	r3, r0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b082      	sub	sp, #8
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e00e      	b.n	8002992 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	795b      	ldrb	r3, [r3, #5]
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d105      	bne.n	800298a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7ff fb31 	bl	8001fec <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800299a:	b480      	push	{r7}
 800299c:	b087      	sub	sp, #28
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2202      	movs	r2, #2
 80029ae:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0201 	orr.w	r2, r2, #1
 80029be:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
 80029c4:	e00a      	b.n	80029dc <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	441a      	add	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6812      	ldr	r2, [r2, #0]
 80029d4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	3301      	adds	r3, #1
 80029da:	617b      	str	r3, [r7, #20]
 80029dc:	697a      	ldr	r2, [r7, #20]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d3f0      	bcc.n	80029c6 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2201      	movs	r2, #1
 80029f0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80029f2:	693b      	ldr	r3, [r7, #16]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	371c      	adds	r7, #28
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr

080029fe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b084      	sub	sp, #16
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a0c:	f7ff fe6e 	bl	80026ec <HAL_GetTick>
 8002a10:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d008      	beq.n	8002a30 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2280      	movs	r2, #128	@ 0x80
 8002a22:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e052      	b.n	8002ad6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0216 	bic.w	r2, r2, #22
 8002a3e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	695a      	ldr	r2, [r3, #20]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a4e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d103      	bne.n	8002a60 <HAL_DMA_Abort+0x62>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0208 	bic.w	r2, r2, #8
 8002a6e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0201 	bic.w	r2, r2, #1
 8002a7e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a80:	e013      	b.n	8002aaa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a82:	f7ff fe33 	bl	80026ec <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b05      	cmp	r3, #5
 8002a8e:	d90c      	bls.n	8002aaa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2220      	movs	r2, #32
 8002a94:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2203      	movs	r2, #3
 8002a9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e015      	b.n	8002ad6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1e4      	bne.n	8002a82 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002abc:	223f      	movs	r2, #63	@ 0x3f
 8002abe:	409a      	lsls	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d004      	beq.n	8002afc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2280      	movs	r2, #128	@ 0x80
 8002af6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e00c      	b.n	8002b16 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2205      	movs	r2, #5
 8002b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
	...

08002b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b087      	sub	sp, #28
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b42:	2300      	movs	r3, #0
 8002b44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b46:	e16f      	b.n	8002e28 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	fa01 f303 	lsl.w	r3, r1, r3
 8002b54:	4013      	ands	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 8161 	beq.w	8002e22 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 0303 	and.w	r3, r3, #3
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d005      	beq.n	8002b78 <HAL_GPIO_Init+0x40>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f003 0303 	and.w	r3, r3, #3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d130      	bne.n	8002bda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	2203      	movs	r2, #3
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	68da      	ldr	r2, [r3, #12]
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bae:	2201      	movs	r2, #1
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	091b      	lsrs	r3, r3, #4
 8002bc4:	f003 0201 	and.w	r2, r3, #1
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f003 0303 	and.w	r3, r3, #3
 8002be2:	2b03      	cmp	r3, #3
 8002be4:	d017      	beq.n	8002c16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	2203      	movs	r2, #3
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f003 0303 	and.w	r3, r3, #3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d123      	bne.n	8002c6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	08da      	lsrs	r2, r3, #3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	3208      	adds	r2, #8
 8002c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	220f      	movs	r2, #15
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4013      	ands	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	691a      	ldr	r2, [r3, #16]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	08da      	lsrs	r2, r3, #3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	3208      	adds	r2, #8
 8002c64:	6939      	ldr	r1, [r7, #16]
 8002c66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	2203      	movs	r2, #3
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f003 0203 	and.w	r2, r3, #3
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 80bb 	beq.w	8002e22 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cac:	2300      	movs	r3, #0
 8002cae:	60bb      	str	r3, [r7, #8]
 8002cb0:	4b64      	ldr	r3, [pc, #400]	@ (8002e44 <HAL_GPIO_Init+0x30c>)
 8002cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb4:	4a63      	ldr	r2, [pc, #396]	@ (8002e44 <HAL_GPIO_Init+0x30c>)
 8002cb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cba:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cbc:	4b61      	ldr	r3, [pc, #388]	@ (8002e44 <HAL_GPIO_Init+0x30c>)
 8002cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc4:	60bb      	str	r3, [r7, #8]
 8002cc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002cc8:	4a5f      	ldr	r2, [pc, #380]	@ (8002e48 <HAL_GPIO_Init+0x310>)
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	089b      	lsrs	r3, r3, #2
 8002cce:	3302      	adds	r3, #2
 8002cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	220f      	movs	r2, #15
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a57      	ldr	r2, [pc, #348]	@ (8002e4c <HAL_GPIO_Init+0x314>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d031      	beq.n	8002d58 <HAL_GPIO_Init+0x220>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a56      	ldr	r2, [pc, #344]	@ (8002e50 <HAL_GPIO_Init+0x318>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d02b      	beq.n	8002d54 <HAL_GPIO_Init+0x21c>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a55      	ldr	r2, [pc, #340]	@ (8002e54 <HAL_GPIO_Init+0x31c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d025      	beq.n	8002d50 <HAL_GPIO_Init+0x218>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a54      	ldr	r2, [pc, #336]	@ (8002e58 <HAL_GPIO_Init+0x320>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d01f      	beq.n	8002d4c <HAL_GPIO_Init+0x214>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a53      	ldr	r2, [pc, #332]	@ (8002e5c <HAL_GPIO_Init+0x324>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d019      	beq.n	8002d48 <HAL_GPIO_Init+0x210>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a52      	ldr	r2, [pc, #328]	@ (8002e60 <HAL_GPIO_Init+0x328>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d013      	beq.n	8002d44 <HAL_GPIO_Init+0x20c>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a51      	ldr	r2, [pc, #324]	@ (8002e64 <HAL_GPIO_Init+0x32c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d00d      	beq.n	8002d40 <HAL_GPIO_Init+0x208>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a50      	ldr	r2, [pc, #320]	@ (8002e68 <HAL_GPIO_Init+0x330>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d007      	beq.n	8002d3c <HAL_GPIO_Init+0x204>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a4f      	ldr	r2, [pc, #316]	@ (8002e6c <HAL_GPIO_Init+0x334>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d101      	bne.n	8002d38 <HAL_GPIO_Init+0x200>
 8002d34:	2308      	movs	r3, #8
 8002d36:	e010      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d38:	2309      	movs	r3, #9
 8002d3a:	e00e      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d3c:	2307      	movs	r3, #7
 8002d3e:	e00c      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d40:	2306      	movs	r3, #6
 8002d42:	e00a      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d44:	2305      	movs	r3, #5
 8002d46:	e008      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d48:	2304      	movs	r3, #4
 8002d4a:	e006      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e004      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e002      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d54:	2301      	movs	r3, #1
 8002d56:	e000      	b.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	f002 0203 	and.w	r2, r2, #3
 8002d60:	0092      	lsls	r2, r2, #2
 8002d62:	4093      	lsls	r3, r2
 8002d64:	461a      	mov	r2, r3
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d6c:	4936      	ldr	r1, [pc, #216]	@ (8002e48 <HAL_GPIO_Init+0x310>)
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	089b      	lsrs	r3, r3, #2
 8002d72:	3302      	adds	r3, #2
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e70 <HAL_GPIO_Init+0x338>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	4013      	ands	r3, r2
 8002d88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d9e:	4a34      	ldr	r2, [pc, #208]	@ (8002e70 <HAL_GPIO_Init+0x338>)
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002da4:	4b32      	ldr	r3, [pc, #200]	@ (8002e70 <HAL_GPIO_Init+0x338>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	43db      	mvns	r3, r3
 8002dae:	693a      	ldr	r2, [r7, #16]
 8002db0:	4013      	ands	r3, r2
 8002db2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d003      	beq.n	8002dc8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002dc8:	4a29      	ldr	r2, [pc, #164]	@ (8002e70 <HAL_GPIO_Init+0x338>)
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dce:	4b28      	ldr	r3, [pc, #160]	@ (8002e70 <HAL_GPIO_Init+0x338>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	693a      	ldr	r2, [r7, #16]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002df2:	4a1f      	ldr	r2, [pc, #124]	@ (8002e70 <HAL_GPIO_Init+0x338>)
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e70 <HAL_GPIO_Init+0x338>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	4013      	ands	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e1c:	4a14      	ldr	r2, [pc, #80]	@ (8002e70 <HAL_GPIO_Init+0x338>)
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	3301      	adds	r3, #1
 8002e26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f47f ae88 	bne.w	8002b48 <HAL_GPIO_Init+0x10>
  }
}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop
 8002e3c:	371c      	adds	r7, #28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr
 8002e44:	40023800 	.word	0x40023800
 8002e48:	40013800 	.word	0x40013800
 8002e4c:	40020000 	.word	0x40020000
 8002e50:	40020400 	.word	0x40020400
 8002e54:	40020800 	.word	0x40020800
 8002e58:	40020c00 	.word	0x40020c00
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	40021400 	.word	0x40021400
 8002e64:	40021800 	.word	0x40021800
 8002e68:	40021c00 	.word	0x40021c00
 8002e6c:	40022000 	.word	0x40022000
 8002e70:	40013c00 	.word	0x40013c00

08002e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	807b      	strh	r3, [r7, #2]
 8002e80:	4613      	mov	r3, r2
 8002e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e84:	787b      	ldrb	r3, [r7, #1]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e8a:	887a      	ldrh	r2, [r7, #2]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e90:	e003      	b.n	8002e9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e92:	887b      	ldrh	r3, [r7, #2]
 8002e94:	041a      	lsls	r2, r3, #16
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	619a      	str	r2, [r3, #24]
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bc80      	pop	{r7}
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	4603      	mov	r3, r0
 8002eac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002eae:	4b08      	ldr	r3, [pc, #32]	@ (8002ed0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002eb0:	695a      	ldr	r2, [r3, #20]
 8002eb2:	88fb      	ldrh	r3, [r7, #6]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d006      	beq.n	8002ec8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002eba:	4a05      	ldr	r2, [pc, #20]	@ (8002ed0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ebc:	88fb      	ldrh	r3, [r7, #6]
 8002ebe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ec0:	88fb      	ldrh	r3, [r7, #6]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff f848 	bl	8001f58 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ec8:	bf00      	nop
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40013c00 	.word	0x40013c00

08002ed4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e12b      	b.n	800313e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d106      	bne.n	8002f00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff f896 	bl	800202c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2224      	movs	r2, #36	@ 0x24
 8002f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 0201 	bic.w	r2, r2, #1
 8002f16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f38:	f001 fcf0 	bl	800491c <HAL_RCC_GetPCLK1Freq>
 8002f3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	4a81      	ldr	r2, [pc, #516]	@ (8003148 <HAL_I2C_Init+0x274>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d807      	bhi.n	8002f58 <HAL_I2C_Init+0x84>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4a80      	ldr	r2, [pc, #512]	@ (800314c <HAL_I2C_Init+0x278>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	bf94      	ite	ls
 8002f50:	2301      	movls	r3, #1
 8002f52:	2300      	movhi	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	e006      	b.n	8002f66 <HAL_I2C_Init+0x92>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4a7d      	ldr	r2, [pc, #500]	@ (8003150 <HAL_I2C_Init+0x27c>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	bf94      	ite	ls
 8002f60:	2301      	movls	r3, #1
 8002f62:	2300      	movhi	r3, #0
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e0e7      	b.n	800313e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	4a78      	ldr	r2, [pc, #480]	@ (8003154 <HAL_I2C_Init+0x280>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	0c9b      	lsrs	r3, r3, #18
 8002f78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6a1b      	ldr	r3, [r3, #32]
 8002f94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	4a6a      	ldr	r2, [pc, #424]	@ (8003148 <HAL_I2C_Init+0x274>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d802      	bhi.n	8002fa8 <HAL_I2C_Init+0xd4>
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	e009      	b.n	8002fbc <HAL_I2C_Init+0xe8>
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002fae:	fb02 f303 	mul.w	r3, r2, r3
 8002fb2:	4a69      	ldr	r2, [pc, #420]	@ (8003158 <HAL_I2C_Init+0x284>)
 8002fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb8:	099b      	lsrs	r3, r3, #6
 8002fba:	3301      	adds	r3, #1
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	430b      	orrs	r3, r1
 8002fc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	495c      	ldr	r1, [pc, #368]	@ (8003148 <HAL_I2C_Init+0x274>)
 8002fd8:	428b      	cmp	r3, r1
 8002fda:	d819      	bhi.n	8003010 <HAL_I2C_Init+0x13c>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1e59      	subs	r1, r3, #1
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fea:	1c59      	adds	r1, r3, #1
 8002fec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ff0:	400b      	ands	r3, r1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00a      	beq.n	800300c <HAL_I2C_Init+0x138>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	1e59      	subs	r1, r3, #1
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	005b      	lsls	r3, r3, #1
 8003000:	fbb1 f3f3 	udiv	r3, r1, r3
 8003004:	3301      	adds	r3, #1
 8003006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800300a:	e051      	b.n	80030b0 <HAL_I2C_Init+0x1dc>
 800300c:	2304      	movs	r3, #4
 800300e:	e04f      	b.n	80030b0 <HAL_I2C_Init+0x1dc>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d111      	bne.n	800303c <HAL_I2C_Init+0x168>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	1e58      	subs	r0, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6859      	ldr	r1, [r3, #4]
 8003020:	460b      	mov	r3, r1
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	440b      	add	r3, r1
 8003026:	fbb0 f3f3 	udiv	r3, r0, r3
 800302a:	3301      	adds	r3, #1
 800302c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	e012      	b.n	8003062 <HAL_I2C_Init+0x18e>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	1e58      	subs	r0, r3, #1
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6859      	ldr	r1, [r3, #4]
 8003044:	460b      	mov	r3, r1
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	0099      	lsls	r1, r3, #2
 800304c:	440b      	add	r3, r1
 800304e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003052:	3301      	adds	r3, #1
 8003054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003058:	2b00      	cmp	r3, #0
 800305a:	bf0c      	ite	eq
 800305c:	2301      	moveq	r3, #1
 800305e:	2300      	movne	r3, #0
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_I2C_Init+0x196>
 8003066:	2301      	movs	r3, #1
 8003068:	e022      	b.n	80030b0 <HAL_I2C_Init+0x1dc>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10e      	bne.n	8003090 <HAL_I2C_Init+0x1bc>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	1e58      	subs	r0, r3, #1
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6859      	ldr	r1, [r3, #4]
 800307a:	460b      	mov	r3, r1
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	440b      	add	r3, r1
 8003080:	fbb0 f3f3 	udiv	r3, r0, r3
 8003084:	3301      	adds	r3, #1
 8003086:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800308a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800308e:	e00f      	b.n	80030b0 <HAL_I2C_Init+0x1dc>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1e58      	subs	r0, r3, #1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6859      	ldr	r1, [r3, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	0099      	lsls	r1, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030a6:	3301      	adds	r3, #1
 80030a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	6809      	ldr	r1, [r1, #0]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69da      	ldr	r2, [r3, #28]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	6911      	ldr	r1, [r2, #16]
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	68d2      	ldr	r2, [r2, #12]
 80030ea:	4311      	orrs	r1, r2
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	6812      	ldr	r2, [r2, #0]
 80030f0:	430b      	orrs	r3, r1
 80030f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2220      	movs	r2, #32
 800312a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	000186a0 	.word	0x000186a0
 800314c:	001e847f 	.word	0x001e847f
 8003150:	003d08ff 	.word	0x003d08ff
 8003154:	431bde83 	.word	0x431bde83
 8003158:	10624dd3 	.word	0x10624dd3

0800315c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b088      	sub	sp, #32
 8003160:	af02      	add	r7, sp, #8
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	607a      	str	r2, [r7, #4]
 8003166:	461a      	mov	r2, r3
 8003168:	460b      	mov	r3, r1
 800316a:	817b      	strh	r3, [r7, #10]
 800316c:	4613      	mov	r3, r2
 800316e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003170:	f7ff fabc 	bl	80026ec <HAL_GetTick>
 8003174:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b20      	cmp	r3, #32
 8003180:	f040 80e0 	bne.w	8003344 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	2319      	movs	r3, #25
 800318a:	2201      	movs	r2, #1
 800318c:	4970      	ldr	r1, [pc, #448]	@ (8003350 <HAL_I2C_Master_Transmit+0x1f4>)
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f000 fc64 	bl	8003a5c <I2C_WaitOnFlagUntilTimeout>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800319a:	2302      	movs	r3, #2
 800319c:	e0d3      	b.n	8003346 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d101      	bne.n	80031ac <HAL_I2C_Master_Transmit+0x50>
 80031a8:	2302      	movs	r3, #2
 80031aa:	e0cc      	b.n	8003346 <HAL_I2C_Master_Transmit+0x1ea>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d007      	beq.n	80031d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f042 0201 	orr.w	r2, r2, #1
 80031d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2221      	movs	r2, #33	@ 0x21
 80031e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2210      	movs	r2, #16
 80031ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	893a      	ldrh	r2, [r7, #8]
 8003202:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003208:	b29a      	uxth	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	4a50      	ldr	r2, [pc, #320]	@ (8003354 <HAL_I2C_Master_Transmit+0x1f8>)
 8003212:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003214:	8979      	ldrh	r1, [r7, #10]
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	6a3a      	ldr	r2, [r7, #32]
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f000 face 	bl	80037bc <I2C_MasterRequestWrite>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e08d      	b.n	8003346 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800322a:	2300      	movs	r3, #0
 800322c:	613b      	str	r3, [r7, #16]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	695b      	ldr	r3, [r3, #20]
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	613b      	str	r3, [r7, #16]
 800323e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003240:	e066      	b.n	8003310 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	6a39      	ldr	r1, [r7, #32]
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f000 fd22 	bl	8003c90 <I2C_WaitOnTXEFlagUntilTimeout>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00d      	beq.n	800326e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003256:	2b04      	cmp	r3, #4
 8003258:	d107      	bne.n	800326a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003268:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e06b      	b.n	8003346 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003272:	781a      	ldrb	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327e:	1c5a      	adds	r2, r3, #1
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003288:	b29b      	uxth	r3, r3
 800328a:	3b01      	subs	r3, #1
 800328c:	b29a      	uxth	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003296:	3b01      	subs	r3, #1
 8003298:	b29a      	uxth	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	f003 0304 	and.w	r3, r3, #4
 80032a8:	2b04      	cmp	r3, #4
 80032aa:	d11b      	bne.n	80032e4 <HAL_I2C_Master_Transmit+0x188>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d017      	beq.n	80032e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b8:	781a      	ldrb	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	1c5a      	adds	r2, r3, #1
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	3b01      	subs	r3, #1
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032dc:	3b01      	subs	r3, #1
 80032de:	b29a      	uxth	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	6a39      	ldr	r1, [r7, #32]
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f000 fd19 	bl	8003d20 <I2C_WaitOnBTFFlagUntilTimeout>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00d      	beq.n	8003310 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f8:	2b04      	cmp	r3, #4
 80032fa:	d107      	bne.n	800330c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800330a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e01a      	b.n	8003346 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003314:	2b00      	cmp	r3, #0
 8003316:	d194      	bne.n	8003242 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003326:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2220      	movs	r2, #32
 800332c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003340:	2300      	movs	r3, #0
 8003342:	e000      	b.n	8003346 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003344:	2302      	movs	r3, #2
  }
}
 8003346:	4618      	mov	r0, r3
 8003348:	3718      	adds	r7, #24
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	00100002 	.word	0x00100002
 8003354:	ffff0000 	.word	0xffff0000

08003358 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08c      	sub	sp, #48	@ 0x30
 800335c:	af02      	add	r7, sp, #8
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	607a      	str	r2, [r7, #4]
 8003362:	461a      	mov	r2, r3
 8003364:	460b      	mov	r3, r1
 8003366:	817b      	strh	r3, [r7, #10]
 8003368:	4613      	mov	r3, r2
 800336a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800336c:	f7ff f9be 	bl	80026ec <HAL_GetTick>
 8003370:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b20      	cmp	r3, #32
 800337c:	f040 8217 	bne.w	80037ae <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	2319      	movs	r3, #25
 8003386:	2201      	movs	r2, #1
 8003388:	497c      	ldr	r1, [pc, #496]	@ (800357c <HAL_I2C_Master_Receive+0x224>)
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 fb66 	bl	8003a5c <I2C_WaitOnFlagUntilTimeout>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003396:	2302      	movs	r3, #2
 8003398:	e20a      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_I2C_Master_Receive+0x50>
 80033a4:	2302      	movs	r3, #2
 80033a6:	e203      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d007      	beq.n	80033ce <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f042 0201 	orr.w	r2, r2, #1
 80033cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2222      	movs	r2, #34	@ 0x22
 80033e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2210      	movs	r2, #16
 80033ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	893a      	ldrh	r2, [r7, #8]
 80033fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	4a5c      	ldr	r2, [pc, #368]	@ (8003580 <HAL_I2C_Master_Receive+0x228>)
 800340e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003410:	8979      	ldrh	r1, [r7, #10]
 8003412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 fa52 	bl	80038c0 <I2C_MasterRequestRead>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e1c4      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342a:	2b00      	cmp	r3, #0
 800342c:	d113      	bne.n	8003456 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800342e:	2300      	movs	r3, #0
 8003430:	623b      	str	r3, [r7, #32]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	623b      	str	r3, [r7, #32]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	623b      	str	r3, [r7, #32]
 8003442:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	e198      	b.n	8003788 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800345a:	2b01      	cmp	r3, #1
 800345c:	d11b      	bne.n	8003496 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800346c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800346e:	2300      	movs	r3, #0
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	61fb      	str	r3, [r7, #28]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	61fb      	str	r3, [r7, #28]
 8003482:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	e178      	b.n	8003788 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349a:	2b02      	cmp	r3, #2
 800349c:	d11b      	bne.n	80034d6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034be:	2300      	movs	r3, #0
 80034c0:	61bb      	str	r3, [r7, #24]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	61bb      	str	r3, [r7, #24]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	61bb      	str	r3, [r7, #24]
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	e158      	b.n	8003788 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80034e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80034fc:	e144      	b.n	8003788 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003502:	2b03      	cmp	r3, #3
 8003504:	f200 80f1 	bhi.w	80036ea <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800350c:	2b01      	cmp	r3, #1
 800350e:	d123      	bne.n	8003558 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003512:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 fc4b 	bl	8003db0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e145      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	691a      	ldr	r2, [r3, #16]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	1c5a      	adds	r2, r3, #1
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003540:	3b01      	subs	r3, #1
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800354c:	b29b      	uxth	r3, r3
 800354e:	3b01      	subs	r3, #1
 8003550:	b29a      	uxth	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003556:	e117      	b.n	8003788 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800355c:	2b02      	cmp	r3, #2
 800355e:	d14e      	bne.n	80035fe <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003566:	2200      	movs	r2, #0
 8003568:	4906      	ldr	r1, [pc, #24]	@ (8003584 <HAL_I2C_Master_Receive+0x22c>)
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f000 fa76 	bl	8003a5c <I2C_WaitOnFlagUntilTimeout>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d008      	beq.n	8003588 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e11a      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
 800357a:	bf00      	nop
 800357c:	00100002 	.word	0x00100002
 8003580:	ffff0000 	.word	0xffff0000
 8003584:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003596:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	691a      	ldr	r2, [r3, #16]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035aa:	1c5a      	adds	r2, r3, #1
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b4:	3b01      	subs	r3, #1
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	3b01      	subs	r3, #1
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	691a      	ldr	r2, [r3, #16]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e6:	3b01      	subs	r3, #1
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035fc:	e0c4      	b.n	8003788 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003604:	2200      	movs	r2, #0
 8003606:	496c      	ldr	r1, [pc, #432]	@ (80037b8 <HAL_I2C_Master_Receive+0x460>)
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f000 fa27 	bl	8003a5c <I2C_WaitOnFlagUntilTimeout>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e0cb      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003626:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363a:	1c5a      	adds	r2, r3, #1
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003650:	b29b      	uxth	r3, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800365a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003660:	2200      	movs	r2, #0
 8003662:	4955      	ldr	r1, [pc, #340]	@ (80037b8 <HAL_I2C_Master_Receive+0x460>)
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f000 f9f9 	bl	8003a5c <I2C_WaitOnFlagUntilTimeout>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e09d      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003682:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	691a      	ldr	r2, [r3, #16]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368e:	b2d2      	uxtb	r2, r2
 8003690:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	1c5a      	adds	r2, r3, #1
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a0:	3b01      	subs	r3, #1
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	3b01      	subs	r3, #1
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	691a      	ldr	r2, [r3, #16]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c0:	b2d2      	uxtb	r2, r2
 80036c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d2:	3b01      	subs	r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036de:	b29b      	uxth	r3, r3
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036e8:	e04e      	b.n	8003788 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 fb5e 	bl	8003db0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e058      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	691a      	ldr	r2, [r3, #16]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	b2d2      	uxtb	r2, r2
 800370a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003710:	1c5a      	adds	r2, r3, #1
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800371a:	3b01      	subs	r3, #1
 800371c:	b29a      	uxth	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003726:	b29b      	uxth	r3, r3
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	f003 0304 	and.w	r3, r3, #4
 800373a:	2b04      	cmp	r3, #4
 800373c:	d124      	bne.n	8003788 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003742:	2b03      	cmp	r3, #3
 8003744:	d107      	bne.n	8003756 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003754:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	691a      	ldr	r2, [r3, #16]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003760:	b2d2      	uxtb	r2, r2
 8003762:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	1c5a      	adds	r2, r3, #1
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003772:	3b01      	subs	r3, #1
 8003774:	b29a      	uxth	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800377e:	b29b      	uxth	r3, r3
 8003780:	3b01      	subs	r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800378c:	2b00      	cmp	r3, #0
 800378e:	f47f aeb6 	bne.w	80034fe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2220      	movs	r2, #32
 8003796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80037aa:	2300      	movs	r3, #0
 80037ac:	e000      	b.n	80037b0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80037ae:	2302      	movs	r3, #2
  }
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3728      	adds	r7, #40	@ 0x28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	00010004 	.word	0x00010004

080037bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af02      	add	r7, sp, #8
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	607a      	str	r2, [r7, #4]
 80037c6:	603b      	str	r3, [r7, #0]
 80037c8:	460b      	mov	r3, r1
 80037ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d006      	beq.n	80037e6 <I2C_MasterRequestWrite+0x2a>
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d003      	beq.n	80037e6 <I2C_MasterRequestWrite+0x2a>
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037e4:	d108      	bne.n	80037f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037f4:	601a      	str	r2, [r3, #0]
 80037f6:	e00b      	b.n	8003810 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fc:	2b12      	cmp	r3, #18
 80037fe:	d107      	bne.n	8003810 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800380e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f000 f91d 	bl	8003a5c <I2C_WaitOnFlagUntilTimeout>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00d      	beq.n	8003844 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003832:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003836:	d103      	bne.n	8003840 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800383e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e035      	b.n	80038b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800384c:	d108      	bne.n	8003860 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800384e:	897b      	ldrh	r3, [r7, #10]
 8003850:	b2db      	uxtb	r3, r3
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800385c:	611a      	str	r2, [r3, #16]
 800385e:	e01b      	b.n	8003898 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003860:	897b      	ldrh	r3, [r7, #10]
 8003862:	11db      	asrs	r3, r3, #7
 8003864:	b2db      	uxtb	r3, r3
 8003866:	f003 0306 	and.w	r3, r3, #6
 800386a:	b2db      	uxtb	r3, r3
 800386c:	f063 030f 	orn	r3, r3, #15
 8003870:	b2da      	uxtb	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	490e      	ldr	r1, [pc, #56]	@ (80038b8 <I2C_MasterRequestWrite+0xfc>)
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 f966 	bl	8003b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e010      	b.n	80038b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800388e:	897b      	ldrh	r3, [r7, #10]
 8003890:	b2da      	uxtb	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	4907      	ldr	r1, [pc, #28]	@ (80038bc <I2C_MasterRequestWrite+0x100>)
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 f956 	bl	8003b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	00010008 	.word	0x00010008
 80038bc:	00010002 	.word	0x00010002

080038c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b088      	sub	sp, #32
 80038c4:	af02      	add	r7, sp, #8
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	607a      	str	r2, [r7, #4]
 80038ca:	603b      	str	r3, [r7, #0]
 80038cc:	460b      	mov	r3, r1
 80038ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d006      	beq.n	80038fa <I2C_MasterRequestRead+0x3a>
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d003      	beq.n	80038fa <I2C_MasterRequestRead+0x3a>
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038f8:	d108      	bne.n	800390c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	e00b      	b.n	8003924 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003910:	2b11      	cmp	r3, #17
 8003912:	d107      	bne.n	8003924 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003922:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 f893 	bl	8003a5c <I2C_WaitOnFlagUntilTimeout>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00d      	beq.n	8003958 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800394a:	d103      	bne.n	8003954 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003952:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e079      	b.n	8003a4c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003960:	d108      	bne.n	8003974 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003962:	897b      	ldrh	r3, [r7, #10]
 8003964:	b2db      	uxtb	r3, r3
 8003966:	f043 0301 	orr.w	r3, r3, #1
 800396a:	b2da      	uxtb	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	611a      	str	r2, [r3, #16]
 8003972:	e05f      	b.n	8003a34 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003974:	897b      	ldrh	r3, [r7, #10]
 8003976:	11db      	asrs	r3, r3, #7
 8003978:	b2db      	uxtb	r3, r3
 800397a:	f003 0306 	and.w	r3, r3, #6
 800397e:	b2db      	uxtb	r3, r3
 8003980:	f063 030f 	orn	r3, r3, #15
 8003984:	b2da      	uxtb	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	4930      	ldr	r1, [pc, #192]	@ (8003a54 <I2C_MasterRequestRead+0x194>)
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 f8dc 	bl	8003b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e054      	b.n	8003a4c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039a2:	897b      	ldrh	r3, [r7, #10]
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	4929      	ldr	r1, [pc, #164]	@ (8003a58 <I2C_MasterRequestRead+0x198>)
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 f8cc 	bl	8003b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e044      	b.n	8003a4c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	613b      	str	r3, [r7, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	613b      	str	r3, [r7, #16]
 80039d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	9300      	str	r3, [sp, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f000 f831 	bl	8003a5c <I2C_WaitOnFlagUntilTimeout>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00d      	beq.n	8003a1c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a0e:	d103      	bne.n	8003a18 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a16:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e017      	b.n	8003a4c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003a1c:	897b      	ldrh	r3, [r7, #10]
 8003a1e:	11db      	asrs	r3, r3, #7
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	f003 0306 	and.w	r3, r3, #6
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	f063 030e 	orn	r3, r3, #14
 8003a2c:	b2da      	uxtb	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	4907      	ldr	r1, [pc, #28]	@ (8003a58 <I2C_MasterRequestRead+0x198>)
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 f888 	bl	8003b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	00010008 	.word	0x00010008
 8003a58:	00010002 	.word	0x00010002

08003a5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	603b      	str	r3, [r7, #0]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a6c:	e048      	b.n	8003b00 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a74:	d044      	beq.n	8003b00 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a76:	f7fe fe39 	bl	80026ec <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	683a      	ldr	r2, [r7, #0]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d302      	bcc.n	8003a8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d139      	bne.n	8003b00 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	0c1b      	lsrs	r3, r3, #16
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d10d      	bne.n	8003ab2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	695b      	ldr	r3, [r3, #20]
 8003a9c:	43da      	mvns	r2, r3
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	bf0c      	ite	eq
 8003aa8:	2301      	moveq	r3, #1
 8003aaa:	2300      	movne	r3, #0
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	461a      	mov	r2, r3
 8003ab0:	e00c      	b.n	8003acc <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	43da      	mvns	r2, r3
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	4013      	ands	r3, r2
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	bf0c      	ite	eq
 8003ac4:	2301      	moveq	r3, #1
 8003ac6:	2300      	movne	r3, #0
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	461a      	mov	r2, r3
 8003acc:	79fb      	ldrb	r3, [r7, #7]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d116      	bne.n	8003b00 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2220      	movs	r2, #32
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aec:	f043 0220 	orr.w	r2, r3, #32
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e023      	b.n	8003b48 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	0c1b      	lsrs	r3, r3, #16
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d10d      	bne.n	8003b26 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	43da      	mvns	r2, r3
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	4013      	ands	r3, r2
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	bf0c      	ite	eq
 8003b1c:	2301      	moveq	r3, #1
 8003b1e:	2300      	movne	r3, #0
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	461a      	mov	r2, r3
 8003b24:	e00c      	b.n	8003b40 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	43da      	mvns	r2, r3
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	4013      	ands	r3, r2
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	bf0c      	ite	eq
 8003b38:	2301      	moveq	r3, #1
 8003b3a:	2300      	movne	r3, #0
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	461a      	mov	r2, r3
 8003b40:	79fb      	ldrb	r3, [r7, #7]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d093      	beq.n	8003a6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
 8003b5c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b5e:	e071      	b.n	8003c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b6e:	d123      	bne.n	8003bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b7e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2220      	movs	r2, #32
 8003b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba4:	f043 0204 	orr.w	r2, r3, #4
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e067      	b.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bbe:	d041      	beq.n	8003c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bc0:	f7fe fd94 	bl	80026ec <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d302      	bcc.n	8003bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d136      	bne.n	8003c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	0c1b      	lsrs	r3, r3, #16
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d10c      	bne.n	8003bfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	43da      	mvns	r2, r3
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	4013      	ands	r3, r2
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	bf14      	ite	ne
 8003bf2:	2301      	movne	r3, #1
 8003bf4:	2300      	moveq	r3, #0
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	e00b      	b.n	8003c12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	43da      	mvns	r2, r3
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	4013      	ands	r3, r2
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	bf14      	ite	ne
 8003c0c:	2301      	movne	r3, #1
 8003c0e:	2300      	moveq	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d016      	beq.n	8003c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2220      	movs	r2, #32
 8003c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c30:	f043 0220 	orr.w	r2, r3, #32
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e021      	b.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	0c1b      	lsrs	r3, r3, #16
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d10c      	bne.n	8003c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	43da      	mvns	r2, r3
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	bf14      	ite	ne
 8003c60:	2301      	movne	r3, #1
 8003c62:	2300      	moveq	r3, #0
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	e00b      	b.n	8003c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	43da      	mvns	r2, r3
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	4013      	ands	r3, r2
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	bf14      	ite	ne
 8003c7a:	2301      	movne	r3, #1
 8003c7c:	2300      	moveq	r3, #0
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f47f af6d 	bne.w	8003b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c9c:	e034      	b.n	8003d08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 f8e3 	bl	8003e6a <I2C_IsAcknowledgeFailed>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e034      	b.n	8003d18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb4:	d028      	beq.n	8003d08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cb6:	f7fe fd19 	bl	80026ec <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d302      	bcc.n	8003ccc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d11d      	bne.n	8003d08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cd6:	2b80      	cmp	r3, #128	@ 0x80
 8003cd8:	d016      	beq.n	8003d08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf4:	f043 0220 	orr.w	r2, r3, #32
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e007      	b.n	8003d18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d12:	2b80      	cmp	r3, #128	@ 0x80
 8003d14:	d1c3      	bne.n	8003c9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d2c:	e034      	b.n	8003d98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 f89b 	bl	8003e6a <I2C_IsAcknowledgeFailed>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e034      	b.n	8003da8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d44:	d028      	beq.n	8003d98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d46:	f7fe fcd1 	bl	80026ec <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	68ba      	ldr	r2, [r7, #8]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d302      	bcc.n	8003d5c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d11d      	bne.n	8003d98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	d016      	beq.n	8003d98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2220      	movs	r2, #32
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d84:	f043 0220 	orr.w	r2, r3, #32
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e007      	b.n	8003da8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f003 0304 	and.w	r3, r3, #4
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	d1c3      	bne.n	8003d2e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003dbc:	e049      	b.n	8003e52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	f003 0310 	and.w	r3, r3, #16
 8003dc8:	2b10      	cmp	r3, #16
 8003dca:	d119      	bne.n	8003e00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f06f 0210 	mvn.w	r2, #16
 8003dd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e030      	b.n	8003e62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e00:	f7fe fc74 	bl	80026ec <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d302      	bcc.n	8003e16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d11d      	bne.n	8003e52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e20:	2b40      	cmp	r3, #64	@ 0x40
 8003e22:	d016      	beq.n	8003e52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3e:	f043 0220 	orr.w	r2, r3, #32
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e007      	b.n	8003e62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e5c:	2b40      	cmp	r3, #64	@ 0x40
 8003e5e:	d1ae      	bne.n	8003dbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e80:	d11b      	bne.n	8003eba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e8a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea6:	f043 0204 	orr.w	r2, r3, #4
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bc80      	pop	{r7}
 8003ec4:	4770      	bx	lr

08003ec6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ec6:	b580      	push	{r7, lr}
 8003ec8:	b086      	sub	sp, #24
 8003eca:	af02      	add	r7, sp, #8
 8003ecc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d101      	bne.n	8003ed8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e101      	b.n	80040dc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d106      	bne.n	8003ef8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7fe fa60 	bl	80023b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2203      	movs	r2, #3
 8003efc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f06:	d102      	bne.n	8003f0e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f002 ff87 	bl	8006e26 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6818      	ldr	r0, [r3, #0]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	7c1a      	ldrb	r2, [r3, #16]
 8003f20:	f88d 2000 	strb.w	r2, [sp]
 8003f24:	3304      	adds	r3, #4
 8003f26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f28:	f002 ff24 	bl	8006d74 <USB_CoreInit>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d005      	beq.n	8003f3e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2202      	movs	r2, #2
 8003f36:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e0ce      	b.n	80040dc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2100      	movs	r1, #0
 8003f44:	4618      	mov	r0, r3
 8003f46:	f002 ff7e 	bl	8006e46 <USB_SetCurrentMode>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d005      	beq.n	8003f5c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e0bf      	b.n	80040dc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	73fb      	strb	r3, [r7, #15]
 8003f60:	e04a      	b.n	8003ff8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f62:	7bfa      	ldrb	r2, [r7, #15]
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	4613      	mov	r3, r2
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	440b      	add	r3, r1
 8003f70:	3315      	adds	r3, #21
 8003f72:	2201      	movs	r2, #1
 8003f74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f76:	7bfa      	ldrb	r2, [r7, #15]
 8003f78:	6879      	ldr	r1, [r7, #4]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	4413      	add	r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	440b      	add	r3, r1
 8003f84:	3314      	adds	r3, #20
 8003f86:	7bfa      	ldrb	r2, [r7, #15]
 8003f88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f8a:	7bfa      	ldrb	r2, [r7, #15]
 8003f8c:	7bfb      	ldrb	r3, [r7, #15]
 8003f8e:	b298      	uxth	r0, r3
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	00db      	lsls	r3, r3, #3
 8003f96:	4413      	add	r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	332e      	adds	r3, #46	@ 0x2e
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003fa2:	7bfa      	ldrb	r2, [r7, #15]
 8003fa4:	6879      	ldr	r1, [r7, #4]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	4413      	add	r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	440b      	add	r3, r1
 8003fb0:	3318      	adds	r3, #24
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003fb6:	7bfa      	ldrb	r2, [r7, #15]
 8003fb8:	6879      	ldr	r1, [r7, #4]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	00db      	lsls	r3, r3, #3
 8003fbe:	4413      	add	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	440b      	add	r3, r1
 8003fc4:	331c      	adds	r3, #28
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003fca:	7bfa      	ldrb	r2, [r7, #15]
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	4413      	add	r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	3320      	adds	r3, #32
 8003fda:	2200      	movs	r2, #0
 8003fdc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003fde:	7bfa      	ldrb	r2, [r7, #15]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	4413      	add	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	3324      	adds	r3, #36	@ 0x24
 8003fee:	2200      	movs	r2, #0
 8003ff0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	73fb      	strb	r3, [r7, #15]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	791b      	ldrb	r3, [r3, #4]
 8003ffc:	7bfa      	ldrb	r2, [r7, #15]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d3af      	bcc.n	8003f62 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004002:	2300      	movs	r3, #0
 8004004:	73fb      	strb	r3, [r7, #15]
 8004006:	e044      	b.n	8004092 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004008:	7bfa      	ldrb	r2, [r7, #15]
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	4413      	add	r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	440b      	add	r3, r1
 8004016:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800401a:	2200      	movs	r2, #0
 800401c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800401e:	7bfa      	ldrb	r2, [r7, #15]
 8004020:	6879      	ldr	r1, [r7, #4]
 8004022:	4613      	mov	r3, r2
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	4413      	add	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	440b      	add	r3, r1
 800402c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004030:	7bfa      	ldrb	r2, [r7, #15]
 8004032:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004034:	7bfa      	ldrb	r2, [r7, #15]
 8004036:	6879      	ldr	r1, [r7, #4]
 8004038:	4613      	mov	r3, r2
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	4413      	add	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	440b      	add	r3, r1
 8004042:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800404a:	7bfa      	ldrb	r2, [r7, #15]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4613      	mov	r3, r2
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	4413      	add	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800405c:	2200      	movs	r2, #0
 800405e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004060:	7bfa      	ldrb	r2, [r7, #15]
 8004062:	6879      	ldr	r1, [r7, #4]
 8004064:	4613      	mov	r3, r2
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	4413      	add	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004076:	7bfa      	ldrb	r2, [r7, #15]
 8004078:	6879      	ldr	r1, [r7, #4]
 800407a:	4613      	mov	r3, r2
 800407c:	00db      	lsls	r3, r3, #3
 800407e:	4413      	add	r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	440b      	add	r3, r1
 8004084:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004088:	2200      	movs	r2, #0
 800408a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	3301      	adds	r3, #1
 8004090:	73fb      	strb	r3, [r7, #15]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	791b      	ldrb	r3, [r3, #4]
 8004096:	7bfa      	ldrb	r2, [r7, #15]
 8004098:	429a      	cmp	r2, r3
 800409a:	d3b5      	bcc.n	8004008 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6818      	ldr	r0, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	7c1a      	ldrb	r2, [r3, #16]
 80040a4:	f88d 2000 	strb.w	r2, [sp]
 80040a8:	3304      	adds	r3, #4
 80040aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040ac:	f002 ff18 	bl	8006ee0 <USB_DevInit>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d005      	beq.n	80040c2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2202      	movs	r2, #2
 80040ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e00c      	b.n	80040dc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f003 f8dd 	bl	8007294 <USB_DevDisconnect>

  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b08a      	sub	sp, #40	@ 0x28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e23b      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d050      	beq.n	80041a4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004102:	4b9e      	ldr	r3, [pc, #632]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 030c 	and.w	r3, r3, #12
 800410a:	2b04      	cmp	r3, #4
 800410c:	d00c      	beq.n	8004128 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800410e:	4b9b      	ldr	r3, [pc, #620]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004116:	2b08      	cmp	r3, #8
 8004118:	d112      	bne.n	8004140 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800411a:	4b98      	ldr	r3, [pc, #608]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004122:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004126:	d10b      	bne.n	8004140 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004128:	4b94      	ldr	r3, [pc, #592]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d036      	beq.n	80041a2 <HAL_RCC_OscConfig+0xbe>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d132      	bne.n	80041a2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e216      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	4b8e      	ldr	r3, [pc, #568]	@ (8004380 <HAL_RCC_OscConfig+0x29c>)
 8004146:	b2d2      	uxtb	r2, r2
 8004148:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d013      	beq.n	800417a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004152:	f7fe facb 	bl	80026ec <HAL_GetTick>
 8004156:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800415a:	f7fe fac7 	bl	80026ec <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	6a3b      	ldr	r3, [r7, #32]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b64      	cmp	r3, #100	@ 0x64
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e200      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416c:	4b83      	ldr	r3, [pc, #524]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x76>
 8004178:	e014      	b.n	80041a4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417a:	f7fe fab7 	bl	80026ec <HAL_GetTick>
 800417e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004182:	f7fe fab3 	bl	80026ec <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	6a3b      	ldr	r3, [r7, #32]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b64      	cmp	r3, #100	@ 0x64
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e1ec      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004194:	4b79      	ldr	r3, [pc, #484]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1f0      	bne.n	8004182 <HAL_RCC_OscConfig+0x9e>
 80041a0:	e000      	b.n	80041a4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041a2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d077      	beq.n	80042a0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041b0:	4b72      	ldr	r3, [pc, #456]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 030c 	and.w	r3, r3, #12
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00b      	beq.n	80041d4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041bc:	4b6f      	ldr	r3, [pc, #444]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041c4:	2b08      	cmp	r3, #8
 80041c6:	d126      	bne.n	8004216 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041c8:	4b6c      	ldr	r3, [pc, #432]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d120      	bne.n	8004216 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041d4:	4b69      	ldr	r3, [pc, #420]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d005      	beq.n	80041ec <HAL_RCC_OscConfig+0x108>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d001      	beq.n	80041ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e1c0      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ec:	4b63      	ldr	r3, [pc, #396]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	21f8      	movs	r1, #248	@ 0xf8
 80041fa:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fc:	68f9      	ldr	r1, [r7, #12]
 80041fe:	fa91 f1a1 	rbit	r1, r1
 8004202:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004204:	6939      	ldr	r1, [r7, #16]
 8004206:	fab1 f181 	clz	r1, r1
 800420a:	b2c9      	uxtb	r1, r1
 800420c:	408b      	lsls	r3, r1
 800420e:	495b      	ldr	r1, [pc, #364]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004210:	4313      	orrs	r3, r2
 8004212:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004214:	e044      	b.n	80042a0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d02a      	beq.n	8004274 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800421e:	4b59      	ldr	r3, [pc, #356]	@ (8004384 <HAL_RCC_OscConfig+0x2a0>)
 8004220:	2201      	movs	r2, #1
 8004222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004224:	f7fe fa62 	bl	80026ec <HAL_GetTick>
 8004228:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800422a:	e008      	b.n	800423e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800422c:	f7fe fa5e 	bl	80026ec <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e197      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800423e:	4b4f      	ldr	r3, [pc, #316]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d0f0      	beq.n	800422c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424a:	4b4c      	ldr	r3, [pc, #304]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	21f8      	movs	r1, #248	@ 0xf8
 8004258:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425a:	6979      	ldr	r1, [r7, #20]
 800425c:	fa91 f1a1 	rbit	r1, r1
 8004260:	61b9      	str	r1, [r7, #24]
  return result;
 8004262:	69b9      	ldr	r1, [r7, #24]
 8004264:	fab1 f181 	clz	r1, r1
 8004268:	b2c9      	uxtb	r1, r1
 800426a:	408b      	lsls	r3, r1
 800426c:	4943      	ldr	r1, [pc, #268]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 800426e:	4313      	orrs	r3, r2
 8004270:	600b      	str	r3, [r1, #0]
 8004272:	e015      	b.n	80042a0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004274:	4b43      	ldr	r3, [pc, #268]	@ (8004384 <HAL_RCC_OscConfig+0x2a0>)
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427a:	f7fe fa37 	bl	80026ec <HAL_GetTick>
 800427e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004282:	f7fe fa33 	bl	80026ec <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e16c      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004294:	4b39      	ldr	r3, [pc, #228]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1f0      	bne.n	8004282 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0308 	and.w	r3, r3, #8
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d030      	beq.n	800430e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	695b      	ldr	r3, [r3, #20]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d016      	beq.n	80042e2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042b4:	4b34      	ldr	r3, [pc, #208]	@ (8004388 <HAL_RCC_OscConfig+0x2a4>)
 80042b6:	2201      	movs	r2, #1
 80042b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ba:	f7fe fa17 	bl	80026ec <HAL_GetTick>
 80042be:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c0:	e008      	b.n	80042d4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042c2:	f7fe fa13 	bl	80026ec <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d901      	bls.n	80042d4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e14c      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042d4:	4b29      	ldr	r3, [pc, #164]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 80042d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d0f0      	beq.n	80042c2 <HAL_RCC_OscConfig+0x1de>
 80042e0:	e015      	b.n	800430e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042e2:	4b29      	ldr	r3, [pc, #164]	@ (8004388 <HAL_RCC_OscConfig+0x2a4>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042e8:	f7fe fa00 	bl	80026ec <HAL_GetTick>
 80042ec:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042f0:	f7fe f9fc 	bl	80026ec <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	6a3b      	ldr	r3, [r7, #32]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e135      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004302:	4b1e      	ldr	r3, [pc, #120]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1f0      	bne.n	80042f0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b00      	cmp	r3, #0
 8004318:	f000 8087 	beq.w	800442a <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 800431c:	2300      	movs	r3, #0
 800431e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004322:	4b16      	ldr	r3, [pc, #88]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d110      	bne.n	8004350 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800432e:	2300      	movs	r3, #0
 8004330:	60bb      	str	r3, [r7, #8]
 8004332:	4b12      	ldr	r3, [pc, #72]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004336:	4a11      	ldr	r2, [pc, #68]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800433c:	6413      	str	r3, [r2, #64]	@ 0x40
 800433e:	4b0f      	ldr	r3, [pc, #60]	@ (800437c <HAL_RCC_OscConfig+0x298>)
 8004340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004346:	60bb      	str	r3, [r7, #8]
 8004348:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800434a:	2301      	movs	r3, #1
 800434c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004350:	4b0e      	ldr	r3, [pc, #56]	@ (800438c <HAL_RCC_OscConfig+0x2a8>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a0d      	ldr	r2, [pc, #52]	@ (800438c <HAL_RCC_OscConfig+0x2a8>)
 8004356:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800435a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435c:	4b0b      	ldr	r3, [pc, #44]	@ (800438c <HAL_RCC_OscConfig+0x2a8>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004364:	2b00      	cmp	r3, #0
 8004366:	d122      	bne.n	80043ae <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004368:	4b08      	ldr	r3, [pc, #32]	@ (800438c <HAL_RCC_OscConfig+0x2a8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a07      	ldr	r2, [pc, #28]	@ (800438c <HAL_RCC_OscConfig+0x2a8>)
 800436e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004372:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004374:	f7fe f9ba 	bl	80026ec <HAL_GetTick>
 8004378:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437a:	e012      	b.n	80043a2 <HAL_RCC_OscConfig+0x2be>
 800437c:	40023800 	.word	0x40023800
 8004380:	40023802 	.word	0x40023802
 8004384:	42470000 	.word	0x42470000
 8004388:	42470e80 	.word	0x42470e80
 800438c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004390:	f7fe f9ac 	bl	80026ec <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	6a3b      	ldr	r3, [r7, #32]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b02      	cmp	r3, #2
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e0e5      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a2:	4b75      	ldr	r3, [pc, #468]	@ (8004578 <HAL_RCC_OscConfig+0x494>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d0f0      	beq.n	8004390 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689a      	ldr	r2, [r3, #8]
 80043b2:	4b72      	ldr	r3, [pc, #456]	@ (800457c <HAL_RCC_OscConfig+0x498>)
 80043b4:	b2d2      	uxtb	r2, r2
 80043b6:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d015      	beq.n	80043ec <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c0:	f7fe f994 	bl	80026ec <HAL_GetTick>
 80043c4:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043c6:	e00a      	b.n	80043de <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043c8:	f7fe f990 	bl	80026ec <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e0c7      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043de:	4b68      	ldr	r3, [pc, #416]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 80043e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d0ee      	beq.n	80043c8 <HAL_RCC_OscConfig+0x2e4>
 80043ea:	e014      	b.n	8004416 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043ec:	f7fe f97e 	bl	80026ec <HAL_GetTick>
 80043f0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043f2:	e00a      	b.n	800440a <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043f4:	f7fe f97a 	bl	80026ec <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004402:	4293      	cmp	r3, r2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e0b1      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800440a:	4b5d      	ldr	r3, [pc, #372]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 800440c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1ee      	bne.n	80043f4 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004416:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800441a:	2b01      	cmp	r3, #1
 800441c:	d105      	bne.n	800442a <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800441e:	4b58      	ldr	r3, [pc, #352]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 8004420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004422:	4a57      	ldr	r2, [pc, #348]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 8004424:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004428:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 809c 	beq.w	800456c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004434:	4b52      	ldr	r3, [pc, #328]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f003 030c 	and.w	r3, r3, #12
 800443c:	2b08      	cmp	r3, #8
 800443e:	d061      	beq.n	8004504 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	2b02      	cmp	r3, #2
 8004446:	d146      	bne.n	80044d6 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004448:	4b4e      	ldr	r3, [pc, #312]	@ (8004584 <HAL_RCC_OscConfig+0x4a0>)
 800444a:	2200      	movs	r2, #0
 800444c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800444e:	f7fe f94d 	bl	80026ec <HAL_GetTick>
 8004452:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004454:	e008      	b.n	8004468 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004456:	f7fe f949 	bl	80026ec <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	6a3b      	ldr	r3, [r7, #32]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b64      	cmp	r3, #100	@ 0x64
 8004462:	d901      	bls.n	8004468 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e082      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004468:	4b45      	ldr	r3, [pc, #276]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1f0      	bne.n	8004456 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004474:	4b42      	ldr	r3, [pc, #264]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	4b43      	ldr	r3, [pc, #268]	@ (8004588 <HAL_RCC_OscConfig+0x4a4>)
 800447a:	4013      	ands	r3, r2
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	69d1      	ldr	r1, [r2, #28]
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6a12      	ldr	r2, [r2, #32]
 8004484:	4311      	orrs	r1, r2
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800448a:	0192      	lsls	r2, r2, #6
 800448c:	4311      	orrs	r1, r2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004492:	0612      	lsls	r2, r2, #24
 8004494:	4311      	orrs	r1, r2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800449a:	0852      	lsrs	r2, r2, #1
 800449c:	3a01      	subs	r2, #1
 800449e:	0412      	lsls	r2, r2, #16
 80044a0:	430a      	orrs	r2, r1
 80044a2:	4937      	ldr	r1, [pc, #220]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044a8:	4b36      	ldr	r3, [pc, #216]	@ (8004584 <HAL_RCC_OscConfig+0x4a0>)
 80044aa:	2201      	movs	r2, #1
 80044ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ae:	f7fe f91d 	bl	80026ec <HAL_GetTick>
 80044b2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b4:	e008      	b.n	80044c8 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044b6:	f7fe f919 	bl	80026ec <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	6a3b      	ldr	r3, [r7, #32]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	2b64      	cmp	r3, #100	@ 0x64
 80044c2:	d901      	bls.n	80044c8 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e052      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d0f0      	beq.n	80044b6 <HAL_RCC_OscConfig+0x3d2>
 80044d4:	e04a      	b.n	800456c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004584 <HAL_RCC_OscConfig+0x4a0>)
 80044d8:	2200      	movs	r2, #0
 80044da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044dc:	f7fe f906 	bl	80026ec <HAL_GetTick>
 80044e0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044e4:	f7fe f902 	bl	80026ec <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	6a3b      	ldr	r3, [r7, #32]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b64      	cmp	r3, #100	@ 0x64
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e03b      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044f6:	4b22      	ldr	r3, [pc, #136]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1f0      	bne.n	80044e4 <HAL_RCC_OscConfig+0x400>
 8004502:	e033      	b.n	800456c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d101      	bne.n	8004510 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e02e      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8004510:	4b1b      	ldr	r3, [pc, #108]	@ (8004580 <HAL_RCC_OscConfig+0x49c>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	69db      	ldr	r3, [r3, #28]
 8004520:	429a      	cmp	r2, r3
 8004522:	d121      	bne.n	8004568 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800452e:	429a      	cmp	r2, r3
 8004530:	d11a      	bne.n	8004568 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004532:	69fa      	ldr	r2, [r7, #28]
 8004534:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004538:	4013      	ands	r3, r2
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800453e:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004540:	4293      	cmp	r3, r2
 8004542:	d111      	bne.n	8004568 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	3b01      	subs	r3, #1
 8004552:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004554:	429a      	cmp	r2, r3
 8004556:	d107      	bne.n	8004568 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004562:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004564:	429a      	cmp	r2, r3
 8004566:	d001      	beq.n	800456c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e000      	b.n	800456e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3728      	adds	r7, #40	@ 0x28
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	40007000 	.word	0x40007000
 800457c:	40023870 	.word	0x40023870
 8004580:	40023800 	.word	0x40023800
 8004584:	42470060 	.word	0x42470060
 8004588:	f0bc8000 	.word	0xf0bc8000

0800458c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e0d2      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045a0:	4b6b      	ldr	r3, [pc, #428]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d90c      	bls.n	80045c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ae:	4b68      	ldr	r3, [pc, #416]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045b6:	4b66      	ldr	r3, [pc, #408]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d001      	beq.n	80045c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e0be      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d020      	beq.n	8004616 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e0:	4b5c      	ldr	r3, [pc, #368]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	4a5b      	ldr	r2, [pc, #364]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 80045e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0308 	and.w	r3, r3, #8
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d005      	beq.n	8004604 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80045f8:	4b56      	ldr	r3, [pc, #344]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	4a55      	ldr	r2, [pc, #340]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 80045fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004602:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004604:	4b53      	ldr	r3, [pc, #332]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	4950      	ldr	r1, [pc, #320]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004612:	4313      	orrs	r3, r2
 8004614:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d040      	beq.n	80046a4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d107      	bne.n	800463a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	4b4a      	ldr	r3, [pc, #296]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d115      	bne.n	8004662 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e085      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b02      	cmp	r3, #2
 8004640:	d107      	bne.n	8004652 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004642:	4b44      	ldr	r3, [pc, #272]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d109      	bne.n	8004662 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e079      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004652:	4b40      	ldr	r3, [pc, #256]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e071      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004662:	4b3c      	ldr	r3, [pc, #240]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f023 0203 	bic.w	r2, r3, #3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	4939      	ldr	r1, [pc, #228]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004670:	4313      	orrs	r3, r2
 8004672:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004674:	f7fe f83a 	bl	80026ec <HAL_GetTick>
 8004678:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800467a:	e00a      	b.n	8004692 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800467c:	f7fe f836 	bl	80026ec <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468a:	4293      	cmp	r3, r2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e059      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004692:	4b30      	ldr	r3, [pc, #192]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 020c 	and.w	r2, r3, #12
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d1eb      	bne.n	800467c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 030f 	and.w	r3, r3, #15
 80046ac:	683a      	ldr	r2, [r7, #0]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d20c      	bcs.n	80046cc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046b2:	4b27      	ldr	r3, [pc, #156]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	b2d2      	uxtb	r2, r2
 80046b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ba:	4b25      	ldr	r3, [pc, #148]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 030f 	and.w	r3, r3, #15
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d001      	beq.n	80046cc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e03c      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d008      	beq.n	80046ea <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	491b      	ldr	r1, [pc, #108]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d009      	beq.n	800470a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046f6:	4b17      	ldr	r3, [pc, #92]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	691b      	ldr	r3, [r3, #16]
 8004702:	00db      	lsls	r3, r3, #3
 8004704:	4913      	ldr	r1, [pc, #76]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004706:	4313      	orrs	r3, r2
 8004708:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800470a:	f000 f837 	bl	800477c <HAL_RCC_GetSysClockFreq>
 800470e:	4601      	mov	r1, r0
 8004710:	4b10      	ldr	r3, [pc, #64]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004718:	22f0      	movs	r2, #240	@ 0xf0
 800471a:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	fa92 f2a2 	rbit	r2, r2
 8004722:	613a      	str	r2, [r7, #16]
  return result;
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	fab2 f282 	clz	r2, r2
 800472a:	b2d2      	uxtb	r2, r2
 800472c:	40d3      	lsrs	r3, r2
 800472e:	4a0a      	ldr	r2, [pc, #40]	@ (8004758 <HAL_RCC_ClockConfig+0x1cc>)
 8004730:	5cd3      	ldrb	r3, [r2, r3]
 8004732:	fa21 f303 	lsr.w	r3, r1, r3
 8004736:	4a09      	ldr	r2, [pc, #36]	@ (800475c <HAL_RCC_ClockConfig+0x1d0>)
 8004738:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800473a:	4b09      	ldr	r3, [pc, #36]	@ (8004760 <HAL_RCC_ClockConfig+0x1d4>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4618      	mov	r0, r3
 8004740:	f7fd ff92 	bl	8002668 <HAL_InitTick>

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3718      	adds	r7, #24
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	40023c00 	.word	0x40023c00
 8004754:	40023800 	.word	0x40023800
 8004758:	080073dc 	.word	0x080073dc
 800475c:	20000010 	.word	0x20000010
 8004760:	20000014 	.word	0x20000014

08004764 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8004768:	4b03      	ldr	r3, [pc, #12]	@ (8004778 <HAL_RCC_EnableCSS+0x14>)
 800476a:	2201      	movs	r2, #1
 800476c:	601a      	str	r2, [r3, #0]
}
 800476e:	bf00      	nop
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	4247004c 	.word	0x4247004c

0800477c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800477c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004780:	b090      	sub	sp, #64	@ 0x40
 8004782:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	637b      	str	r3, [r7, #52]	@ 0x34
 8004788:	2300      	movs	r3, #0
 800478a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800478c:	2300      	movs	r3, #0
 800478e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004790:	2300      	movs	r3, #0
 8004792:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004794:	4b59      	ldr	r3, [pc, #356]	@ (80048fc <HAL_RCC_GetSysClockFreq+0x180>)
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f003 030c 	and.w	r3, r3, #12
 800479c:	2b08      	cmp	r3, #8
 800479e:	d00d      	beq.n	80047bc <HAL_RCC_GetSysClockFreq+0x40>
 80047a0:	2b08      	cmp	r3, #8
 80047a2:	f200 80a2 	bhi.w	80048ea <HAL_RCC_GetSysClockFreq+0x16e>
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d002      	beq.n	80047b0 <HAL_RCC_GetSysClockFreq+0x34>
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d003      	beq.n	80047b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80047ae:	e09c      	b.n	80048ea <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047b0:	4b53      	ldr	r3, [pc, #332]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x184>)
 80047b2:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80047b4:	e09c      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047b6:	4b53      	ldr	r3, [pc, #332]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x188>)
 80047b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80047ba:	e099      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047bc:	4b4f      	ldr	r3, [pc, #316]	@ (80048fc <HAL_RCC_GetSysClockFreq+0x180>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047c4:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047c6:	4b4d      	ldr	r3, [pc, #308]	@ (80048fc <HAL_RCC_GetSysClockFreq+0x180>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d027      	beq.n	8004822 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047d2:	4b4a      	ldr	r3, [pc, #296]	@ (80048fc <HAL_RCC_GetSysClockFreq+0x180>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	099b      	lsrs	r3, r3, #6
 80047d8:	2200      	movs	r2, #0
 80047da:	623b      	str	r3, [r7, #32]
 80047dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80047de:	6a3b      	ldr	r3, [r7, #32]
 80047e0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80047e4:	2100      	movs	r1, #0
 80047e6:	4b47      	ldr	r3, [pc, #284]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x188>)
 80047e8:	fb03 f201 	mul.w	r2, r3, r1
 80047ec:	2300      	movs	r3, #0
 80047ee:	fb00 f303 	mul.w	r3, r0, r3
 80047f2:	4413      	add	r3, r2
 80047f4:	4a43      	ldr	r2, [pc, #268]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x188>)
 80047f6:	fba0 2102 	umull	r2, r1, r0, r2
 80047fa:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80047fc:	62ba      	str	r2, [r7, #40]	@ 0x28
 80047fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004800:	4413      	add	r3, r2
 8004802:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004806:	2200      	movs	r2, #0
 8004808:	61bb      	str	r3, [r7, #24]
 800480a:	61fa      	str	r2, [r7, #28]
 800480c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004810:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004814:	f7fb fd26 	bl	8000264 <__aeabi_uldivmod>
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	4613      	mov	r3, r2
 800481e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004820:	e055      	b.n	80048ce <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004822:	4b36      	ldr	r3, [pc, #216]	@ (80048fc <HAL_RCC_GetSysClockFreq+0x180>)
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	099b      	lsrs	r3, r3, #6
 8004828:	2200      	movs	r2, #0
 800482a:	613b      	str	r3, [r7, #16]
 800482c:	617a      	str	r2, [r7, #20]
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004834:	f04f 0b00 	mov.w	fp, #0
 8004838:	4652      	mov	r2, sl
 800483a:	465b      	mov	r3, fp
 800483c:	f04f 0000 	mov.w	r0, #0
 8004840:	f04f 0100 	mov.w	r1, #0
 8004844:	0159      	lsls	r1, r3, #5
 8004846:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800484a:	0150      	lsls	r0, r2, #5
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	ebb2 080a 	subs.w	r8, r2, sl
 8004854:	eb63 090b 	sbc.w	r9, r3, fp
 8004858:	f04f 0200 	mov.w	r2, #0
 800485c:	f04f 0300 	mov.w	r3, #0
 8004860:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004864:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004868:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800486c:	ebb2 0408 	subs.w	r4, r2, r8
 8004870:	eb63 0509 	sbc.w	r5, r3, r9
 8004874:	f04f 0200 	mov.w	r2, #0
 8004878:	f04f 0300 	mov.w	r3, #0
 800487c:	00eb      	lsls	r3, r5, #3
 800487e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004882:	00e2      	lsls	r2, r4, #3
 8004884:	4614      	mov	r4, r2
 8004886:	461d      	mov	r5, r3
 8004888:	eb14 030a 	adds.w	r3, r4, sl
 800488c:	603b      	str	r3, [r7, #0]
 800488e:	eb45 030b 	adc.w	r3, r5, fp
 8004892:	607b      	str	r3, [r7, #4]
 8004894:	f04f 0200 	mov.w	r2, #0
 8004898:	f04f 0300 	mov.w	r3, #0
 800489c:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048a0:	4629      	mov	r1, r5
 80048a2:	028b      	lsls	r3, r1, #10
 80048a4:	4620      	mov	r0, r4
 80048a6:	4629      	mov	r1, r5
 80048a8:	4604      	mov	r4, r0
 80048aa:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80048ae:	4601      	mov	r1, r0
 80048b0:	028a      	lsls	r2, r1, #10
 80048b2:	4610      	mov	r0, r2
 80048b4:	4619      	mov	r1, r3
 80048b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048b8:	2200      	movs	r2, #0
 80048ba:	60bb      	str	r3, [r7, #8]
 80048bc:	60fa      	str	r2, [r7, #12]
 80048be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048c2:	f7fb fccf 	bl	8000264 <__aeabi_uldivmod>
 80048c6:	4602      	mov	r2, r0
 80048c8:	460b      	mov	r3, r1
 80048ca:	4613      	mov	r3, r2
 80048cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048ce:	4b0b      	ldr	r3, [pc, #44]	@ (80048fc <HAL_RCC_GetSysClockFreq+0x180>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	0c1b      	lsrs	r3, r3, #16
 80048d4:	f003 0303 	and.w	r3, r3, #3
 80048d8:	3301      	adds	r3, #1
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80048de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80048e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048e8:	e002      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048ea:	4b05      	ldr	r3, [pc, #20]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x184>)
 80048ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3740      	adds	r7, #64	@ 0x40
 80048f6:	46bd      	mov	sp, r7
 80048f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048fc:	40023800 	.word	0x40023800
 8004900:	00f42400 	.word	0x00f42400
 8004904:	00b71b00 	.word	0x00b71b00

08004908 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004908:	b480      	push	{r7}
 800490a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800490c:	4b02      	ldr	r3, [pc, #8]	@ (8004918 <HAL_RCC_GetHCLKFreq+0x10>)
 800490e:	681b      	ldr	r3, [r3, #0]
}
 8004910:	4618      	mov	r0, r3
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr
 8004918:	20000010 	.word	0x20000010

0800491c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b082      	sub	sp, #8
 8004920:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8004922:	f7ff fff1 	bl	8004908 <HAL_RCC_GetHCLKFreq>
 8004926:	4601      	mov	r1, r0
 8004928:	4b0b      	ldr	r3, [pc, #44]	@ (8004958 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004930:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8004934:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	fa92 f2a2 	rbit	r2, r2
 800493c:	603a      	str	r2, [r7, #0]
  return result;
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	fab2 f282 	clz	r2, r2
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	40d3      	lsrs	r3, r2
 8004948:	4a04      	ldr	r2, [pc, #16]	@ (800495c <HAL_RCC_GetPCLK1Freq+0x40>)
 800494a:	5cd3      	ldrb	r3, [r2, r3]
 800494c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004950:	4618      	mov	r0, r3
 8004952:	3708      	adds	r7, #8
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40023800 	.word	0x40023800
 800495c:	080073ec 	.word	0x080073ec

08004960 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8004966:	f7ff ffcf 	bl	8004908 <HAL_RCC_GetHCLKFreq>
 800496a:	4601      	mov	r1, r0
 800496c:	4b0b      	ldr	r3, [pc, #44]	@ (800499c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8004974:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8004978:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	fa92 f2a2 	rbit	r2, r2
 8004980:	603a      	str	r2, [r7, #0]
  return result;
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	fab2 f282 	clz	r2, r2
 8004988:	b2d2      	uxtb	r2, r2
 800498a:	40d3      	lsrs	r3, r2
 800498c:	4a04      	ldr	r2, [pc, #16]	@ (80049a0 <HAL_RCC_GetPCLK2Freq+0x40>)
 800498e:	5cd3      	ldrb	r3, [r2, r3]
 8004990:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004994:	4618      	mov	r0, r3
 8004996:	3708      	adds	r7, #8
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40023800 	.word	0x40023800
 80049a0:	080073ec 	.word	0x080073ec

080049a4 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80049a8:	4b06      	ldr	r3, [pc, #24]	@ (80049c4 <HAL_RCC_NMI_IRQHandler+0x20>)
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049b0:	2b80      	cmp	r3, #128	@ 0x80
 80049b2:	d104      	bne.n	80049be <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80049b4:	f000 f80a 	bl	80049cc <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80049b8:	4b03      	ldr	r3, [pc, #12]	@ (80049c8 <HAL_RCC_NMI_IRQHandler+0x24>)
 80049ba:	2280      	movs	r2, #128	@ 0x80
 80049bc:	701a      	strb	r2, [r3, #0]
  }
}
 80049be:	bf00      	nop
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40023800 	.word	0x40023800
 80049c8:	4002380e 	.word	0x4002380e

080049cc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80049d0:	bf00      	nop
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bc80      	pop	{r7}
 80049d6:	4770      	bx	lr

080049d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e07b      	b.n	8004ae2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d108      	bne.n	8004a04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049fa:	d009      	beq.n	8004a10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	61da      	str	r2, [r3, #28]
 8004a02:	e005      	b.n	8004a10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d106      	bne.n	8004a30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f7fd fbd2 	bl	80021d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a46:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a58:	431a      	orrs	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	431a      	orrs	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a80:	431a      	orrs	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	69db      	ldr	r3, [r3, #28]
 8004a86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a94:	ea42 0103 	orr.w	r1, r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	699b      	ldr	r3, [r3, #24]
 8004aac:	0c1b      	lsrs	r3, r3, #16
 8004aae:	f003 0104 	and.w	r1, r3, #4
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	f003 0210 	and.w	r2, r3, #16
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	69da      	ldr	r2, [r3, #28]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ad0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b088      	sub	sp, #32
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	60f8      	str	r0, [r7, #12]
 8004af2:	60b9      	str	r1, [r7, #8]
 8004af4:	603b      	str	r3, [r7, #0]
 8004af6:	4613      	mov	r3, r2
 8004af8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004afa:	f7fd fdf7 	bl	80026ec <HAL_GetTick>
 8004afe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004b00:	88fb      	ldrh	r3, [r7, #6]
 8004b02:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d001      	beq.n	8004b14 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b10:	2302      	movs	r3, #2
 8004b12:	e12a      	b.n	8004d6a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d002      	beq.n	8004b20 <HAL_SPI_Transmit+0x36>
 8004b1a:	88fb      	ldrh	r3, [r7, #6]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e122      	b.n	8004d6a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d101      	bne.n	8004b32 <HAL_SPI_Transmit+0x48>
 8004b2e:	2302      	movs	r3, #2
 8004b30:	e11b      	b.n	8004d6a <HAL_SPI_Transmit+0x280>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2203      	movs	r2, #3
 8004b3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	88fa      	ldrh	r2, [r7, #6]
 8004b52:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	88fa      	ldrh	r2, [r7, #6]
 8004b58:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b80:	d10f      	bne.n	8004ba2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ba0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bac:	2b40      	cmp	r3, #64	@ 0x40
 8004bae:	d007      	beq.n	8004bc0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bc8:	d152      	bne.n	8004c70 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d002      	beq.n	8004bd8 <HAL_SPI_Transmit+0xee>
 8004bd2:	8b7b      	ldrh	r3, [r7, #26]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d145      	bne.n	8004c64 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bdc:	881a      	ldrh	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be8:	1c9a      	adds	r2, r3, #2
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004bfc:	e032      	b.n	8004c64 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d112      	bne.n	8004c32 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c10:	881a      	ldrh	r2, [r3, #0]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c1c:	1c9a      	adds	r2, r3, #2
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c30:	e018      	b.n	8004c64 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c32:	f7fd fd5b 	bl	80026ec <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d803      	bhi.n	8004c4a <HAL_SPI_Transmit+0x160>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c48:	d102      	bne.n	8004c50 <HAL_SPI_Transmit+0x166>
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d109      	bne.n	8004c64 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e082      	b.n	8004d6a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1c7      	bne.n	8004bfe <HAL_SPI_Transmit+0x114>
 8004c6e:	e053      	b.n	8004d18 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <HAL_SPI_Transmit+0x194>
 8004c78:	8b7b      	ldrh	r3, [r7, #26]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d147      	bne.n	8004d0e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	330c      	adds	r3, #12
 8004c88:	7812      	ldrb	r2, [r2, #0]
 8004c8a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004ca4:	e033      	b.n	8004d0e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d113      	bne.n	8004cdc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	330c      	adds	r3, #12
 8004cbe:	7812      	ldrb	r2, [r2, #0]
 8004cc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004cda:	e018      	b.n	8004d0e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cdc:	f7fd fd06 	bl	80026ec <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	683a      	ldr	r2, [r7, #0]
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d803      	bhi.n	8004cf4 <HAL_SPI_Transmit+0x20a>
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf2:	d102      	bne.n	8004cfa <HAL_SPI_Transmit+0x210>
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d109      	bne.n	8004d0e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e02d      	b.n	8004d6a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1c6      	bne.n	8004ca6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d18:	69fa      	ldr	r2, [r7, #28]
 8004d1a:	6839      	ldr	r1, [r7, #0]
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 fba8 	bl	8005472 <SPI_EndRxTxTransaction>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d002      	beq.n	8004d2e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d10a      	bne.n	8004d4c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d36:	2300      	movs	r3, #0
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	617b      	str	r3, [r7, #20]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	617b      	str	r3, [r7, #20]
 8004d4a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e000      	b.n	8004d6a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d68:	2300      	movs	r3, #0
  }
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3720      	adds	r7, #32
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b088      	sub	sp, #32
 8004d76:	af02      	add	r7, sp, #8
 8004d78:	60f8      	str	r0, [r7, #12]
 8004d7a:	60b9      	str	r1, [r7, #8]
 8004d7c:	603b      	str	r3, [r7, #0]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d001      	beq.n	8004d92 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004d8e:	2302      	movs	r3, #2
 8004d90:	e104      	b.n	8004f9c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d9a:	d112      	bne.n	8004dc2 <HAL_SPI_Receive+0x50>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10e      	bne.n	8004dc2 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2204      	movs	r2, #4
 8004da8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004dac:	88fa      	ldrh	r2, [r7, #6]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	4613      	mov	r3, r2
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	68b9      	ldr	r1, [r7, #8]
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 f8f3 	bl	8004fa4 <HAL_SPI_TransmitReceive>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	e0ec      	b.n	8004f9c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dc2:	f7fd fc93 	bl	80026ec <HAL_GetTick>
 8004dc6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d002      	beq.n	8004dd4 <HAL_SPI_Receive+0x62>
 8004dce:	88fb      	ldrh	r3, [r7, #6]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d101      	bne.n	8004dd8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e0e1      	b.n	8004f9c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d101      	bne.n	8004de6 <HAL_SPI_Receive+0x74>
 8004de2:	2302      	movs	r3, #2
 8004de4:	e0da      	b.n	8004f9c <HAL_SPI_Receive+0x22a>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2204      	movs	r2, #4
 8004df2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	88fa      	ldrh	r2, [r7, #6]
 8004e06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	88fa      	ldrh	r2, [r7, #6]
 8004e0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e34:	d10f      	bne.n	8004e56 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e44:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e54:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e60:	2b40      	cmp	r3, #64	@ 0x40
 8004e62:	d007      	beq.n	8004e74 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e72:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d170      	bne.n	8004f5e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e7c:	e035      	b.n	8004eea <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f003 0301 	and.w	r3, r3, #1
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d115      	bne.n	8004eb8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f103 020c 	add.w	r2, r3, #12
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e98:	7812      	ldrb	r2, [r2, #0]
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004eb6:	e018      	b.n	8004eea <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eb8:	f7fd fc18 	bl	80026ec <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d803      	bhi.n	8004ed0 <HAL_SPI_Receive+0x15e>
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ece:	d102      	bne.n	8004ed6 <HAL_SPI_Receive+0x164>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d109      	bne.n	8004eea <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e058      	b.n	8004f9c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1c4      	bne.n	8004e7e <HAL_SPI_Receive+0x10c>
 8004ef4:	e038      	b.n	8004f68 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d113      	bne.n	8004f2c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68da      	ldr	r2, [r3, #12]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0e:	b292      	uxth	r2, r2
 8004f10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f16:	1c9a      	adds	r2, r3, #2
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f2a:	e018      	b.n	8004f5e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f2c:	f7fd fbde 	bl	80026ec <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d803      	bhi.n	8004f44 <HAL_SPI_Receive+0x1d2>
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f42:	d102      	bne.n	8004f4a <HAL_SPI_Receive+0x1d8>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d109      	bne.n	8004f5e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e01e      	b.n	8004f9c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1c6      	bne.n	8004ef6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	6839      	ldr	r1, [r7, #0]
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 fa4b 	bl	8005408 <SPI_EndRxTransaction>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d002      	beq.n	8004f7e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e000      	b.n	8004f9c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
  }
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3718      	adds	r7, #24
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b08a      	sub	sp, #40	@ 0x28
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
 8004fb0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fb6:	f7fd fb99 	bl	80026ec <HAL_GetTick>
 8004fba:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fc2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004fca:	887b      	ldrh	r3, [r7, #2]
 8004fcc:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004fce:	7ffb      	ldrb	r3, [r7, #31]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d00c      	beq.n	8004fee <HAL_SPI_TransmitReceive+0x4a>
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fda:	d106      	bne.n	8004fea <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d102      	bne.n	8004fea <HAL_SPI_TransmitReceive+0x46>
 8004fe4:	7ffb      	ldrb	r3, [r7, #31]
 8004fe6:	2b04      	cmp	r3, #4
 8004fe8:	d001      	beq.n	8004fee <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004fea:	2302      	movs	r3, #2
 8004fec:	e17f      	b.n	80052ee <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d005      	beq.n	8005000 <HAL_SPI_TransmitReceive+0x5c>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d002      	beq.n	8005000 <HAL_SPI_TransmitReceive+0x5c>
 8004ffa:	887b      	ldrh	r3, [r7, #2]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e174      	b.n	80052ee <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800500a:	2b01      	cmp	r3, #1
 800500c:	d101      	bne.n	8005012 <HAL_SPI_TransmitReceive+0x6e>
 800500e:	2302      	movs	r3, #2
 8005010:	e16d      	b.n	80052ee <HAL_SPI_TransmitReceive+0x34a>
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005020:	b2db      	uxtb	r3, r3
 8005022:	2b04      	cmp	r3, #4
 8005024:	d003      	beq.n	800502e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2205      	movs	r2, #5
 800502a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	887a      	ldrh	r2, [r7, #2]
 800503e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	887a      	ldrh	r2, [r7, #2]
 8005044:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	887a      	ldrh	r2, [r7, #2]
 8005050:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	887a      	ldrh	r2, [r7, #2]
 8005056:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506e:	2b40      	cmp	r3, #64	@ 0x40
 8005070:	d007      	beq.n	8005082 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005080:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800508a:	d17e      	bne.n	800518a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d002      	beq.n	800509a <HAL_SPI_TransmitReceive+0xf6>
 8005094:	8afb      	ldrh	r3, [r7, #22]
 8005096:	2b01      	cmp	r3, #1
 8005098:	d16c      	bne.n	8005174 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509e:	881a      	ldrh	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050aa:	1c9a      	adds	r2, r3, #2
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050be:	e059      	b.n	8005174 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d11b      	bne.n	8005106 <HAL_SPI_TransmitReceive+0x162>
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d016      	beq.n	8005106 <HAL_SPI_TransmitReceive+0x162>
 80050d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d113      	bne.n	8005106 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e2:	881a      	ldrh	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ee:	1c9a      	adds	r2, r3, #2
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005102:	2300      	movs	r3, #0
 8005104:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b01      	cmp	r3, #1
 8005112:	d119      	bne.n	8005148 <HAL_SPI_TransmitReceive+0x1a4>
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005118:	b29b      	uxth	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d014      	beq.n	8005148 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68da      	ldr	r2, [r3, #12]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005128:	b292      	uxth	r2, r2
 800512a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005130:	1c9a      	adds	r2, r3, #2
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800513a:	b29b      	uxth	r3, r3
 800513c:	3b01      	subs	r3, #1
 800513e:	b29a      	uxth	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005144:	2301      	movs	r3, #1
 8005146:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005148:	f7fd fad0 	bl	80026ec <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005154:	429a      	cmp	r2, r3
 8005156:	d80d      	bhi.n	8005174 <HAL_SPI_TransmitReceive+0x1d0>
 8005158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515e:	d009      	beq.n	8005174 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e0bc      	b.n	80052ee <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005178:	b29b      	uxth	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1a0      	bne.n	80050c0 <HAL_SPI_TransmitReceive+0x11c>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005182:	b29b      	uxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	d19b      	bne.n	80050c0 <HAL_SPI_TransmitReceive+0x11c>
 8005188:	e082      	b.n	8005290 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d002      	beq.n	8005198 <HAL_SPI_TransmitReceive+0x1f4>
 8005192:	8afb      	ldrh	r3, [r7, #22]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d171      	bne.n	800527c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	330c      	adds	r3, #12
 80051a2:	7812      	ldrb	r2, [r2, #0]
 80051a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	3b01      	subs	r3, #1
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051be:	e05d      	b.n	800527c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f003 0302 	and.w	r3, r3, #2
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d11c      	bne.n	8005208 <HAL_SPI_TransmitReceive+0x264>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d017      	beq.n	8005208 <HAL_SPI_TransmitReceive+0x264>
 80051d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d114      	bne.n	8005208 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	330c      	adds	r3, #12
 80051e8:	7812      	ldrb	r2, [r2, #0]
 80051ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f0:	1c5a      	adds	r2, r3, #1
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	3b01      	subs	r3, #1
 80051fe:	b29a      	uxth	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f003 0301 	and.w	r3, r3, #1
 8005212:	2b01      	cmp	r3, #1
 8005214:	d119      	bne.n	800524a <HAL_SPI_TransmitReceive+0x2a6>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800521a:	b29b      	uxth	r3, r3
 800521c:	2b00      	cmp	r3, #0
 800521e:	d014      	beq.n	800524a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68da      	ldr	r2, [r3, #12]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800522a:	b2d2      	uxtb	r2, r2
 800522c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005232:	1c5a      	adds	r2, r3, #1
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800523c:	b29b      	uxth	r3, r3
 800523e:	3b01      	subs	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005246:	2301      	movs	r3, #1
 8005248:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800524a:	f7fd fa4f 	bl	80026ec <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005256:	429a      	cmp	r2, r3
 8005258:	d803      	bhi.n	8005262 <HAL_SPI_TransmitReceive+0x2be>
 800525a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005260:	d102      	bne.n	8005268 <HAL_SPI_TransmitReceive+0x2c4>
 8005262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005264:	2b00      	cmp	r3, #0
 8005266:	d109      	bne.n	800527c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e038      	b.n	80052ee <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005280:	b29b      	uxth	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	d19c      	bne.n	80051c0 <HAL_SPI_TransmitReceive+0x21c>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800528a:	b29b      	uxth	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d197      	bne.n	80051c0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005290:	6a3a      	ldr	r2, [r7, #32]
 8005292:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005294:	68f8      	ldr	r0, [r7, #12]
 8005296:	f000 f8ec 	bl	8005472 <SPI_EndRxTxTransaction>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d008      	beq.n	80052b2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2220      	movs	r2, #32
 80052a4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e01d      	b.n	80052ee <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10a      	bne.n	80052d0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ba:	2300      	movs	r3, #0
 80052bc:	613b      	str	r3, [r7, #16]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	613b      	str	r3, [r7, #16]
 80052ce:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e000      	b.n	80052ee <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80052ec:	2300      	movs	r3, #0
  }
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3728      	adds	r7, #40	@ 0x28
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b088      	sub	sp, #32
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	60b9      	str	r1, [r7, #8]
 8005302:	603b      	str	r3, [r7, #0]
 8005304:	4613      	mov	r3, r2
 8005306:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005308:	f7fd f9f0 	bl	80026ec <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005310:	1a9b      	subs	r3, r3, r2
 8005312:	683a      	ldr	r2, [r7, #0]
 8005314:	4413      	add	r3, r2
 8005316:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005318:	f7fd f9e8 	bl	80026ec <HAL_GetTick>
 800531c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800531e:	4b39      	ldr	r3, [pc, #228]	@ (8005404 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	015b      	lsls	r3, r3, #5
 8005324:	0d1b      	lsrs	r3, r3, #20
 8005326:	69fa      	ldr	r2, [r7, #28]
 8005328:	fb02 f303 	mul.w	r3, r2, r3
 800532c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800532e:	e054      	b.n	80053da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005336:	d050      	beq.n	80053da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005338:	f7fd f9d8 	bl	80026ec <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	69fa      	ldr	r2, [r7, #28]
 8005344:	429a      	cmp	r2, r3
 8005346:	d902      	bls.n	800534e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d13d      	bne.n	80053ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800535c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005366:	d111      	bne.n	800538c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005370:	d004      	beq.n	800537c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800537a:	d107      	bne.n	800538c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800538a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005390:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005394:	d10f      	bne.n	80053b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e017      	b.n	80053fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053d0:	2300      	movs	r3, #0
 80053d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	3b01      	subs	r3, #1
 80053d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689a      	ldr	r2, [r3, #8]
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	4013      	ands	r3, r2
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	bf0c      	ite	eq
 80053ea:	2301      	moveq	r3, #1
 80053ec:	2300      	movne	r3, #0
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	461a      	mov	r2, r3
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d19b      	bne.n	8005330 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3720      	adds	r7, #32
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	20000010 	.word	0x20000010

08005408 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af02      	add	r7, sp, #8
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800541c:	d111      	bne.n	8005442 <SPI_EndRxTransaction+0x3a>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005426:	d004      	beq.n	8005432 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005430:	d107      	bne.n	8005442 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005440:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	2200      	movs	r2, #0
 800544a:	2180      	movs	r1, #128	@ 0x80
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f7ff ff53 	bl	80052f8 <SPI_WaitFlagStateUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d007      	beq.n	8005468 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545c:	f043 0220 	orr.w	r2, r3, #32
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e000      	b.n	800546a <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b086      	sub	sp, #24
 8005476:	af02      	add	r7, sp, #8
 8005478:	60f8      	str	r0, [r7, #12]
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	9300      	str	r3, [sp, #0]
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	2201      	movs	r2, #1
 8005486:	2102      	movs	r1, #2
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f7ff ff35 	bl	80052f8 <SPI_WaitFlagStateUntilTimeout>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005498:	f043 0220 	orr.w	r2, r3, #32
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e013      	b.n	80054cc <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2200      	movs	r2, #0
 80054ac:	2180      	movs	r1, #128	@ 0x80
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f7ff ff22 	bl	80052f8 <SPI_WaitFlagStateUntilTimeout>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d007      	beq.n	80054ca <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054be:	f043 0220 	orr.w	r2, r3, #32
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e000      	b.n	80054cc <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e041      	b.n	800556a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d106      	bne.n	8005500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7fc feb2 	bl	8002264 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2202      	movs	r2, #2
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	3304      	adds	r3, #4
 8005510:	4619      	mov	r1, r3
 8005512:	4610      	mov	r0, r2
 8005514:	f000 fa10 	bl	8005938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3708      	adds	r7, #8
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005572:	b580      	push	{r7, lr}
 8005574:	b082      	sub	sp, #8
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d101      	bne.n	8005584 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e041      	b.n	8005608 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	d106      	bne.n	800559e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 f839 	bl	8005610 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2202      	movs	r2, #2
 80055a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	3304      	adds	r3, #4
 80055ae:	4619      	mov	r1, r3
 80055b0:	4610      	mov	r0, r2
 80055b2:	f000 f9c1 	bl	8005938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2201      	movs	r2, #1
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	bc80      	pop	{r7}
 8005620:	4770      	bx	lr
	...

08005624 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b086      	sub	sp, #24
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005630:	2300      	movs	r3, #0
 8005632:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800563a:	2b01      	cmp	r3, #1
 800563c:	d101      	bne.n	8005642 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800563e:	2302      	movs	r3, #2
 8005640:	e0ae      	b.n	80057a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2b0c      	cmp	r3, #12
 800564e:	f200 809f 	bhi.w	8005790 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005652:	a201      	add	r2, pc, #4	@ (adr r2, 8005658 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005658:	0800568d 	.word	0x0800568d
 800565c:	08005791 	.word	0x08005791
 8005660:	08005791 	.word	0x08005791
 8005664:	08005791 	.word	0x08005791
 8005668:	080056cd 	.word	0x080056cd
 800566c:	08005791 	.word	0x08005791
 8005670:	08005791 	.word	0x08005791
 8005674:	08005791 	.word	0x08005791
 8005678:	0800570f 	.word	0x0800570f
 800567c:	08005791 	.word	0x08005791
 8005680:	08005791 	.word	0x08005791
 8005684:	08005791 	.word	0x08005791
 8005688:	0800574f 	.word	0x0800574f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68b9      	ldr	r1, [r7, #8]
 8005692:	4618      	mov	r0, r3
 8005694:	f000 f9fa 	bl	8005a8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	699a      	ldr	r2, [r3, #24]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0208 	orr.w	r2, r2, #8
 80056a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	699a      	ldr	r2, [r3, #24]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0204 	bic.w	r2, r2, #4
 80056b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6999      	ldr	r1, [r3, #24]
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	691a      	ldr	r2, [r3, #16]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	619a      	str	r2, [r3, #24]
      break;
 80056ca:	e064      	b.n	8005796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68b9      	ldr	r1, [r7, #8]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f000 fa4a 	bl	8005b6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	699a      	ldr	r2, [r3, #24]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	699a      	ldr	r2, [r3, #24]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6999      	ldr	r1, [r3, #24]
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	021a      	lsls	r2, r3, #8
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	430a      	orrs	r2, r1
 800570a:	619a      	str	r2, [r3, #24]
      break;
 800570c:	e043      	b.n	8005796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68b9      	ldr	r1, [r7, #8]
 8005714:	4618      	mov	r0, r3
 8005716:	f000 fa9d 	bl	8005c54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	69da      	ldr	r2, [r3, #28]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f042 0208 	orr.w	r2, r2, #8
 8005728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69da      	ldr	r2, [r3, #28]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 0204 	bic.w	r2, r2, #4
 8005738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	69d9      	ldr	r1, [r3, #28]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	691a      	ldr	r2, [r3, #16]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	430a      	orrs	r2, r1
 800574a:	61da      	str	r2, [r3, #28]
      break;
 800574c:	e023      	b.n	8005796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68b9      	ldr	r1, [r7, #8]
 8005754:	4618      	mov	r0, r3
 8005756:	f000 faf1 	bl	8005d3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69da      	ldr	r2, [r3, #28]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	69da      	ldr	r2, [r3, #28]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	69d9      	ldr	r1, [r3, #28]
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	021a      	lsls	r2, r3, #8
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	430a      	orrs	r2, r1
 800578c:	61da      	str	r2, [r3, #28]
      break;
 800578e:	e002      	b.n	8005796 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	75fb      	strb	r3, [r7, #23]
      break;
 8005794:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800579e:	7dfb      	ldrb	r3, [r7, #23]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3718      	adds	r7, #24
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057b2:	2300      	movs	r3, #0
 80057b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d101      	bne.n	80057c4 <HAL_TIM_ConfigClockSource+0x1c>
 80057c0:	2302      	movs	r3, #2
 80057c2:	e0b4      	b.n	800592e <HAL_TIM_ConfigClockSource+0x186>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80057e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68ba      	ldr	r2, [r7, #8]
 80057f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057fc:	d03e      	beq.n	800587c <HAL_TIM_ConfigClockSource+0xd4>
 80057fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005802:	f200 8087 	bhi.w	8005914 <HAL_TIM_ConfigClockSource+0x16c>
 8005806:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800580a:	f000 8086 	beq.w	800591a <HAL_TIM_ConfigClockSource+0x172>
 800580e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005812:	d87f      	bhi.n	8005914 <HAL_TIM_ConfigClockSource+0x16c>
 8005814:	2b70      	cmp	r3, #112	@ 0x70
 8005816:	d01a      	beq.n	800584e <HAL_TIM_ConfigClockSource+0xa6>
 8005818:	2b70      	cmp	r3, #112	@ 0x70
 800581a:	d87b      	bhi.n	8005914 <HAL_TIM_ConfigClockSource+0x16c>
 800581c:	2b60      	cmp	r3, #96	@ 0x60
 800581e:	d050      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x11a>
 8005820:	2b60      	cmp	r3, #96	@ 0x60
 8005822:	d877      	bhi.n	8005914 <HAL_TIM_ConfigClockSource+0x16c>
 8005824:	2b50      	cmp	r3, #80	@ 0x50
 8005826:	d03c      	beq.n	80058a2 <HAL_TIM_ConfigClockSource+0xfa>
 8005828:	2b50      	cmp	r3, #80	@ 0x50
 800582a:	d873      	bhi.n	8005914 <HAL_TIM_ConfigClockSource+0x16c>
 800582c:	2b40      	cmp	r3, #64	@ 0x40
 800582e:	d058      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0x13a>
 8005830:	2b40      	cmp	r3, #64	@ 0x40
 8005832:	d86f      	bhi.n	8005914 <HAL_TIM_ConfigClockSource+0x16c>
 8005834:	2b30      	cmp	r3, #48	@ 0x30
 8005836:	d064      	beq.n	8005902 <HAL_TIM_ConfigClockSource+0x15a>
 8005838:	2b30      	cmp	r3, #48	@ 0x30
 800583a:	d86b      	bhi.n	8005914 <HAL_TIM_ConfigClockSource+0x16c>
 800583c:	2b20      	cmp	r3, #32
 800583e:	d060      	beq.n	8005902 <HAL_TIM_ConfigClockSource+0x15a>
 8005840:	2b20      	cmp	r3, #32
 8005842:	d867      	bhi.n	8005914 <HAL_TIM_ConfigClockSource+0x16c>
 8005844:	2b00      	cmp	r3, #0
 8005846:	d05c      	beq.n	8005902 <HAL_TIM_ConfigClockSource+0x15a>
 8005848:	2b10      	cmp	r3, #16
 800584a:	d05a      	beq.n	8005902 <HAL_TIM_ConfigClockSource+0x15a>
 800584c:	e062      	b.n	8005914 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800585e:	f000 fb38 	bl	8005ed2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005870:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	609a      	str	r2, [r3, #8]
      break;
 800587a:	e04f      	b.n	800591c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800588c:	f000 fb21 	bl	8005ed2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689a      	ldr	r2, [r3, #8]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800589e:	609a      	str	r2, [r3, #8]
      break;
 80058a0:	e03c      	b.n	800591c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ae:	461a      	mov	r2, r3
 80058b0:	f000 fa98 	bl	8005de4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2150      	movs	r1, #80	@ 0x50
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 faef 	bl	8005e9e <TIM_ITRx_SetConfig>
      break;
 80058c0:	e02c      	b.n	800591c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058ce:	461a      	mov	r2, r3
 80058d0:	f000 fab6 	bl	8005e40 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2160      	movs	r1, #96	@ 0x60
 80058da:	4618      	mov	r0, r3
 80058dc:	f000 fadf 	bl	8005e9e <TIM_ITRx_SetConfig>
      break;
 80058e0:	e01c      	b.n	800591c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ee:	461a      	mov	r2, r3
 80058f0:	f000 fa78 	bl	8005de4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2140      	movs	r1, #64	@ 0x40
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 facf 	bl	8005e9e <TIM_ITRx_SetConfig>
      break;
 8005900:	e00c      	b.n	800591c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4619      	mov	r1, r3
 800590c:	4610      	mov	r0, r2
 800590e:	f000 fac6 	bl	8005e9e <TIM_ITRx_SetConfig>
      break;
 8005912:	e003      	b.n	800591c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	73fb      	strb	r3, [r7, #15]
      break;
 8005918:	e000      	b.n	800591c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800591a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800592c:	7bfb      	ldrb	r3, [r7, #15]
}
 800592e:	4618      	mov	r0, r3
 8005930:	3710      	adds	r7, #16
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a45      	ldr	r2, [pc, #276]	@ (8005a60 <TIM_Base_SetConfig+0x128>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d013      	beq.n	8005978 <TIM_Base_SetConfig+0x40>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005956:	d00f      	beq.n	8005978 <TIM_Base_SetConfig+0x40>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a42      	ldr	r2, [pc, #264]	@ (8005a64 <TIM_Base_SetConfig+0x12c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d00b      	beq.n	8005978 <TIM_Base_SetConfig+0x40>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a41      	ldr	r2, [pc, #260]	@ (8005a68 <TIM_Base_SetConfig+0x130>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d007      	beq.n	8005978 <TIM_Base_SetConfig+0x40>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a40      	ldr	r2, [pc, #256]	@ (8005a6c <TIM_Base_SetConfig+0x134>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d003      	beq.n	8005978 <TIM_Base_SetConfig+0x40>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a3f      	ldr	r2, [pc, #252]	@ (8005a70 <TIM_Base_SetConfig+0x138>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d108      	bne.n	800598a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800597e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a34      	ldr	r2, [pc, #208]	@ (8005a60 <TIM_Base_SetConfig+0x128>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d02b      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005998:	d027      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a31      	ldr	r2, [pc, #196]	@ (8005a64 <TIM_Base_SetConfig+0x12c>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d023      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a30      	ldr	r2, [pc, #192]	@ (8005a68 <TIM_Base_SetConfig+0x130>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d01f      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a2f      	ldr	r2, [pc, #188]	@ (8005a6c <TIM_Base_SetConfig+0x134>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d01b      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a2e      	ldr	r2, [pc, #184]	@ (8005a70 <TIM_Base_SetConfig+0x138>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d017      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a2d      	ldr	r2, [pc, #180]	@ (8005a74 <TIM_Base_SetConfig+0x13c>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d013      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005a78 <TIM_Base_SetConfig+0x140>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d00f      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a2b      	ldr	r2, [pc, #172]	@ (8005a7c <TIM_Base_SetConfig+0x144>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d00b      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005a80 <TIM_Base_SetConfig+0x148>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d007      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a29      	ldr	r2, [pc, #164]	@ (8005a84 <TIM_Base_SetConfig+0x14c>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d003      	beq.n	80059ea <TIM_Base_SetConfig+0xb2>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a28      	ldr	r2, [pc, #160]	@ (8005a88 <TIM_Base_SetConfig+0x150>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d108      	bne.n	80059fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	689a      	ldr	r2, [r3, #8]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a0f      	ldr	r2, [pc, #60]	@ (8005a60 <TIM_Base_SetConfig+0x128>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d003      	beq.n	8005a30 <TIM_Base_SetConfig+0xf8>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a11      	ldr	r2, [pc, #68]	@ (8005a70 <TIM_Base_SetConfig+0x138>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d103      	bne.n	8005a38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	691a      	ldr	r2, [r3, #16]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d105      	bne.n	8005a56 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f023 0201 	bic.w	r2, r3, #1
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	611a      	str	r2, [r3, #16]
  }
}
 8005a56:	bf00      	nop
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bc80      	pop	{r7}
 8005a5e:	4770      	bx	lr
 8005a60:	40010000 	.word	0x40010000
 8005a64:	40000400 	.word	0x40000400
 8005a68:	40000800 	.word	0x40000800
 8005a6c:	40000c00 	.word	0x40000c00
 8005a70:	40010400 	.word	0x40010400
 8005a74:	40014000 	.word	0x40014000
 8005a78:	40014400 	.word	0x40014400
 8005a7c:	40014800 	.word	0x40014800
 8005a80:	40001800 	.word	0x40001800
 8005a84:	40001c00 	.word	0x40001c00
 8005a88:	40002000 	.word	0x40002000

08005a8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b087      	sub	sp, #28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a1b      	ldr	r3, [r3, #32]
 8005aa0:	f023 0201 	bic.w	r2, r3, #1
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 0303 	bic.w	r3, r3, #3
 8005ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f023 0302 	bic.w	r3, r3, #2
 8005ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a20      	ldr	r2, [pc, #128]	@ (8005b64 <TIM_OC1_SetConfig+0xd8>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d003      	beq.n	8005af0 <TIM_OC1_SetConfig+0x64>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a1f      	ldr	r2, [pc, #124]	@ (8005b68 <TIM_OC1_SetConfig+0xdc>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d10c      	bne.n	8005b0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	f023 0308 	bic.w	r3, r3, #8
 8005af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	697a      	ldr	r2, [r7, #20]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f023 0304 	bic.w	r3, r3, #4
 8005b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a15      	ldr	r2, [pc, #84]	@ (8005b64 <TIM_OC1_SetConfig+0xd8>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d003      	beq.n	8005b1a <TIM_OC1_SetConfig+0x8e>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a14      	ldr	r2, [pc, #80]	@ (8005b68 <TIM_OC1_SetConfig+0xdc>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d111      	bne.n	8005b3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	695b      	ldr	r3, [r3, #20]
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	621a      	str	r2, [r3, #32]
}
 8005b58:	bf00      	nop
 8005b5a:	371c      	adds	r7, #28
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bc80      	pop	{r7}
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	40010000 	.word	0x40010000
 8005b68:	40010400 	.word	0x40010400

08005b6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
 8005b7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	f023 0210 	bic.w	r2, r3, #16
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	021b      	lsls	r3, r3, #8
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	f023 0320 	bic.w	r3, r3, #32
 8005bb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	011b      	lsls	r3, r3, #4
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a21      	ldr	r2, [pc, #132]	@ (8005c4c <TIM_OC2_SetConfig+0xe0>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d003      	beq.n	8005bd4 <TIM_OC2_SetConfig+0x68>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a20      	ldr	r2, [pc, #128]	@ (8005c50 <TIM_OC2_SetConfig+0xe4>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d10d      	bne.n	8005bf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a16      	ldr	r2, [pc, #88]	@ (8005c4c <TIM_OC2_SetConfig+0xe0>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d003      	beq.n	8005c00 <TIM_OC2_SetConfig+0x94>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a15      	ldr	r2, [pc, #84]	@ (8005c50 <TIM_OC2_SetConfig+0xe4>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d113      	bne.n	8005c28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	695b      	ldr	r3, [r3, #20]
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	693a      	ldr	r2, [r7, #16]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685a      	ldr	r2, [r3, #4]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	621a      	str	r2, [r3, #32]
}
 8005c42:	bf00      	nop
 8005c44:	371c      	adds	r7, #28
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bc80      	pop	{r7}
 8005c4a:	4770      	bx	lr
 8005c4c:	40010000 	.word	0x40010000
 8005c50:	40010400 	.word	0x40010400

08005c54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b087      	sub	sp, #28
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	69db      	ldr	r3, [r3, #28]
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f023 0303 	bic.w	r3, r3, #3
 8005c8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	021b      	lsls	r3, r3, #8
 8005ca4:	697a      	ldr	r2, [r7, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a21      	ldr	r2, [pc, #132]	@ (8005d34 <TIM_OC3_SetConfig+0xe0>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d003      	beq.n	8005cba <TIM_OC3_SetConfig+0x66>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a20      	ldr	r2, [pc, #128]	@ (8005d38 <TIM_OC3_SetConfig+0xe4>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d10d      	bne.n	8005cd6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	021b      	lsls	r3, r3, #8
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a16      	ldr	r2, [pc, #88]	@ (8005d34 <TIM_OC3_SetConfig+0xe0>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d003      	beq.n	8005ce6 <TIM_OC3_SetConfig+0x92>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a15      	ldr	r2, [pc, #84]	@ (8005d38 <TIM_OC3_SetConfig+0xe4>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d113      	bne.n	8005d0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	011b      	lsls	r3, r3, #4
 8005cfc:	693a      	ldr	r2, [r7, #16]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	011b      	lsls	r3, r3, #4
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	68fa      	ldr	r2, [r7, #12]
 8005d18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	697a      	ldr	r2, [r7, #20]
 8005d26:	621a      	str	r2, [r3, #32]
}
 8005d28:	bf00      	nop
 8005d2a:	371c      	adds	r7, #28
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bc80      	pop	{r7}
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40010000 	.word	0x40010000
 8005d38:	40010400 	.word	0x40010400

08005d3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	021b      	lsls	r3, r3, #8
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	031b      	lsls	r3, r3, #12
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a11      	ldr	r2, [pc, #68]	@ (8005ddc <TIM_OC4_SetConfig+0xa0>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d003      	beq.n	8005da4 <TIM_OC4_SetConfig+0x68>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	4a10      	ldr	r2, [pc, #64]	@ (8005de0 <TIM_OC4_SetConfig+0xa4>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d109      	bne.n	8005db8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005daa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	695b      	ldr	r3, [r3, #20]
 8005db0:	019b      	lsls	r3, r3, #6
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68fa      	ldr	r2, [r7, #12]
 8005dc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	621a      	str	r2, [r3, #32]
}
 8005dd2:	bf00      	nop
 8005dd4:	371c      	adds	r7, #28
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bc80      	pop	{r7}
 8005dda:	4770      	bx	lr
 8005ddc:	40010000 	.word	0x40010000
 8005de0:	40010400 	.word	0x40010400

08005de4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b087      	sub	sp, #28
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	f023 0201 	bic.w	r2, r3, #1
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	011b      	lsls	r3, r3, #4
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	f023 030a 	bic.w	r3, r3, #10
 8005e20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	621a      	str	r2, [r3, #32]
}
 8005e36:	bf00      	nop
 8005e38:	371c      	adds	r7, #28
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bc80      	pop	{r7}
 8005e3e:	4770      	bx	lr

08005e40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b087      	sub	sp, #28
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	f023 0210 	bic.w	r2, r3, #16
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	031b      	lsls	r3, r3, #12
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e7c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	011b      	lsls	r3, r3, #4
 8005e82:	697a      	ldr	r2, [r7, #20]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	621a      	str	r2, [r3, #32]
}
 8005e94:	bf00      	nop
 8005e96:	371c      	adds	r7, #28
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bc80      	pop	{r7}
 8005e9c:	4770      	bx	lr

08005e9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e9e:	b480      	push	{r7}
 8005ea0:	b085      	sub	sp, #20
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
 8005ea6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	f043 0307 	orr.w	r3, r3, #7
 8005ec0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	68fa      	ldr	r2, [r7, #12]
 8005ec6:	609a      	str	r2, [r3, #8]
}
 8005ec8:	bf00      	nop
 8005eca:	3714      	adds	r7, #20
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bc80      	pop	{r7}
 8005ed0:	4770      	bx	lr

08005ed2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b087      	sub	sp, #28
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	60f8      	str	r0, [r7, #12]
 8005eda:	60b9      	str	r1, [r7, #8]
 8005edc:	607a      	str	r2, [r7, #4]
 8005ede:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005eec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	021a      	lsls	r2, r3, #8
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	431a      	orrs	r2, r3
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	697a      	ldr	r2, [r7, #20]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	609a      	str	r2, [r3, #8]
}
 8005f06:	bf00      	nop
 8005f08:	371c      	adds	r7, #28
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bc80      	pop	{r7}
 8005f0e:	4770      	bx	lr

08005f10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d101      	bne.n	8005f28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f24:	2302      	movs	r3, #2
 8005f26:	e05a      	b.n	8005fde <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2202      	movs	r2, #2
 8005f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a20      	ldr	r2, [pc, #128]	@ (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d022      	beq.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f74:	d01d      	beq.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8005fec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d018      	beq.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a1a      	ldr	r2, [pc, #104]	@ (8005ff0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d013      	beq.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a19      	ldr	r2, [pc, #100]	@ (8005ff4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d00e      	beq.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a17      	ldr	r2, [pc, #92]	@ (8005ff8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d009      	beq.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a16      	ldr	r2, [pc, #88]	@ (8005ffc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d004      	beq.n	8005fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a14      	ldr	r2, [pc, #80]	@ (8006000 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d10c      	bne.n	8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	68ba      	ldr	r2, [r7, #8]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68ba      	ldr	r2, [r7, #8]
 8005fca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr
 8005fe8:	40010000 	.word	0x40010000
 8005fec:	40000400 	.word	0x40000400
 8005ff0:	40000800 	.word	0x40000800
 8005ff4:	40000c00 	.word	0x40000c00
 8005ff8:	40010400 	.word	0x40010400
 8005ffc:	40014000 	.word	0x40014000
 8006000:	40001800 	.word	0x40001800

08006004 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d101      	bne.n	8006016 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e042      	b.n	800609c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d106      	bne.n	8006030 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7fc f974 	bl	8002318 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2224      	movs	r2, #36	@ 0x24
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006046:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 fda9 	bl	8006ba0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	691a      	ldr	r2, [r3, #16]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800605c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	695a      	ldr	r2, [r3, #20]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800606c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68da      	ldr	r2, [r3, #12]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800607c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2220      	movs	r2, #32
 8006088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2220      	movs	r2, #32
 8006090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3708      	adds	r7, #8
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	4613      	mov	r3, r2
 80060b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b20      	cmp	r3, #32
 80060bc:	d121      	bne.n	8006102 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d002      	beq.n	80060ca <HAL_UART_Transmit_IT+0x26>
 80060c4:	88fb      	ldrh	r3, [r7, #6]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e01a      	b.n	8006104 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	88fa      	ldrh	r2, [r7, #6]
 80060d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	88fa      	ldrh	r2, [r7, #6]
 80060de:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2221      	movs	r2, #33	@ 0x21
 80060ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68da      	ldr	r2, [r3, #12]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060fc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80060fe:	2300      	movs	r3, #0
 8006100:	e000      	b.n	8006104 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006102:	2302      	movs	r3, #2
  }
}
 8006104:	4618      	mov	r0, r3
 8006106:	3714      	adds	r7, #20
 8006108:	46bd      	mov	sp, r7
 800610a:	bc80      	pop	{r7}
 800610c:	4770      	bx	lr

0800610e <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800610e:	b580      	push	{r7, lr}
 8006110:	b0a0      	sub	sp, #128	@ 0x80
 8006112:	af00      	add	r7, sp, #0
 8006114:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	330c      	adds	r3, #12
 800611c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800611e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006120:	e853 3f00 	ldrex	r3, [r3]
 8006124:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006126:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006128:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800612c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	330c      	adds	r3, #12
 8006134:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006136:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006138:	667b      	str	r3, [r7, #100]	@ 0x64
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800613c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800613e:	e841 2300 	strex	r3, r2, [r1]
 8006142:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006144:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1e5      	bne.n	8006116 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3314      	adds	r3, #20
 8006150:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006154:	e853 3f00 	ldrex	r3, [r3]
 8006158:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800615a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800615c:	f023 0301 	bic.w	r3, r3, #1
 8006160:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3314      	adds	r3, #20
 8006168:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800616a:	657a      	str	r2, [r7, #84]	@ 0x54
 800616c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800616e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006170:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006172:	e841 2300 	strex	r3, r2, [r1]
 8006176:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800617a:	2b00      	cmp	r3, #0
 800617c:	d1e5      	bne.n	800614a <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006182:	2b01      	cmp	r3, #1
 8006184:	d119      	bne.n	80061ba <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	330c      	adds	r3, #12
 800618c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800618e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006190:	e853 3f00 	ldrex	r3, [r3]
 8006194:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006198:	f023 0310 	bic.w	r3, r3, #16
 800619c:	677b      	str	r3, [r7, #116]	@ 0x74
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	330c      	adds	r3, #12
 80061a4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80061a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80061a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061ae:	e841 2300 	strex	r3, r2, [r1]
 80061b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1e5      	bne.n	8006186 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061c4:	2b80      	cmp	r3, #128	@ 0x80
 80061c6:	d136      	bne.n	8006236 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	3314      	adds	r3, #20
 80061ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d0:	6a3b      	ldr	r3, [r7, #32]
 80061d2:	e853 3f00 	ldrex	r3, [r3]
 80061d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061de:	673b      	str	r3, [r7, #112]	@ 0x70
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	3314      	adds	r3, #20
 80061e6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80061e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061f0:	e841 2300 	strex	r3, r2, [r1]
 80061f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1e5      	bne.n	80061c8 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006200:	2b00      	cmp	r3, #0
 8006202:	d018      	beq.n	8006236 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006208:	2200      	movs	r2, #0
 800620a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006210:	4618      	mov	r0, r3
 8006212:	f7fc fbf4 	bl	80029fe <HAL_DMA_Abort>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00c      	beq.n	8006236 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006220:	4618      	mov	r0, r3
 8006222:	f7fc fc7d 	bl	8002b20 <HAL_DMA_GetError>
 8006226:	4603      	mov	r3, r0
 8006228:	2b20      	cmp	r3, #32
 800622a:	d104      	bne.n	8006236 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2210      	movs	r2, #16
 8006230:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e052      	b.n	80062dc <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006240:	2b40      	cmp	r3, #64	@ 0x40
 8006242:	d136      	bne.n	80062b2 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	3314      	adds	r3, #20
 800624a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	e853 3f00 	ldrex	r3, [r3]
 8006252:	60bb      	str	r3, [r7, #8]
   return(result);
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800625a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	3314      	adds	r3, #20
 8006262:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006264:	61ba      	str	r2, [r7, #24]
 8006266:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006268:	6979      	ldr	r1, [r7, #20]
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	e841 2300 	strex	r3, r2, [r1]
 8006270:	613b      	str	r3, [r7, #16]
   return(result);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1e5      	bne.n	8006244 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800627c:	2b00      	cmp	r3, #0
 800627e:	d018      	beq.n	80062b2 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006284:	2200      	movs	r2, #0
 8006286:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628c:	4618      	mov	r0, r3
 800628e:	f7fc fbb6 	bl	80029fe <HAL_DMA_Abort>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00c      	beq.n	80062b2 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800629c:	4618      	mov	r0, r3
 800629e:	f7fc fc3f 	bl	8002b20 <HAL_DMA_GetError>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b20      	cmp	r3, #32
 80062a6:	d104      	bne.n	80062b2 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2210      	movs	r2, #16
 80062ac:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e014      	b.n	80062dc <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2220      	movs	r2, #32
 80062c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2220      	movs	r2, #32
 80062d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3780      	adds	r7, #128	@ 0x80
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b0ba      	sub	sp, #232	@ 0xe8
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800630a:	2300      	movs	r3, #0
 800630c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006310:	2300      	movs	r3, #0
 8006312:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800631a:	f003 030f 	and.w	r3, r3, #15
 800631e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006322:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006326:	2b00      	cmp	r3, #0
 8006328:	d10f      	bne.n	800634a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800632a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800632e:	f003 0320 	and.w	r3, r3, #32
 8006332:	2b00      	cmp	r3, #0
 8006334:	d009      	beq.n	800634a <HAL_UART_IRQHandler+0x66>
 8006336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800633a:	f003 0320 	and.w	r3, r3, #32
 800633e:	2b00      	cmp	r3, #0
 8006340:	d003      	beq.n	800634a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 fb6e 	bl	8006a24 <UART_Receive_IT>
      return;
 8006348:	e25b      	b.n	8006802 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800634a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800634e:	2b00      	cmp	r3, #0
 8006350:	f000 80de 	beq.w	8006510 <HAL_UART_IRQHandler+0x22c>
 8006354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006358:	f003 0301 	and.w	r3, r3, #1
 800635c:	2b00      	cmp	r3, #0
 800635e:	d106      	bne.n	800636e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006360:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006364:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 80d1 	beq.w	8006510 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800636e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00b      	beq.n	8006392 <HAL_UART_IRQHandler+0xae>
 800637a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800637e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006382:	2b00      	cmp	r3, #0
 8006384:	d005      	beq.n	8006392 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800638a:	f043 0201 	orr.w	r2, r3, #1
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006396:	f003 0304 	and.w	r3, r3, #4
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00b      	beq.n	80063b6 <HAL_UART_IRQHandler+0xd2>
 800639e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063a2:	f003 0301 	and.w	r3, r3, #1
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d005      	beq.n	80063b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ae:	f043 0202 	orr.w	r2, r3, #2
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ba:	f003 0302 	and.w	r3, r3, #2
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00b      	beq.n	80063da <HAL_UART_IRQHandler+0xf6>
 80063c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d005      	beq.n	80063da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d2:	f043 0204 	orr.w	r2, r3, #4
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063de:	f003 0308 	and.w	r3, r3, #8
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d011      	beq.n	800640a <HAL_UART_IRQHandler+0x126>
 80063e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ea:	f003 0320 	and.w	r3, r3, #32
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d105      	bne.n	80063fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d005      	beq.n	800640a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006402:	f043 0208 	orr.w	r2, r3, #8
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800640e:	2b00      	cmp	r3, #0
 8006410:	f000 81f2 	beq.w	80067f8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006418:	f003 0320 	and.w	r3, r3, #32
 800641c:	2b00      	cmp	r3, #0
 800641e:	d008      	beq.n	8006432 <HAL_UART_IRQHandler+0x14e>
 8006420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006424:	f003 0320 	and.w	r3, r3, #32
 8006428:	2b00      	cmp	r3, #0
 800642a:	d002      	beq.n	8006432 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 faf9 	bl	8006a24 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800643c:	2b40      	cmp	r3, #64	@ 0x40
 800643e:	bf0c      	ite	eq
 8006440:	2301      	moveq	r3, #1
 8006442:	2300      	movne	r3, #0
 8006444:	b2db      	uxtb	r3, r3
 8006446:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644e:	f003 0308 	and.w	r3, r3, #8
 8006452:	2b00      	cmp	r3, #0
 8006454:	d103      	bne.n	800645e <HAL_UART_IRQHandler+0x17a>
 8006456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800645a:	2b00      	cmp	r3, #0
 800645c:	d04f      	beq.n	80064fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 fa03 	bl	800686a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	695b      	ldr	r3, [r3, #20]
 800646a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800646e:	2b40      	cmp	r3, #64	@ 0x40
 8006470:	d141      	bne.n	80064f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	3314      	adds	r3, #20
 8006478:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006480:	e853 3f00 	ldrex	r3, [r3]
 8006484:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006488:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800648c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006490:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	3314      	adds	r3, #20
 800649a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800649e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80064a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80064aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80064ae:	e841 2300 	strex	r3, r2, [r1]
 80064b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80064b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1d9      	bne.n	8006472 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d013      	beq.n	80064ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ca:	4a7e      	ldr	r2, [pc, #504]	@ (80066c4 <HAL_UART_IRQHandler+0x3e0>)
 80064cc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7fc fb03 	bl	8002ade <HAL_DMA_Abort_IT>
 80064d8:	4603      	mov	r3, r0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d016      	beq.n	800650c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80064e8:	4610      	mov	r0, r2
 80064ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064ec:	e00e      	b.n	800650c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f7fb f99c 	bl	800182c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f4:	e00a      	b.n	800650c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f7fb f998 	bl	800182c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064fc:	e006      	b.n	800650c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f7fb f994 	bl	800182c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800650a:	e175      	b.n	80067f8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800650c:	bf00      	nop
    return;
 800650e:	e173      	b.n	80067f8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006514:	2b01      	cmp	r3, #1
 8006516:	f040 814f 	bne.w	80067b8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800651a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800651e:	f003 0310 	and.w	r3, r3, #16
 8006522:	2b00      	cmp	r3, #0
 8006524:	f000 8148 	beq.w	80067b8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800652c:	f003 0310 	and.w	r3, r3, #16
 8006530:	2b00      	cmp	r3, #0
 8006532:	f000 8141 	beq.w	80067b8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006536:	2300      	movs	r3, #0
 8006538:	60bb      	str	r3, [r7, #8]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	60bb      	str	r3, [r7, #8]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	60bb      	str	r3, [r7, #8]
 800654a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006556:	2b40      	cmp	r3, #64	@ 0x40
 8006558:	f040 80b6 	bne.w	80066c8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006568:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 8145 	beq.w	80067fc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006576:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800657a:	429a      	cmp	r2, r3
 800657c:	f080 813e 	bcs.w	80067fc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006586:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006592:	f000 8088 	beq.w	80066a6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	330c      	adds	r3, #12
 800659c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065a4:	e853 3f00 	ldrex	r3, [r3]
 80065a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	330c      	adds	r3, #12
 80065be:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80065c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065d2:	e841 2300 	strex	r3, r2, [r1]
 80065d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1d9      	bne.n	8006596 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	3314      	adds	r3, #20
 80065e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065ec:	e853 3f00 	ldrex	r3, [r3]
 80065f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80065f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065f4:	f023 0301 	bic.w	r3, r3, #1
 80065f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	3314      	adds	r3, #20
 8006602:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006606:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800660a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800660e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006612:	e841 2300 	strex	r3, r2, [r1]
 8006616:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006618:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1e1      	bne.n	80065e2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	3314      	adds	r3, #20
 8006624:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006626:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800662e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006630:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006634:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	3314      	adds	r3, #20
 800663e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006642:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006644:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006646:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006648:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800664a:	e841 2300 	strex	r3, r2, [r1]
 800664e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006650:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1e3      	bne.n	800661e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2220      	movs	r2, #32
 800665a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	330c      	adds	r3, #12
 800666a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800666e:	e853 3f00 	ldrex	r3, [r3]
 8006672:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006674:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006676:	f023 0310 	bic.w	r3, r3, #16
 800667a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	330c      	adds	r3, #12
 8006684:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006688:	65ba      	str	r2, [r7, #88]	@ 0x58
 800668a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800668e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006690:	e841 2300 	strex	r3, r2, [r1]
 8006694:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006696:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006698:	2b00      	cmp	r3, #0
 800669a:	d1e3      	bne.n	8006664 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7fc f9ac 	bl	80029fe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2202      	movs	r2, #2
 80066aa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	4619      	mov	r1, r3
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 f8ac 	bl	800681a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066c2:	e09b      	b.n	80067fc <HAL_UART_IRQHandler+0x518>
 80066c4:	0800692f 	.word	0x0800692f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066dc:	b29b      	uxth	r3, r3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f000 808e 	beq.w	8006800 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80066e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 8089 	beq.w	8006800 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	330c      	adds	r3, #12
 80066f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f8:	e853 3f00 	ldrex	r3, [r3]
 80066fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006700:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006704:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	330c      	adds	r3, #12
 800670e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006712:	647a      	str	r2, [r7, #68]	@ 0x44
 8006714:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006716:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006718:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800671a:	e841 2300 	strex	r3, r2, [r1]
 800671e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1e3      	bne.n	80066ee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3314      	adds	r3, #20
 800672c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	623b      	str	r3, [r7, #32]
   return(result);
 8006736:	6a3b      	ldr	r3, [r7, #32]
 8006738:	f023 0301 	bic.w	r3, r3, #1
 800673c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	3314      	adds	r3, #20
 8006746:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800674a:	633a      	str	r2, [r7, #48]	@ 0x30
 800674c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006752:	e841 2300 	strex	r3, r2, [r1]
 8006756:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1e3      	bne.n	8006726 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2220      	movs	r2, #32
 8006762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	330c      	adds	r3, #12
 8006772:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	e853 3f00 	ldrex	r3, [r3]
 800677a:	60fb      	str	r3, [r7, #12]
   return(result);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f023 0310 	bic.w	r3, r3, #16
 8006782:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	330c      	adds	r3, #12
 800678c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006790:	61fa      	str	r2, [r7, #28]
 8006792:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006794:	69b9      	ldr	r1, [r7, #24]
 8006796:	69fa      	ldr	r2, [r7, #28]
 8006798:	e841 2300 	strex	r3, r2, [r1]
 800679c:	617b      	str	r3, [r7, #20]
   return(result);
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1e3      	bne.n	800676c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2202      	movs	r2, #2
 80067a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067ae:	4619      	mov	r1, r3
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 f832 	bl	800681a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067b6:	e023      	b.n	8006800 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d009      	beq.n	80067d8 <HAL_UART_IRQHandler+0x4f4>
 80067c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 f8c0 	bl	8006956 <UART_Transmit_IT>
    return;
 80067d6:	e014      	b.n	8006802 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80067d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d00e      	beq.n	8006802 <HAL_UART_IRQHandler+0x51e>
 80067e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d008      	beq.n	8006802 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 f8ff 	bl	80069f4 <UART_EndTransmit_IT>
    return;
 80067f6:	e004      	b.n	8006802 <HAL_UART_IRQHandler+0x51e>
    return;
 80067f8:	bf00      	nop
 80067fa:	e002      	b.n	8006802 <HAL_UART_IRQHandler+0x51e>
      return;
 80067fc:	bf00      	nop
 80067fe:	e000      	b.n	8006802 <HAL_UART_IRQHandler+0x51e>
      return;
 8006800:	bf00      	nop
  }
}
 8006802:	37e8      	adds	r7, #232	@ 0xe8
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006810:	bf00      	nop
 8006812:	370c      	adds	r7, #12
 8006814:	46bd      	mov	sp, r7
 8006816:	bc80      	pop	{r7}
 8006818:	4770      	bx	lr

0800681a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800681a:	b480      	push	{r7}
 800681c:	b083      	sub	sp, #12
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
 8006822:	460b      	mov	r3, r1
 8006824:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006826:	bf00      	nop
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	bc80      	pop	{r7}
 800682e:	4770      	bx	lr

08006830 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8006830:	b480      	push	{r7}
 8006832:	b085      	sub	sp, #20
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8006838:	2300      	movs	r3, #0
 800683a:	60fb      	str	r3, [r7, #12]
 800683c:	2300      	movs	r3, #0
 800683e:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006846:	b2db      	uxtb	r3, r3
 8006848:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006850:	b2db      	uxtb	r3, r3
 8006852:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	b2da      	uxtb	r2, r3
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	b2db      	uxtb	r3, r3
 800685c:	4313      	orrs	r3, r2
 800685e:	b2db      	uxtb	r3, r3
}
 8006860:	4618      	mov	r0, r3
 8006862:	3714      	adds	r7, #20
 8006864:	46bd      	mov	sp, r7
 8006866:	bc80      	pop	{r7}
 8006868:	4770      	bx	lr

0800686a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800686a:	b480      	push	{r7}
 800686c:	b095      	sub	sp, #84	@ 0x54
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	330c      	adds	r3, #12
 8006878:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800687c:	e853 3f00 	ldrex	r3, [r3]
 8006880:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006888:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	330c      	adds	r3, #12
 8006890:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006892:	643a      	str	r2, [r7, #64]	@ 0x40
 8006894:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006898:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e5      	bne.n	8006872 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	3314      	adds	r3, #20
 80068ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ae:	6a3b      	ldr	r3, [r7, #32]
 80068b0:	e853 3f00 	ldrex	r3, [r3]
 80068b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	f023 0301 	bic.w	r3, r3, #1
 80068bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3314      	adds	r3, #20
 80068c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068ce:	e841 2300 	strex	r3, r2, [r1]
 80068d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1e5      	bne.n	80068a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068de:	2b01      	cmp	r3, #1
 80068e0:	d119      	bne.n	8006916 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	330c      	adds	r3, #12
 80068e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	e853 3f00 	ldrex	r3, [r3]
 80068f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	f023 0310 	bic.w	r3, r3, #16
 80068f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	330c      	adds	r3, #12
 8006900:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006902:	61ba      	str	r2, [r7, #24]
 8006904:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006906:	6979      	ldr	r1, [r7, #20]
 8006908:	69ba      	ldr	r2, [r7, #24]
 800690a:	e841 2300 	strex	r3, r2, [r1]
 800690e:	613b      	str	r3, [r7, #16]
   return(result);
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1e5      	bne.n	80068e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2220      	movs	r2, #32
 800691a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006924:	bf00      	nop
 8006926:	3754      	adds	r7, #84	@ 0x54
 8006928:	46bd      	mov	sp, r7
 800692a:	bc80      	pop	{r7}
 800692c:	4770      	bx	lr

0800692e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800692e:	b580      	push	{r7, lr}
 8006930:	b084      	sub	sp, #16
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800693a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f7fa ff6f 	bl	800182c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800694e:	bf00      	nop
 8006950:	3710      	adds	r7, #16
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}

08006956 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006956:	b480      	push	{r7}
 8006958:	b085      	sub	sp, #20
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006964:	b2db      	uxtb	r3, r3
 8006966:	2b21      	cmp	r3, #33	@ 0x21
 8006968:	d13e      	bne.n	80069e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006972:	d114      	bne.n	800699e <UART_Transmit_IT+0x48>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d110      	bne.n	800699e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	881b      	ldrh	r3, [r3, #0]
 8006986:	461a      	mov	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006990:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a1b      	ldr	r3, [r3, #32]
 8006996:	1c9a      	adds	r2, r3, #2
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	621a      	str	r2, [r3, #32]
 800699c:	e008      	b.n	80069b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	1c59      	adds	r1, r3, #1
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	6211      	str	r1, [r2, #32]
 80069a8:	781a      	ldrb	r2, [r3, #0]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	3b01      	subs	r3, #1
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	4619      	mov	r1, r3
 80069be:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10f      	bne.n	80069e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68da      	ldr	r2, [r3, #12]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80069d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68da      	ldr	r2, [r3, #12]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80069e4:	2300      	movs	r3, #0
 80069e6:	e000      	b.n	80069ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80069e8:	2302      	movs	r3, #2
  }
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3714      	adds	r7, #20
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bc80      	pop	{r7}
 80069f2:	4770      	bx	lr

080069f4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68da      	ldr	r2, [r3, #12]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a0a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f7fa feff 	bl	8001818 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a1a:	2300      	movs	r3, #0
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3708      	adds	r7, #8
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}

08006a24 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b08c      	sub	sp, #48	@ 0x30
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	2b22      	cmp	r3, #34	@ 0x22
 8006a36:	f040 80ae 	bne.w	8006b96 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a42:	d117      	bne.n	8006a74 <UART_Receive_IT+0x50>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	691b      	ldr	r3, [r3, #16]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d113      	bne.n	8006a74 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a54:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a66:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a6c:	1c9a      	adds	r2, r3, #2
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a72:	e026      	b.n	8006ac2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a86:	d007      	beq.n	8006a98 <UART_Receive_IT+0x74>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10a      	bne.n	8006aa6 <UART_Receive_IT+0x82>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d106      	bne.n	8006aa6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	b2da      	uxtb	r2, r3
 8006aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa2:	701a      	strb	r2, [r3, #0]
 8006aa4:	e008      	b.n	8006ab8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ab2:	b2da      	uxtb	r2, r3
 8006ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006abc:	1c5a      	adds	r2, r3, #1
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	4619      	mov	r1, r3
 8006ad0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d15d      	bne.n	8006b92 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68da      	ldr	r2, [r3, #12]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f022 0220 	bic.w	r2, r2, #32
 8006ae4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68da      	ldr	r2, [r3, #12]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006af4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	695a      	ldr	r2, [r3, #20]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f022 0201 	bic.w	r2, r2, #1
 8006b04:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2220      	movs	r2, #32
 8006b0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d135      	bne.n	8006b88 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	330c      	adds	r3, #12
 8006b28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	e853 3f00 	ldrex	r3, [r3]
 8006b30:	613b      	str	r3, [r7, #16]
   return(result);
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	f023 0310 	bic.w	r3, r3, #16
 8006b38:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	330c      	adds	r3, #12
 8006b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b42:	623a      	str	r2, [r7, #32]
 8006b44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b46:	69f9      	ldr	r1, [r7, #28]
 8006b48:	6a3a      	ldr	r2, [r7, #32]
 8006b4a:	e841 2300 	strex	r3, r2, [r1]
 8006b4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1e5      	bne.n	8006b22 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0310 	and.w	r3, r3, #16
 8006b60:	2b10      	cmp	r3, #16
 8006b62:	d10a      	bne.n	8006b7a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b64:	2300      	movs	r3, #0
 8006b66:	60fb      	str	r3, [r7, #12]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	60fb      	str	r3, [r7, #12]
 8006b78:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b7e:	4619      	mov	r1, r3
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f7ff fe4a 	bl	800681a <HAL_UARTEx_RxEventCallback>
 8006b86:	e002      	b.n	8006b8e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f7ff fe3d 	bl	8006808 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	e002      	b.n	8006b98 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	e000      	b.n	8006b98 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006b96:	2302      	movs	r3, #2
  }
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3730      	adds	r7, #48	@ 0x30
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	691b      	ldr	r3, [r3, #16]
 8006bae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	68da      	ldr	r2, [r3, #12]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	430a      	orrs	r2, r1
 8006bbc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689a      	ldr	r2, [r3, #8]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	431a      	orrs	r2, r3
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	695b      	ldr	r3, [r3, #20]
 8006bcc:	431a      	orrs	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	69db      	ldr	r3, [r3, #28]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8006be0:	f023 030c 	bic.w	r3, r3, #12
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	6812      	ldr	r2, [r2, #0]
 8006be8:	68b9      	ldr	r1, [r7, #8]
 8006bea:	430b      	orrs	r3, r1
 8006bec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	695b      	ldr	r3, [r3, #20]
 8006bf4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	699a      	ldr	r2, [r3, #24]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	430a      	orrs	r2, r1
 8006c02:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a57      	ldr	r2, [pc, #348]	@ (8006d68 <UART_SetConfig+0x1c8>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d004      	beq.n	8006c18 <UART_SetConfig+0x78>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a56      	ldr	r2, [pc, #344]	@ (8006d6c <UART_SetConfig+0x1cc>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d103      	bne.n	8006c20 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006c18:	f7fd fea2 	bl	8004960 <HAL_RCC_GetPCLK2Freq>
 8006c1c:	60f8      	str	r0, [r7, #12]
 8006c1e:	e002      	b.n	8006c26 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006c20:	f7fd fe7c 	bl	800491c <HAL_RCC_GetPCLK1Freq>
 8006c24:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	69db      	ldr	r3, [r3, #28]
 8006c2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c2e:	d14c      	bne.n	8006cca <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	4613      	mov	r3, r2
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	4413      	add	r3, r2
 8006c38:	009a      	lsls	r2, r3, #2
 8006c3a:	441a      	add	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	005b      	lsls	r3, r3, #1
 8006c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c46:	4a4a      	ldr	r2, [pc, #296]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006c48:	fba2 2303 	umull	r2, r3, r2, r3
 8006c4c:	095b      	lsrs	r3, r3, #5
 8006c4e:	0119      	lsls	r1, r3, #4
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	4613      	mov	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4413      	add	r3, r2
 8006c58:	009a      	lsls	r2, r3, #2
 8006c5a:	441a      	add	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c66:	4b42      	ldr	r3, [pc, #264]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006c68:	fba3 0302 	umull	r0, r3, r3, r2
 8006c6c:	095b      	lsrs	r3, r3, #5
 8006c6e:	2064      	movs	r0, #100	@ 0x64
 8006c70:	fb00 f303 	mul.w	r3, r0, r3
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	00db      	lsls	r3, r3, #3
 8006c78:	3332      	adds	r3, #50	@ 0x32
 8006c7a:	4a3d      	ldr	r2, [pc, #244]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c80:	095b      	lsrs	r3, r3, #5
 8006c82:	005b      	lsls	r3, r3, #1
 8006c84:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006c88:	4419      	add	r1, r3
 8006c8a:	68fa      	ldr	r2, [r7, #12]
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	4413      	add	r3, r2
 8006c92:	009a      	lsls	r2, r3, #2
 8006c94:	441a      	add	r2, r3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	005b      	lsls	r3, r3, #1
 8006c9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ca0:	4b33      	ldr	r3, [pc, #204]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006ca2:	fba3 0302 	umull	r0, r3, r3, r2
 8006ca6:	095b      	lsrs	r3, r3, #5
 8006ca8:	2064      	movs	r0, #100	@ 0x64
 8006caa:	fb00 f303 	mul.w	r3, r0, r3
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	00db      	lsls	r3, r3, #3
 8006cb2:	3332      	adds	r3, #50	@ 0x32
 8006cb4:	4a2e      	ldr	r2, [pc, #184]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cba:	095b      	lsrs	r3, r3, #5
 8006cbc:	f003 0207 	and.w	r2, r3, #7
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	440a      	add	r2, r1
 8006cc6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006cc8:	e04a      	b.n	8006d60 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	4613      	mov	r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	4413      	add	r3, r2
 8006cd2:	009a      	lsls	r2, r3, #2
 8006cd4:	441a      	add	r2, r3
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ce0:	4a23      	ldr	r2, [pc, #140]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce6:	095b      	lsrs	r3, r3, #5
 8006ce8:	0119      	lsls	r1, r3, #4
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	4613      	mov	r3, r2
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	4413      	add	r3, r2
 8006cf2:	009a      	lsls	r2, r3, #2
 8006cf4:	441a      	add	r2, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d00:	4b1b      	ldr	r3, [pc, #108]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006d02:	fba3 0302 	umull	r0, r3, r3, r2
 8006d06:	095b      	lsrs	r3, r3, #5
 8006d08:	2064      	movs	r0, #100	@ 0x64
 8006d0a:	fb00 f303 	mul.w	r3, r0, r3
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	011b      	lsls	r3, r3, #4
 8006d12:	3332      	adds	r3, #50	@ 0x32
 8006d14:	4a16      	ldr	r2, [pc, #88]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006d16:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1a:	095b      	lsrs	r3, r3, #5
 8006d1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d20:	4419      	add	r1, r3
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	4613      	mov	r3, r2
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	4413      	add	r3, r2
 8006d2a:	009a      	lsls	r2, r3, #2
 8006d2c:	441a      	add	r2, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d38:	4b0d      	ldr	r3, [pc, #52]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006d3a:	fba3 0302 	umull	r0, r3, r3, r2
 8006d3e:	095b      	lsrs	r3, r3, #5
 8006d40:	2064      	movs	r0, #100	@ 0x64
 8006d42:	fb00 f303 	mul.w	r3, r0, r3
 8006d46:	1ad3      	subs	r3, r2, r3
 8006d48:	011b      	lsls	r3, r3, #4
 8006d4a:	3332      	adds	r3, #50	@ 0x32
 8006d4c:	4a08      	ldr	r2, [pc, #32]	@ (8006d70 <UART_SetConfig+0x1d0>)
 8006d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d52:	095b      	lsrs	r3, r3, #5
 8006d54:	f003 020f 	and.w	r2, r3, #15
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	440a      	add	r2, r1
 8006d5e:	609a      	str	r2, [r3, #8]
}
 8006d60:	bf00      	nop
 8006d62:	3710      	adds	r7, #16
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	40011000 	.word	0x40011000
 8006d6c:	40011400 	.word	0x40011400
 8006d70:	51eb851f 	.word	0x51eb851f

08006d74 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d74:	b084      	sub	sp, #16
 8006d76:	b580      	push	{r7, lr}
 8006d78:	b084      	sub	sp, #16
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
 8006d7e:	f107 001c 	add.w	r0, r7, #28
 8006d82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d86:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d123      	bne.n	8006dd6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d92:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006da2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006db6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d105      	bne.n	8006dca <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 fa8f 	bl	80072ee <USB_CoreReset>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	73fb      	strb	r3, [r7, #15]
 8006dd4:	e010      	b.n	8006df8 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 fa83 	bl	80072ee <USB_CoreReset>
 8006de8:	4603      	mov	r3, r0
 8006dea:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006df8:	7fbb      	ldrb	r3, [r7, #30]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d10b      	bne.n	8006e16 <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f043 0206 	orr.w	r2, r3, #6
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	f043 0220 	orr.w	r2, r3, #32
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e22:	b004      	add	sp, #16
 8006e24:	4770      	bx	lr

08006e26 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e26:	b480      	push	{r7}
 8006e28:	b083      	sub	sp, #12
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	f023 0201 	bic.w	r2, r3, #1
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e3a:	2300      	movs	r3, #0
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bc80      	pop	{r7}
 8006e44:	4770      	bx	lr

08006e46 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e46:	b580      	push	{r7, lr}
 8006e48:	b084      	sub	sp, #16
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
 8006e4e:	460b      	mov	r3, r1
 8006e50:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006e52:	2300      	movs	r3, #0
 8006e54:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e62:	78fb      	ldrb	r3, [r7, #3]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d115      	bne.n	8006e94 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e74:	200a      	movs	r0, #10
 8006e76:	f7fb fc43 	bl	8002700 <HAL_Delay>
      ms += 10U;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	330a      	adds	r3, #10
 8006e7e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f000 fa27 	bl	80072d4 <USB_GetMode>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d01e      	beq.n	8006eca <USB_SetCurrentMode+0x84>
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e90:	d9f0      	bls.n	8006e74 <USB_SetCurrentMode+0x2e>
 8006e92:	e01a      	b.n	8006eca <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006e94:	78fb      	ldrb	r3, [r7, #3]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d115      	bne.n	8006ec6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ea6:	200a      	movs	r0, #10
 8006ea8:	f7fb fc2a 	bl	8002700 <HAL_Delay>
      ms += 10U;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	330a      	adds	r3, #10
 8006eb0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fa0e 	bl	80072d4 <USB_GetMode>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d005      	beq.n	8006eca <USB_SetCurrentMode+0x84>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ec2:	d9f0      	bls.n	8006ea6 <USB_SetCurrentMode+0x60>
 8006ec4:	e001      	b.n	8006eca <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e005      	b.n	8006ed6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2bc8      	cmp	r3, #200	@ 0xc8
 8006ece:	d101      	bne.n	8006ed4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e000      	b.n	8006ed6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
	...

08006ee0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ee0:	b084      	sub	sp, #16
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b086      	sub	sp, #24
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
 8006eea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006eee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006efa:	2300      	movs	r3, #0
 8006efc:	613b      	str	r3, [r7, #16]
 8006efe:	e009      	b.n	8006f14 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	3340      	adds	r3, #64	@ 0x40
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4413      	add	r3, r2
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	3301      	adds	r3, #1
 8006f12:	613b      	str	r3, [r7, #16]
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	2b0e      	cmp	r3, #14
 8006f18:	d9f2      	bls.n	8006f00 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006f1a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d11c      	bne.n	8006f5c <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f30:	f043 0302 	orr.w	r3, r3, #2
 8006f34:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f46:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f52:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f5a:	e00b      	b.n	8006f74 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f60:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f6c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f80:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d10d      	bne.n	8006fa4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006f88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d104      	bne.n	8006f9a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006f90:	2100      	movs	r1, #0
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f966 	bl	8007264 <USB_SetDevSpeed>
 8006f98:	e008      	b.n	8006fac <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006f9a:	2101      	movs	r1, #1
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f000 f961 	bl	8007264 <USB_SetDevSpeed>
 8006fa2:	e003      	b.n	8006fac <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006fa4:	2103      	movs	r1, #3
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 f95c 	bl	8007264 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006fac:	2110      	movs	r1, #16
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f8fa 	bl	80071a8 <USB_FlushTxFifo>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 f923 	bl	800720a <USB_FlushRxFifo>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d001      	beq.n	8006fce <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fec:	461a      	mov	r2, r3
 8006fee:	2300      	movs	r3, #0
 8006ff0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	613b      	str	r3, [r7, #16]
 8006ff6:	e043      	b.n	8007080 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800700a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800700e:	d118      	bne.n	8007042 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d10a      	bne.n	800702c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	015a      	lsls	r2, r3, #5
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	4413      	add	r3, r2
 800701e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007022:	461a      	mov	r2, r3
 8007024:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	e013      	b.n	8007054 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	4413      	add	r3, r2
 8007034:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007038:	461a      	mov	r2, r3
 800703a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800703e:	6013      	str	r3, [r2, #0]
 8007040:	e008      	b.n	8007054 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	015a      	lsls	r2, r3, #5
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	4413      	add	r3, r2
 800704a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800704e:	461a      	mov	r2, r3
 8007050:	2300      	movs	r3, #0
 8007052:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	015a      	lsls	r2, r3, #5
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	4413      	add	r3, r2
 800705c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007060:	461a      	mov	r2, r3
 8007062:	2300      	movs	r3, #0
 8007064:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	015a      	lsls	r2, r3, #5
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	4413      	add	r3, r2
 800706e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007072:	461a      	mov	r2, r3
 8007074:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007078:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	3301      	adds	r3, #1
 800707e:	613b      	str	r3, [r7, #16]
 8007080:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007084:	461a      	mov	r2, r3
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	4293      	cmp	r3, r2
 800708a:	d3b5      	bcc.n	8006ff8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800708c:	2300      	movs	r3, #0
 800708e:	613b      	str	r3, [r7, #16]
 8007090:	e043      	b.n	800711a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	015a      	lsls	r2, r3, #5
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	4413      	add	r3, r2
 800709a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070a8:	d118      	bne.n	80070dc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d10a      	bne.n	80070c6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	015a      	lsls	r2, r3, #5
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	4413      	add	r3, r2
 80070b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070bc:	461a      	mov	r2, r3
 80070be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80070c2:	6013      	str	r3, [r2, #0]
 80070c4:	e013      	b.n	80070ee <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	015a      	lsls	r2, r3, #5
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	4413      	add	r3, r2
 80070ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d2:	461a      	mov	r2, r3
 80070d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80070d8:	6013      	str	r3, [r2, #0]
 80070da:	e008      	b.n	80070ee <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	015a      	lsls	r2, r3, #5
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4413      	add	r3, r2
 80070e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070e8:	461a      	mov	r2, r3
 80070ea:	2300      	movs	r3, #0
 80070ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070fa:	461a      	mov	r2, r3
 80070fc:	2300      	movs	r3, #0
 80070fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	015a      	lsls	r2, r3, #5
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	4413      	add	r3, r2
 8007108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800710c:	461a      	mov	r2, r3
 800710e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007112:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	3301      	adds	r3, #1
 8007118:	613b      	str	r3, [r7, #16]
 800711a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800711e:	461a      	mov	r2, r3
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	4293      	cmp	r3, r2
 8007124:	d3b5      	bcc.n	8007092 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007138:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007146:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007148:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800714c:	2b00      	cmp	r3, #0
 800714e:	d105      	bne.n	800715c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	699b      	ldr	r3, [r3, #24]
 8007154:	f043 0210 	orr.w	r2, r3, #16
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	699a      	ldr	r2, [r3, #24]
 8007160:	4b10      	ldr	r3, [pc, #64]	@ (80071a4 <USB_DevInit+0x2c4>)
 8007162:	4313      	orrs	r3, r2
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007168:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800716c:	2b00      	cmp	r3, #0
 800716e:	d005      	beq.n	800717c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	699b      	ldr	r3, [r3, #24]
 8007174:	f043 0208 	orr.w	r2, r3, #8
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800717c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007180:	2b01      	cmp	r3, #1
 8007182:	d107      	bne.n	8007194 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800718c:	f043 0304 	orr.w	r3, r3, #4
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007194:	7dfb      	ldrb	r3, [r7, #23]
}
 8007196:	4618      	mov	r0, r3
 8007198:	3718      	adds	r7, #24
 800719a:	46bd      	mov	sp, r7
 800719c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071a0:	b004      	add	sp, #16
 80071a2:	4770      	bx	lr
 80071a4:	803c3800 	.word	0x803c3800

080071a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	3301      	adds	r3, #1
 80071ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071c2:	d901      	bls.n	80071c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e01b      	b.n	8007200 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	daf2      	bge.n	80071b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071d0:	2300      	movs	r3, #0
 80071d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	019b      	lsls	r3, r3, #6
 80071d8:	f043 0220 	orr.w	r2, r3, #32
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	3301      	adds	r3, #1
 80071e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071ec:	d901      	bls.n	80071f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e006      	b.n	8007200 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	f003 0320 	and.w	r3, r3, #32
 80071fa:	2b20      	cmp	r3, #32
 80071fc:	d0f0      	beq.n	80071e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	3714      	adds	r7, #20
 8007204:	46bd      	mov	sp, r7
 8007206:	bc80      	pop	{r7}
 8007208:	4770      	bx	lr

0800720a <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800720a:	b480      	push	{r7}
 800720c:	b085      	sub	sp, #20
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007212:	2300      	movs	r3, #0
 8007214:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	3301      	adds	r3, #1
 800721a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007222:	d901      	bls.n	8007228 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e018      	b.n	800725a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	2b00      	cmp	r3, #0
 800722e:	daf2      	bge.n	8007216 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007230:	2300      	movs	r3, #0
 8007232:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2210      	movs	r2, #16
 8007238:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	3301      	adds	r3, #1
 800723e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007246:	d901      	bls.n	800724c <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007248:	2303      	movs	r3, #3
 800724a:	e006      	b.n	800725a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	691b      	ldr	r3, [r3, #16]
 8007250:	f003 0310 	and.w	r3, r3, #16
 8007254:	2b10      	cmp	r3, #16
 8007256:	d0f0      	beq.n	800723a <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3714      	adds	r7, #20
 800725e:	46bd      	mov	sp, r7
 8007260:	bc80      	pop	{r7}
 8007262:	4770      	bx	lr

08007264 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007264:	b480      	push	{r7}
 8007266:	b085      	sub	sp, #20
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	460b      	mov	r3, r1
 800726e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	78fb      	ldrb	r3, [r7, #3]
 800727e:	68f9      	ldr	r1, [r7, #12]
 8007280:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007284:	4313      	orrs	r3, r2
 8007286:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	bc80      	pop	{r7}
 8007292:	4770      	bx	lr

08007294 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007294:	b480      	push	{r7}
 8007296:	b085      	sub	sp, #20
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	68fa      	ldr	r2, [r7, #12]
 80072aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80072ae:	f023 0303 	bic.w	r3, r3, #3
 80072b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072c2:	f043 0302 	orr.w	r3, r3, #2
 80072c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072c8:	2300      	movs	r3, #0
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3714      	adds	r7, #20
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bc80      	pop	{r7}
 80072d2:	4770      	bx	lr

080072d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	695b      	ldr	r3, [r3, #20]
 80072e0:	f003 0301 	and.w	r3, r3, #1
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bc80      	pop	{r7}
 80072ec:	4770      	bx	lr

080072ee <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80072ee:	b480      	push	{r7}
 80072f0:	b085      	sub	sp, #20
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072f6:	2300      	movs	r3, #0
 80072f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	3301      	adds	r3, #1
 80072fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007306:	d901      	bls.n	800730c <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007308:	2303      	movs	r3, #3
 800730a:	e01b      	b.n	8007344 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	2b00      	cmp	r3, #0
 8007312:	daf2      	bge.n	80072fa <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007314:	2300      	movs	r3, #0
 8007316:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	f043 0201 	orr.w	r2, r3, #1
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	3301      	adds	r3, #1
 8007328:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007330:	d901      	bls.n	8007336 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e006      	b.n	8007344 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b01      	cmp	r3, #1
 8007340:	d0f0      	beq.n	8007324 <USB_CoreReset+0x36>

  return HAL_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3714      	adds	r7, #20
 8007348:	46bd      	mov	sp, r7
 800734a:	bc80      	pop	{r7}
 800734c:	4770      	bx	lr

0800734e <memset>:
 800734e:	4603      	mov	r3, r0
 8007350:	4402      	add	r2, r0
 8007352:	4293      	cmp	r3, r2
 8007354:	d100      	bne.n	8007358 <memset+0xa>
 8007356:	4770      	bx	lr
 8007358:	f803 1b01 	strb.w	r1, [r3], #1
 800735c:	e7f9      	b.n	8007352 <memset+0x4>
	...

08007360 <__libc_init_array>:
 8007360:	b570      	push	{r4, r5, r6, lr}
 8007362:	2600      	movs	r6, #0
 8007364:	4d0c      	ldr	r5, [pc, #48]	@ (8007398 <__libc_init_array+0x38>)
 8007366:	4c0d      	ldr	r4, [pc, #52]	@ (800739c <__libc_init_array+0x3c>)
 8007368:	1b64      	subs	r4, r4, r5
 800736a:	10a4      	asrs	r4, r4, #2
 800736c:	42a6      	cmp	r6, r4
 800736e:	d109      	bne.n	8007384 <__libc_init_array+0x24>
 8007370:	f000 f828 	bl	80073c4 <_init>
 8007374:	2600      	movs	r6, #0
 8007376:	4d0a      	ldr	r5, [pc, #40]	@ (80073a0 <__libc_init_array+0x40>)
 8007378:	4c0a      	ldr	r4, [pc, #40]	@ (80073a4 <__libc_init_array+0x44>)
 800737a:	1b64      	subs	r4, r4, r5
 800737c:	10a4      	asrs	r4, r4, #2
 800737e:	42a6      	cmp	r6, r4
 8007380:	d105      	bne.n	800738e <__libc_init_array+0x2e>
 8007382:	bd70      	pop	{r4, r5, r6, pc}
 8007384:	f855 3b04 	ldr.w	r3, [r5], #4
 8007388:	4798      	blx	r3
 800738a:	3601      	adds	r6, #1
 800738c:	e7ee      	b.n	800736c <__libc_init_array+0xc>
 800738e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007392:	4798      	blx	r3
 8007394:	3601      	adds	r6, #1
 8007396:	e7f2      	b.n	800737e <__libc_init_array+0x1e>
 8007398:	080073fc 	.word	0x080073fc
 800739c:	080073fc 	.word	0x080073fc
 80073a0:	080073fc 	.word	0x080073fc
 80073a4:	08007400 	.word	0x08007400

080073a8 <memcpy>:
 80073a8:	440a      	add	r2, r1
 80073aa:	4291      	cmp	r1, r2
 80073ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80073b0:	d100      	bne.n	80073b4 <memcpy+0xc>
 80073b2:	4770      	bx	lr
 80073b4:	b510      	push	{r4, lr}
 80073b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073ba:	4291      	cmp	r1, r2
 80073bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073c0:	d1f9      	bne.n	80073b6 <memcpy+0xe>
 80073c2:	bd10      	pop	{r4, pc}

080073c4 <_init>:
 80073c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073c6:	bf00      	nop
 80073c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ca:	bc08      	pop	{r3}
 80073cc:	469e      	mov	lr, r3
 80073ce:	4770      	bx	lr

080073d0 <_fini>:
 80073d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073d2:	bf00      	nop
 80073d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073d6:	bc08      	pop	{r3}
 80073d8:	469e      	mov	lr, r3
 80073da:	4770      	bx	lr
