set_min_delay 30 -from clk1 -rise_from pin1 -fall_from [get_ports clk*] -through net2 -rise_through [get_pins flop_Q] -fall_through and1 -to [get_clocks {core_clk}] -rise_to [get_ports clk1] -fall_to [get_ports {clk0}] -probe -reset_path
