<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>PMCEID1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMCEID1, Performance Monitors Common Event Identification register 1</h1><p>The PMCEID1 characteristics are:</p><h2>Purpose</h2><p>Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range <span class="hexnumber">0x0020</span> to <span class="hexnumber">0x003F</span>.</p><p>For more information about the Common events and the use of the PMCEIDn registers see <span class="xref">'The PMU event number space and common events'</span>.</p><h2>Configuration</h2><p>AArch32 System register PMCEID1 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-pmceid1_el0.html">PMCEID1_EL0[31:0]</a>.</p><p>AArch32 System register PMCEID1 bits [31:0] are architecturally mapped to External register <a href="pmu.pmceid1.html">PMU.PMCEID1[31:0]</a>.</p><p>This register is present only when AArch32 is supported and FEAT_PMUv3 is implemented. Otherwise, direct accesses to PMCEID1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>PMCEID1 is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">ID0</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">ID&lt;n>, bit [n], for n = 31 to 0</h4><div class="field"><p>ID[n] corresponds to Common event (<span class="hexnumber">0x0020</span> + n).</p><p>For each bit:</p><table class="valuetable"><tr><th>ID&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The Common event is not implemented, or not counted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The Common event is implemented.</p></td></tr></table><p>When the value of a bit in the field is 1, the corresponding Common event is implemented and counted.</p><div class="note"><span class="note-header">Note</span><p>Arm recommends that if a Common event is never counted, the value of the corresponding bit is 0.</p></div><p>A bit that corresponds to a reserved event number is reserved. The value might be used in a future revision of the architecture to identify an additional Common event.</p><div class="note"><span class="note-header">Note</span><p>Such an event might be added retrospectively to an earlier version of the PMU architecture, provided the event does not require any additional PMU features and has an event number that can be represented in the PMCEID&lt;n> registers of that earlier version of the PMU architecture.</p></div></div><div class="access_mechanisms"><h2>Accessing PMCEID1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1001</td><td>0b1100</td><td>0b111</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif !ELUsingAArch32(EL1) &amp;&amp; <ins>((IsFeatureImplemented(FEAT_PMUv3p9) &amp;&amp; PMUSERENR_EL0.&lt;UEN,EN> == '00') || (!IsFeatureImplemented(FEAT_PMUv3p9) &amp;&amp; </ins>PMUSERENR_EL0.EN == '0<ins>')) then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == </ins>'<ins>1'</ins> then<ins>
            AArch64.AArch32SystemAccessTrap(EL2, 0x03);</ins>
        <ins>else
            AArch64.AArch32SystemAccessTrap(EL1, 0x03);
    elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_PMUv3p9) &amp;&amp; PMUSERENR_EL0.TID == '1' then
        </ins>if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x03);
        else
            AArch64.AArch32SystemAccessTrap(EL1, 0x03);
    elsif ELUsingAArch32(EL1) &amp;&amp; PMUSERENR.EN == '0<ins>' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x03);
        elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TGE == '1' then
            AArch32.TakeHypTrapException(0x00);
        else
            UNDEFINED;
    elsif ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_PMUv3p9) &amp;&amp; PMUSERENR.TID == '1</ins>' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x03);
        elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TGE == '1' then
            AArch32.TakeHypTrapException(0x00);
        else
            UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.&lt;E2H,TGE> != '11' &amp;&amp; HSTR_EL2.T9 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T9 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL1) &amp;&amp; HCR_EL2.&lt;E2H,TGE> != '11' &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.PMCEIDn_EL0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TPM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        R[t] = PMCEID1;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T9 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T9 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TPM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        R[t] = PMCEID1;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        R[t] = PMCEID1;
elsif PSTATE.EL == EL3 then
    R[t] = PMCEID1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>05</ins><del>01</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>