<map id="include/triSYCL/vendor/Xilinx/fpga/ssdm_inst.hpp" name="include/triSYCL/vendor/Xilinx/fpga/ssdm_inst.hpp">
<area shape="rect" id="node1" title=" " alt="" coords="69,5,245,47"/>
<area shape="rect" id="node2" href="$sycl_2vendor_2Xilinx_2fpga_8hpp.html" title=" " alt="" coords="5,95,140,136"/>
<area shape="rect" id="node3" href="$triSYCL_2vendor_2Xilinx_2fpga_8hpp.html" title=" " alt="" coords="164,95,320,136"/>
<area shape="rect" id="node4" href="$triSYCL_2sycl_8hpp.html" title=" " alt="" coords="159,184,325,211"/>
<area shape="rect" id="node5" href="$CL_2sycl_8hpp.html" title="This is the main SYCL 1.2.1 interoperability header to expose triSYCL into the cl::sycl namespace." alt="" coords="91,259,228,285"/>
<area shape="rect" id="node6" href="$sycl_2sycl_8hpp.html" title="This is the SYCL extension header to expose triSYCL directly into the sycl namespace as expected by S..." alt="" coords="253,259,397,285"/>
</map>
