example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
or  or                                                                                                                                                                                                    
================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
or  or  #(1) 
	(a, b, out);



================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and myand(out, a, b);


================================================================
example-3: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
wire and_gate_in1, and_gate_in2;

and and1(and_gate_in1, a, b);
or or2(out, and_gate_in2);

and and2(and_gate_in1, and_gate_in2);
or or3(out, and_gate_in2);


================================================================
example-4: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
and (out, a, b);


================================================================
