Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov 15 13:28:19 2023
| Host         : CECSB86MZV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.934        0.000                      0                   68        0.241        0.000                      0                   68        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.934        0.000                      0                   68        0.241        0.000                      0                   68        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.194ns (29.652%)  route 2.833ns (70.348%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          1.126     9.051    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.124     9.175 r  vga_driver/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.175    vga_driver_n_33
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.029    15.109    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.222ns (30.138%)  route 2.833ns (69.862%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          1.126     9.051    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     9.203 r  vga_driver/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.203    vga_driver_n_27
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.075    15.155    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.194ns (30.392%)  route 2.735ns (69.608%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          1.028     8.953    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.124     9.077 r  vga_driver/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.077    vga_driver_n_28
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.031    15.110    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 1.224ns (30.919%)  route 2.735ns (69.081%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          1.028     8.953    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.154     9.107 r  vga_driver/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.107    vga_driver_n_32
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.075    15.154    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.194ns (32.431%)  route 2.488ns (67.569%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.781     8.706    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.830 r  vga_driver/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.830    vga_driver_n_29
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.077    15.157    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.220ns (32.905%)  route 2.488ns (67.095%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.781     8.706    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.150     8.856 r  vga_driver/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.856    vga_driver_n_30
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.118    15.198    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.194ns (33.341%)  route 2.387ns (66.659%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.681     8.605    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  vga_driver/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.729    vga_driver_n_34
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.031    15.110    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.194ns (33.387%)  route 2.382ns (66.613%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.676     8.600    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.124     8.724 r  vga_driver/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.724    vga_driver_n_25
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.029    15.108    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.222ns (33.858%)  route 2.387ns (66.142%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.681     8.605    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.152     8.757 r  vga_driver/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.757    vga_driver_n_26
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.075    15.154    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.220ns (33.868%)  route 2.382ns (66.132%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  vga_driver/col_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  vga_driver/col_pix_reg[8]/Q
                         net (fo=6, routed)           1.019     6.586    vga_driver/y_pos[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.325     6.911 r  vga_driver/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.688     7.599    vga_driver/rgb_reg[11]_i_3_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.326     7.925 r  vga_driver/rgb_reg[11]_i_2/O
                         net (fo=10, routed)          0.676     8.600    vga_driver/rgb_reg[11]_i_2_n_0
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.150     8.750 r  vga_driver/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.750    vga_driver_n_31
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.075    15.154    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  6.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_driver/row_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/row_pix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (68.015%)  route 0.116ns (31.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  vga_driver/row_pix_reg[6]/Q
                         net (fo=9, routed)           0.116     1.738    vga_driver/x_pos[6]
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.098     1.836 r  vga_driver/row_pix[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga_driver/next_row_pix[5]
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[5]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121     1.595    vga_driver/row_pix_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_driver/row_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/row_pix_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.641%)  route 0.118ns (32.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  vga_driver/row_pix_reg[6]/Q
                         net (fo=9, routed)           0.118     1.740    vga_driver/x_pos[6]
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.098     1.838 r  vga_driver/row_pix[8]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_driver/next_row_pix[8]
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120     1.594    vga_driver/row_pix_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/vsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.881%)  route 0.219ns (54.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  vga_driver/col_pix_reg[9]/Q
                         net (fo=18, routed)          0.219     1.833    vga_driver/y_pos[9]
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  vga_driver/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.878    vga_driver/vsync_next
    SLICE_X2Y33          FDRE                                         r  vga_driver/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     1.986    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  vga_driver/vsync_reg_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120     1.628    vga_driver/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_driver/col_pix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/col_pix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.227ns (59.830%)  route 0.152ns (40.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.470    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  vga_driver/col_pix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  vga_driver/col_pix_reg[2]/Q
                         net (fo=14, routed)          0.152     1.751    vga_driver/col_pix_reg[3]_0[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.099     1.850 r  vga_driver/col_pix[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga_driver/next_col_pix[5]
    SLICE_X4Y32          FDRE                                         r  vga_driver/col_pix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  vga_driver/col_pix_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092     1.562    vga_driver/col_pix_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_driver/col_pix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/col_pix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  vga_driver/col_pix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  vga_driver/col_pix_reg[0]/Q
                         net (fo=18, routed)          0.196     1.809    vga_driver/col_pix_reg[3]_0[0]
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  vga_driver/col_pix[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga_driver/next_col_pix[0]
    SLICE_X4Y34          FDRE                                         r  vga_driver/col_pix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     1.985    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  vga_driver/col_pix_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.092     1.564    vga_driver/col_pix_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga_driver/col_pix_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/col_pix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  vga_driver/col_pix_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_driver/col_pix_reg[3]/Q
                         net (fo=11, routed)          0.197     1.810    vga_driver/col_pix_reg[3]_0[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  vga_driver/col_pix[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    vga_driver/next_col_pix[3]
    SLICE_X4Y34          FDRE                                         r  vga_driver/col_pix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     1.985    vga_driver/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  vga_driver/col_pix_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.091     1.563    vga_driver/col_pix_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_driver/row_pix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/row_pix_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.339%)  route 0.190ns (47.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  vga_driver/row_pix_reg[7]/Q
                         net (fo=19, routed)          0.190     1.828    vga_driver/x_pos[7]
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  vga_driver/row_pix[9]_i_2/O
                         net (fo=1, routed)           0.000     1.873    vga_driver/next_row_pix[9]
    SLICE_X1Y34          FDRE                                         r  vga_driver/row_pix_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga_driver/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  vga_driver/row_pix_reg[9]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092     1.580    vga_driver/row_pix_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga_driver/row_pix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/row_pix_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.184ns (44.205%)  route 0.232ns (55.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga_driver/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  vga_driver/row_pix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vga_driver/row_pix_reg[0]/Q
                         net (fo=14, routed)          0.232     1.847    vga_driver/row_pix_reg[3]_0[0]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.043     1.890 r  vga_driver/row_pix[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    vga_driver/next_row_pix[1]
    SLICE_X3Y34          FDRE                                         r  vga_driver/row_pix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga_driver/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  vga_driver/row_pix_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.107     1.581    vga_driver/row_pix_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga_driver/row_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.246ns (58.688%)  route 0.173ns (41.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  vga_driver/row_pix_reg[6]/Q
                         net (fo=9, routed)           0.173     1.795    vga_driver/x_pos[6]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.098     1.893 r  vga_driver/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.893    vga_driver/hsync_next
    SLICE_X1Y33          FDRE                                         r  vga_driver/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     1.986    vga_driver/clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  vga_driver/hsync_reg_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091     1.578    vga_driver/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga_driver/row_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/row_pix_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.246ns (55.196%)  route 0.200ns (44.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  vga_driver/row_pix_reg[6]/Q
                         net (fo=9, routed)           0.200     1.822    vga_driver/x_pos[6]
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.098     1.920 r  vga_driver/row_pix[7]_i_1/O
                         net (fo=1, routed)           0.000     1.920    vga_driver/next_row_pix[7]
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga_driver/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  vga_driver/row_pix_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121     1.595    vga_driver/row_pix_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    rgb_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    rgb_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    rgb_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    rgb_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    rgb_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    rgb_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    rgb_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    rgb_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    rgb_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    vga_driver/col_pix_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    vga_driver/col_pix_reg[3]/C



