Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  5 19:44:11 2023
| Host         : rocksmashgood running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file slc3_sramtop_control_sets_placed.rpt
| Design       : slc3_sramtop
| Device       : xc7s50
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |             229 |          116 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State[4]_i_1_n_0   | Reset_IBUF       |                3 |              5 |         1.67 |
|  Clk_IBUF_BUFG |                                                        |                  |                4 |              6 |         1.50 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_3[0]  | Reset_IBUF       |               10 |             16 |         1.60 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_7[0]  | Reset_IBUF       |               10 |             16 |         1.60 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[3]_3[0]  | Reset_IBUF       |                5 |             16 |         3.20 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_4[0]  | Reset_IBUF       |                8 |             16 |         2.00 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[3]_2[0]  | Reset_IBUF       |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | slc/state_controller/E[0]                              | Reset_IBUF       |               10 |             16 |         1.60 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_2[0]  | Reset_IBUF       |                9 |             16 |         1.78 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_5[0]  | Reset_IBUF       |                9 |             16 |         1.78 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_6[0]  | Reset_IBUF       |               10 |             16 |         1.60 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_8[0]  | Reset_IBUF       |                9 |             16 |         1.78 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_9[0]  | Reset_IBUF       |                9 |             16 |         1.78 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_10[0] | Reset_IBUF       |                8 |             16 |         2.00 |
|  Clk_IBUF_BUFG |                                                        | Reset_IBUF       |                7 |             19 |         2.71 |
|  Clk_IBUF_BUFG | instaRam/we_select                                     | Reset_IBUF       |                6 |             24 |         4.00 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[3]_4[0]  | Reset_IBUF       |               12 |             32 |         2.67 |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+


