$date
	Thu Jun 08 12:15:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_paralelo_paralelo_4b_tb $end
$var wire 4 ! test_Q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # test_D [3:0] $end
$var reg 1 $ test_rst $end
$scope module UUT $end
$var wire 4 % D [3:0] $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var wire 4 & Q [3:0] $end
$scope module flip_flop_d_rst_0 $end
$var wire 1 ' D $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 ( Q $end
$upscope $end
$scope module flip_flop_d_rst_1 $end
$var wire 1 ) D $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 * Q $end
$upscope $end
$scope module flip_flop_d_rst_2 $end
$var wire 1 + D $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 , Q $end
$upscope $end
$scope module flip_flop_d_rst_3 $end
$var wire 1 - D $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
1-
0,
0+
0*
1)
0(
1'
b0 &
b1011 %
1$
b1011 #
0"
b0 !
$end
#50000
1"
#100000
0"
0$
#150000
1.
1*
b1011 !
b1011 &
1(
1"
#200000
0"
#250000
1"
#300000
0"
#350000
1"
#400000
0-
0"
b11 #
b11 %
#450000
b11 !
b11 &
0.
1"
#500000
0"
#550000
1"
#600000
0"
#650000
1"
#700000
0"
#750000
1"
#800000
0"
#850000
1"
#900000
0"
#950000
1"
#1000000
0"
#1050000
1"
#1100000
0"
#1150000
1"
#1200000
0"
