// Seed: 3201570712
module module_0 (
    output wire id_0,
    input  wire id_1
);
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wire id_9,
    output supply0 id_10,
    output wand id_11,
    output uwire id_12,
    input uwire id_13
);
  assign id_11 = id_1;
  and primCall (id_10, id_4, id_8, id_9, id_5, id_13, id_1, id_2);
  module_0 modCall_1 (
      id_3,
      id_4
  );
  wire id_15, id_16, id_17, id_18, id_19;
endmodule
