
init.c,849
#define EXC_SW_NMI 65,1892
#define EXC_UNKNOWN_RESET 66,1944
#define PLATFORM_STRING_SIZE 72,2125
struct mtestvals mtestvals89,2637
#define NUM_MTEST_VALS 98,2848
#define NVRAM_TEST_START 99,2918
#define NVRAM_TEST_END 100,3006
#define RAM_TEST_START 101,3053
#define RAM_TEST_END 102,3103
#define INITIAL_SHMEM_CONTROL 111,3376
#define INITIAL_CONTROL 112,3465
#define CACHE_SIZE 113,3534
#define MAX_SLOTS 117,3612
#define SLOT_EMPTY 118,3649
#define FCI_RSP1_CONTROLLER 119,3686
#define COMPUTE_DBUS_ADDRESS(COMPUTE_DBUS_ADDRESS120,3723
init(139,4522
init_soft_reset(446,12771
reset_io(497,14089
flush_io_wb(512,14418
flush_dram_wb(522,14589
flush_shmem_wb(531,14680
flush_all_wb(540,14762
save_reset_reason(552,14949
get_reset_reason(562,15111
stop_irsp_ips(574,15222
wr_ena_nvram(603,15838
wr_prot_nvram(609,15875
