<profile>

<section name = "Vitis HLS Report for 'local_req_handler'" level="0">
<item name = "Date">Tue Aug 15 18:30:16 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 5.631 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 737, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 252, -</column>
<column name="Register">-, -, 480, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln840_7_fu_505_p2">+, 0, 0, 55, 48, 11</column>
<column name="add_ln840_8_fu_433_p2">+, 0, 0, 55, 48, 11</column>
<column name="add_ln840_9_fu_440_p2">+, 0, 0, 55, 48, 11</column>
<column name="add_ln840_fu_498_p2">+, 0, 0, 55, 48, 11</column>
<column name="add_ln841_5_fu_447_p2">+, 0, 0, 39, 32, 12</column>
<column name="add_ln841_fu_512_p2">+, 0, 0, 39, 32, 12</column>
<column name="ap_condition_191">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_207">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_232">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_251">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_316">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op24_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op80_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op85_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op94_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_124_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln1035_2_fu_427_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="icmp_ln1035_fu_468_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="icmp_ln1696_fu_413_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln1734_fu_478_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op89_write_state2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1674_fu_582_p2">or, 0, 0, 160, 160, 4</column>
<column name="or_ln1678_fu_558_p2">or, 0, 0, 160, 160, 5</column>
<column name="select_ln1639_1_cast_cast_fu_454_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln1735_fu_519_p3">select, 0, 0, 4, 1, 4</column>
<column name="writeOpcode_2_fu_419_p3">select, 0, 0, 5, 1, 5</column>
<column name="writeOpcode_fu_484_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4">13, 3, 32, 96</column>
<column name="ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8">17, 4, 32, 128</column>
<column name="ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8">17, 4, 1, 4</column>
<column name="ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4">13, 3, 48, 144</column>
<column name="ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4">9, 2, 48, 96</column>
<column name="ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8">17, 4, 48, 192</column>
<column name="ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4">13, 3, 48, 144</column>
<column name="ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4">9, 2, 48, 96</column>
<column name="ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8">17, 4, 48, 192</column>
<column name="ap_phi_reg_pp0_iter1_length_reg_301">13, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312">13, 3, 5, 15</column>
<column name="ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292">13, 3, 5, 15</column>
<column name="s_axis_tx_meta_blk_n">9, 2, 1, 2</column>
<column name="tx_appMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_appMetaFifo_din">21, 5, 256, 1280</column>
<column name="tx_localMemCmdFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_readReqAddr_push_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_length_reg_301">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312">5, 0, 5, 0</column>
<column name="ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292">5, 0, 5, 0</column>
<column name="laddr_V_reg_711">48, 0, 48, 0</column>
<column name="lrh_state">1, 0, 1, 0</column>
<column name="lrh_state_load_reg_674">1, 0, 1, 0</column>
<column name="meta_length_V_1">32, 0, 32, 0</column>
<column name="meta_local_vaddr_V">48, 0, 48, 0</column>
<column name="meta_op_code_5">32, 0, 32, 0</column>
<column name="meta_qpn_V_1">24, 0, 24, 0</column>
<column name="meta_remote_vaddr_V">48, 0, 48, 0</column>
<column name="meta_remote_vaddr_V_load_reg_678">48, 0, 48, 0</column>
<column name="reg_331">16, 0, 16, 0</column>
<column name="tmp_173_i_reg_717">24, 0, 24, 0</column>
<column name="tmp_i_reg_688">1, 0, 1, 0</column>
<column name="trunc_ln1669_4_reg_696">48, 0, 48, 0</column>
<column name="trunc_ln1669_5_reg_703">32, 0, 32, 0</column>
<column name="trunc_ln1669_reg_692">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, local_req_handler, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, local_req_handler, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, local_req_handler, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, local_req_handler, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, local_req_handler, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, local_req_handler, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, local_req_handler, return value</column>
<column name="s_axis_tx_meta_dout">in, 184, ap_fifo, s_axis_tx_meta, pointer</column>
<column name="s_axis_tx_meta_empty_n">in, 1, ap_fifo, s_axis_tx_meta, pointer</column>
<column name="s_axis_tx_meta_read">out, 1, ap_fifo, s_axis_tx_meta, pointer</column>
<column name="tx_appMetaFifo_din">out, 256, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_appMetaFifo_num_data_valid">in, 6, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_appMetaFifo_fifo_cap">in, 6, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_appMetaFifo_full_n">in, 1, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_appMetaFifo_write">out, 1, ap_fifo, tx_appMetaFifo, pointer</column>
<column name="tx_readReqAddr_push_din">out, 128, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_readReqAddr_push_num_data_valid">in, 2, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_readReqAddr_push_fifo_cap">in, 2, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_readReqAddr_push_full_n">in, 1, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_readReqAddr_push_write">out, 1, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_localMemCmdFifo_din">out, 144, ap_fifo, tx_localMemCmdFifo, pointer</column>
<column name="tx_localMemCmdFifo_num_data_valid">in, 2, ap_fifo, tx_localMemCmdFifo, pointer</column>
<column name="tx_localMemCmdFifo_fifo_cap">in, 2, ap_fifo, tx_localMemCmdFifo, pointer</column>
<column name="tx_localMemCmdFifo_full_n">in, 1, ap_fifo, tx_localMemCmdFifo, pointer</column>
<column name="tx_localMemCmdFifo_write">out, 1, ap_fifo, tx_localMemCmdFifo, pointer</column>
</table>
</item>
</section>
</profile>
