{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 02:11:10 2010 " "Info: Processing started: Tue Aug 17 02:11:10 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_1 -c ps2_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_1 -c ps2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ps2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_1-Behavioral " "Info: Found design unit 1: ps2_1-Behavioral" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ps2_1 " "Info: Found entity 1: ps2_1" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_1 " "Info: Elaborating entity \"ps2_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "an\[2\] VCC " "Warning (13410): Pin \"an\[2\]\" is stuck at VCC" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "an\[3\] VCC " "Warning (13410): Pin \"an\[3\]\" is stuck at VCC" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Info: Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 02:11:13 2010 " "Info: Processing ended: Tue Aug 17 02:11:13 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 02:11:15 2010 " "Info: Processing started: Tue Aug 17 02:11:15 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ps2_1 -c ps2_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ps2_1 -c ps2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ps2_1 EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"ps2_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDiv\[3\] " "Info: Destination node clkDiv\[3\]" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KCI  " "Info: Automatically promoted node KCI " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KCI } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkDiv\[3\]  " "Info: Automatically promoted node clkDiv\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDiv\[3\]~16 " "Info: Destination node clkDiv\[3\]~16" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv[3]~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KCI " "Info: Destination node KCI" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KCI } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDiv[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN 30 (LVDS4p, DPCLK1/DQS1L/CQ1L#)) " "Info: Automatically promoted node RST (placed in PIN 30 (LVDS4p, DPCLK1/DQS1L/CQ1L#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RST } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.910 ns register register " "Info: Estimated most critical path is register to register delay of 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shiftRegSig2\[2\] 1 REG LAB_X18_Y5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y5; Fanout = 2; REG Node = 'shiftRegSig2\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiftRegSig2[2] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 0.881 ns Equal0~1 2 COMB LAB_X18_Y5 1 " "Info: 2: + IC(0.511 ns) + CELL(0.370 ns) = 0.881 ns; Loc. = LAB_X18_Y5; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { shiftRegSig2[2] Equal0~1 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.692 ns Equal0~2 3 COMB LAB_X18_Y5 8 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = LAB_X18_Y5; Fanout = 8; COMB Node = 'Equal0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.855 ns) 2.910 ns WaitReg\[7\] 4 REG LAB_X18_Y5 2 " "Info: 4: + IC(0.363 ns) + CELL(0.855 ns) = 2.910 ns; Loc. = LAB_X18_Y5; Fanout = 2; REG Node = 'WaitReg\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { Equal0~2 WaitReg[7] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.431 ns ( 49.18 % ) " "Info: Total cell delay = 1.431 ns ( 49.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.479 ns ( 50.82 % ) " "Info: Total interconnect delay = 1.479 ns ( 50.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { shiftRegSig2[2] Equal0~1 Equal0~2 WaitReg[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "an\[0\] 0 " "Info: Pin \"an\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "an\[1\] 0 " "Info: Pin \"an\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "an\[2\] 0 " "Info: Pin \"an\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "an\[3\] 0 " "Info: Pin \"an\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg\[0\] 0 " "Info: Pin \"sseg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg\[1\] 0 " "Info: Pin \"sseg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg\[2\] 0 " "Info: Pin \"sseg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg\[3\] 0 " "Info: Pin \"sseg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg\[4\] 0 " "Info: Pin \"sseg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg\[5\] 0 " "Info: Pin \"sseg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sseg\[6\] 0 " "Info: Pin \"sseg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "an\[2\] VCC " "Info: Pin an\[2\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { an[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "an\[2\]" } } } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 11 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { an[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "an\[3\] VCC " "Info: Pin an\[3\] has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { an[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "an\[3\]" } } } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 11 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { an[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ep2c5q208/demo8-ps2/ps2_1.fit.smsg " "Info: Generated suppressed messages file E:/ep2c5q208/demo8-ps2/ps2_1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 02:11:20 2010 " "Info: Processing ended: Tue Aug 17 02:11:20 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 02:11:24 2010 " "Info: Processing started: Tue Aug 17 02:11:24 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ps2_1 -c ps2_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ps2_1 -c ps2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 02:11:26 2010 " "Info: Processing ended: Tue Aug 17 02:11:26 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 02:11:28 2010 " "Info: Processing started: Tue Aug 17 02:11:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2_1 -c ps2_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2_1 -c ps2_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "KCI " "Info: Detected ripple clock \"KCI\" as buffer" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KCI" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDiv\[3\] " "Info: Detected ripple clock \"clkDiv\[3\]\" as buffer" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register shiftRegSig2\[7\] register WaitReg\[7\] 141.16 MHz 7.084 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 141.16 MHz between source register \"shiftRegSig2\[7\]\" and destination register \"WaitReg\[7\]\" (period= 7.084 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.278 ns + Longest register register " "Info: + Longest register to register delay is 3.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shiftRegSig2\[7\] 1 REG LCFF_X18_Y5_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y5_N21; Fanout = 2; REG Node = 'shiftRegSig2\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiftRegSig2[7] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.615 ns) 1.093 ns Equal0~0 2 COMB LCCOMB_X18_Y5_N6 1 " "Info: 2: + IC(0.478 ns) + CELL(0.615 ns) = 1.093 ns; Loc. = LCCOMB_X18_Y5_N6; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { shiftRegSig2[7] Equal0~0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.614 ns) 2.097 ns Equal0~2 3 COMB LCCOMB_X18_Y5_N4 8 " "Info: 3: + IC(0.390 ns) + CELL(0.614 ns) = 2.097 ns; Loc. = LCCOMB_X18_Y5_N4; Fanout = 8; COMB Node = 'Equal0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.855 ns) 3.278 ns WaitReg\[7\] 4 REG LCFF_X18_Y5_N7 2 " "Info: 4: + IC(0.326 ns) + CELL(0.855 ns) = 3.278 ns; Loc. = LCFF_X18_Y5_N7; Fanout = 2; REG Node = 'WaitReg\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { Equal0~2 WaitReg[7] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 63.58 % ) " "Info: Total cell delay = 2.084 ns ( 63.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.194 ns ( 36.42 % ) " "Info: Total interconnect delay = 1.194 ns ( 36.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { shiftRegSig2[7] Equal0~0 Equal0~2 WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { shiftRegSig2[7] {} Equal0~0 {} Equal0~2 {} WaitReg[7] {} } { 0.000ns 0.478ns 0.390ns 0.326ns } { 0.000ns 0.615ns 0.614ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.350 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.658 ns clkDiv\[3\] 2 REG LCFF_X22_Y7_N7 4 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.658 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.970 ns) 6.680 ns KCI 3 REG LCFF_X8_Y8_N9 1 " "Info: 3: + IC(2.052 ns) + CELL(0.970 ns) = 6.680 ns; Loc. = LCFF_X8_Y8_N9; Fanout = 1; REG Node = 'KCI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { clkDiv[3] KCI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.000 ns) 8.850 ns KCI~clkctrl 4 COMB CLKCTRL_G4 29 " "Info: 4: + IC(2.170 ns) + CELL(0.000 ns) = 8.850 ns; Loc. = CLKCTRL_G4; Fanout = 29; COMB Node = 'KCI~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { KCI KCI~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 10.350 ns WaitReg\[7\] 5 REG LCFF_X18_Y5_N7 2 " "Info: 5: + IC(0.834 ns) + CELL(0.666 ns) = 10.350 ns; Loc. = LCFF_X18_Y5_N7; Fanout = 2; REG Node = 'WaitReg\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { KCI~clkctrl WaitReg[7] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 36.19 % ) " "Info: Total cell delay = 3.746 ns ( 36.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.604 ns ( 63.81 % ) " "Info: Total interconnect delay = 6.604 ns ( 63.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[7] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.834ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.350 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.658 ns clkDiv\[3\] 2 REG LCFF_X22_Y7_N7 4 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.658 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.970 ns) 6.680 ns KCI 3 REG LCFF_X8_Y8_N9 1 " "Info: 3: + IC(2.052 ns) + CELL(0.970 ns) = 6.680 ns; Loc. = LCFF_X8_Y8_N9; Fanout = 1; REG Node = 'KCI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { clkDiv[3] KCI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.000 ns) 8.850 ns KCI~clkctrl 4 COMB CLKCTRL_G4 29 " "Info: 4: + IC(2.170 ns) + CELL(0.000 ns) = 8.850 ns; Loc. = CLKCTRL_G4; Fanout = 29; COMB Node = 'KCI~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { KCI KCI~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 10.350 ns shiftRegSig2\[7\] 5 REG LCFF_X18_Y5_N21 2 " "Info: 5: + IC(0.834 ns) + CELL(0.666 ns) = 10.350 ns; Loc. = LCFF_X18_Y5_N21; Fanout = 2; REG Node = 'shiftRegSig2\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { KCI~clkctrl shiftRegSig2[7] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 36.19 % ) " "Info: Total cell delay = 3.746 ns ( 36.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.604 ns ( 63.81 % ) " "Info: Total interconnect delay = 6.604 ns ( 63.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig2[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig2[7] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.834ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[7] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.834ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig2[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig2[7] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.834ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { shiftRegSig2[7] Equal0~0 Equal0~2 WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { shiftRegSig2[7] {} Equal0~0 {} Equal0~2 {} WaitReg[7] {} } { 0.000ns 0.478ns 0.390ns 0.326ns } { 0.000ns 0.615ns 0.614ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[7] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.834ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig2[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig2[7] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.834ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "KDI shiftRegSig1\[10\] CLK 2.985 ns " "Info: Found hold time violation between source  pin or register \"KDI\" and destination pin or register \"shiftRegSig1\[10\]\" for clock \"CLK\" (Hold time is 2.985 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.724 ns + Largest " "Info: + Largest clock skew is 3.724 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.356 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.658 ns clkDiv\[3\] 2 REG LCFF_X22_Y7_N7 4 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.658 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.970 ns) 6.680 ns KCI 3 REG LCFF_X8_Y8_N9 1 " "Info: 3: + IC(2.052 ns) + CELL(0.970 ns) = 6.680 ns; Loc. = LCFF_X8_Y8_N9; Fanout = 1; REG Node = 'KCI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { clkDiv[3] KCI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.000 ns) 8.850 ns KCI~clkctrl 4 COMB CLKCTRL_G4 29 " "Info: 4: + IC(2.170 ns) + CELL(0.000 ns) = 8.850 ns; Loc. = CLKCTRL_G4; Fanout = 29; COMB Node = 'KCI~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { KCI KCI~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 10.356 ns shiftRegSig1\[10\] 5 REG LCFF_X18_Y4_N29 1 " "Info: 5: + IC(0.840 ns) + CELL(0.666 ns) = 10.356 ns; Loc. = LCFF_X18_Y4_N29; Fanout = 1; REG Node = 'shiftRegSig1\[10\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { KCI~clkctrl shiftRegSig1[10] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 36.17 % ) " "Info: Total cell delay = 3.746 ns ( 36.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.610 ns ( 63.83 % ) " "Info: Total interconnect delay = 6.610 ns ( 63.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.356 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.356 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig1[10] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.840ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.632 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.658 ns clkDiv\[3\] 2 REG LCFF_X22_Y7_N7 4 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.658 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.000 ns) 5.127 ns clkDiv\[3\]~clkctrl 3 COMB CLKCTRL_G6 3 " "Info: 3: + IC(1.469 ns) + CELL(0.000 ns) = 5.127 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clkDiv\[3\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { clkDiv[3] clkDiv[3]~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.632 ns KDI 4 REG LCFF_X18_Y4_N1 1 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.632 ns; Loc. = LCFF_X18_Y4_N1; Fanout = 1; REG Node = 'KDI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clkDiv[3]~clkctrl KDI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 41.86 % ) " "Info: Total cell delay = 2.776 ns ( 41.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.856 ns ( 58.14 % ) " "Info: Total interconnect delay = 3.856 ns ( 58.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.632 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl KDI } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.632 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} KDI {} } { 0.000ns 0.000ns 1.548ns 1.469ns 0.839ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.356 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.356 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig1[10] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.840ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.632 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl KDI } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.632 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} KDI {} } { 0.000ns 0.000ns 1.548ns 1.469ns 0.839ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.741 ns - Shortest register register " "Info: - Shortest register to register delay is 0.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KDI 1 REG LCFF_X18_Y4_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N1; Fanout = 1; REG Node = 'KDI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KDI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns shiftRegSig1\[10\]~feeder 2 COMB LCCOMB_X18_Y4_N28 1 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X18_Y4_N28; Fanout = 1; COMB Node = 'shiftRegSig1\[10\]~feeder'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { KDI shiftRegSig1[10]~feeder } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.741 ns shiftRegSig1\[10\] 3 REG LCFF_X18_Y4_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.741 ns; Loc. = LCFF_X18_Y4_N29; Fanout = 1; REG Node = 'shiftRegSig1\[10\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { shiftRegSig1[10]~feeder shiftRegSig1[10] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.38 % ) " "Info: Total cell delay = 0.314 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.427 ns ( 57.62 % ) " "Info: Total interconnect delay = 0.427 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { KDI shiftRegSig1[10]~feeder shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.741 ns" { KDI {} shiftRegSig1[10]~feeder {} shiftRegSig1[10] {} } { 0.000ns 0.427ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.356 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.356 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig1[10] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.840ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.632 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl KDI } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.632 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} KDI {} } { 0.000ns 0.000ns 1.548ns 1.469ns 0.839ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { KDI shiftRegSig1[10]~feeder shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.741 ns" { KDI {} shiftRegSig1[10]~feeder {} shiftRegSig1[10] {} } { 0.000ns 0.427ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DFF2 KC CLK 1.615 ns register " "Info: tsu for register \"DFF2\" (data pin = \"KC\", clock pin = \"CLK\") is 1.615 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.275 ns + Longest pin register " "Info: + Longest pin to register delay is 8.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns KC 1 PIN PIN_208 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_208; Fanout = 1; PIN Node = 'KC'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KC } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.811 ns) + CELL(0.460 ns) 8.275 ns DFF2 2 REG LCFF_X8_Y8_N7 1 " "Info: 2: + IC(6.811 ns) + CELL(0.460 ns) = 8.275 ns; Loc. = LCFF_X8_Y8_N7; Fanout = 1; REG Node = 'DFF2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { KC DFF2 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.464 ns ( 17.69 % ) " "Info: Total cell delay = 1.464 ns ( 17.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.811 ns ( 82.31 % ) " "Info: Total interconnect delay = 6.811 ns ( 82.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { KC DFF2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { KC {} KC~combout {} DFF2 {} } { 0.000ns 0.000ns 6.811ns } { 0.000ns 1.004ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.620 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 6.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.658 ns clkDiv\[3\] 2 REG LCFF_X22_Y7_N7 4 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.658 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.000 ns) 5.127 ns clkDiv\[3\]~clkctrl 3 COMB CLKCTRL_G6 3 " "Info: 3: + IC(1.469 ns) + CELL(0.000 ns) = 5.127 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clkDiv\[3\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { clkDiv[3] clkDiv[3]~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 6.620 ns DFF2 4 REG LCFF_X8_Y8_N7 1 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.620 ns; Loc. = LCFF_X8_Y8_N7; Fanout = 1; REG Node = 'DFF2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clkDiv[3]~clkctrl DFF2 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 41.93 % ) " "Info: Total cell delay = 2.776 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.844 ns ( 58.07 % ) " "Info: Total interconnect delay = 3.844 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl DFF2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} DFF2 {} } { 0.000ns 0.000ns 1.548ns 1.469ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { KC DFF2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { KC {} KC~combout {} DFF2 {} } { 0.000ns 0.000ns 6.811ns } { 0.000ns 1.004ns 0.460ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl DFF2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} DFF2 {} } { 0.000ns 0.000ns 1.548ns 1.469ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK sseg\[5\] WaitReg\[0\] 26.122 ns register " "Info: tco from clock \"CLK\" to destination pin \"sseg\[5\]\" through register \"WaitReg\[0\]\" is 26.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.350 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.658 ns clkDiv\[3\] 2 REG LCFF_X22_Y7_N7 4 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.658 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.970 ns) 6.680 ns KCI 3 REG LCFF_X8_Y8_N9 1 " "Info: 3: + IC(2.052 ns) + CELL(0.970 ns) = 6.680 ns; Loc. = LCFF_X8_Y8_N9; Fanout = 1; REG Node = 'KCI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { clkDiv[3] KCI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.000 ns) 8.850 ns KCI~clkctrl 4 COMB CLKCTRL_G4 29 " "Info: 4: + IC(2.170 ns) + CELL(0.000 ns) = 8.850 ns; Loc. = CLKCTRL_G4; Fanout = 29; COMB Node = 'KCI~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { KCI KCI~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 10.350 ns WaitReg\[0\] 5 REG LCFF_X18_Y5_N9 1 " "Info: 5: + IC(0.834 ns) + CELL(0.666 ns) = 10.350 ns; Loc. = LCFF_X18_Y5_N9; Fanout = 1; REG Node = 'WaitReg\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { KCI~clkctrl WaitReg[0] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 36.19 % ) " "Info: Total cell delay = 3.746 ns ( 36.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.604 ns ( 63.81 % ) " "Info: Total interconnect delay = 6.604 ns ( 63.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[0] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.834ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.468 ns + Longest register pin " "Info: + Longest register to pin delay is 15.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WaitReg\[0\] 1 REG LCFF_X18_Y5_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y5_N9; Fanout = 1; REG Node = 'WaitReg\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { WaitReg[0] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.651 ns) 1.405 ns MUXOUT\[0\]~3 2 COMB LCCOMB_X18_Y5_N22 17 " "Info: 2: + IC(0.754 ns) + CELL(0.651 ns) = 1.405 ns; Loc. = LCCOMB_X18_Y5_N22; Fanout = 17; COMB Node = 'MUXOUT\[0\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { WaitReg[0] MUXOUT[0]~3 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.651 ns) 3.566 ns sseg~108 3 COMB LCCOMB_X20_Y7_N18 2 " "Info: 3: + IC(1.510 ns) + CELL(0.651 ns) = 3.566 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 2; COMB Node = 'sseg~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { MUXOUT[0]~3 sseg~108 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.651 ns) 6.263 ns sseg~115 4 COMB LCCOMB_X13_Y9_N2 2 " "Info: 4: + IC(2.046 ns) + CELL(0.651 ns) = 6.263 ns; Loc. = LCCOMB_X13_Y9_N2; Fanout = 2; COMB Node = 'sseg~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { sseg~108 sseg~115 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.624 ns) 7.272 ns sseg~119 5 COMB LCCOMB_X13_Y9_N10 1 " "Info: 5: + IC(0.385 ns) + CELL(0.624 ns) = 7.272 ns; Loc. = LCCOMB_X13_Y9_N10; Fanout = 1; COMB Node = 'sseg~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { sseg~115 sseg~119 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.647 ns) 9.423 ns sseg~120 6 COMB LCCOMB_X10_Y8_N10 1 " "Info: 6: + IC(1.504 ns) + CELL(0.647 ns) = 9.423 ns; Loc. = LCCOMB_X10_Y8_N10; Fanout = 1; COMB Node = 'sseg~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { sseg~119 sseg~120 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.651 ns) 10.479 ns sseg~121 7 COMB LCCOMB_X10_Y8_N4 1 " "Info: 7: + IC(0.405 ns) + CELL(0.651 ns) = 10.479 ns; Loc. = LCCOMB_X10_Y8_N4; Fanout = 1; COMB Node = 'sseg~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { sseg~120 sseg~121 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(3.286 ns) 15.468 ns sseg\[5\] 8 PIN PIN_69 0 " "Info: 8: + IC(1.703 ns) + CELL(3.286 ns) = 15.468 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'sseg\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { sseg~121 sseg[5] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.161 ns ( 46.30 % ) " "Info: Total cell delay = 7.161 ns ( 46.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.307 ns ( 53.70 % ) " "Info: Total interconnect delay = 8.307 ns ( 53.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.468 ns" { WaitReg[0] MUXOUT[0]~3 sseg~108 sseg~115 sseg~119 sseg~120 sseg~121 sseg[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.468 ns" { WaitReg[0] {} MUXOUT[0]~3 {} sseg~108 {} sseg~115 {} sseg~119 {} sseg~120 {} sseg~121 {} sseg[5] {} } { 0.000ns 0.754ns 1.510ns 2.046ns 0.385ns 1.504ns 0.405ns 1.703ns } { 0.000ns 0.651ns 0.651ns 0.651ns 0.624ns 0.647ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.350 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.350 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[0] {} } { 0.000ns 0.000ns 1.548ns 2.052ns 2.170ns 0.834ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.468 ns" { WaitReg[0] MUXOUT[0]~3 sseg~108 sseg~115 sseg~119 sseg~120 sseg~121 sseg[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.468 ns" { WaitReg[0] {} MUXOUT[0]~3 {} sseg~108 {} sseg~115 {} sseg~119 {} sseg~120 {} sseg~121 {} sseg[5] {} } { 0.000ns 0.754ns 1.510ns 2.046ns 0.385ns 1.504ns 0.405ns 1.703ns } { 0.000ns 0.651ns 0.651ns 0.651ns 0.624ns 0.647ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DFF1 KD CLK -1.135 ns register " "Info: th for register \"DFF1\" (data pin = \"KD\", clock pin = \"CLK\") is -1.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.632 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.970 ns) 3.658 ns clkDiv\[3\] 2 REG LCFF_X22_Y7_N7 4 " "Info: 2: + IC(1.548 ns) + CELL(0.970 ns) = 3.658 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.000 ns) 5.127 ns clkDiv\[3\]~clkctrl 3 COMB CLKCTRL_G6 3 " "Info: 3: + IC(1.469 ns) + CELL(0.000 ns) = 5.127 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clkDiv\[3\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { clkDiv[3] clkDiv[3]~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.632 ns DFF1 4 REG LCFF_X18_Y4_N13 1 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.632 ns; Loc. = LCFF_X18_Y4_N13; Fanout = 1; REG Node = 'DFF1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clkDiv[3]~clkctrl DFF1 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 41.86 % ) " "Info: Total cell delay = 2.776 ns ( 41.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.856 ns ( 58.14 % ) " "Info: Total interconnect delay = 3.856 ns ( 58.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.632 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl DFF1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.632 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} DFF1 {} } { 0.000ns 0.000ns 1.548ns 1.469ns 0.839ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.073 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns KD 1 PIN PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'KD'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KD } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.774 ns) + CELL(0.206 ns) 7.965 ns DFF1~feeder 2 COMB LCCOMB_X18_Y4_N12 1 " "Info: 2: + IC(6.774 ns) + CELL(0.206 ns) = 7.965 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 1; COMB Node = 'DFF1~feeder'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.980 ns" { KD DFF1~feeder } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.073 ns DFF1 3 REG LCFF_X18_Y4_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.073 ns; Loc. = LCFF_X18_Y4_N13; Fanout = 1; REG Node = 'DFF1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DFF1~feeder DFF1 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c5q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 16.09 % ) " "Info: Total cell delay = 1.299 ns ( 16.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.774 ns ( 83.91 % ) " "Info: Total interconnect delay = 6.774 ns ( 83.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.073 ns" { KD DFF1~feeder DFF1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.073 ns" { KD {} KD~combout {} DFF1~feeder {} DFF1 {} } { 0.000ns 0.000ns 6.774ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.632 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl DFF1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.632 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} DFF1 {} } { 0.000ns 0.000ns 1.548ns 1.469ns 0.839ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.073 ns" { KD DFF1~feeder DFF1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.073 ns" { KD {} KD~combout {} DFF1~feeder {} DFF1 {} } { 0.000ns 0.000ns 6.774ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 02:11:29 2010 " "Info: Processing ended: Tue Aug 17 02:11:29 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
