{"vcs1":{"timestamp_begin":1739352284.262351187, "rt":0.26, "ut":0.09, "st":0.14}}
{"vcselab":{"timestamp_begin":1739352284.608481826, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739352284.935757567, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739352283.989146623}
{"VCS_COMP_START_TIME": 1739352283.989146623}
{"VCS_COMP_END_TIME": 1739352285.154871700}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps testbench/mem_test.sv testbench/top.sv design/mem.sv -o simv"}
{"vcs1": {"peak_mem": 308120}}
{"vcselab": {"peak_mem": 174632}}
