Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Mar 24 18:24:58 2022
| Host         : JuanKaHp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.821        0.000                      0                 3490        0.023        0.000                      0                 3490        4.020        0.000                       0                  1151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.821        0.000                      0                 3490        0.023        0.000                      0                 3490        4.020        0.000                       0                  1151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_7_reg_1570_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_42_reg_1604_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 3.053ns (34.988%)  route 5.673ns (65.012%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.670     2.978    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X20Y38         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_7_reg_1570_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_7_reg_1570_reg[0]/Q
                         net (fo=62, routed)          1.477     4.973    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_7_reg_1570
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.152     5.125 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_81_reg_1598[13]_i_2/O
                         net (fo=5, routed)           0.640     5.765    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_75_fu_918_p4[9]
    SLICE_X18Y38         LUT6 (Prop_lut6_I4_O)        0.332     6.097 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_8_fu_932_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.472     6.569    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_8_fu_932_p2_carry__0_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     7.057 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_8_fu_932_p2_carry__0/CO[1]
                         net (fo=36, routed)          0.970     8.027    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_8_fu_932_p2_carry__0_n_2
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.357     8.384 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0_i_6/O
                         net (fo=3, routed)           0.631     9.015    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_78_fu_1000_p4[8]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.332     9.347 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.347    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0_i_5_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.885 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0/CO[2]
                         net (fo=14, routed)          0.717    10.602    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0_n_1
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.336    10.938 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_42_reg_1604_reg[22]_srl2_i_1/O
                         net (fo=1, routed)           0.766    11.704    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_40_fu_1048_p3[22]
    SLICE_X10Y40         SRL16E                                       r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_42_reg_1604_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.505    12.697    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X10Y40         SRL16E                                       r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_42_reg_1604_reg[22]_srl2/CLK
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X10Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    12.525    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_42_reg_1604_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 2.659ns (31.736%)  route 5.719ns (68.264%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.680     2.988    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X13Y42         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/Q
                         net (fo=7, routed)           1.207     4.651    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616[1]
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.325 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.439 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0/CO[3]
                         net (fo=65, routed)          1.328     6.767    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0_n_0
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.891 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_10/O
                         net (fo=2, routed)           0.715     7.606    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_90_fu_1314_p4[11]
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.730 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.520     8.250    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.770 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.770    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.024 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1/CO[0]
                         net (fo=18, routed)          1.244    10.268    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1_n_3
    SLICE_X14Y37         LUT5 (Prop_lut5_I3_O)        0.393    10.661 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640[15]_i_1/O
                         net (fo=1, routed)           0.705    11.366    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_fu_1378_p1[15]
    SLICE_X9Y37          FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.503    12.695    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X9Y37          FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[15]/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)       -0.274    12.498    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[15]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 2.661ns (31.843%)  route 5.696ns (68.157%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.680     2.988    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X13Y42         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/Q
                         net (fo=7, routed)           1.207     4.651    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616[1]
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.325 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.439 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0/CO[3]
                         net (fo=65, routed)          1.328     6.767    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0_n_0
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.891 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_10/O
                         net (fo=2, routed)           0.715     7.606    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_90_fu_1314_p4[11]
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.730 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.520     8.250    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.770 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.770    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.024 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1/CO[0]
                         net (fo=18, routed)          1.218    10.243    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1_n_3
    SLICE_X14Y36         LUT5 (Prop_lut5_I3_O)        0.395    10.638 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640[11]_i_1/O
                         net (fo=1, routed)           0.707    11.345    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_fu_1378_p1[11]
    SLICE_X9Y37          FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.503    12.695    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X9Y37          FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[11]/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)       -0.279    12.493    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[11]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 2.659ns (31.818%)  route 5.698ns (68.182%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.680     2.988    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X13Y42         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/Q
                         net (fo=7, routed)           1.207     4.651    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616[1]
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.325 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.439 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0/CO[3]
                         net (fo=65, routed)          1.328     6.767    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0_n_0
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.891 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_10/O
                         net (fo=2, routed)           0.715     7.606    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_90_fu_1314_p4[11]
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.730 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.520     8.250    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.770 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.770    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.024 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1/CO[0]
                         net (fo=18, routed)          1.226    10.251    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1_n_3
    SLICE_X14Y36         LUT5 (Prop_lut5_I3_O)        0.393    10.644 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640[13]_i_1/O
                         net (fo=1, routed)           0.701    11.345    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_fu_1378_p1[13]
    SLICE_X9Y36          FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.502    12.694    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X9Y36          FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[13]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.273    12.498    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[13]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 2.655ns (32.762%)  route 5.449ns (67.238%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.680     2.988    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X13Y42         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/Q
                         net (fo=7, routed)           1.207     4.651    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616[1]
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.325 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.439 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0/CO[3]
                         net (fo=65, routed)          1.328     6.767    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0_n_0
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.891 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_10/O
                         net (fo=2, routed)           0.715     7.606    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_90_fu_1314_p4[11]
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.730 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.520     8.250    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.770 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.770    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.024 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1/CO[0]
                         net (fo=18, routed)          1.296    10.321    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1_n_3
    SLICE_X10Y35         LUT5 (Prop_lut5_I3_O)        0.389    10.710 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640[7]_i_1/O
                         net (fo=1, routed)           0.382    11.092    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_fu_1378_p1[7]
    SLICE_X11Y35         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.502    12.694    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X11Y35         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[7]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)       -0.271    12.534    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[7]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 2.661ns (32.816%)  route 5.448ns (67.184%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.680     2.988    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X13Y42         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616_reg[1]/Q
                         net (fo=7, routed)           1.207     4.651    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_37_reg_1616[1]
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.775 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_i_7_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.325 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.439 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0/CO[3]
                         net (fo=65, routed)          1.328     6.767    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_12_fu_1252_p2_carry__0_n_0
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.891 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_10/O
                         net (fo=2, routed)           0.715     7.606    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_90_fu_1314_p4[11]
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.730 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.520     8.250    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_i_3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.770 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.770    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__0_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.024 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1/CO[0]
                         net (fo=18, routed)          1.295    10.319    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_13_fu_1328_p2_carry__1_n_3
    SLICE_X11Y35         LUT5 (Prop_lut5_I3_O)        0.395    10.714 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640[9]_i_1/O
                         net (fo=1, routed)           0.382    11.097    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_fu_1378_p1[9]
    SLICE_X10Y35         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.502    12.694    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X10Y35         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[9]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)       -0.233    12.572    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[9]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_81_reg_1598_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_87_reg_1621_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 2.730ns (35.240%)  route 5.017ns (64.760%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.672     2.980    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X12Y32         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_81_reg_1598_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_81_reg_1598_reg[0]/Q
                         net (fo=7, routed)           1.244     4.742    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_81_reg_1598[0]
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.866 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_10_fu_1095_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.866    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_10_fu_1095_p2_carry_i_8_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.398 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_10_fu_1095_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_10_fu_1095_p2_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.626 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_10_fu_1095_p2_carry__0/CO[2]
                         net (fo=56, routed)          1.102     6.728    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_10_fu_1095_p2_carry__0_n_1
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.342     7.070 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_11_fu_1171_p2_carry__0_i_8/O
                         net (fo=2, routed)           0.441     7.511    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_84_fu_1157_p4[11]
    SLICE_X10Y41         LUT6 (Prop_lut6_I4_O)        0.327     7.838 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_11_fu_1171_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.475     8.313    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_11_fu_1171_p2_carry__0_i_2_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.820 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_11_fu_1171_p2_carry__0/CO[3]
                         net (fo=16, routed)          1.372    10.193    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_11_fu_1171_p2_carry__0_n_0
    SLICE_X11Y39         LUT5 (Prop_lut5_I3_O)        0.152    10.345 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_87_reg_1621[9]_i_1/O
                         net (fo=1, routed)           0.382    10.727    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_42_fu_1205_p3[13]
    SLICE_X11Y39         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_87_reg_1621_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.505    12.697    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X11Y39         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_87_reg_1621_reg[9]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)       -0.264    12.544    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_87_reg_1621_reg[9]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/p_Val2_s_reg_993_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 3.935ns (48.901%)  route 4.112ns (51.099%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.676     2.984    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X10Y35         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[2]/Q
                         net (fo=6, routed)           1.014     4.516    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640[2]
    SLICE_X7Y36          LUT4 (Prop_lut4_I1_O)        0.124     4.640 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.640    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.190 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.190    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.304    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.575 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          0.982     6.557    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.373     6.930 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0_i_13/O
                         net (fo=1, routed)           0.402     7.332    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_45_fu_1430_p3__17[9]
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.456 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.553     8.009    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0_i_4_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.535 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.161     9.924    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.474 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.474    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[3]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.591    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[7]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.708 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.708    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[11]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.031 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.031    design_1_i/eucHW_0/inst/res_I_V_47_fu_1468_p3[13]
    SLICE_X6Y37          FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_993_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.502    12.694    design_1_i/eucHW_0/inst/ap_clk
    SLICE_X6Y37          FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_993_reg[13]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.109    12.880    design_1_i/eucHW_0/inst/p_Val2_s_reg_993_reg[13]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/p_Val2_s_reg_993_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 3.927ns (48.851%)  route 4.112ns (51.149%))
  Logic Levels:           13  (CARRY4=10 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.676     2.984    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X10Y35         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640_reg[2]/Q
                         net (fo=6, routed)           1.014     4.516    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_93_reg_1640[2]
    SLICE_X7Y36          LUT4 (Prop_lut4_I1_O)        0.124     4.640 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.640    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.190 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.190    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.304 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.304    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.575 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          0.982     6.557    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.373     6.930 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0_i_13/O
                         net (fo=1, routed)           0.402     7.332    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_45_fu_1430_p3__17[9]
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.456 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.553     8.009    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0_i_4_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.535 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.535    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.649    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.161     9.924    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.474 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.474    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[3]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.591    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[7]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.708 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.708    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[11]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.023 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Val2_s_reg_993_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.023    design_1_i/eucHW_0/inst/res_I_V_47_fu_1468_p3[15]
    SLICE_X6Y37          FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_993_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.502    12.694    design_1_i/eucHW_0/inst/ap_clk
    SLICE_X6Y37          FDRE                                         r  design_1_i/eucHW_0/inst/p_Val2_s_reg_993_reg[15]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.109    12.880    design_1_i/eucHW_0/inst/p_Val2_s_reg_993_reg[15]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_7_reg_1570_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_31_reg_1593_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 3.027ns (38.276%)  route 4.881ns (61.724%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.670     2.978    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X20Y38         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_7_reg_1570_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_7_reg_1570_reg[0]/Q
                         net (fo=62, routed)          1.477     4.973    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_7_reg_1570
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.152     5.125 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_81_reg_1598[13]_i_2/O
                         net (fo=5, routed)           0.640     5.765    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_75_fu_918_p4[9]
    SLICE_X18Y38         LUT6 (Prop_lut6_I4_O)        0.332     6.097 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_8_fu_932_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.472     6.569    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_8_fu_932_p2_carry__0_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     7.057 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_8_fu_932_p2_carry__0/CO[1]
                         net (fo=36, routed)          0.970     8.027    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_8_fu_932_p2_carry__0_n_2
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.357     8.384 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0_i_6/O
                         net (fo=3, routed)           0.631     9.015    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_78_fu_1000_p4[8]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.332     9.347 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.347    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0_i_5_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.885 f  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0/CO[2]
                         net (fo=14, routed)          0.691    10.576    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/icmp_ln443_9_fu_1014_p2_carry__0_n_1
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.310    10.886 r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_31_reg_1593[1]_i_1/O
                         net (fo=1, routed)           0.000    10.886    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/res_I_V_41_fu_1056_p3[5]
    SLICE_X15Y41         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_31_reg_1593_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        1.500    12.692    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/ap_clk
    SLICE_X15Y41         FDRE                                         r  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_31_reg_1593_reg[1]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.029    12.798    design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/p_Result_31_reg_1593_reg[1]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.113%)  route 0.176ns (57.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.176     1.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.012     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/eucHW_0/inst/control_s_axi_U/rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.581     0.922    design_1_i/eucHW_0/inst/control_s_axi_U/ap_clk
    SLICE_X5Y36          FDRE                                         r  design_1_i/eucHW_0/inst/control_s_axi_U/rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/eucHW_0/inst/control_s_axi_U/rdata_reg[8]/Q
                         net (fo=1, routed)           0.116     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X4Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.794%)  route 0.194ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.244    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.728%)  route 0.265ns (65.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.265     1.331    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.226%)  route 0.210ns (59.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.210     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.226%)  route 0.210ns (59.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.210     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.226%)  route 0.210ns (59.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.210     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.226%)  route 0.210ns (59.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.210     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1151, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y12   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y13   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y6    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7    design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y14   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y15   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y17   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y12   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13   design_1_i/eucHW_0/inst/mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y33   design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y33   design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y33   design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y33   design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y33   design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y33   design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y33   design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y33   design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y35  design_1_i/eucHW_0/inst/grp_sqrt_fixed_32_32_s_fu_353/x_l_I_V_34_reg_1512_reg[16]_srl3/CLK



